
DIY_Alexa_Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011414  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00019868  080115e0  080115e0  000125e0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802ae48  0802ae48  0002c97c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802ae48  0802ae48  0002be48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802ae50  0802ae50  0002c97c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0802ae50  0802ae50  0002be50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0802ae58  0802ae58  0002be58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000097c  20000000  0802ae60  0002c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002c97c  2**0
                  CONTENTS
 10 .bss          00015788  2000097c  2000097c  0002c97c  2**2
                  ALLOC
 11 ._user_heap_stack 00001004  20016104  20016104  0002c97c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002c97c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002e18d  00000000  00000000  0002c9ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a85  00000000  00000000  0005ab39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b08  00000000  00000000  000605c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001467  00000000  00000000  000620c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002fba5  00000000  00000000  0006352f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023664  00000000  00000000  000930d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010f78c  00000000  00000000  000b6738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000f4  00000000  00000000  001c5ec4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009a8c  00000000  00000000  001c5fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  001cfa44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00002a9c  00000000  00000000  001cfaae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000060  00000000  00000000  001d254a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000097c 	.word	0x2000097c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080115ac 	.word	0x080115ac

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000980 	.word	0x20000980
 80001ec:	080115ac 	.word	0x080115ac

080001f0 <arm_bitreversal_32>:
 80001f0:	1c4b      	adds	r3, r1, #1
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	bf98      	it	ls
 80001f6:	4770      	bxls	lr
 80001f8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001fc:	1c91      	adds	r1, r2, #2
 80001fe:	089b      	lsrs	r3, r3, #2

08000200 <arm_bitreversal_32_0>:
 8000200:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000204:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000208:	880a      	ldrh	r2, [r1, #0]
 800020a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800020e:	4480      	add	r8, r0
 8000210:	4481      	add	r9, r0
 8000212:	4402      	add	r2, r0
 8000214:	4484      	add	ip, r0
 8000216:	f8d9 7000 	ldr.w	r7, [r9]
 800021a:	f8d8 6000 	ldr.w	r6, [r8]
 800021e:	6815      	ldr	r5, [r2, #0]
 8000220:	f8dc 4000 	ldr.w	r4, [ip]
 8000224:	f8c9 6000 	str.w	r6, [r9]
 8000228:	f8c8 7000 	str.w	r7, [r8]
 800022c:	f8cc 5000 	str.w	r5, [ip]
 8000230:	6014      	str	r4, [r2, #0]
 8000232:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000236:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800023a:	6855      	ldr	r5, [r2, #4]
 800023c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000240:	f8c9 6004 	str.w	r6, [r9, #4]
 8000244:	f8c8 7004 	str.w	r7, [r8, #4]
 8000248:	f8cc 5004 	str.w	r5, [ip, #4]
 800024c:	6054      	str	r4, [r2, #4]
 800024e:	3108      	adds	r1, #8
 8000250:	3b01      	subs	r3, #1
 8000252:	d1d5      	bne.n	8000200 <arm_bitreversal_32_0>
 8000254:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000258:	4770      	bx	lr

0800025a <arm_bitreversal_16>:
 800025a:	1c4b      	adds	r3, r1, #1
 800025c:	2b01      	cmp	r3, #1
 800025e:	bf98      	it	ls
 8000260:	4770      	bxls	lr
 8000262:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000266:	1c91      	adds	r1, r2, #2
 8000268:	089b      	lsrs	r3, r3, #2

0800026a <arm_bitreversal_16_0>:
 800026a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800026e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000272:	880a      	ldrh	r2, [r1, #0]
 8000274:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000278:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800027c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000280:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000284:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000288:	f8d9 7000 	ldr.w	r7, [r9]
 800028c:	f8d8 6000 	ldr.w	r6, [r8]
 8000290:	6815      	ldr	r5, [r2, #0]
 8000292:	f8dc 4000 	ldr.w	r4, [ip]
 8000296:	f8c9 6000 	str.w	r6, [r9]
 800029a:	f8c8 7000 	str.w	r7, [r8]
 800029e:	f8cc 5000 	str.w	r5, [ip]
 80002a2:	6014      	str	r4, [r2, #0]
 80002a4:	3108      	adds	r1, #8
 80002a6:	3b01      	subs	r3, #1
 80002a8:	d1df      	bne.n	800026a <arm_bitreversal_16_0>
 80002aa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <strlen>:
 8000350:	4603      	mov	r3, r0
 8000352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000356:	2a00      	cmp	r2, #0
 8000358:	d1fb      	bne.n	8000352 <strlen+0x2>
 800035a:	1a18      	subs	r0, r3, r0
 800035c:	3801      	subs	r0, #1
 800035e:	4770      	bx	lr

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	@ 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2f>:
 8000c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c90:	bf24      	itt	cs
 8000c92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_d2f+0x30>
 8000c9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ca0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ca4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ca8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000cac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cbc:	d121      	bne.n	8000d02 <__aeabi_d2f+0x7a>
 8000cbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000cc2:	bfbc      	itt	lt
 8000cc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000cc8:	4770      	bxlt	lr
 8000cca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cd2:	f1c2 0218 	rsb	r2, r2, #24
 8000cd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cde:	fa20 f002 	lsr.w	r0, r0, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	f040 0001 	orrne.w	r0, r0, #1
 8000ce8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cf4:	ea40 000c 	orr.w	r0, r0, ip
 8000cf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d00:	e7cc      	b.n	8000c9c <__aeabi_d2f+0x14>
 8000d02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d06:	d107      	bne.n	8000d18 <__aeabi_d2f+0x90>
 8000d08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d16:	4770      	bxne	lr
 8000d18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d3c:	f000 b988 	b.w	8001050 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	468e      	mov	lr, r1
 8000d60:	4604      	mov	r4, r0
 8000d62:	4688      	mov	r8, r1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d14a      	bne.n	8000dfe <__udivmoddi4+0xa6>
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	4617      	mov	r7, r2
 8000d6c:	d962      	bls.n	8000e34 <__udivmoddi4+0xdc>
 8000d6e:	fab2 f682 	clz	r6, r2
 8000d72:	b14e      	cbz	r6, 8000d88 <__udivmoddi4+0x30>
 8000d74:	f1c6 0320 	rsb	r3, r6, #32
 8000d78:	fa01 f806 	lsl.w	r8, r1, r6
 8000d7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d80:	40b7      	lsls	r7, r6
 8000d82:	ea43 0808 	orr.w	r8, r3, r8
 8000d86:	40b4      	lsls	r4, r6
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	fa1f fc87 	uxth.w	ip, r7
 8000d90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d94:	0c23      	lsrs	r3, r4, #16
 8000d96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0x62>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000dac:	f080 80ea 	bcs.w	8000f84 <__udivmoddi4+0x22c>
 8000db0:	429a      	cmp	r2, r3
 8000db2:	f240 80e7 	bls.w	8000f84 <__udivmoddi4+0x22c>
 8000db6:	3902      	subs	r1, #2
 8000db8:	443b      	add	r3, r7
 8000dba:	1a9a      	subs	r2, r3, r2
 8000dbc:	b2a3      	uxth	r3, r4
 8000dbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dce:	459c      	cmp	ip, r3
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x8e>
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dd8:	f080 80d6 	bcs.w	8000f88 <__udivmoddi4+0x230>
 8000ddc:	459c      	cmp	ip, r3
 8000dde:	f240 80d3 	bls.w	8000f88 <__udivmoddi4+0x230>
 8000de2:	443b      	add	r3, r7
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dea:	eba3 030c 	sub.w	r3, r3, ip
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa2>
 8000df2:	40f3      	lsrs	r3, r6
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xb6>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb0>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x14c>
 8000e16:	4573      	cmp	r3, lr
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xc8>
 8000e1a:	4282      	cmp	r2, r0
 8000e1c:	f200 8105 	bhi.w	800102a <__udivmoddi4+0x2d2>
 8000e20:	1a84      	subs	r4, r0, r2
 8000e22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	4690      	mov	r8, r2
 8000e2a:	2d00      	cmp	r5, #0
 8000e2c:	d0e5      	beq.n	8000dfa <__udivmoddi4+0xa2>
 8000e2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e32:	e7e2      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f000 8090 	beq.w	8000f5a <__udivmoddi4+0x202>
 8000e3a:	fab2 f682 	clz	r6, r2
 8000e3e:	2e00      	cmp	r6, #0
 8000e40:	f040 80a4 	bne.w	8000f8c <__udivmoddi4+0x234>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	0c03      	lsrs	r3, r0, #16
 8000e48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4c:	b280      	uxth	r0, r0
 8000e4e:	b2bc      	uxth	r4, r7
 8000e50:	2101      	movs	r1, #1
 8000e52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x11e>
 8000e66:	18fb      	adds	r3, r7, r3
 8000e68:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e6c:	d202      	bcs.n	8000e74 <__udivmoddi4+0x11c>
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	f200 80e0 	bhi.w	8001034 <__udivmoddi4+0x2dc>
 8000e74:	46c4      	mov	ip, r8
 8000e76:	1a9b      	subs	r3, r3, r2
 8000e78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e84:	fb02 f404 	mul.w	r4, r2, r4
 8000e88:	429c      	cmp	r4, r3
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x144>
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x142>
 8000e94:	429c      	cmp	r4, r3
 8000e96:	f200 80ca 	bhi.w	800102e <__udivmoddi4+0x2d6>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	1b1b      	subs	r3, r3, r4
 8000e9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x98>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb4:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ebc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec6:	fa1f fc87 	uxth.w	ip, r7
 8000eca:	fbbe f0f9 	udiv	r0, lr, r9
 8000ece:	0c1c      	lsrs	r4, r3, #16
 8000ed0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000edc:	45a6      	cmp	lr, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d909      	bls.n	8000ef8 <__udivmoddi4+0x1a0>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000eea:	f080 809c 	bcs.w	8001026 <__udivmoddi4+0x2ce>
 8000eee:	45a6      	cmp	lr, r4
 8000ef0:	f240 8099 	bls.w	8001026 <__udivmoddi4+0x2ce>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	443c      	add	r4, r7
 8000ef8:	eba4 040e 	sub.w	r4, r4, lr
 8000efc:	fa1f fe83 	uxth.w	lr, r3
 8000f00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f04:	fb09 4413 	mls	r4, r9, r3, r4
 8000f08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f10:	45a4      	cmp	ip, r4
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1ce>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f1a:	f080 8082 	bcs.w	8001022 <__udivmoddi4+0x2ca>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d97f      	bls.n	8001022 <__udivmoddi4+0x2ca>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f2a:	eba4 040c 	sub.w	r4, r4, ip
 8000f2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f32:	4564      	cmp	r4, ip
 8000f34:	4673      	mov	r3, lr
 8000f36:	46e1      	mov	r9, ip
 8000f38:	d362      	bcc.n	8001000 <__udivmoddi4+0x2a8>
 8000f3a:	d05f      	beq.n	8000ffc <__udivmoddi4+0x2a4>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x1fe>
 8000f3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f42:	eb64 0409 	sbc.w	r4, r4, r9
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4e:	431e      	orrs	r6, r3
 8000f50:	40cc      	lsrs	r4, r1
 8000f52:	e9c5 6400 	strd	r6, r4, [r5]
 8000f56:	2100      	movs	r1, #0
 8000f58:	e74f      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000f5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5e:	0c01      	lsrs	r1, r0, #16
 8000f60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f64:	b280      	uxth	r0, r0
 8000f66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	463c      	mov	r4, r7
 8000f70:	46b8      	mov	r8, r7
 8000f72:	46be      	mov	lr, r7
 8000f74:	2620      	movs	r6, #32
 8000f76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f7a:	eba2 0208 	sub.w	r2, r2, r8
 8000f7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f82:	e766      	b.n	8000e52 <__udivmoddi4+0xfa>
 8000f84:	4601      	mov	r1, r0
 8000f86:	e718      	b.n	8000dba <__udivmoddi4+0x62>
 8000f88:	4610      	mov	r0, r2
 8000f8a:	e72c      	b.n	8000de6 <__udivmoddi4+0x8e>
 8000f8c:	f1c6 0220 	rsb	r2, r6, #32
 8000f90:	fa2e f302 	lsr.w	r3, lr, r2
 8000f94:	40b7      	lsls	r7, r6
 8000f96:	40b1      	lsls	r1, r6
 8000f98:	fa20 f202 	lsr.w	r2, r0, r2
 8000f9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa6:	b2bc      	uxth	r4, r7
 8000fa8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fac:	0c11      	lsrs	r1, r2, #16
 8000fae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb2:	fb08 f904 	mul.w	r9, r8, r4
 8000fb6:	40b0      	lsls	r0, r6
 8000fb8:	4589      	cmp	r9, r1
 8000fba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fbe:	b280      	uxth	r0, r0
 8000fc0:	d93e      	bls.n	8001040 <__udivmoddi4+0x2e8>
 8000fc2:	1879      	adds	r1, r7, r1
 8000fc4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fc8:	d201      	bcs.n	8000fce <__udivmoddi4+0x276>
 8000fca:	4589      	cmp	r9, r1
 8000fcc:	d81f      	bhi.n	800100e <__udivmoddi4+0x2b6>
 8000fce:	eba1 0109 	sub.w	r1, r1, r9
 8000fd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd6:	fb09 f804 	mul.w	r8, r9, r4
 8000fda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe4:	4542      	cmp	r2, r8
 8000fe6:	d229      	bcs.n	800103c <__udivmoddi4+0x2e4>
 8000fe8:	18ba      	adds	r2, r7, r2
 8000fea:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fee:	d2c4      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d2c2      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff8:	443a      	add	r2, r7
 8000ffa:	e7be      	b.n	8000f7a <__udivmoddi4+0x222>
 8000ffc:	45f0      	cmp	r8, lr
 8000ffe:	d29d      	bcs.n	8000f3c <__udivmoddi4+0x1e4>
 8001000:	ebbe 0302 	subs.w	r3, lr, r2
 8001004:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001008:	3801      	subs	r0, #1
 800100a:	46e1      	mov	r9, ip
 800100c:	e796      	b.n	8000f3c <__udivmoddi4+0x1e4>
 800100e:	eba7 0909 	sub.w	r9, r7, r9
 8001012:	4449      	add	r1, r9
 8001014:	f1a8 0c02 	sub.w	ip, r8, #2
 8001018:	fbb1 f9fe 	udiv	r9, r1, lr
 800101c:	fb09 f804 	mul.w	r8, r9, r4
 8001020:	e7db      	b.n	8000fda <__udivmoddi4+0x282>
 8001022:	4673      	mov	r3, lr
 8001024:	e77f      	b.n	8000f26 <__udivmoddi4+0x1ce>
 8001026:	4650      	mov	r0, sl
 8001028:	e766      	b.n	8000ef8 <__udivmoddi4+0x1a0>
 800102a:	4608      	mov	r0, r1
 800102c:	e6fd      	b.n	8000e2a <__udivmoddi4+0xd2>
 800102e:	443b      	add	r3, r7
 8001030:	3a02      	subs	r2, #2
 8001032:	e733      	b.n	8000e9c <__udivmoddi4+0x144>
 8001034:	f1ac 0c02 	sub.w	ip, ip, #2
 8001038:	443b      	add	r3, r7
 800103a:	e71c      	b.n	8000e76 <__udivmoddi4+0x11e>
 800103c:	4649      	mov	r1, r9
 800103e:	e79c      	b.n	8000f7a <__udivmoddi4+0x222>
 8001040:	eba1 0109 	sub.w	r1, r1, r9
 8001044:	46c4      	mov	ip, r8
 8001046:	fbb1 f9fe 	udiv	r9, r1, lr
 800104a:	fb09 f804 	mul.w	r8, r9, r4
 800104e:	e7c4      	b.n	8000fda <__udivmoddi4+0x282>

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>:
 *      Author: daniel
 */

#include "LEDArray.h"

LEDArray::LEDArray(GPIO_TypeDef* port,uint16_t pins[], uint8_t count):port_(port),count(count) {
 8001054:	b480      	push	{r7}
 8001056:	b087      	sub	sp, #28
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	70fb      	strb	r3, [r7, #3]
 8001062:	4a12      	ldr	r2, [pc, #72]	@ (80010ac <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x58>)
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	68ba      	ldr	r2, [r7, #8]
 800106c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800106e:	78fa      	ldrb	r2, [r7, #3]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	631a      	str	r2, [r3, #48]	@ 0x30
	// TODO Auto-generated constructor stub
	for(int i=0;i<count;i++){
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	e00d      	b.n	8001096 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x42>
		pins_[i]=pins[i];
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	4413      	add	r3, r2
 8001082:	881b      	ldrh	r3, [r3, #0]
 8001084:	4619      	mov	r1, r3
 8001086:	68fa      	ldr	r2, [r7, #12]
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	6059      	str	r1, [r3, #4]
	for(int i=0;i<count;i++){
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3301      	adds	r3, #1
 8001094:	617b      	str	r3, [r7, #20]
 8001096:	78fb      	ldrb	r3, [r7, #3]
 8001098:	697a      	ldr	r2, [r7, #20]
 800109a:	429a      	cmp	r2, r3
 800109c:	dbed      	blt.n	800107a <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x26>
	}

}
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	4618      	mov	r0, r3
 80010a2:	371c      	adds	r7, #28
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	08011998 	.word	0x08011998

080010b0 <_ZN8LEDArray8setnledsEi>:
void LEDArray::setnleds(int n){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
	if(n>count) n=count;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	683a      	ldr	r2, [r7, #0]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	dd02      	ble.n	80010ca <_ZN8LEDArray8setnledsEi+0x1a>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c8:	603b      	str	r3, [r7, #0]
	for(int i=0;i<count;i++){
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	e00e      	b.n	80010ee <_ZN8LEDArray8setnledsEi+0x3e>
	HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4413      	add	r3, r2
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	2200      	movs	r2, #0
 80010e2:	4619      	mov	r1, r3
 80010e4:	f004 f8e0 	bl	80052a8 <HAL_GPIO_WritePin>
	for(int i=0;i<count;i++){
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	3301      	adds	r3, #1
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	dbeb      	blt.n	80010d0 <_ZN8LEDArray8setnledsEi+0x20>
	}
	for(int i=0;i<n;i++){
 80010f8:	2300      	movs	r3, #0
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	e00e      	b.n	800111c <_ZN8LEDArray8setnledsEi+0x6c>
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_SET);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	4413      	add	r3, r2
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	b29b      	uxth	r3, r3
 800110e:	2201      	movs	r2, #1
 8001110:	4619      	mov	r1, r3
 8001112:	f004 f8c9 	bl	80052a8 <HAL_GPIO_WritePin>
	for(int i=0;i<n;i++){
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	3301      	adds	r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	429a      	cmp	r2, r3
 8001122:	dbec      	blt.n	80010fe <_ZN8LEDArray8setnledsEi+0x4e>
		}
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <_ZN8LEDArrayD1Ev>:
void LEDArray::restleds(){
	for(int i=0;i<count;i++){
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
		}
}
LEDArray::~LEDArray() {
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	4a04      	ldr	r2, [pc, #16]	@ (800114c <_ZN8LEDArrayD1Ev+0x1c>)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	08011998 	.word	0x08011998

08001150 <_ZN8LEDArrayD0Ev>:
LEDArray::~LEDArray() {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
}
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ffe9 	bl	8001130 <_ZN8LEDArrayD1Ev>
 800115e:	2134      	movs	r1, #52	@ 0x34
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f00c fc6d 	bl	800da40 <_ZdlPvj>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <_ZN13funkSteckdose17delayMicrosecondsEm>:





	void delayMicroseconds(uint32_t us)
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
	{
	    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	625a      	str	r2, [r3, #36]	@ 0x24
	    HAL_TIM_Base_Start(&htim2);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3304      	adds	r3, #4
 8001186:	4618      	mov	r0, r3
 8001188:	f006 fca8 	bl	8007adc <HAL_TIM_Base_Start>

	    while (__HAL_TIM_GET_COUNTER(&htim2) < us) {
 800118c:	bf00      	nop
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	429a      	cmp	r2, r3
 8001198:	bf8c      	ite	hi
 800119a:	2301      	movhi	r3, #1
 800119c:	2300      	movls	r3, #0
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d1f4      	bne.n	800118e <_ZN13funkSteckdose17delayMicrosecondsEm+0x1e>

	    }

	    HAL_TIM_Base_Stop(&htim2);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3304      	adds	r3, #4
 80011a8:	4618      	mov	r0, r3
 80011aa:	f006 fcff 	bl	8007bac <HAL_TIM_Base_Stop>
	}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_ZN13funkSteckdose20delay350MicrosecondsEi>:
	void delay350Microseconds(int n){
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	6039      	str	r1, [r7, #0]
		delayMicroseconds(n*350U);
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ffcf 	bl	8001170 <_ZN13funkSteckdose17delayMicrosecondsEm>
	}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <_ZN13funkSteckdose8transmitEii>:
	void transmit(int numberHighPulses,int numberLowPulses){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2101      	movs	r1, #1
 80011ec:	4809      	ldr	r0, [pc, #36]	@ (8001214 <_ZN13funkSteckdose8transmitEii+0x38>)
 80011ee:	f004 f85b 	bl	80052a8 <HAL_GPIO_WritePin>
		delay350Microseconds(numberHighPulses);
 80011f2:	68b9      	ldr	r1, [r7, #8]
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff ffde 	bl	80011b6 <_ZN13funkSteckdose20delay350MicrosecondsEi>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80011fa:	2201      	movs	r2, #1
 80011fc:	2101      	movs	r1, #1
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <_ZN13funkSteckdose8transmitEii+0x38>)
 8001200:	f004 f852 	bl	80052a8 <HAL_GPIO_WritePin>
		delay350Microseconds(numberLowPulses);
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f7ff ffd5 	bl	80011b6 <_ZN13funkSteckdose20delay350MicrosecondsEi>

	}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40020800 	.word	0x40020800

08001218 <_ZN13funkSteckdose12sendSequenceEth>:

	void sendSequence(uint16_t bits, uint8_t length){
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	807b      	strh	r3, [r7, #2]
 8001224:	4613      	mov	r3, r2
 8001226:	707b      	strb	r3, [r7, #1]
		for(int i=0;i<10;++i){
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	e02c      	b.n	8001288 <_ZN13funkSteckdose12sendSequenceEth+0x70>
			for(int j=length-1;j>=0;--j){
 800122e:	787b      	ldrb	r3, [r7, #1]
 8001230:	3b01      	subs	r3, #1
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	e01d      	b.n	8001272 <_ZN13funkSteckdose12sendSequenceEth+0x5a>
				transmit(1, 3);
 8001236:	2203      	movs	r2, #3
 8001238:	2101      	movs	r1, #1
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ffce 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
				 uint8_t isOne = (bits >> j) & 1;
 8001240:	887a      	ldrh	r2, [r7, #2]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	fa42 f303 	asr.w	r3, r2, r3
 8001248:	b2db      	uxtb	r3, r3
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	73fb      	strb	r3, [r7, #15]
				if(isOne==1)
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d105      	bne.n	8001262 <_ZN13funkSteckdose12sendSequenceEth+0x4a>
					transmit(1, 3);
 8001256:	2203      	movs	r2, #3
 8001258:	2101      	movs	r1, #1
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ffbe 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
 8001260:	e004      	b.n	800126c <_ZN13funkSteckdose12sendSequenceEth+0x54>
				else transmit(3,1);
 8001262:	2201      	movs	r2, #1
 8001264:	2103      	movs	r1, #3
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f7ff ffb8 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
			for(int j=length-1;j>=0;--j){
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	3b01      	subs	r3, #1
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	2b00      	cmp	r3, #0
 8001276:	dade      	bge.n	8001236 <_ZN13funkSteckdose12sendSequenceEth+0x1e>
			}
			transmit(1,31);
 8001278:	221f      	movs	r2, #31
 800127a:	2101      	movs	r1, #1
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ffad 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
		for(int i=0;i<10;++i){
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	3301      	adds	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	2b09      	cmp	r3, #9
 800128c:	ddcf      	ble.n	800122e <_ZN13funkSteckdose12sendSequenceEth+0x16>
		}
	}
 800128e:	bf00      	nop
 8001290:	bf00      	nop
 8001292:	3718      	adds	r7, #24
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>:
 *      Author: daniel
 */

#include "funkSteckdose.h"

funkSteckdose::funkSteckdose(TIM_HandleTypeDef htim2_):htim2(htim2_) {
 8001298:	b084      	sub	sp, #16
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
 80012a2:	f107 0014 	add.w	r0, r7, #20
 80012a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80012aa:	4a09      	ldr	r2, [pc, #36]	@ (80012d0 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef+0x38>)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3304      	adds	r3, #4
 80012b4:	f107 0114 	add.w	r1, r7, #20
 80012b8:	2248      	movs	r2, #72	@ 0x48
 80012ba:	4618      	mov	r0, r3
 80012bc:	f00f fb7d 	bl	80109ba <memcpy>
	// TODO Auto-generated constructor stub

}
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4618      	mov	r0, r3
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012cc:	b004      	add	sp, #16
 80012ce:	4770      	bx	lr
 80012d0:	080119a8 	.word	0x080119a8

080012d4 <_ZN13funkSteckdoseD1Ev>:

funkSteckdose::~funkSteckdose() {
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	4a04      	ldr	r2, [pc, #16]	@ (80012f0 <_ZN13funkSteckdoseD1Ev+0x1c>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4618      	mov	r0, r3
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	080119a8 	.word	0x080119a8

080012f4 <_ZN13funkSteckdoseD0Ev>:
funkSteckdose::~funkSteckdose() {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
}
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ffe9 	bl	80012d4 <_ZN13funkSteckdoseD1Ev>
 8001302:	214c      	movs	r1, #76	@ 0x4c
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f00c fb9b 	bl	800da40 <_ZdlPvj>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4618      	mov	r0, r3
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <_ZN13funkSteckdose3einEv>:

void funkSteckdose::ein(){
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	sendSequence(0b111111000010, 12);
 800131c:	220c      	movs	r2, #12
 800131e:	f640 71c2 	movw	r1, #4034	@ 0xfc2
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff78 	bl	8001218 <_ZN13funkSteckdose12sendSequenceEth>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <_ZN13funkSteckdose3ausEv>:
void funkSteckdose::aus(){
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	sendSequence(0b111111000001, 12);
 8001338:	220c      	movs	r2, #12
 800133a:	f640 71c1 	movw	r1, #4033	@ 0xfc1
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ff6a 	bl	8001218 <_ZN13funkSteckdose12sendSequenceEth>
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <_ZN3KWSC1Ev>:
#include "kws.h"

/*
	Constructor for the keyword spotting system
*/
KWS::KWS() : network(AI_HANDLE_NULL) {
 800134c:	b5b0      	push	{r4, r5, r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2200      	movs	r2, #0
 8001358:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  ai_error ai_err;
  ai_err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	339c      	adds	r3, #156	@ 0x9c
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f007 ff34 	bl	80091d0 <ai_network_create>
 8001368:	4603      	mov	r3, r0
 800136a:	60fb      	str	r3, [r7, #12]
  if (ai_err.type != AI_ERROR_NONE) {
 800136c:	7b3b      	ldrb	r3, [r7, #12]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d00a      	beq.n	8001388 <_ZN3KWSC1Ev+0x3c>
	  printf("E: AI error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 8001372:	7b3b      	ldrb	r3, [r7, #12]
 8001374:	4619      	mov	r1, r3
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800137c:	461a      	mov	r2, r3
 800137e:	4819      	ldr	r0, [pc, #100]	@ (80013e4 <_ZN3KWSC1Ev+0x98>)
 8001380:	f00f f8b4 	bl	80104ec <iprintf>
    return;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	e028      	b.n	80013da <_ZN3KWSC1Ev+0x8e>
  }
  printf("NN created...\r\n");
 8001388:	4817      	ldr	r0, [pc, #92]	@ (80013e8 <_ZN3KWSC1Ev+0x9c>)
 800138a:	f00f f917 	bl	80105bc <puts>

  aiInit();
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 f82c 	bl	80013ec <_ZN3KWS6aiInitEv>

  ai_input[0] = *AI_NETWORK_IN;
 8001394:	2100      	movs	r1, #0
 8001396:	2000      	movs	r0, #0
 8001398:	f007 ff30 	bl	80091fc <ai_network_inputs_get>
 800139c:	4602      	mov	r2, r0
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80013a4:	f503 640c 	add.w	r4, r3, #2240	@ 0x8c0
 80013a8:	4615      	mov	r5, r2
 80013aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ai_output[0] = *AI_NETWORK_OUT;
 80013b6:	2100      	movs	r1, #0
 80013b8:	2000      	movs	r0, #0
 80013ba:	f007 ff39 	bl	8009230 <ai_network_outputs_get>
 80013be:	4602      	mov	r2, r0
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80013c6:	f603 04dc 	addw	r4, r3, #2268	@ 0x8dc
 80013ca:	4615      	mov	r5, r2
 80013cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}

}
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4618      	mov	r0, r3
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bdb0      	pop	{r4, r5, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	080115e0 	.word	0x080115e0
 80013e8:	08011600 	.word	0x08011600

080013ec <_ZN3KWS6aiInitEv>:

/*
	The network need to be initialized once before it can be used for the inference.
*/
int KWS::aiInit() {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b092      	sub	sp, #72	@ 0x48
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	ai_error ai_err;
	printf("Initializing NN...\r\n");
 80013f4:	481f      	ldr	r0, [pc, #124]	@ (8001474 <_ZN3KWS6aiInitEv+0x88>)
 80013f6:	f00f f8e1 	bl	80105bc <puts>
	ai_network_params params = { AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()), AI_NETWORK_DATA_ACTIVATIONS(activations) };
 80013fa:	f007 ffe7 	bl	80093cc <ai_network_data_weights_get>
 80013fe:	4602      	mov	r2, r0
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	4611      	mov	r1, r2
 8001406:	4618      	mov	r0, r3
 8001408:	f007 ffac 	bl	8009364 <ai_network_data_weights_buffer_get>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8001412:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001416:	4611      	mov	r1, r2
 8001418:	4618      	mov	r0, r3
 800141a:	f007 ff6f 	bl	80092fc <ai_network_data_activations_buffer_get>
	if (!ai_network_init(network, &params)) {
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001424:	f107 020c 	add.w	r2, r7, #12
 8001428:	4611      	mov	r1, r2
 800142a:	4618      	mov	r0, r3
 800142c:	f007 ff1a 	bl	8009264 <ai_network_init>
 8001430:	4603      	mov	r3, r0
 8001432:	f083 0301 	eor.w	r3, r3, #1
 8001436:	b2db      	uxtb	r3, r3
 8001438:	2b00      	cmp	r3, #0
 800143a:	d013      	beq.n	8001464 <_ZN3KWS6aiInitEv+0x78>
		ai_err = ai_network_get_error(network);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001442:	4618      	mov	r0, r3
 8001444:	f007 feb8 	bl	80091b8 <ai_network_get_error>
 8001448:	4603      	mov	r3, r0
 800144a:	647b      	str	r3, [r7, #68]	@ 0x44
		printf("E: AI error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 800144c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001450:	4619      	mov	r1, r3
 8001452:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001454:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001458:	461a      	mov	r2, r3
 800145a:	4807      	ldr	r0, [pc, #28]	@ (8001478 <_ZN3KWS6aiInitEv+0x8c>)
 800145c:	f00f f846 	bl	80104ec <iprintf>
		return 1;
 8001460:	2301      	movs	r3, #1
 8001462:	e003      	b.n	800146c <_ZN3KWS6aiInitEv+0x80>
	} else {
		printf("Initialization successful\r\n");
 8001464:	4805      	ldr	r0, [pc, #20]	@ (800147c <_ZN3KWS6aiInitEv+0x90>)
 8001466:	f00f f8a9 	bl	80105bc <puts>
	}
	return 0;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3748      	adds	r7, #72	@ 0x48
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	08011610 	.word	0x08011610
 8001478:	080115e0 	.word	0x080115e0
 800147c:	08011624 	.word	0x08011624

08001480 <_ZN3KWS12runInferenceEi>:

// TODO Vervollstndige diese Funktion
/*
	Runs the inference and returns index of detected word. When being called, the batch_size can be chosen as 1
*/
int KWS::runInference(int batch_size) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b088      	sub	sp, #32
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  ai_i32 nbatch;
	ai_error ai_err;

	ai_input[0].data = AI_HANDLE_PTR(mMFCC);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f503 43b1 	add.w	r3, r3, #22656	@ 0x5880
 8001490:	3378      	adds	r3, #120	@ 0x78
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	f502 42a0 	add.w	r2, r2, #20480	@ 0x5000
 8001498:	f8c2 38c4 	str.w	r3, [r2, #2244]	@ 0x8c4
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3324      	adds	r3, #36	@ 0x24
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	f502 42a0 	add.w	r2, r2, #20480	@ 0x5000
 80014a6:	f8c2 38e0 	str.w	r3, [r2, #2272]	@ 0x8e0

	//////////////////////////////////////////////////////////////////////////////////////
	////////////////////////// TODO fge hier deinen Code ein ////////////////////////////
	//////////////////////////////////////////////////////////////////////////////////////
	//cp  von ai_<>_run
	nbatch = ai_network_run(network, ai_input, ai_output);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f8d3 009c 	ldr.w	r0, [r3, #156]	@ 0x9c
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f503 43b1 	add.w	r3, r3, #22656	@ 0x5880
 80014b6:	3340      	adds	r3, #64	@ 0x40
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	f502 42b1 	add.w	r2, r2, #22656	@ 0x5880
 80014be:	325c      	adds	r2, #92	@ 0x5c
 80014c0:	4619      	mov	r1, r3
 80014c2:	f007 ff0b 	bl	80092dc <ai_network_run>
 80014c6:	6138      	str	r0, [r7, #16]
	if (nbatch != batch_size) {
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d012      	beq.n	80014f6 <_ZN3KWS12runInferenceEi+0x76>
	 ai_err = ai_network_get_error(network);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80014d6:	4618      	mov	r0, r3
 80014d8:	f007 fe6e 	bl	80091b8 <ai_network_get_error>
 80014dc:	4603      	mov	r3, r0
 80014de:	60fb      	str	r3, [r7, #12]
	 printf("E: AI error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 80014e0:	7b3b      	ldrb	r3, [r7, #12]
 80014e2:	4619      	mov	r1, r3
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80014ea:	461a      	mov	r2, r3
 80014ec:	4819      	ldr	r0, [pc, #100]	@ (8001554 <_ZN3KWS12runInferenceEi+0xd4>)
 80014ee:	f00e fffd 	bl	80104ec <iprintf>
	 return 1;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e02a      	b.n	800154c <_ZN3KWS12runInferenceEi+0xcc>
	}


	//////////////////////////////////////////////////////////////////////////////////////

	float max_value = out_data[0];
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fa:	61fb      	str	r3, [r7, #28]
	uint32_t max_index = 0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]
 8001504:	e01e      	b.n	8001544 <_ZN3KWS12runInferenceEi+0xc4>
		//printf("%lu: %f\r\n", (unsigned long) i, out_data[i]);
		// find maximum probabilty
		if (i > 0) {
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d018      	beq.n	800153e <_ZN3KWS12runInferenceEi+0xbe>
			if (max_value < out_data[i]) {
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	3308      	adds	r3, #8
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	3304      	adds	r3, #4
 8001518:	edd3 7a00 	vldr	s15, [r3]
 800151c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001520:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001528:	d509      	bpl.n	800153e <_ZN3KWS12runInferenceEi+0xbe>
				max_value = out_data[i];
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	3308      	adds	r3, #8
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	4413      	add	r3, r2
 8001534:	3304      	adds	r3, #4
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	61fb      	str	r3, [r7, #28]
				max_index = i;
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	3301      	adds	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	2b1d      	cmp	r3, #29
 8001548:	d9dd      	bls.n	8001506 <_ZN3KWS12runInferenceEi+0x86>
			}
		}
	}
	return max_index;
 800154a:	69bb      	ldr	r3, [r7, #24]
}
 800154c:	4618      	mov	r0, r3
 800154e:	3720      	adds	r7, #32
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	080115e0 	.word	0x080115e0

08001558 <_ZN3KWS11indexToWordB5cxx11Ei>:

std::string KWS::indexToWord(int index) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b096      	sub	sp, #88	@ 0x58
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  switch (index) {
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2b07      	cmp	r3, #7
 8001568:	f200 8094 	bhi.w	8001694 <_ZN3KWS11indexToWordB5cxx11Ei+0x13c>
 800156c:	a201      	add	r2, pc, #4	@ (adr r2, 8001574 <_ZN3KWS11indexToWordB5cxx11Ei+0x1c>)
 800156e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001572:	bf00      	nop
 8001574:	08001595 	.word	0x08001595
 8001578:	080015b5 	.word	0x080015b5
 800157c:	080015d5 	.word	0x080015d5
 8001580:	080015f5 	.word	0x080015f5
 8001584:	08001615 	.word	0x08001615
 8001588:	08001635 	.word	0x08001635
 800158c:	08001655 	.word	0x08001655
 8001590:	08001675 	.word	0x08001675
 8001594:	f107 0310 	add.w	r3, r7, #16
 8001598:	657b      	str	r3, [r7, #84]	@ 0x54
    case 0: return "YES";
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	461a      	mov	r2, r3
 80015a0:	4946      	ldr	r1, [pc, #280]	@ (80016bc <_ZN3KWS11indexToWordB5cxx11Ei+0x164>)
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f00c fad6 	bl	800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 80015a8:	f107 0310 	add.w	r3, r7, #16
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 f897 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 80015b2:	e07f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	653b      	str	r3, [r7, #80]	@ 0x50
    case 1: return "NO";
 80015ba:	f107 0314 	add.w	r3, r7, #20
 80015be:	461a      	mov	r2, r3
 80015c0:	493f      	ldr	r1, [pc, #252]	@ (80016c0 <_ZN3KWS11indexToWordB5cxx11Ei+0x168>)
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f00c fac6 	bl	800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	4618      	mov	r0, r3
 80015ce:	f000 f887 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 80015d2:	e06f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 80015d4:	f107 0318 	add.w	r3, r7, #24
 80015d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    case 2: return "ON";
 80015da:	f107 0318 	add.w	r3, r7, #24
 80015de:	461a      	mov	r2, r3
 80015e0:	4938      	ldr	r1, [pc, #224]	@ (80016c4 <_ZN3KWS11indexToWordB5cxx11Ei+0x16c>)
 80015e2:	68f8      	ldr	r0, [r7, #12]
 80015e4:	f00c fab6 	bl	800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80015e8:	f107 0318 	add.w	r3, r7, #24
 80015ec:	4618      	mov	r0, r3
 80015ee:	f000 f877 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 80015f2:	e05f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 80015f4:	f107 031c 	add.w	r3, r7, #28
 80015f8:	64bb      	str	r3, [r7, #72]	@ 0x48
    case 3: return "OFF";
 80015fa:	f107 031c 	add.w	r3, r7, #28
 80015fe:	461a      	mov	r2, r3
 8001600:	4931      	ldr	r1, [pc, #196]	@ (80016c8 <_ZN3KWS11indexToWordB5cxx11Ei+0x170>)
 8001602:	68f8      	ldr	r0, [r7, #12]
 8001604:	f00c faa6 	bl	800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001608:	f107 031c 	add.w	r3, r7, #28
 800160c:	4618      	mov	r0, r3
 800160e:	f000 f867 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001612:	e04f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	647b      	str	r3, [r7, #68]	@ 0x44
    case 4: return "ONE";
 800161a:	f107 0320 	add.w	r3, r7, #32
 800161e:	461a      	mov	r2, r3
 8001620:	492a      	ldr	r1, [pc, #168]	@ (80016cc <_ZN3KWS11indexToWordB5cxx11Ei+0x174>)
 8001622:	68f8      	ldr	r0, [r7, #12]
 8001624:	f00c fa96 	bl	800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001628:	f107 0320 	add.w	r3, r7, #32
 800162c:	4618      	mov	r0, r3
 800162e:	f000 f857 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001632:	e03f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001634:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001638:	643b      	str	r3, [r7, #64]	@ 0x40
    case 5: return "TWO";
 800163a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800163e:	461a      	mov	r2, r3
 8001640:	4923      	ldr	r1, [pc, #140]	@ (80016d0 <_ZN3KWS11indexToWordB5cxx11Ei+0x178>)
 8001642:	68f8      	ldr	r0, [r7, #12]
 8001644:	f00c fa86 	bl	800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001648:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800164c:	4618      	mov	r0, r3
 800164e:	f000 f847 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001652:	e02f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001654:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001658:	63fb      	str	r3, [r7, #60]	@ 0x3c
    case 6: return "THREE";
 800165a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800165e:	461a      	mov	r2, r3
 8001660:	491c      	ldr	r1, [pc, #112]	@ (80016d4 <_ZN3KWS11indexToWordB5cxx11Ei+0x17c>)
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f00c fa76 	bl	800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001668:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800166c:	4618      	mov	r0, r3
 800166e:	f000 f837 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001672:	e01f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001674:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001678:	63bb      	str	r3, [r7, #56]	@ 0x38
    case 7: return "UNKNOWN";
 800167a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800167e:	461a      	mov	r2, r3
 8001680:	4915      	ldr	r1, [pc, #84]	@ (80016d8 <_ZN3KWS11indexToWordB5cxx11Ei+0x180>)
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f00c fa66 	bl	800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001688:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800168c:	4618      	mov	r0, r3
 800168e:	f000 f827 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001692:	e00f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001694:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001698:	637b      	str	r3, [r7, #52]	@ 0x34
    default: return "_ERROR_";
 800169a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800169e:	461a      	mov	r2, r3
 80016a0:	490e      	ldr	r1, [pc, #56]	@ (80016dc <_ZN3KWS11indexToWordB5cxx11Ei+0x184>)
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f00c fa56 	bl	800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80016a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80016ac:	4618      	mov	r0, r3
 80016ae:	f000 f817 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 80016b2:	bf00      	nop
	}
}
 80016b4:	68f8      	ldr	r0, [r7, #12]
 80016b6:	3758      	adds	r7, #88	@ 0x58
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	08011878 	.word	0x08011878
 80016c0:	0801187c 	.word	0x0801187c
 80016c4:	08011880 	.word	0x08011880
 80016c8:	08011884 	.word	0x08011884
 80016cc:	08011888 	.word	0x08011888
 80016d0:	0801188c 	.word	0x0801188c
 80016d4:	08011890 	.word	0x08011890
 80016d8:	08011898 	.word	0x08011898
 80016dc:	080118a0 	.word	0x080118a0

080016e0 <_ZNSt15__new_allocatorIcED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4618      	mov	r0, r3
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <_LCD_SendInternal>:
#define LCD_I2C_TIMEOUT 200

#define COLUMNS 16
#define ROWS 2

HAL_StatusTypeDef _LCD_SendInternal(LCD_HandleTypeDef *dev, uint8_t data, uint8_t flags) {
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b088      	sub	sp, #32
 80016fa:	af02      	add	r7, sp, #8
 80016fc:	6078      	str	r0, [r7, #4]
 80016fe:	460b      	mov	r3, r1
 8001700:	70fb      	strb	r3, [r7, #3]
 8001702:	4613      	mov	r3, r2
 8001704:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef res;
    for(int i=0;i<5;i++) {
 8001706:	2300      	movs	r3, #0
 8001708:	613b      	str	r3, [r7, #16]
 800170a:	e010      	b.n	800172e <_LCD_SendInternal+0x38>
        res = HAL_I2C_IsDeviceReady(dev->i2c, dev->i2c_addr, 1, LCD_I2C_TIMEOUT);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6858      	ldr	r0, [r3, #4]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	4619      	mov	r1, r3
 8001716:	23c8      	movs	r3, #200	@ 0xc8
 8001718:	2201      	movs	r2, #1
 800171a:	f004 f821 	bl	8005760 <HAL_I2C_IsDeviceReady>
 800171e:	4603      	mov	r3, r0
 8001720:	75fb      	strb	r3, [r7, #23]
        if(res == HAL_OK)
 8001722:	7dfb      	ldrb	r3, [r7, #23]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d006      	beq.n	8001736 <_LCD_SendInternal+0x40>
    for(int i=0;i<5;i++) {
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	3301      	adds	r3, #1
 800172c:	613b      	str	r3, [r7, #16]
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	2b04      	cmp	r3, #4
 8001732:	ddeb      	ble.n	800170c <_LCD_SendInternal+0x16>
 8001734:	e000      	b.n	8001738 <_LCD_SendInternal+0x42>
            break;
 8001736:	bf00      	nop
    }
    if(res!=HAL_OK) {
 8001738:	7dfb      	ldrb	r3, [r7, #23]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <_LCD_SendInternal+0x4c>
    	return res;
 800173e:	7dfb      	ldrb	r3, [r7, #23]
 8001740:	e044      	b.n	80017cc <_LCD_SendInternal+0xd6>
    }


    uint8_t up = data & 0xF0;
 8001742:	78fb      	ldrb	r3, [r7, #3]
 8001744:	f023 030f 	bic.w	r3, r3, #15
 8001748:	73fb      	strb	r3, [r7, #15]
    uint8_t lo = (data << 4) & 0xF0;
 800174a:	78fb      	ldrb	r3, [r7, #3]
 800174c:	011b      	lsls	r3, r3, #4
 800174e:	73bb      	strb	r3, [r7, #14]
    uint8_t backlight = dev->backlight_enable?BACKLIGHT:0;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	7a1b      	ldrb	r3, [r3, #8]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <_LCD_SendInternal+0x66>
 8001758:	2308      	movs	r3, #8
 800175a:	e000      	b.n	800175e <_LCD_SendInternal+0x68>
 800175c:	2300      	movs	r3, #0
 800175e:	737b      	strb	r3, [r7, #13]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|backlight|PIN_EN;
 8001760:	7bfa      	ldrb	r2, [r7, #15]
 8001762:	78bb      	ldrb	r3, [r7, #2]
 8001764:	4313      	orrs	r3, r2
 8001766:	b2da      	uxtb	r2, r3
 8001768:	7b7b      	ldrb	r3, [r7, #13]
 800176a:	4313      	orrs	r3, r2
 800176c:	b2db      	uxtb	r3, r3
 800176e:	f043 0304 	orr.w	r3, r3, #4
 8001772:	b2db      	uxtb	r3, r3
 8001774:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|backlight;
 8001776:	7bfa      	ldrb	r2, [r7, #15]
 8001778:	78bb      	ldrb	r3, [r7, #2]
 800177a:	4313      	orrs	r3, r2
 800177c:	b2da      	uxtb	r2, r3
 800177e:	7b7b      	ldrb	r3, [r7, #13]
 8001780:	4313      	orrs	r3, r2
 8001782:	b2db      	uxtb	r3, r3
 8001784:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|backlight|PIN_EN;
 8001786:	7bba      	ldrb	r2, [r7, #14]
 8001788:	78bb      	ldrb	r3, [r7, #2]
 800178a:	4313      	orrs	r3, r2
 800178c:	b2da      	uxtb	r2, r3
 800178e:	7b7b      	ldrb	r3, [r7, #13]
 8001790:	4313      	orrs	r3, r2
 8001792:	b2db      	uxtb	r3, r3
 8001794:	f043 0304 	orr.w	r3, r3, #4
 8001798:	b2db      	uxtb	r3, r3
 800179a:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|backlight;
 800179c:	7bba      	ldrb	r2, [r7, #14]
 800179e:	78bb      	ldrb	r3, [r7, #2]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	7b7b      	ldrb	r3, [r7, #13]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	72fb      	strb	r3, [r7, #11]

    //TODO send data_arr to the device
    HAL_I2C_Master_Transmit(dev->i2c,dev->i2c_addr,data_arr,4,LCD_I2C_TIMEOUT);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6858      	ldr	r0, [r3, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4619      	mov	r1, r3
 80017b6:	f107 0208 	add.w	r2, r7, #8
 80017ba:	23c8      	movs	r3, #200	@ 0xc8
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	2304      	movs	r3, #4
 80017c0:	f003 fed0 	bl	8005564 <HAL_I2C_Master_Transmit>

    HAL_Delay(LCD_DELAY_MS); //delay afterwards to not overwhelm display
 80017c4:	2005      	movs	r0, #5
 80017c6:	f002 f95b 	bl	8003a80 <HAL_Delay>
    return res;
 80017ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_LCD_SendCommand>:

HAL_StatusTypeDef _LCD_SendCommand(LCD_HandleTypeDef *dev, uint8_t cmd) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	460b      	mov	r3, r1
 80017de:	70fb      	strb	r3, [r7, #3]
    return _LCD_SendInternal(dev, cmd, 0);
 80017e0:	78fb      	ldrb	r3, [r7, #3]
 80017e2:	2200      	movs	r2, #0
 80017e4:	4619      	mov	r1, r3
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff ff85 	bl	80016f6 <_LCD_SendInternal>
 80017ec:	4603      	mov	r3, r0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <_LCD_SendData>:

HAL_StatusTypeDef _LCD_SendData(LCD_HandleTypeDef *dev, uint8_t data) {
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
 80017fe:	460b      	mov	r3, r1
 8001800:	70fb      	strb	r3, [r7, #3]
    return _LCD_SendInternal(dev, data, PIN_RS);
 8001802:	78fb      	ldrb	r3, [r7, #3]
 8001804:	2201      	movs	r2, #1
 8001806:	4619      	mov	r1, r3
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7ff ff74 	bl	80016f6 <_LCD_SendInternal>
 800180e:	4603      	mov	r3, r0
}
 8001810:	4618      	mov	r0, r3
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <LCD_Print>:

#define RETURN_IF_NOT_OK if(status!=HAL_OK)return status;

HAL_StatusTypeDef LCD_Print(LCD_HandleTypeDef *dev, const char *str) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
    while(*str) {
 8001822:	e00f      	b.n	8001844 <LCD_Print+0x2c>
    	status = _LCD_SendData(dev, (uint8_t)(*str));
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f7ff ffe3 	bl	80017f6 <_LCD_SendData>
 8001830:	4603      	mov	r3, r0
 8001832:	73fb      	strb	r3, [r7, #15]
        RETURN_IF_NOT_OK;
 8001834:	7bfb      	ldrb	r3, [r7, #15]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <LCD_Print+0x26>
 800183a:	7bfb      	ldrb	r3, [r7, #15]
 800183c:	e007      	b.n	800184e <LCD_Print+0x36>
        str++;
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	3301      	adds	r3, #1
 8001842:	603b      	str	r3, [r7, #0]
    while(*str) {
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1eb      	bne.n	8001824 <LCD_Print+0xc>
    }
    return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <LCD_Begin>:
    RETURN_IF_NOT_OK;
    status = LCD_Print(dev, " !!! ");
    return status;
}

HAL_StatusTypeDef LCD_Begin(LCD_HandleTypeDef *dev) {
 8001856:	b580      	push	{r7, lr}
 8001858:	b084      	sub	sp, #16
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
	dev->backlight_enable=true;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2201      	movs	r2, #1
 8001862:	721a      	strb	r2, [r3, #8]
	HAL_StatusTypeDef status;

    // 4-bit mode, 2 lines, 5x7 format
    status = _LCD_SendCommand(dev, 0b00110000);
 8001864:	2130      	movs	r1, #48	@ 0x30
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff ffb4 	bl	80017d4 <_LCD_SendCommand>
 800186c:	4603      	mov	r3, r0
 800186e:	73fb      	strb	r3, [r7, #15]
    RETURN_IF_NOT_OK;
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <LCD_Begin+0x24>
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	e01c      	b.n	80018b4 <LCD_Begin+0x5e>

    // display & cursor home (keep this!)
    status = _LCD_SendCommand(dev, 0b00000010);
 800187a:	2102      	movs	r1, #2
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ffa9 	bl	80017d4 <_LCD_SendCommand>
 8001882:	4603      	mov	r3, r0
 8001884:	73fb      	strb	r3, [r7, #15]
    RETURN_IF_NOT_OK;
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <LCD_Begin+0x3a>
 800188c:	7bfb      	ldrb	r3, [r7, #15]
 800188e:	e011      	b.n	80018b4 <LCD_Begin+0x5e>

    // display on, right shift, underline off, blink off
    status = _LCD_SendCommand(dev, 0b00001100);
 8001890:	210c      	movs	r1, #12
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ff9e 	bl	80017d4 <_LCD_SendCommand>
 8001898:	4603      	mov	r3, r0
 800189a:	73fb      	strb	r3, [r7, #15]
    RETURN_IF_NOT_OK;
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <LCD_Begin+0x50>
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	e006      	b.n	80018b4 <LCD_Begin+0x5e>

    // clear display (optional here)
    status = _LCD_SendCommand(dev, 0b00000001);
 80018a6:	2101      	movs	r1, #1
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ff93 	bl	80017d4 <_LCD_SendCommand>
 80018ae:	4603      	mov	r3, r0
 80018b0:	73fb      	strb	r3, [r7, #15]
    return status;
 80018b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3710      	adds	r7, #16
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <LCD_SetCursor>:


HAL_StatusTypeDef LCD_SetCursor(LCD_HandleTypeDef *dev, uint8_t row, uint8_t col) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	460b      	mov	r3, r1
 80018c6:	70fb      	strb	r3, [r7, #3]
 80018c8:	4613      	mov	r3, r2
 80018ca:	70bb      	strb	r3, [r7, #2]
	if(row<0 || row>=ROWS || col<0 || col>=COLUMNS) {
 80018cc:	78fb      	ldrb	r3, [r7, #3]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d802      	bhi.n	80018d8 <LCD_SetCursor+0x1c>
 80018d2:	78bb      	ldrb	r3, [r7, #2]
 80018d4:	2b0f      	cmp	r3, #15
 80018d6:	d901      	bls.n	80018dc <LCD_SetCursor+0x20>
		return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e010      	b.n	80018fe <LCD_SetCursor+0x42>
	}
	uint8_t cmd = row==0?0b10000000:0b11000000;
 80018dc:	78fb      	ldrb	r3, [r7, #3]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d101      	bne.n	80018e6 <LCD_SetCursor+0x2a>
 80018e2:	2380      	movs	r3, #128	@ 0x80
 80018e4:	e000      	b.n	80018e8 <LCD_SetCursor+0x2c>
 80018e6:	23c0      	movs	r3, #192	@ 0xc0
 80018e8:	73fb      	strb	r3, [r7, #15]
	cmd+=col;
 80018ea:	7bfa      	ldrb	r2, [r7, #15]
 80018ec:	78bb      	ldrb	r3, [r7, #2]
 80018ee:	4413      	add	r3, r2
 80018f0:	73fb      	strb	r3, [r7, #15]
	return _LCD_SendCommand(dev, cmd);
 80018f2:	7bfb      	ldrb	r3, [r7, #15]
 80018f4:	4619      	mov	r1, r3
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff ff6c 	bl	80017d4 <_LCD_SendCommand>
 80018fc:	4603      	mov	r3, r0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <LCD_Clear>:
	vsnprintf(lcd_buffer, COLUMNS + 1, format, args);
	va_end(args);
	return LCD_Print(dev, lcd_buffer);
}

HAL_StatusTypeDef LCD_Clear(LCD_HandleTypeDef *dev) {
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
	return _LCD_SendCommand(dev, 0b00000001);
 800190e:	2101      	movs	r1, #1
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7ff ff5f 	bl	80017d4 <_LCD_SendCommand>
 8001916:	4603      	mov	r3, r0
}
 8001918:	4618      	mov	r0, r3
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <_Z12SteckdoseEinv>:
//bar.restleds();

HAL_Delay(100);

}
void SteckdoseEin(){
 8001920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001922:	b0a5      	sub	sp, #148	@ 0x94
 8001924:	af10      	add	r7, sp, #64	@ 0x40
	funkSteckdose Steckdose(htim2);
 8001926:	4e10      	ldr	r6, [pc, #64]	@ (8001968 <_Z12SteckdoseEinv+0x48>)
 8001928:	f107 0c04 	add.w	ip, r7, #4
 800192c:	466d      	mov	r5, sp
 800192e:	f106 040c 	add.w	r4, r6, #12
 8001932:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001934:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001936:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001938:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800193a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800193c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800193e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001942:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001946:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800194a:	4660      	mov	r0, ip
 800194c:	f7ff fca4 	bl	8001298 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>
//	for (int i = 0; i < 50; ++i){
Steckdose.ein();
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff fcde 	bl	8001314 <_ZN13funkSteckdose3einEv>
//HAL_Delay(10);
//}
}
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff fcba 	bl	80012d4 <_ZN13funkSteckdoseD1Ev>
 8001960:	3754      	adds	r7, #84	@ 0x54
 8001962:	46bd      	mov	sp, r7
 8001964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001966:	bf00      	nop
 8001968:	20015970 	.word	0x20015970

0800196c <_Z12SteckdoseAusv>:
void SteckdoseAus(){
 800196c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800196e:	b0a5      	sub	sp, #148	@ 0x94
 8001970:	af10      	add	r7, sp, #64	@ 0x40
	funkSteckdose Steckdose(htim2);
 8001972:	4e10      	ldr	r6, [pc, #64]	@ (80019b4 <_Z12SteckdoseAusv+0x48>)
 8001974:	f107 0c04 	add.w	ip, r7, #4
 8001978:	466d      	mov	r5, sp
 800197a:	f106 040c 	add.w	r4, r6, #12
 800197e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001980:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001982:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001984:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001986:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001988:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800198a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800198e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001992:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001996:	4660      	mov	r0, ip
 8001998:	f7ff fc7e 	bl	8001298 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>


Steckdose.aus();
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff fcc6 	bl	8001330 <_ZN13funkSteckdose3ausEv>

}
 80019a4:	1d3b      	adds	r3, r7, #4
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fc94 	bl	80012d4 <_ZN13funkSteckdoseD1Ev>
 80019ac:	3754      	adds	r7, #84	@ 0x54
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20015970 	.word	0x20015970

080019b8 <_Z17processHalfBufferPt>:
void processHalfBuffer(uint16_t* buf)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b089      	sub	sp, #36	@ 0x24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 80019c0:	2300      	movs	r3, #0
 80019c2:	61fb      	str	r3, [r7, #28]
 80019c4:	e06a      	b.n	8001a9c <_Z17processHalfBufferPt+0xe4>

        uint32_t hi = buf[4*i];
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	00db      	lsls	r3, r3, #3
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	61bb      	str	r3, [r7, #24]
        uint32_t lo = buf[4*i + 1];
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	00db      	lsls	r3, r3, #3
 80019d6:	3302      	adds	r3, #2
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	4413      	add	r3, r2
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	617b      	str	r3, [r7, #20]

        uint32_t raw = (hi << 16) | lo;
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	041b      	lsls	r3, r3, #16
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	613b      	str	r3, [r7, #16]
        int32_t temp = (int32_t)raw;
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	60fb      	str	r3, [r7, #12]
        int32_t pcm = temp >> 14;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	139b      	asrs	r3, r3, #14
 80019f2:	60bb      	str	r3, [r7, #8]



        mergedFrame[i] = pcm; // oder mergedFrame[offset + i] bei Streaming
 80019f4:	492e      	ldr	r1, [pc, #184]	@ (8001ab0 <_Z17processHalfBufferPt+0xf8>)
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	68ba      	ldr	r2, [r7, #8]
 80019fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        //prebuffer wird immer aufgenommen (kein uberschreitung ntig)
        preBuffer[preBufferIndex] = pcm;
 80019fe:	4b2d      	ldr	r3, [pc, #180]	@ (8001ab4 <_Z17processHalfBufferPt+0xfc>)
 8001a00:	881b      	ldrh	r3, [r3, #0]
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	4619      	mov	r1, r3
 8001a06:	4a2c      	ldr	r2, [pc, #176]	@ (8001ab8 <_Z17processHalfBufferPt+0x100>)
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        preBufferIndex++;
 8001a0e:	4b29      	ldr	r3, [pc, #164]	@ (8001ab4 <_Z17processHalfBufferPt+0xfc>)
 8001a10:	881b      	ldrh	r3, [r3, #0]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	3301      	adds	r3, #1
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b26      	ldr	r3, [pc, #152]	@ (8001ab4 <_Z17processHalfBufferPt+0xfc>)
 8001a1a:	801a      	strh	r2, [r3, #0]
        if (preBufferIndex >= 4000) {
 8001a1c:	4b25      	ldr	r3, [pc, #148]	@ (8001ab4 <_Z17processHalfBufferPt+0xfc>)
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001a26:	4293      	cmp	r3, r2
 8001a28:	bf8c      	ite	hi
 8001a2a:	2301      	movhi	r3, #1
 8001a2c:	2300      	movls	r3, #0
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d002      	beq.n	8001a3a <_Z17processHalfBufferPt+0x82>
            preBufferIndex = 0;
 8001a34:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab4 <_Z17processHalfBufferPt+0xfc>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	801a      	strh	r2, [r3, #0]
        }
        if (isRecording && recordIndex < 16000) {
 8001a3a:	4b20      	ldr	r3, [pc, #128]	@ (8001abc <_Z17processHalfBufferPt+0x104>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d007      	beq.n	8001a54 <_Z17processHalfBufferPt+0x9c>
 8001a44:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac0 <_Z17processHalfBufferPt+0x108>)
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8001a4e:	d201      	bcs.n	8001a54 <_Z17processHalfBufferPt+0x9c>
 8001a50:	2301      	movs	r3, #1
 8001a52:	e000      	b.n	8001a56 <_Z17processHalfBufferPt+0x9e>
 8001a54:	2300      	movs	r3, #0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d01d      	beq.n	8001a96 <_Z17processHalfBufferPt+0xde>
        	testbuffer[recordIndex++] = pcm;
 8001a5a:	4b19      	ldr	r3, [pc, #100]	@ (8001ac0 <_Z17processHalfBufferPt+0x108>)
 8001a5c:	881b      	ldrh	r3, [r3, #0]
 8001a5e:	b29b      	uxth	r3, r3
 8001a60:	1c5a      	adds	r2, r3, #1
 8001a62:	b291      	uxth	r1, r2
 8001a64:	4a16      	ldr	r2, [pc, #88]	@ (8001ac0 <_Z17processHalfBufferPt+0x108>)
 8001a66:	8011      	strh	r1, [r2, #0]
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4a16      	ldr	r2, [pc, #88]	@ (8001ac4 <_Z17processHalfBufferPt+0x10c>)
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]


            if (recordIndex >= 16000) {
 8001a72:	4b13      	ldr	r3, [pc, #76]	@ (8001ac0 <_Z17processHalfBufferPt+0x108>)
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	bf8c      	ite	hi
 8001a80:	2301      	movhi	r3, #1
 8001a82:	2300      	movls	r3, #0
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d005      	beq.n	8001a96 <_Z17processHalfBufferPt+0xde>
                isRecording = 0;   // Aufnahme beenden
 8001a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001abc <_Z17processHalfBufferPt+0x104>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]
                isFinished  = 1;
 8001a90:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac8 <_Z17processHalfBufferPt+0x110>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	61fb      	str	r3, [r7, #28]
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	2bf9      	cmp	r3, #249	@ 0xf9
 8001aa0:	dd91      	ble.n	80019c6 <_Z17processHalfBufferPt+0xe>
            }
        }
    }
}
 8001aa2:	bf00      	nop
 8001aa4:	bf00      	nop
 8001aa6:	3724      	adds	r7, #36	@ 0x24
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr
 8001ab0:	20001950 	.word	0x20001950
 8001ab4:	200009a2 	.word	0x200009a2
 8001ab8:	20011738 	.word	0x20011738
 8001abc:	2000099e 	.word	0x2000099e
 8001ac0:	200009a0 	.word	0x200009a0
 8001ac4:	20001d38 	.word	0x20001d38
 8001ac8:	2000099f 	.word	0x2000099f

08001acc <HAL_I2S_RxHalfCpltCallback>:


void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a06      	ldr	r2, [pc, #24]	@ (8001af4 <HAL_I2S_RxHalfCpltCallback+0x28>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d105      	bne.n	8001aea <HAL_I2S_RxHalfCpltCallback+0x1e>
		audioHalf = 1;
 8001ade:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <HAL_I2S_RxHalfCpltCallback+0x2c>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[0]);
 8001ae4:	4805      	ldr	r0, [pc, #20]	@ (8001afc <HAL_I2S_RxHalfCpltCallback+0x30>)
 8001ae6:	f7ff ff67 	bl	80019b8 <_Z17processHalfBufferPt>

	}

}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40003800 	.word	0x40003800
 8001af8:	2000099d 	.word	0x2000099d
 8001afc:	200009b0 	.word	0x200009b0

08001b00 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a06      	ldr	r2, [pc, #24]	@ (8001b28 <HAL_I2S_RxCpltCallback+0x28>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d105      	bne.n	8001b1e <HAL_I2S_RxCpltCallback+0x1e>
		audioReady=1;
 8001b12:	4b06      	ldr	r3, [pc, #24]	@ (8001b2c <HAL_I2S_RxCpltCallback+0x2c>)
 8001b14:	2201      	movs	r2, #1
 8001b16:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[I2S_BUF_SIZE]);
 8001b18:	4805      	ldr	r0, [pc, #20]	@ (8001b30 <HAL_I2S_RxCpltCallback+0x30>)
 8001b1a:	f7ff ff4d 	bl	80019b8 <_Z17processHalfBufferPt>

	}
	//value = HAL_GetTick();
}
 8001b1e:	bf00      	nop
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40003800 	.word	0x40003800
 8001b2c:	2000099c 	.word	0x2000099c
 8001b30:	20001180 	.word	0x20001180

08001b34 <_Z16extract_featuresv>:

int extract_features(){
 8001b34:	b590      	push	{r4, r7, lr}
 8001b36:	f6ad 4dfc 	subw	sp, sp, #3324	@ 0xcfc
 8001b3a:	af00      	add	r7, sp, #0
	//filling of mMFCC
	  char msg[64];

	float mfccInputFrame[MFCC_IN_SIZE]; // input frame of mfcc
	q7_t mfccOutTmp[MFCC_OUT_SIZE]; // result of mfcc
	int feature_counter = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f8c7 3cf4 	str.w	r3, [r7, #3316]	@ 0xcf4
	for (int i = 0; i <= 16000-800; i+=MFCC_STEP_SIZE, // problem !!!!!
 8001b42:	2300      	movs	r3, #0
 8001b44:	f8c7 3cf0 	str.w	r3, [r7, #3312]	@ 0xcf0
 8001b48:	e067      	b.n	8001c1a <_Z16extract_featuresv+0xe6>
	feature_counter++) {
	for (int j = 0; j < MFCC_IN_SIZE; j++) {
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	f8c7 3cec 	str.w	r3, [r7, #3308]	@ 0xcec
 8001b50:	e01a      	b.n	8001b88 <_Z16extract_featuresv+0x54>

	mfccInputFrame[j] = (float) testbuffer[i+j];
 8001b52:	f8d7 2cf0 	ldr.w	r2, [r7, #3312]	@ 0xcf0
 8001b56:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	@ 0xcec
 8001b5a:	4413      	add	r3, r2
 8001b5c:	4a4f      	ldr	r2, [pc, #316]	@ (8001c9c <_Z16extract_featuresv+0x168>)
 8001b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b62:	ee07 3a90 	vmov	s15, r3
 8001b66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b6a:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 8001b6e:	f6a3 42d4 	subw	r2, r3, #3284	@ 0xcd4
 8001b72:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	@ 0xcec
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4413      	add	r3, r2
 8001b7a:	edc3 7a00 	vstr	s15, [r3]
	for (int j = 0; j < MFCC_IN_SIZE; j++) {
 8001b7e:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	@ 0xcec
 8001b82:	3301      	adds	r3, #1
 8001b84:	f8c7 3cec 	str.w	r3, [r7, #3308]	@ 0xcec
 8001b88:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	@ 0xcec
 8001b8c:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001b90:	dbdf      	blt.n	8001b52 <_Z16extract_featuresv+0x1e>
	//printf("%f, ", mfccInputFrame[j]);

	}
	mfcc->mfcc_compute(mfccInputFrame, mfccOutTmp);
 8001b92:	4b43      	ldr	r3, [pc, #268]	@ (8001ca0 <_Z16extract_featuresv+0x16c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f107 0218 	add.w	r2, r7, #24
 8001b9a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f001 f948 	bl	8002e34 <_ZN4MFCC12mfcc_computeEPKfPa>

	for (int k = 0; k < MFCC_OUT_SIZE; k++) {
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f8c7 3ce8 	str.w	r3, [r7, #3304]	@ 0xce8
 8001baa:	e023      	b.n	8001bf4 <_Z16extract_featuresv+0xc0>

	kws->mMFCC[feature_counter][k] = (ai_float) mfccOutTmp[k];// !!!! PREPARE MFCC VALUES AS INPUT FOR NN
 8001bac:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 8001bb0:	f5a3 624e 	sub.w	r2, r3, #3296	@ 0xce0
 8001bb4:	f8d7 3ce8 	ldr.w	r3, [r7, #3304]	@ 0xce8
 8001bb8:	4413      	add	r3, r2
 8001bba:	f993 2000 	ldrsb.w	r2, [r3]
 8001bbe:	4b39      	ldr	r3, [pc, #228]	@ (8001ca4 <_Z16extract_featuresv+0x170>)
 8001bc0:	6819      	ldr	r1, [r3, #0]
 8001bc2:	ee07 2a90 	vmov	s15, r2
 8001bc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bca:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	@ 0xcf4
 8001bce:	4613      	mov	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	f8d7 2ce8 	ldr.w	r2, [r7, #3304]	@ 0xce8
 8001bda:	4413      	add	r3, r2
 8001bdc:	f503 53b1 	add.w	r3, r3, #5664	@ 0x1620
 8001be0:	331e      	adds	r3, #30
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	440b      	add	r3, r1
 8001be6:	edc3 7a00 	vstr	s15, [r3]
	for (int k = 0; k < MFCC_OUT_SIZE; k++) {
 8001bea:	f8d7 3ce8 	ldr.w	r3, [r7, #3304]	@ 0xce8
 8001bee:	3301      	adds	r3, #1
 8001bf0:	f8c7 3ce8 	str.w	r3, [r7, #3304]	@ 0xce8
 8001bf4:	f8d7 3ce8 	ldr.w	r3, [r7, #3304]	@ 0xce8
 8001bf8:	2b09      	cmp	r3, #9
 8001bfa:	ddd7      	ble.n	8001bac <_Z16extract_featuresv+0x78>
	}
	if (feature_counter >= 47) break;
 8001bfc:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8001c00:	2b2e      	cmp	r3, #46	@ 0x2e
 8001c02:	dc11      	bgt.n	8001c28 <_Z16extract_featuresv+0xf4>
	for (int i = 0; i <= 16000-800; i+=MFCC_STEP_SIZE, // problem !!!!!
 8001c04:	f8d7 3cf0 	ldr.w	r3, [r7, #3312]	@ 0xcf0
 8001c08:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8001c0c:	f8c7 3cf0 	str.w	r3, [r7, #3312]	@ 0xcf0
 8001c10:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8001c14:	3301      	adds	r3, #1
 8001c16:	f8c7 3cf4 	str.w	r3, [r7, #3316]	@ 0xcf4
 8001c1a:	f8d7 3cf0 	ldr.w	r3, [r7, #3312]	@ 0xcf0
 8001c1e:	f643 3260 	movw	r2, #15200	@ 0x3b60
 8001c22:	4293      	cmp	r3, r2
 8001c24:	dd91      	ble.n	8001b4a <_Z16extract_featuresv+0x16>
 8001c26:	e000      	b.n	8001c2a <_Z16extract_featuresv+0xf6>
	if (feature_counter >= 47) break;
 8001c28:	bf00      	nop
	}


	//neural network

	int wordIndex=kws->runInference(1);
 8001c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca4 <_Z16extract_featuresv+0x170>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2101      	movs	r1, #1
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff fc25 	bl	8001480 <_ZN3KWS12runInferenceEi>
 8001c36:	f8c7 0ce4 	str.w	r0, [r7, #3300]	@ 0xce4
	std::string Word=kws->indexToWord(wordIndex);
 8001c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca4 <_Z16extract_featuresv+0x170>)
 8001c3c:	6819      	ldr	r1, [r3, #0]
 8001c3e:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 8001c42:	f6a3 43f8 	subw	r3, r3, #3320	@ 0xcf8
 8001c46:	f8d7 2ce4 	ldr.w	r2, [r7, #3300]	@ 0xce4
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fc84 	bl	8001558 <_ZN3KWS11indexToWordB5cxx11Ei>
//	printf("Ergebnis wort: %s \r\n",Word.c_str()); //cant use normal cpp strings in c so (to_cstr)
	snprintf(msg, sizeof(msg), "Ergebnis: %s\r\n", Word.c_str());
 8001c50:	463b      	mov	r3, r7
 8001c52:	4618      	mov	r0, r3
 8001c54:	f00b ff60 	bl	800db18 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	f607 40a4 	addw	r0, r7, #3236	@ 0xca4
 8001c5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ca8 <_Z16extract_featuresv+0x174>)
 8001c60:	2140      	movs	r1, #64	@ 0x40
 8001c62:	f00e fcb3 	bl	80105cc <sniprintf>

	HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001c66:	f607 43a4 	addw	r3, r7, #3236	@ 0xca4
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fb70 	bl	8000350 <strlen>
 8001c70:	4603      	mov	r3, r0
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	f607 41a4 	addw	r1, r7, #3236	@ 0xca4
 8001c78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c7c:	480b      	ldr	r0, [pc, #44]	@ (8001cac <_Z16extract_featuresv+0x178>)
 8001c7e:	f006 fa8f 	bl	80081a0 <HAL_UART_Transmit>


	return wordIndex;
 8001c82:	f8d7 4ce4 	ldr.w	r4, [r7, #3300]	@ 0xce4
}
 8001c86:	463b      	mov	r3, r7
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f00b ff3f 	bl	800db0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	return wordIndex;
 8001c8e:	4623      	mov	r3, r4
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	f607 47fc 	addw	r7, r7, #3324	@ 0xcfc
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd90      	pop	{r4, r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20001d38 	.word	0x20001d38
 8001ca0:	200155ec 	.word	0x200155ec
 8001ca4:	200155f0 	.word	0x200155f0
 8001ca8:	080118a8 	.word	0x080118a8
 8001cac:	200159b8 	.word	0x200159b8

08001cb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b09c      	sub	sp, #112	@ 0x70
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cb6:	f001 fe71 	bl	800399c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cba:	f000 f9ff 	bl	80020bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cbe:	f000 fc7d 	bl	80025bc <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001cc2:	f000 fc5b 	bl	800257c <_ZL11MX_DMA_Initv>
  MX_ETH_Init();
 8001cc6:	f000 fac9 	bl	800225c <_ZL11MX_ETH_Initv>
  MX_USART3_UART_Init();
 8001cca:	f000 fbf7 	bl	80024bc <_ZL19MX_USART3_UART_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8001cce:	f000 fc23 	bl	8002518 <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_ADC1_Init();
 8001cd2:	f000 fa67 	bl	80021a4 <_ZL12MX_ADC1_Initv>
  MX_TIM2_Init();
 8001cd6:	f000 fb95 	bl	8002404 <_ZL12MX_TIM2_Initv>
  MX_I2S2_Init();
 8001cda:	f000 fb61 	bl	80023a0 <_ZL12MX_I2S2_Initv>
  MX_I2C2_Init();
 8001cde:	f000 fb0f 	bl	8002300 <_ZL12MX_I2C2_Initv>
  /* USER CODE BEGIN 2 */

//initialize disp
  Display.i2c_addr= (0x27<<1);
 8001ce2:	4b77      	ldr	r3, [pc, #476]	@ (8001ec0 <main+0x210>)
 8001ce4:	224e      	movs	r2, #78	@ 0x4e
 8001ce6:	701a      	strb	r2, [r3, #0]
  Display.i2c=&hi2c2;//benutze i2c2
 8001ce8:	4b75      	ldr	r3, [pc, #468]	@ (8001ec0 <main+0x210>)
 8001cea:	4a76      	ldr	r2, [pc, #472]	@ (8001ec4 <main+0x214>)
 8001cec:	605a      	str	r2, [r3, #4]
  Display.backlight_enable=1;
 8001cee:	4b74      	ldr	r3, [pc, #464]	@ (8001ec0 <main+0x210>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	721a      	strb	r2, [r3, #8]
  LCD_Begin(&Display);
 8001cf4:	4872      	ldr	r0, [pc, #456]	@ (8001ec0 <main+0x210>)
 8001cf6:	f7ff fdae 	bl	8001856 <LCD_Begin>
  LCD_SetCursor(&Display, 1, 1);
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	4870      	ldr	r0, [pc, #448]	@ (8001ec0 <main+0x210>)
 8001d00:	f7ff fddc 	bl	80018bc <LCD_SetCursor>


	  //SteckdoseAus();
	  HAL_I2S_Receive_DMA(&hi2s2, &inputBuffer[0], I2S_BUF_SIZE);
 8001d04:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d08:	496f      	ldr	r1, [pc, #444]	@ (8001ec8 <main+0x218>)
 8001d0a:	4870      	ldr	r0, [pc, #448]	@ (8001ecc <main+0x21c>)
 8001d0c:	f004 fa6c 	bl	80061e8 <HAL_I2S_Receive_DMA>
	  while (!audioReady) {
 8001d10:	bf00      	nop
 8001d12:	4b6f      	ldr	r3, [pc, #444]	@ (8001ed0 <main+0x220>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	bf0c      	ite	eq
 8001d1c:	2301      	moveq	r3, #1
 8001d1e:	2300      	movne	r3, #0
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1f5      	bne.n	8001d12 <main+0x62>

	  }
	  int16_t minVal = 32767;
 8001d26:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001d2a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	  int16_t maxVal = -32768;
 8001d2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d32:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8001d36:	2300      	movs	r3, #0
 8001d38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001d3a:	e020      	b.n	8001d7e <main+0xce>
	      if (inputBuffer[i] < minVal) minVal = inputBuffer[i];
 8001d3c:	4a62      	ldr	r2, [pc, #392]	@ (8001ec8 <main+0x218>)
 8001d3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d44:	461a      	mov	r2, r3
 8001d46:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	da05      	bge.n	8001d5a <main+0xaa>
 8001d4e:	4a5e      	ldr	r2, [pc, #376]	@ (8001ec8 <main+0x218>)
 8001d50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d56:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	      if (inputBuffer[i] > maxVal) maxVal = inputBuffer[i];
 8001d5a:	4a5b      	ldr	r2, [pc, #364]	@ (8001ec8 <main+0x218>)
 8001d5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d62:	461a      	mov	r2, r3
 8001d64:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	dd05      	ble.n	8001d78 <main+0xc8>
 8001d6c:	4a56      	ldr	r2, [pc, #344]	@ (8001ec8 <main+0x218>)
 8001d6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d74:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8001d78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001d7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d84:	dbda      	blt.n	8001d3c <main+0x8c>
  while (1)
  {

	  char msg[64];

	  int32_t minVal =  std::numeric_limits<int>::max();
 8001d86:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001d8a:	667b      	str	r3, [r7, #100]	@ 0x64
	  int32_t maxVal = std::numeric_limits<int>::min();
 8001d8c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001d90:	663b      	str	r3, [r7, #96]	@ 0x60
	  int32_t peak;
	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8001d92:	2300      	movs	r3, #0
 8001d94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001d96:	e013      	b.n	8001dc0 <main+0x110>
	  {
	      int32_t v = mergedFrame[i];
 8001d98:	4a4e      	ldr	r2, [pc, #312]	@ (8001ed4 <main+0x224>)
 8001d9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da0:	647b      	str	r3, [r7, #68]	@ 0x44
	      if (v < minVal) minVal = v;
 8001da2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001da4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001da6:	429a      	cmp	r2, r3
 8001da8:	da01      	bge.n	8001dae <main+0xfe>
 8001daa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dac:	667b      	str	r3, [r7, #100]	@ 0x64
	      if (v > maxVal) maxVal = v;
 8001dae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001db0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001db2:	429a      	cmp	r2, r3
 8001db4:	dd01      	ble.n	8001dba <main+0x10a>
 8001db6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001db8:	663b      	str	r3, [r7, #96]	@ 0x60
	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8001dba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001dc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001dc2:	2bf9      	cmp	r3, #249	@ 0xf9
 8001dc4:	dde8      	ble.n	8001d98 <main+0xe8>

	  }

	  peak = maxVal - minVal; //amplitude
 8001dc6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001dc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	65fb      	str	r3, [r7, #92]	@ 0x5c


	  if (peak < 0) peak = 0;
 8001dce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	da01      	bge.n	8001dd8 <main+0x128>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
//
//
//	  } //can be optimized


	  int leds = round( peak / 5000);             // 010 LEDs   1500
 8001dd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001dda:	4a3f      	ldr	r2, [pc, #252]	@ (8001ed8 <main+0x228>)
 8001ddc:	fb82 1203 	smull	r1, r2, r2, r3
 8001de0:	12d2      	asrs	r2, r2, #11
 8001de2:	17db      	asrs	r3, r3, #31
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	4618      	mov	r0, r3
 8001de8:	f000 fcbc 	bl	8002764 <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001dec:	ec53 2b10 	vmov	r2, r3, d0
 8001df0:	4610      	mov	r0, r2
 8001df2:	4619      	mov	r1, r3
 8001df4:	f7fe ff20 	bl	8000c38 <__aeabi_d2iz>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  bar.setnleds(leds);
 8001dfc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001dfe:	4837      	ldr	r0, [pc, #220]	@ (8001edc <main+0x22c>)
 8001e00:	f7ff f956 	bl	80010b0 <_ZN8LEDArray8setnledsEi>
	  if (systemState == STATE_IDLE && !lockForever) {
 8001e04:	4b36      	ldr	r3, [pc, #216]	@ (8001ee0 <main+0x230>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d11d      	bne.n	8001e48 <main+0x198>
 8001e0c:	4b35      	ldr	r3, [pc, #212]	@ (8001ee4 <main+0x234>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	f083 0301 	eor.w	r3, r3, #1
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d016      	beq.n	8001e48 <main+0x198>

	      if (peak > CLAPTHRESHHOLD) {
 8001e1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e1c:	4a32      	ldr	r2, [pc, #200]	@ (8001ee8 <main+0x238>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	dd12      	ble.n	8001e48 <main+0x198>

	          systemState = STATE_LISTENING;
 8001e22:	4b2f      	ldr	r3, [pc, #188]	@ (8001ee0 <main+0x230>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	701a      	strb	r2, [r3, #0]
	          clapTime=HAL_GetTick();
 8001e28:	f001 fe1e 	bl	8003a68 <HAL_GetTick>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	4a2f      	ldr	r2, [pc, #188]	@ (8001eec <main+0x23c>)
 8001e30:	6013      	str	r3, [r2, #0]
	          LCD_Print(&Display, "Listening...");
 8001e32:	492f      	ldr	r1, [pc, #188]	@ (8001ef0 <main+0x240>)
 8001e34:	4822      	ldr	r0, [pc, #136]	@ (8001ec0 <main+0x210>)
 8001e36:	f7ff fcef 	bl	8001818 <LCD_Print>

			   	HAL_UART_Transmit(&huart3, (uint8_t*)("CLap \r\n"), strlen("CLAP \r\n"), HAL_MAX_DELAY);
 8001e3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e3e:	2207      	movs	r2, #7
 8001e40:	492c      	ldr	r1, [pc, #176]	@ (8001ef4 <main+0x244>)
 8001e42:	482d      	ldr	r0, [pc, #180]	@ (8001ef8 <main+0x248>)
 8001e44:	f006 f9ac 	bl	80081a0 <HAL_UART_Transmit>
	      }
	  }
	  //aufnahme test
if(systemState==STATE_LISTENING){
 8001e48:	4b25      	ldr	r3, [pc, #148]	@ (8001ee0 <main+0x230>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d19a      	bne.n	8001d86 <main+0xd6>


if(!isRecording && peak >SPEECHTHRESHHOLD&&(HAL_GetTick()-clapTime)>Clap_Cooldown){//two gets recognized immediately after clap
 8001e50:	4b2a      	ldr	r3, [pc, #168]	@ (8001efc <main+0x24c>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10f      	bne.n	8001e7a <main+0x1ca>
 8001e5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e5c:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001e60:	4293      	cmp	r3, r2
 8001e62:	dd0a      	ble.n	8001e7a <main+0x1ca>
 8001e64:	f001 fe00 	bl	8003a68 <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	4b20      	ldr	r3, [pc, #128]	@ (8001eec <main+0x23c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001e74:	d901      	bls.n	8001e7a <main+0x1ca>
 8001e76:	2301      	movs	r3, #1
 8001e78:	e000      	b.n	8001e7c <main+0x1cc>
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d06c      	beq.n	8001f5a <main+0x2aa>
		  recordStart = HAL_GetTick(); //start time
 8001e80:	f001 fdf2 	bl	8003a68 <HAL_GetTick>
 8001e84:	4603      	mov	r3, r0
 8001e86:	461a      	mov	r2, r3
 8001e88:	4b1d      	ldr	r3, [pc, #116]	@ (8001f00 <main+0x250>)
 8001e8a:	601a      	str	r2, [r3, #0]
		  snprintf(msg, sizeof(msg), "aufnahme begiinnt...%d",1);
 8001e8c:	1d38      	adds	r0, r7, #4
 8001e8e:	2301      	movs	r3, #1
 8001e90:	4a1c      	ldr	r2, [pc, #112]	@ (8001f04 <main+0x254>)
 8001e92:	2140      	movs	r1, #64	@ 0x40
 8001e94:	f00e fb9a 	bl	80105cc <sniprintf>

		 	  HAL_UART_Transmit(&huart3,(uint8_t*)msg , strlen(msg), HAL_MAX_DELAY);
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe fa58 	bl	8000350 <strlen>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	1d39      	adds	r1, r7, #4
 8001ea6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001eaa:	4813      	ldr	r0, [pc, #76]	@ (8001ef8 <main+0x248>)
 8001eac:	f006 f978 	bl	80081a0 <HAL_UART_Transmit>
		 	  uint16_t lastSample=preBufferIndex; //3998,3999,0,1,2....3997 (last 4000)
 8001eb0:	4b15      	ldr	r3, [pc, #84]	@ (8001f08 <main+0x258>)
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		 	  for(int i=0; i<PRERECORD;i++){
 8001eb8:	2300      	movs	r3, #0
 8001eba:	653b      	str	r3, [r7, #80]	@ 0x50
 8001ebc:	e03f      	b.n	8001f3e <main+0x28e>
 8001ebe:	bf00      	nop
 8001ec0:	200155f4 	.word	0x200155f4
 8001ec4:	20015874 	.word	0x20015874
 8001ec8:	200009b0 	.word	0x200009b0
 8001ecc:	200158c8 	.word	0x200158c8
 8001ed0:	2000099c 	.word	0x2000099c
 8001ed4:	20001950 	.word	0x20001950
 8001ed8:	68db8bad 	.word	0x68db8bad
 8001edc:	200155b8 	.word	0x200155b8
 8001ee0:	20015600 	.word	0x20015600
 8001ee4:	200009ac 	.word	0x200009ac
 8001ee8:	00011170 	.word	0x00011170
 8001eec:	20000998 	.word	0x20000998
 8001ef0:	080118b8 	.word	0x080118b8
 8001ef4:	080118c8 	.word	0x080118c8
 8001ef8:	200159b8 	.word	0x200159b8
 8001efc:	2000099e 	.word	0x2000099e
 8001f00:	200009a4 	.word	0x200009a4
 8001f04:	080118d0 	.word	0x080118d0
 8001f08:	200009a2 	.word	0x200009a2
		 		  testbuffer[i]=preBuffer[lastSample];
 8001f0c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001f10:	4a58      	ldr	r2, [pc, #352]	@ (8002074 <main+0x3c4>)
 8001f12:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001f16:	4958      	ldr	r1, [pc, #352]	@ (8002078 <main+0x3c8>)
 8001f18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		 		  lastSample++;
 8001f1e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001f22:	3301      	adds	r3, #1
 8001f24:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		 		  if(lastSample>=PRERECORD){
 8001f28:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001f2c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001f30:	d302      	bcc.n	8001f38 <main+0x288>
		 			  lastSample=0;
 8001f32:	2300      	movs	r3, #0
 8001f34:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		 	  for(int i=0; i<PRERECORD;i++){
 8001f38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	653b      	str	r3, [r7, #80]	@ 0x50
 8001f3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f40:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001f44:	dbe2      	blt.n	8001f0c <main+0x25c>
		 		  }
		 	  }
		 	  recordIndex=PRERECORD;
 8001f46:	4b4d      	ldr	r3, [pc, #308]	@ (800207c <main+0x3cc>)
 8001f48:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001f4c:	801a      	strh	r2, [r3, #0]
		 	    isFinished  = 0;
 8001f4e:	4b4c      	ldr	r3, [pc, #304]	@ (8002080 <main+0x3d0>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	701a      	strb	r2, [r3, #0]
		 	    isRecording = 1;
 8001f54:	4b4b      	ldr	r3, [pc, #300]	@ (8002084 <main+0x3d4>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	701a      	strb	r2, [r3, #0]
}

//hrrhrhhr
	  if(isFinished){
 8001f5a:	4b49      	ldr	r3, [pc, #292]	@ (8002080 <main+0x3d0>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	bf14      	ite	ne
 8001f64:	2301      	movne	r3, #1
 8001f66:	2300      	moveq	r3, #0
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f43f af0b 	beq.w	8001d86 <main+0xd6>
		  isFinished=0;
 8001f70:	4b43      	ldr	r3, [pc, #268]	@ (8002080 <main+0x3d0>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	701a      	strb	r2, [r3, #0]
		   duration = HAL_GetTick()-recordStart;
 8001f76:	f001 fd77 	bl	8003a68 <HAL_GetTick>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4a42      	ldr	r2, [pc, #264]	@ (8002088 <main+0x3d8>)
 8001f7e:	6812      	ldr	r2, [r2, #0]
 8001f80:	1a9b      	subs	r3, r3, r2
 8001f82:	461a      	mov	r2, r3
 8001f84:	4b41      	ldr	r3, [pc, #260]	@ (800208c <main+0x3dc>)
 8001f86:	601a      	str	r2, [r3, #0]
		   snprintf(msg, sizeof(msg), "duration: %ld \r\n", duration);
 8001f88:	4b40      	ldr	r3, [pc, #256]	@ (800208c <main+0x3dc>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	1d38      	adds	r0, r7, #4
 8001f8e:	4a40      	ldr	r2, [pc, #256]	@ (8002090 <main+0x3e0>)
 8001f90:	2140      	movs	r1, #64	@ 0x40
 8001f92:	f00e fb1b 	bl	80105cc <sniprintf>
		   	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001f96:	1d3b      	adds	r3, r7, #4
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe f9d9 	bl	8000350 <strlen>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	1d39      	adds	r1, r7, #4
 8001fa4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fa8:	483a      	ldr	r0, [pc, #232]	@ (8002094 <main+0x3e4>)
 8001faa:	f006 f8f9 	bl	80081a0 <HAL_UART_Transmit>

		   	HAL_UART_Transmit(&huart3, (uint8_t*)("Feature extraction started\r\n"), strlen("Feature extraction started\r\n"), HAL_MAX_DELAY);
 8001fae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fb2:	221c      	movs	r2, #28
 8001fb4:	4938      	ldr	r1, [pc, #224]	@ (8002098 <main+0x3e8>)
 8001fb6:	4837      	ldr	r0, [pc, #220]	@ (8002094 <main+0x3e4>)
 8001fb8:	f006 f8f2 	bl	80081a0 <HAL_UART_Transmit>
		   	  int wordIdx=extract_features();
 8001fbc:	f7ff fdba 	bl	8001b34 <_Z16extract_featuresv>
 8001fc0:	64b8      	str	r0, [r7, #72]	@ 0x48

		   HAL_UART_Transmit(&huart3, (uint8_t*)("Feature extraction ended\r\n"), strlen("Feature extraction ended\r\n"), HAL_MAX_DELAY);
 8001fc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fc6:	221a      	movs	r2, #26
 8001fc8:	4934      	ldr	r1, [pc, #208]	@ (800209c <main+0x3ec>)
 8001fca:	4832      	ldr	r0, [pc, #200]	@ (8002094 <main+0x3e4>)
 8001fcc:	f006 f8e8 	bl	80081a0 <HAL_UART_Transmit>
		   	  if(wordIdx ==2){//on
 8001fd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d11a      	bne.n	800200c <main+0x35c>
				   HAL_UART_Transmit(&huart3, (uint8_t*)("your mom gay"), strlen("your mom gay"), HAL_MAX_DELAY);
 8001fd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fda:	220c      	movs	r2, #12
 8001fdc:	4930      	ldr	r1, [pc, #192]	@ (80020a0 <main+0x3f0>)
 8001fde:	482d      	ldr	r0, [pc, #180]	@ (8002094 <main+0x3e4>)
 8001fe0:	f006 f8de 	bl	80081a0 <HAL_UART_Transmit>


		   		LCD_Clear(&Display);
 8001fe4:	482f      	ldr	r0, [pc, #188]	@ (80020a4 <main+0x3f4>)
 8001fe6:	f7ff fc8e 	bl	8001906 <LCD_Clear>
		   		LCD_Print(&Display, "1. Forever");
 8001fea:	492f      	ldr	r1, [pc, #188]	@ (80020a8 <main+0x3f8>)
 8001fec:	482d      	ldr	r0, [pc, #180]	@ (80020a4 <main+0x3f4>)
 8001fee:	f7ff fc13 	bl	8001818 <LCD_Print>
		   		LCD_SetCursor(&Display, 1, 0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	482b      	ldr	r0, [pc, #172]	@ (80020a4 <main+0x3f4>)
 8001ff8:	f7ff fc60 	bl	80018bc <LCD_SetCursor>
		   		LCD_Print(&Display, "2. 10 min");
 8001ffc:	492b      	ldr	r1, [pc, #172]	@ (80020ac <main+0x3fc>)
 8001ffe:	4829      	ldr	r0, [pc, #164]	@ (80020a4 <main+0x3f4>)
 8002000:	f7ff fc0a 	bl	8001818 <LCD_Print>
		   		isOn=true;
 8002004:	4b2a      	ldr	r3, [pc, #168]	@ (80020b0 <main+0x400>)
 8002006:	2201      	movs	r2, #1
 8002008:	701a      	strb	r2, [r3, #0]
 800200a:	e6bc      	b.n	8001d86 <main+0xd6>

		   	  }
		   	  else if(wordIdx==3){//off
 800200c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800200e:	2b03      	cmp	r3, #3
 8002010:	d102      	bne.n	8002018 <main+0x368>
		   		  SteckdoseAus();
 8002012:	f7ff fcab 	bl	800196c <_Z12SteckdoseAusv>
 8002016:	e6b6      	b.n	8001d86 <main+0xd6>
		   	  }
		   	  else if(wordIdx==4 && isOn){
 8002018:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800201a:	2b04      	cmp	r3, #4
 800201c:	d113      	bne.n	8002046 <main+0x396>
 800201e:	4b24      	ldr	r3, [pc, #144]	@ (80020b0 <main+0x400>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d00f      	beq.n	8002046 <main+0x396>
		   		LCD_Clear(&Display);
 8002026:	481f      	ldr	r0, [pc, #124]	@ (80020a4 <main+0x3f4>)
 8002028:	f7ff fc6d 	bl	8001906 <LCD_Clear>
		   		LCD_Print(&Display, "1. Forever");
 800202c:	491e      	ldr	r1, [pc, #120]	@ (80020a8 <main+0x3f8>)
 800202e:	481d      	ldr	r0, [pc, #116]	@ (80020a4 <main+0x3f4>)
 8002030:	f7ff fbf2 	bl	8001818 <LCD_Print>
		   		SteckdoseEin();
 8002034:	f7ff fc74 	bl	8001920 <_Z12SteckdoseEinv>
		   		lockForever=1;
 8002038:	4b1e      	ldr	r3, [pc, #120]	@ (80020b4 <main+0x404>)
 800203a:	2201      	movs	r2, #1
 800203c:	701a      	strb	r2, [r3, #0]
		   		systemState=STATE_IDLE;//konnte problematisch sein
 800203e:	4b1e      	ldr	r3, [pc, #120]	@ (80020b8 <main+0x408>)
 8002040:	2200      	movs	r2, #0
 8002042:	701a      	strb	r2, [r3, #0]
 8002044:	e015      	b.n	8002072 <main+0x3c2>

		   	  }
		   	  else if(wordIdx==5 && isOn){
 8002046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002048:	2b05      	cmp	r3, #5
 800204a:	f47f ae9c 	bne.w	8001d86 <main+0xd6>
 800204e:	4b18      	ldr	r3, [pc, #96]	@ (80020b0 <main+0x400>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	2b00      	cmp	r3, #0
 8002054:	f43f ae97 	beq.w	8001d86 <main+0xd6>
		   		LCD_Clear(&Display);
 8002058:	4812      	ldr	r0, [pc, #72]	@ (80020a4 <main+0x3f4>)
 800205a:	f7ff fc54 	bl	8001906 <LCD_Clear>
		   	    LCD_Print(&Display, "2. 10 min");
 800205e:	4913      	ldr	r1, [pc, #76]	@ (80020ac <main+0x3fc>)
 8002060:	4810      	ldr	r0, [pc, #64]	@ (80020a4 <main+0x3f4>)
 8002062:	f7ff fbd9 	bl	8001818 <LCD_Print>
		   	    HAL_Delay(60000);
 8002066:	f64e 2060 	movw	r0, #60000	@ 0xea60
 800206a:	f001 fd09 	bl	8003a80 <HAL_Delay>
		   	    SteckdoseAus();
 800206e:	f7ff fc7d 	bl	800196c <_Z12SteckdoseAusv>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8002072:	e688      	b.n	8001d86 <main+0xd6>
 8002074:	20011738 	.word	0x20011738
 8002078:	20001d38 	.word	0x20001d38
 800207c:	200009a0 	.word	0x200009a0
 8002080:	2000099f 	.word	0x2000099f
 8002084:	2000099e 	.word	0x2000099e
 8002088:	200009a4 	.word	0x200009a4
 800208c:	200009a8 	.word	0x200009a8
 8002090:	080118e8 	.word	0x080118e8
 8002094:	200159b8 	.word	0x200159b8
 8002098:	080118fc 	.word	0x080118fc
 800209c:	0801191c 	.word	0x0801191c
 80020a0:	08011938 	.word	0x08011938
 80020a4:	200155f4 	.word	0x200155f4
 80020a8:	08011948 	.word	0x08011948
 80020ac:	08011954 	.word	0x08011954
 80020b0:	200009ad 	.word	0x200009ad
 80020b4:	200009ac 	.word	0x200009ac
 80020b8:	20015600 	.word	0x20015600

080020bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b094      	sub	sp, #80	@ 0x50
 80020c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020c2:	f107 0320 	add.w	r3, r7, #32
 80020c6:	2230      	movs	r2, #48	@ 0x30
 80020c8:	2100      	movs	r1, #0
 80020ca:	4618      	mov	r0, r3
 80020cc:	f00e fba6 	bl	801081c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020d0:	f107 030c 	add.w	r3, r7, #12
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020e0:	2300      	movs	r3, #0
 80020e2:	60bb      	str	r3, [r7, #8]
 80020e4:	4b2d      	ldr	r3, [pc, #180]	@ (800219c <_Z18SystemClock_Configv+0xe0>)
 80020e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e8:	4a2c      	ldr	r2, [pc, #176]	@ (800219c <_Z18SystemClock_Configv+0xe0>)
 80020ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f0:	4b2a      	ldr	r3, [pc, #168]	@ (800219c <_Z18SystemClock_Configv+0xe0>)
 80020f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020fc:	2300      	movs	r3, #0
 80020fe:	607b      	str	r3, [r7, #4]
 8002100:	4b27      	ldr	r3, [pc, #156]	@ (80021a0 <_Z18SystemClock_Configv+0xe4>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a26      	ldr	r2, [pc, #152]	@ (80021a0 <_Z18SystemClock_Configv+0xe4>)
 8002106:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800210a:	6013      	str	r3, [r2, #0]
 800210c:	4b24      	ldr	r3, [pc, #144]	@ (80021a0 <_Z18SystemClock_Configv+0xe4>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002114:	607b      	str	r3, [r7, #4]
 8002116:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002118:	2301      	movs	r3, #1
 800211a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800211c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002120:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002122:	2302      	movs	r3, #2
 8002124:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002126:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800212a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800212c:	2304      	movs	r3, #4
 800212e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002130:	23a8      	movs	r3, #168	@ 0xa8
 8002132:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002134:	2302      	movs	r3, #2
 8002136:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002138:	2307      	movs	r3, #7
 800213a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800213c:	f107 0320 	add.w	r3, r7, #32
 8002140:	4618      	mov	r0, r3
 8002142:	f004 fdc3 	bl	8006ccc <HAL_RCC_OscConfig>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	bf14      	ite	ne
 800214c:	2301      	movne	r3, #1
 800214e:	2300      	moveq	r3, #0
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8002156:	f000 faff 	bl	8002758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800215a:	230f      	movs	r3, #15
 800215c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800215e:	2302      	movs	r3, #2
 8002160:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002162:	2300      	movs	r3, #0
 8002164:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002166:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800216a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800216c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002170:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002172:	f107 030c 	add.w	r3, r7, #12
 8002176:	2105      	movs	r1, #5
 8002178:	4618      	mov	r0, r3
 800217a:	f005 f81f 	bl	80071bc <HAL_RCC_ClockConfig>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf14      	ite	ne
 8002184:	2301      	movne	r3, #1
 8002186:	2300      	moveq	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 800218e:	f000 fae3 	bl	8002758 <Error_Handler>
  }
}
 8002192:	bf00      	nop
 8002194:	3750      	adds	r7, #80	@ 0x50
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40023800 	.word	0x40023800
 80021a0:	40007000 	.word	0x40007000

080021a4 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80021aa:	463b      	mov	r3, r7
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80021b6:	4b26      	ldr	r3, [pc, #152]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021b8:	4a26      	ldr	r2, [pc, #152]	@ (8002254 <_ZL12MX_ADC1_Initv+0xb0>)
 80021ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80021bc:	4b24      	ldr	r3, [pc, #144]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80021c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80021c4:	4b22      	ldr	r3, [pc, #136]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80021ca:	4b21      	ldr	r3, [pc, #132]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80021d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80021d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021de:	4b1c      	ldr	r3, [pc, #112]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002258 <_ZL12MX_ADC1_Initv+0xb4>)
 80021e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021ea:	4b19      	ldr	r3, [pc, #100]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80021f0:	4b17      	ldr	r3, [pc, #92]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021f2:	2201      	movs	r2, #1
 80021f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021f6:	4b16      	ldr	r3, [pc, #88]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021fe:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 8002200:	2201      	movs	r2, #1
 8002202:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002204:	4812      	ldr	r0, [pc, #72]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 8002206:	f001 fc5f 	bl	8003ac8 <HAL_ADC_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	bf14      	ite	ne
 8002210:	2301      	movne	r3, #1
 8002212:	2300      	moveq	r3, #0
 8002214:	b2db      	uxtb	r3, r3
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 800221a:	f000 fa9d 	bl	8002758 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800221e:	2303      	movs	r3, #3
 8002220:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002222:	2301      	movs	r3, #1
 8002224:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002226:	2300      	movs	r3, #0
 8002228:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800222a:	463b      	mov	r3, r7
 800222c:	4619      	mov	r1, r3
 800222e:	4808      	ldr	r0, [pc, #32]	@ (8002250 <_ZL12MX_ADC1_Initv+0xac>)
 8002230:	f001 fc8e 	bl	8003b50 <HAL_ADC_ConfigChannel>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	bf14      	ite	ne
 800223a:	2301      	movne	r3, #1
 800223c:	2300      	moveq	r3, #0
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 8002244:	f000 fa88 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002248:	bf00      	nop
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	2001577c 	.word	0x2001577c
 8002254:	40012000 	.word	0x40012000
 8002258:	0f000001 	.word	0x0f000001

0800225c <_ZL11MX_ETH_Initv>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8002260:	4b21      	ldr	r3, [pc, #132]	@ (80022e8 <_ZL11MX_ETH_Initv+0x8c>)
 8002262:	4a22      	ldr	r2, [pc, #136]	@ (80022ec <_ZL11MX_ETH_Initv+0x90>)
 8002264:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8002266:	4b22      	ldr	r3, [pc, #136]	@ (80022f0 <_ZL11MX_ETH_Initv+0x94>)
 8002268:	2200      	movs	r2, #0
 800226a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800226c:	4b20      	ldr	r3, [pc, #128]	@ (80022f0 <_ZL11MX_ETH_Initv+0x94>)
 800226e:	2280      	movs	r2, #128	@ 0x80
 8002270:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8002272:	4b1f      	ldr	r3, [pc, #124]	@ (80022f0 <_ZL11MX_ETH_Initv+0x94>)
 8002274:	22e1      	movs	r2, #225	@ 0xe1
 8002276:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8002278:	4b1d      	ldr	r3, [pc, #116]	@ (80022f0 <_ZL11MX_ETH_Initv+0x94>)
 800227a:	2200      	movs	r2, #0
 800227c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800227e:	4b1c      	ldr	r3, [pc, #112]	@ (80022f0 <_ZL11MX_ETH_Initv+0x94>)
 8002280:	2200      	movs	r2, #0
 8002282:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8002284:	4b1a      	ldr	r3, [pc, #104]	@ (80022f0 <_ZL11MX_ETH_Initv+0x94>)
 8002286:	2200      	movs	r2, #0
 8002288:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800228a:	4b17      	ldr	r3, [pc, #92]	@ (80022e8 <_ZL11MX_ETH_Initv+0x8c>)
 800228c:	4a18      	ldr	r2, [pc, #96]	@ (80022f0 <_ZL11MX_ETH_Initv+0x94>)
 800228e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8002290:	4b15      	ldr	r3, [pc, #84]	@ (80022e8 <_ZL11MX_ETH_Initv+0x8c>)
 8002292:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002296:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8002298:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <_ZL11MX_ETH_Initv+0x8c>)
 800229a:	4a16      	ldr	r2, [pc, #88]	@ (80022f4 <_ZL11MX_ETH_Initv+0x98>)
 800229c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800229e:	4b12      	ldr	r3, [pc, #72]	@ (80022e8 <_ZL11MX_ETH_Initv+0x8c>)
 80022a0:	4a15      	ldr	r2, [pc, #84]	@ (80022f8 <_ZL11MX_ETH_Initv+0x9c>)
 80022a2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80022a4:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <_ZL11MX_ETH_Initv+0x8c>)
 80022a6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80022aa:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80022ac:	480e      	ldr	r0, [pc, #56]	@ (80022e8 <_ZL11MX_ETH_Initv+0x8c>)
 80022ae:	f002 faff 	bl	80048b0 <HAL_ETH_Init>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	bf14      	ite	ne
 80022b8:	2301      	movne	r3, #1
 80022ba:	2300      	moveq	r3, #0
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <_ZL11MX_ETH_Initv+0x6a>
  {
    Error_Handler();
 80022c2:	f000 fa49 	bl	8002758 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80022c6:	2238      	movs	r2, #56	@ 0x38
 80022c8:	2100      	movs	r1, #0
 80022ca:	480c      	ldr	r0, [pc, #48]	@ (80022fc <_ZL11MX_ETH_Initv+0xa0>)
 80022cc:	f00e faa6 	bl	801081c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80022d0:	4b0a      	ldr	r3, [pc, #40]	@ (80022fc <_ZL11MX_ETH_Initv+0xa0>)
 80022d2:	2221      	movs	r2, #33	@ 0x21
 80022d4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80022d6:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <_ZL11MX_ETH_Initv+0xa0>)
 80022d8:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80022dc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80022de:	4b07      	ldr	r3, [pc, #28]	@ (80022fc <_ZL11MX_ETH_Initv+0xa0>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	200157c4 	.word	0x200157c4
 80022ec:	40028000 	.word	0x40028000
 80022f0:	20015ee4 	.word	0x20015ee4
 80022f4:	200156dc 	.word	0x200156dc
 80022f8:	2001563c 	.word	0x2001563c
 80022fc:	20015604 	.word	0x20015604

08002300 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002304:	4b23      	ldr	r3, [pc, #140]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 8002306:	4a24      	ldr	r2, [pc, #144]	@ (8002398 <_ZL12MX_I2C2_Initv+0x98>)
 8002308:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800230a:	4b22      	ldr	r3, [pc, #136]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 800230c:	4a23      	ldr	r2, [pc, #140]	@ (800239c <_ZL12MX_I2C2_Initv+0x9c>)
 800230e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002310:	4b20      	ldr	r3, [pc, #128]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 8002312:	2200      	movs	r2, #0
 8002314:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002316:	4b1f      	ldr	r3, [pc, #124]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 8002318:	2200      	movs	r2, #0
 800231a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800231c:	4b1d      	ldr	r3, [pc, #116]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 800231e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002322:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002324:	4b1b      	ldr	r3, [pc, #108]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 8002326:	2200      	movs	r2, #0
 8002328:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800232a:	4b1a      	ldr	r3, [pc, #104]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 800232c:	2200      	movs	r2, #0
 800232e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002330:	4b18      	ldr	r3, [pc, #96]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 8002332:	2200      	movs	r2, #0
 8002334:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002336:	4b17      	ldr	r3, [pc, #92]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 8002338:	2200      	movs	r2, #0
 800233a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800233c:	4815      	ldr	r0, [pc, #84]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 800233e:	f002 ffcd 	bl	80052dc <HAL_I2C_Init>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	bf14      	ite	ne
 8002348:	2301      	movne	r3, #1
 800234a:	2300      	moveq	r3, #0
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 8002352:	f000 fa01 	bl	8002758 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002356:	2100      	movs	r1, #0
 8002358:	480e      	ldr	r0, [pc, #56]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 800235a:	f003 fd8a 	bl	8005e72 <HAL_I2CEx_ConfigAnalogFilter>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	bf14      	ite	ne
 8002364:	2301      	movne	r3, #1
 8002366:	2300      	moveq	r3, #0
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <_ZL12MX_I2C2_Initv+0x72>
  {
    Error_Handler();
 800236e:	f000 f9f3 	bl	8002758 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002372:	2100      	movs	r1, #0
 8002374:	4807      	ldr	r0, [pc, #28]	@ (8002394 <_ZL12MX_I2C2_Initv+0x94>)
 8002376:	f003 fdb8 	bl	8005eea <HAL_I2CEx_ConfigDigitalFilter>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	bf14      	ite	ne
 8002380:	2301      	movne	r3, #1
 8002382:	2300      	moveq	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <_ZL12MX_I2C2_Initv+0x8e>
  {
    Error_Handler();
 800238a:	f000 f9e5 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20015874 	.word	0x20015874
 8002398:	40005800 	.word	0x40005800
 800239c:	000186a0 	.word	0x000186a0

080023a0 <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80023a4:	4b15      	ldr	r3, [pc, #84]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023a6:	4a16      	ldr	r2, [pc, #88]	@ (8002400 <_ZL12MX_I2S2_Initv+0x60>)
 80023a8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 80023aa:	4b14      	ldr	r3, [pc, #80]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023ac:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80023b0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80023b2:	4b12      	ldr	r3, [pc, #72]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 80023b8:	4b10      	ldr	r3, [pc, #64]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023ba:	2203      	movs	r2, #3
 80023bc:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80023be:	4b0f      	ldr	r3, [pc, #60]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80023c4:	4b0d      	ldr	r3, [pc, #52]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023c6:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80023ca:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80023cc:	4b0b      	ldr	r3, [pc, #44]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80023d2:	4b0a      	ldr	r3, [pc, #40]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80023d8:	4b08      	ldr	r3, [pc, #32]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80023de:	4807      	ldr	r0, [pc, #28]	@ (80023fc <_ZL12MX_I2S2_Initv+0x5c>)
 80023e0:	f003 fdc2 	bl	8005f68 <HAL_I2S_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	bf14      	ite	ne
 80023ea:	2301      	movne	r3, #1
 80023ec:	2300      	moveq	r3, #0
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <_ZL12MX_I2S2_Initv+0x58>
  {
    Error_Handler();
 80023f4:	f000 f9b0 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80023f8:	bf00      	nop
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	200158c8 	.word	0x200158c8
 8002400:	40003800 	.word	0x40003800

08002404 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800240a:	f107 0308 	add.w	r3, r7, #8
 800240e:	2200      	movs	r2, #0
 8002410:	601a      	str	r2, [r3, #0]
 8002412:	605a      	str	r2, [r3, #4]
 8002414:	609a      	str	r2, [r3, #8]
 8002416:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002418:	463b      	mov	r3, r7
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002420:	4b25      	ldr	r3, [pc, #148]	@ (80024b8 <_ZL12MX_TIM2_Initv+0xb4>)
 8002422:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002426:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8002428:	4b23      	ldr	r3, [pc, #140]	@ (80024b8 <_ZL12MX_TIM2_Initv+0xb4>)
 800242a:	2253      	movs	r2, #83	@ 0x53
 800242c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800242e:	4b22      	ldr	r3, [pc, #136]	@ (80024b8 <_ZL12MX_TIM2_Initv+0xb4>)
 8002430:	2200      	movs	r2, #0
 8002432:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002434:	4b20      	ldr	r3, [pc, #128]	@ (80024b8 <_ZL12MX_TIM2_Initv+0xb4>)
 8002436:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800243a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800243c:	4b1e      	ldr	r3, [pc, #120]	@ (80024b8 <_ZL12MX_TIM2_Initv+0xb4>)
 800243e:	2200      	movs	r2, #0
 8002440:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002442:	4b1d      	ldr	r3, [pc, #116]	@ (80024b8 <_ZL12MX_TIM2_Initv+0xb4>)
 8002444:	2200      	movs	r2, #0
 8002446:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002448:	481b      	ldr	r0, [pc, #108]	@ (80024b8 <_ZL12MX_TIM2_Initv+0xb4>)
 800244a:	f005 faf7 	bl	8007a3c <HAL_TIM_Base_Init>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	bf14      	ite	ne
 8002454:	2301      	movne	r3, #1
 8002456:	2300      	moveq	r3, #0
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 800245e:	f000 f97b 	bl	8002758 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002462:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002466:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002468:	f107 0308 	add.w	r3, r7, #8
 800246c:	4619      	mov	r1, r3
 800246e:	4812      	ldr	r0, [pc, #72]	@ (80024b8 <_ZL12MX_TIM2_Initv+0xb4>)
 8002470:	f005 fbc3 	bl	8007bfa <HAL_TIM_ConfigClockSource>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	bf14      	ite	ne
 800247a:	2301      	movne	r3, #1
 800247c:	2300      	moveq	r3, #0
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8002484:	f000 f968 	bl	8002758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002488:	2300      	movs	r3, #0
 800248a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800248c:	2300      	movs	r3, #0
 800248e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002490:	463b      	mov	r3, r7
 8002492:	4619      	mov	r1, r3
 8002494:	4808      	ldr	r0, [pc, #32]	@ (80024b8 <_ZL12MX_TIM2_Initv+0xb4>)
 8002496:	f005 fdb7 	bl	8008008 <HAL_TIMEx_MasterConfigSynchronization>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	bf14      	ite	ne
 80024a0:	2301      	movne	r3, #1
 80024a2:	2300      	moveq	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 80024aa:	f000 f955 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80024ae:	bf00      	nop
 80024b0:	3718      	adds	r7, #24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	20015970 	.word	0x20015970

080024bc <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80024c0:	4b13      	ldr	r3, [pc, #76]	@ (8002510 <_ZL19MX_USART3_UART_Initv+0x54>)
 80024c2:	4a14      	ldr	r2, [pc, #80]	@ (8002514 <_ZL19MX_USART3_UART_Initv+0x58>)
 80024c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80024c6:	4b12      	ldr	r3, [pc, #72]	@ (8002510 <_ZL19MX_USART3_UART_Initv+0x54>)
 80024c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024ce:	4b10      	ldr	r3, [pc, #64]	@ (8002510 <_ZL19MX_USART3_UART_Initv+0x54>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002510 <_ZL19MX_USART3_UART_Initv+0x54>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024da:	4b0d      	ldr	r3, [pc, #52]	@ (8002510 <_ZL19MX_USART3_UART_Initv+0x54>)
 80024dc:	2200      	movs	r2, #0
 80024de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002510 <_ZL19MX_USART3_UART_Initv+0x54>)
 80024e2:	220c      	movs	r2, #12
 80024e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002510 <_ZL19MX_USART3_UART_Initv+0x54>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024ec:	4b08      	ldr	r3, [pc, #32]	@ (8002510 <_ZL19MX_USART3_UART_Initv+0x54>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024f2:	4807      	ldr	r0, [pc, #28]	@ (8002510 <_ZL19MX_USART3_UART_Initv+0x54>)
 80024f4:	f005 fe04 	bl	8008100 <HAL_UART_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	bf14      	ite	ne
 80024fe:	2301      	movne	r3, #1
 8002500:	2300      	moveq	r3, #0
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8002508:	f000 f926 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800250c:	bf00      	nop
 800250e:	bd80      	pop	{r7, pc}
 8002510:	200159b8 	.word	0x200159b8
 8002514:	40004800 	.word	0x40004800

08002518 <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800251c:	4b16      	ldr	r3, [pc, #88]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800251e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002522:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8002524:	4b14      	ldr	r3, [pc, #80]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002526:	2204      	movs	r2, #4
 8002528:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800252a:	4b13      	ldr	r3, [pc, #76]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800252c:	2202      	movs	r2, #2
 800252e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002530:	4b11      	ldr	r3, [pc, #68]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002532:	2200      	movs	r2, #0
 8002534:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002536:	4b10      	ldr	r3, [pc, #64]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002538:	2202      	movs	r2, #2
 800253a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800253c:	4b0e      	ldr	r3, [pc, #56]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800253e:	2201      	movs	r2, #1
 8002540:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002542:	4b0d      	ldr	r3, [pc, #52]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002544:	2200      	movs	r2, #0
 8002546:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002548:	4b0b      	ldr	r3, [pc, #44]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800254a:	2200      	movs	r2, #0
 800254c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800254e:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002550:	2201      	movs	r2, #1
 8002552:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002554:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002556:	2200      	movs	r2, #0
 8002558:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800255a:	4807      	ldr	r0, [pc, #28]	@ (8002578 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800255c:	f004 faa6 	bl	8006aac <HAL_PCD_Init>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	bf14      	ite	ne
 8002566:	2301      	movne	r3, #1
 8002568:	2300      	moveq	r3, #0
 800256a:	b2db      	uxtb	r3, r3
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 8002570:	f000 f8f2 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20015a00 	.word	0x20015a00

0800257c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002582:	2300      	movs	r3, #0
 8002584:	607b      	str	r3, [r7, #4]
 8002586:	4b0c      	ldr	r3, [pc, #48]	@ (80025b8 <_ZL11MX_DMA_Initv+0x3c>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258a:	4a0b      	ldr	r2, [pc, #44]	@ (80025b8 <_ZL11MX_DMA_Initv+0x3c>)
 800258c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002590:	6313      	str	r3, [r2, #48]	@ 0x30
 8002592:	4b09      	ldr	r3, [pc, #36]	@ (80025b8 <_ZL11MX_DMA_Initv+0x3c>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002596:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800259a:	607b      	str	r3, [r7, #4]
 800259c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800259e:	2200      	movs	r2, #0
 80025a0:	2100      	movs	r1, #0
 80025a2:	200e      	movs	r0, #14
 80025a4:	f001 fddd 	bl	8004162 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80025a8:	200e      	movs	r0, #14
 80025aa:	f001 fdf6 	bl	800419a <HAL_NVIC_EnableIRQ>

}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40023800 	.word	0x40023800

080025bc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08c      	sub	sp, #48	@ 0x30
 80025c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c2:	f107 031c 	add.w	r3, r7, #28
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]
 80025cc:	609a      	str	r2, [r3, #8]
 80025ce:	60da      	str	r2, [r3, #12]
 80025d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	61bb      	str	r3, [r7, #24]
 80025d6:	4b5c      	ldr	r3, [pc, #368]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	4a5b      	ldr	r2, [pc, #364]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 80025dc:	f043 0304 	orr.w	r3, r3, #4
 80025e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e2:	4b59      	ldr	r3, [pc, #356]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	61bb      	str	r3, [r7, #24]
 80025ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	4b55      	ldr	r3, [pc, #340]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	4a54      	ldr	r2, [pc, #336]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 80025f8:	f043 0320 	orr.w	r3, r3, #32
 80025fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fe:	4b52      	ldr	r3, [pc, #328]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f003 0320 	and.w	r3, r3, #32
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	613b      	str	r3, [r7, #16]
 800260e:	4b4e      	ldr	r3, [pc, #312]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002612:	4a4d      	ldr	r2, [pc, #308]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002618:	6313      	str	r3, [r2, #48]	@ 0x30
 800261a:	4b4b      	ldr	r3, [pc, #300]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	4b47      	ldr	r3, [pc, #284]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	4a46      	ldr	r2, [pc, #280]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	6313      	str	r3, [r2, #48]	@ 0x30
 8002636:	4b44      	ldr	r3, [pc, #272]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	60bb      	str	r3, [r7, #8]
 8002646:	4b40      	ldr	r3, [pc, #256]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	4a3f      	ldr	r2, [pc, #252]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 800264c:	f043 0302 	orr.w	r3, r3, #2
 8002650:	6313      	str	r3, [r2, #48]	@ 0x30
 8002652:	4b3d      	ldr	r3, [pc, #244]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	607b      	str	r3, [r7, #4]
 8002662:	4b39      	ldr	r3, [pc, #228]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002666:	4a38      	ldr	r2, [pc, #224]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002668:	f043 0308 	orr.w	r3, r3, #8
 800266c:	6313      	str	r3, [r2, #48]	@ 0x30
 800266e:	4b36      	ldr	r3, [pc, #216]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	607b      	str	r3, [r7, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	603b      	str	r3, [r7, #0]
 800267e:	4b32      	ldr	r3, [pc, #200]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	4a31      	ldr	r2, [pc, #196]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 8002684:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002688:	6313      	str	r3, [r2, #48]	@ 0x30
 800268a:	4b2f      	ldr	r3, [pc, #188]	@ (8002748 <_ZL12MX_GPIO_Initv+0x18c>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002692:	603b      	str	r3, [r7, #0]
 8002694:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8002696:	2200      	movs	r2, #0
 8002698:	2101      	movs	r1, #1
 800269a:	482c      	ldr	r0, [pc, #176]	@ (800274c <_ZL12MX_GPIO_Initv+0x190>)
 800269c:	f002 fe04 	bl	80052a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 80026a0:	2200      	movs	r2, #0
 80026a2:	f64c 71fb 	movw	r1, #53243	@ 0xcffb
 80026a6:	482a      	ldr	r0, [pc, #168]	@ (8002750 <_ZL12MX_GPIO_Initv+0x194>)
 80026a8:	f002 fdfe 	bl	80052a8 <HAL_GPIO_WritePin>
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80026ac:	2200      	movs	r2, #0
 80026ae:	2140      	movs	r1, #64	@ 0x40
 80026b0:	4828      	ldr	r0, [pc, #160]	@ (8002754 <_ZL12MX_GPIO_Initv+0x198>)
 80026b2:	f002 fdf9 	bl	80052a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80026b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026bc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80026c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c2:	2300      	movs	r3, #0
 80026c4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80026c6:	f107 031c 	add.w	r3, r7, #28
 80026ca:	4619      	mov	r1, r3
 80026cc:	481f      	ldr	r0, [pc, #124]	@ (800274c <_ZL12MX_GPIO_Initv+0x190>)
 80026ce:	f002 fc3f 	bl	8004f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026d2:	2301      	movs	r3, #1
 80026d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026d6:	2301      	movs	r3, #1
 80026d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026de:	2300      	movs	r3, #0
 80026e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026e2:	f107 031c 	add.w	r3, r7, #28
 80026e6:	4619      	mov	r1, r3
 80026e8:	4818      	ldr	r0, [pc, #96]	@ (800274c <_ZL12MX_GPIO_Initv+0x190>)
 80026ea:	f002 fc31 	bl	8004f50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB1 PB10 PB11
                           LD3_Pin PB15 PB3 PB4
                           PB5 PB6 LD2_Pin PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 80026ee:	f64c 73fb 	movw	r3, #53243	@ 0xcffb
 80026f2:	61fb      	str	r3, [r7, #28]
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026f4:	2301      	movs	r3, #1
 80026f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f8:	2300      	movs	r3, #0
 80026fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fc:	2300      	movs	r3, #0
 80026fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002700:	f107 031c 	add.w	r3, r7, #28
 8002704:	4619      	mov	r1, r3
 8002706:	4812      	ldr	r0, [pc, #72]	@ (8002750 <_ZL12MX_GPIO_Initv+0x194>)
 8002708:	f002 fc22 	bl	8004f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800270c:	2340      	movs	r3, #64	@ 0x40
 800270e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002710:	2301      	movs	r3, #1
 8002712:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002714:	2300      	movs	r3, #0
 8002716:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002718:	2300      	movs	r3, #0
 800271a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800271c:	f107 031c 	add.w	r3, r7, #28
 8002720:	4619      	mov	r1, r3
 8002722:	480c      	ldr	r0, [pc, #48]	@ (8002754 <_ZL12MX_GPIO_Initv+0x198>)
 8002724:	f002 fc14 	bl	8004f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002728:	2380      	movs	r3, #128	@ 0x80
 800272a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800272c:	2300      	movs	r3, #0
 800272e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002734:	f107 031c 	add.w	r3, r7, #28
 8002738:	4619      	mov	r1, r3
 800273a:	4806      	ldr	r0, [pc, #24]	@ (8002754 <_ZL12MX_GPIO_Initv+0x198>)
 800273c:	f002 fc08 	bl	8004f50 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002740:	bf00      	nop
 8002742:	3730      	adds	r7, #48	@ 0x30
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40023800 	.word	0x40023800
 800274c:	40020800 	.word	0x40020800
 8002750:	40020400 	.word	0x40020400
 8002754:	40021800 	.word	0x40021800

08002758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800275c:	b672      	cpsid	i
}
 800275e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002760:	bf00      	nop
 8002762:	e7fd      	b.n	8002760 <Error_Handler+0x8>

08002764 <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7fd ff49 	bl	8000604 <__aeabi_i2d>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	ec43 2b17 	vmov	d7, r2, r3
 800277a:	eeb0 0a47 	vmov.f32	s0, s14
 800277e:	eef0 0a67 	vmov.f32	s1, s15
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002788:	b598      	push	{r3, r4, r7, lr}
 800278a:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 800278c:	230a      	movs	r3, #10
 800278e:	4a10      	ldr	r2, [pc, #64]	@ (80027d0 <_Z41__static_initialization_and_destruction_0v+0x48>)
 8002790:	4910      	ldr	r1, [pc, #64]	@ (80027d4 <_Z41__static_initialization_and_destruction_0v+0x4c>)
 8002792:	4811      	ldr	r0, [pc, #68]	@ (80027d8 <_Z41__static_initialization_and_destruction_0v+0x50>)
 8002794:	f7fe fc5e 	bl	8001054 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>
MFCC* mfcc = new MFCC(MFCC_OUT_SIZE, MFCC_IN_SIZE, 2);
 8002798:	2034      	movs	r0, #52	@ 0x34
 800279a:	f00b f955 	bl	800da48 <_Znwj>
 800279e:	4603      	mov	r3, r0
 80027a0:	461c      	mov	r4, r3
 80027a2:	2302      	movs	r3, #2
 80027a4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80027a8:	210a      	movs	r1, #10
 80027aa:	4620      	mov	r0, r4
 80027ac:	f000 f860 	bl	8002870 <_ZN4MFCCC1Eiii>
 80027b0:	4b0a      	ldr	r3, [pc, #40]	@ (80027dc <_Z41__static_initialization_and_destruction_0v+0x54>)
 80027b2:	601c      	str	r4, [r3, #0]
KWS* kws=new KWS();
 80027b4:	f246 0078 	movw	r0, #24696	@ 0x6078
 80027b8:	f00b f946 	bl	800da48 <_Znwj>
 80027bc:	4603      	mov	r3, r0
 80027be:	461c      	mov	r4, r3
 80027c0:	4620      	mov	r0, r4
 80027c2:	f7fe fdc3 	bl	800134c <_ZN3KWSC1Ev>
 80027c6:	4b06      	ldr	r3, [pc, #24]	@ (80027e0 <_Z41__static_initialization_and_destruction_0v+0x58>)
 80027c8:	601c      	str	r4, [r3, #0]
}
 80027ca:	bf00      	nop
 80027cc:	bd98      	pop	{r3, r4, r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000000 	.word	0x20000000
 80027d4:	40020400 	.word	0x40020400
 80027d8:	200155b8 	.word	0x200155b8
 80027dc:	200155ec 	.word	0x200155ec
 80027e0:	200155f0 	.word	0x200155f0

080027e4 <_Z41__static_initialization_and_destruction_1v>:
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 80027e8:	4802      	ldr	r0, [pc, #8]	@ (80027f4 <_Z41__static_initialization_and_destruction_1v+0x10>)
 80027ea:	f7fe fca1 	bl	8001130 <_ZN8LEDArrayD1Ev>
}
 80027ee:	bf00      	nop
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	200155b8 	.word	0x200155b8

080027f8 <_GLOBAL__sub_I_clapTime>:
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	f7ff ffc4 	bl	8002788 <_Z41__static_initialization_and_destruction_0v>
 8002800:	bd80      	pop	{r7, pc}

08002802 <_GLOBAL__sub_D_clapTime>:
 8002802:	b580      	push	{r7, lr}
 8002804:	af00      	add	r7, sp, #0
 8002806:	f7ff ffed 	bl	80027e4 <_Z41__static_initialization_and_destruction_1v>
 800280a:	bd80      	pop	{r7, pc}

0800280c <_ZSt5roundf>:
  { return __builtin_roundf(__x); }
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	ed87 0a01 	vstr	s0, [r7, #4]
 8002816:	ed97 0a01 	vldr	s0, [r7, #4]
 800281a:	f00b fbf1 	bl	800e000 <roundf>
 800281e:	eef0 7a40 	vmov.f32	s15, s0
 8002822:	eeb0 0a67 	vmov.f32	s0, s15
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <_ZN4MFCC8MelScaleEf>:

	    static inline float InverseMelScale(float mel_freq) {
	          return 700.0f * (expf (mel_freq / 1127.0f) - 1.0f);
	        }

	        static inline float MelScale(float freq) {
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	ed87 0a01 	vstr	s0, [r7, #4]
	          return 1127.0f * logf (1.0f + freq / 700.0f);
 8002836:	ed97 7a01 	vldr	s14, [r7, #4]
 800283a:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002868 <_ZN4MFCC8MelScaleEf+0x3c>
 800283e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002842:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002846:	ee77 7a87 	vadd.f32	s15, s15, s14
 800284a:	eeb0 0a67 	vmov.f32	s0, s15
 800284e:	f00b fab3 	bl	800ddb8 <logf>
 8002852:	eef0 7a40 	vmov.f32	s15, s0
 8002856:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800286c <_ZN4MFCC8MelScaleEf+0x40>
 800285a:	ee67 7a87 	vmul.f32	s15, s15, s14
	        }
 800285e:	eeb0 0a67 	vmov.f32	s0, s15
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	442f0000 	.word	0x442f0000
 800286c:	448ce000 	.word	0x448ce000

08002870 <_ZN4MFCCC1Eiii>:
#include <string.h>

#include "mfcc.h"
#include "float.h"

MFCC::MFCC(int num_mfcc_features, int frame_len, int mfcc_dec_bits)
 8002870:	b5b0      	push	{r4, r5, r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
 800287c:	603b      	str	r3, [r7, #0]
	:num_mfcc_features(num_mfcc_features),
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	601a      	str	r2, [r3, #0]
	 frame_len(frame_len),
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	605a      	str	r2, [r3, #4]
	 mfcc_dec_bits(mfcc_dec_bits)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	683a      	ldr	r2, [r7, #0]
 800288e:	60da      	str	r2, [r3, #12]
{

	// Round-up to nearest power of 2.
	frame_len_padded = pow(2,ceil((log(frame_len)/log(2))));
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f000 fc91 	bl	80031b8 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8002896:	ec55 4b10 	vmov	r4, r5, d0
 800289a:	2002      	movs	r0, #2
 800289c:	f000 fc8c 	bl	80031b8 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80028a0:	ec53 2b10 	vmov	r2, r3, d0
 80028a4:	4620      	mov	r0, r4
 80028a6:	4629      	mov	r1, r5
 80028a8:	f7fe f840 	bl	800092c <__aeabi_ddiv>
 80028ac:	4602      	mov	r2, r0
 80028ae:	460b      	mov	r3, r1
 80028b0:	ec43 2b17 	vmov	d7, r2, r3
 80028b4:	eeb0 0a47 	vmov.f32	s0, s14
 80028b8:	eef0 0a67 	vmov.f32	s1, s15
 80028bc:	f00b fb24 	bl	800df08 <ceil>
 80028c0:	eeb0 7a40 	vmov.f32	s14, s0
 80028c4:	eef0 7a60 	vmov.f32	s15, s1
 80028c8:	eeb0 0a47 	vmov.f32	s0, s14
 80028cc:	eef0 0a67 	vmov.f32	s1, s15
 80028d0:	2002      	movs	r0, #2
 80028d2:	f000 fc89 	bl	80031e8 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80028d6:	ec53 2b10 	vmov	r2, r3, d0
 80028da:	4610      	mov	r0, r2
 80028dc:	4619      	mov	r1, r3
 80028de:	f7fe f9ab 	bl	8000c38 <__aeabi_d2iz>
 80028e2:	4602      	mov	r2, r0
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	609a      	str	r2, [r3, #8]

	frame = new float[frame_len_padded];
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d201      	bcs.n	80028f8 <_ZN4MFCCC1Eiii+0x88>
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	e001      	b.n	80028fc <_ZN4MFCCC1Eiii+0x8c>
 80028f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80028fc:	4618      	mov	r0, r3
 80028fe:	f00b f8b4 	bl	800da6a <_Znaj>
 8002902:	4603      	mov	r3, r0
 8002904:	461a      	mov	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	611a      	str	r2, [r3, #16]
	buffer = new float[frame_len_padded];
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002912:	4293      	cmp	r3, r2
 8002914:	d201      	bcs.n	800291a <_ZN4MFCCC1Eiii+0xaa>
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	e001      	b.n	800291e <_ZN4MFCCC1Eiii+0xae>
 800291a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800291e:	4618      	mov	r0, r3
 8002920:	f00b f8a3 	bl	800da6a <_Znaj>
 8002924:	4603      	mov	r3, r0
 8002926:	461a      	mov	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	615a      	str	r2, [r3, #20]
	mel_energies = new float[NUM_FBANK_BINS];
 800292c:	20a0      	movs	r0, #160	@ 0xa0
 800292e:	f00b f89c 	bl	800da6a <_Znaj>
 8002932:	4603      	mov	r3, r0
 8002934:	461a      	mov	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	619a      	str	r2, [r3, #24]

	//create window function
	window_func = new float[frame_len];
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002940:	4293      	cmp	r3, r2
 8002942:	d201      	bcs.n	8002948 <_ZN4MFCCC1Eiii+0xd8>
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	e001      	b.n	800294c <_ZN4MFCCC1Eiii+0xdc>
 8002948:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800294c:	4618      	mov	r0, r3
 800294e:	f00b f88c 	bl	800da6a <_Znaj>
 8002952:	4603      	mov	r3, r0
 8002954:	461a      	mov	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	61da      	str	r2, [r3, #28]
	for (int i = 0; i < frame_len; i++)
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
 800295e:	e042      	b.n	80029e6 <_ZN4MFCCC1Eiii+0x176>
		window_func[i] = 0.5 - 0.5*cos(M_2PI * ((float)i) / (frame_len));
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	ee07 3a90 	vmov	s15, r3
 8002966:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800296a:	ee17 0a90 	vmov	r0, s15
 800296e:	f7fd fe5b 	bl	8000628 <__aeabi_f2d>
 8002972:	a338      	add	r3, pc, #224	@ (adr r3, 8002a54 <_ZN4MFCCC1Eiii+0x1e4>)
 8002974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002978:	f7fd feae 	bl	80006d8 <__aeabi_dmul>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	4614      	mov	r4, r2
 8002982:	461d      	mov	r5, r3
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7fd fe3d 	bl	8000604 <__aeabi_i2d>
 800298a:	4602      	mov	r2, r0
 800298c:	460b      	mov	r3, r1
 800298e:	4620      	mov	r0, r4
 8002990:	4629      	mov	r1, r5
 8002992:	f7fd ffcb 	bl	800092c <__aeabi_ddiv>
 8002996:	4602      	mov	r2, r0
 8002998:	460b      	mov	r3, r1
 800299a:	ec43 2b17 	vmov	d7, r2, r3
 800299e:	eeb0 0a47 	vmov.f32	s0, s14
 80029a2:	eef0 0a67 	vmov.f32	s1, s15
 80029a6:	f00b f9b3 	bl	800dd10 <cos>
 80029aa:	ec51 0b10 	vmov	r0, r1, d0
 80029ae:	f04f 0200 	mov.w	r2, #0
 80029b2:	4b27      	ldr	r3, [pc, #156]	@ (8002a50 <_ZN4MFCCC1Eiii+0x1e0>)
 80029b4:	f7fd fe90 	bl	80006d8 <__aeabi_dmul>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	f04f 0000 	mov.w	r0, #0
 80029c0:	4923      	ldr	r1, [pc, #140]	@ (8002a50 <_ZN4MFCCC1Eiii+0x1e0>)
 80029c2:	f7fd fcd1 	bl	8000368 <__aeabi_dsub>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
 80029ca:	4610      	mov	r0, r2
 80029cc:	4619      	mov	r1, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	69da      	ldr	r2, [r3, #28]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	18d4      	adds	r4, r2, r3
 80029d8:	f7fe f956 	bl	8000c88 <__aeabi_d2f>
 80029dc:	4603      	mov	r3, r0
 80029de:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < frame_len; i++)
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	3301      	adds	r3, #1
 80029e4:	617b      	str	r3, [r7, #20]
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	dbb8      	blt.n	8002960 <_ZN4MFCCC1Eiii+0xf0>

	//create mel filterbank
	fbank_filter_first = new int32_t[NUM_FBANK_BINS];
 80029ee:	20a0      	movs	r0, #160	@ 0xa0
 80029f0:	f00b f83b 	bl	800da6a <_Znaj>
 80029f4:	4603      	mov	r3, r0
 80029f6:	461a      	mov	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	621a      	str	r2, [r3, #32]
	fbank_filter_last = new int32_t[NUM_FBANK_BINS];;
 80029fc:	20a0      	movs	r0, #160	@ 0xa0
 80029fe:	f00b f834 	bl	800da6a <_Znaj>
 8002a02:	4603      	mov	r3, r0
 8002a04:	461a      	mov	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	625a      	str	r2, [r3, #36]	@ 0x24
	mel_fbank = create_mel_fbank();
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 f8d6 	bl	8002bbc <_ZN4MFCC16create_mel_fbankEv>
 8002a10:	4602      	mov	r2, r0
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	629a      	str	r2, [r3, #40]	@ 0x28

	//create DCT matrix
	dct_matrix = create_dct_matrix(NUM_FBANK_BINS, num_mfcc_features);
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	2128      	movs	r1, #40	@ 0x28
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f000 f820 	bl	8002a60 <_ZN4MFCC17create_dct_matrixEll>
 8002a20:	4602      	mov	r2, r0
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	62da      	str	r2, [r3, #44]	@ 0x2c

	//initialize FFT
	rfft = new arm_rfft_fast_instance_f32;
 8002a26:	2018      	movs	r0, #24
 8002a28:	f00b f80e 	bl	800da48 <_Znwj>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	461a      	mov	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	631a      	str	r2, [r3, #48]	@ 0x30
	arm_rfft_fast_init_f32(rfft, frame_len_padded);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4610      	mov	r0, r2
 8002a42:	f00a f81d 	bl	800ca80 <arm_rfft_fast_init_f32>

}
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3718      	adds	r7, #24
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a50:	3fe00000 	.word	0x3fe00000
 8002a54:	54442d18 	.word	0x54442d18
 8002a58:	401921fb 	.word	0x401921fb
 8002a5c:	00000000 	.word	0x00000000

08002a60 <_ZN4MFCC17create_dct_matrixEll>:
	for(int i=0;i<NUM_FBANK_BINS;i++)
		delete mel_fbank[i];
	delete mel_fbank;
}

float * MFCC::create_dct_matrix(int32_t input_length, int32_t coefficient_count) {
 8002a60:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002a64:	b08a      	sub	sp, #40	@ 0x28
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	60f8      	str	r0, [r7, #12]
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
	int32_t k, n;
	float * M = new float[input_length*coefficient_count];
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	fb02 f303 	mul.w	r3, r2, r3
 8002a76:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d201      	bcs.n	8002a82 <_ZN4MFCC17create_dct_matrixEll+0x22>
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	e001      	b.n	8002a86 <_ZN4MFCC17create_dct_matrixEll+0x26>
 8002a82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002a86:	4618      	mov	r0, r3
 8002a88:	f00a ffef 	bl	800da6a <_Znaj>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	61fb      	str	r3, [r7, #28]
	float normalizer;
	arm_sqrt_f32(2.0/(float)input_length,&normalizer);
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	ee07 3a90 	vmov	s15, r3
 8002a96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a9a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002a9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aa2:	edc7 7a06 	vstr	s15, [r7, #24]
 8002aa6:	f107 0310 	add.w	r3, r7, #16
 8002aaa:	617b      	str	r3, [r7, #20]
   */
  CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8002aac:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ab0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab8:	db09      	blt.n	8002ace <_ZN4MFCC17create_dct_matrixEll+0x6e>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 8002aba:	ed97 0a06 	vldr	s0, [r7, #24]
 8002abe:	f00b f9a9 	bl	800de14 <sqrtf>
 8002ac2:	eef0 7a40 	vmov.f32	s15, s0
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 8002acc:	e004      	b.n	8002ad8 <_ZN4MFCC17create_dct_matrixEll+0x78>
    }
    else
    {
      *pOut = 0.0f;
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	f04f 0200 	mov.w	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8002ad6:	bf00      	nop
	for (k = 0; k < coefficient_count; k++) {
 8002ad8:	2300      	movs	r3, #0
 8002ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8002adc:	e05c      	b.n	8002b98 <_ZN4MFCC17create_dct_matrixEll+0x138>
		for (n = 0; n < input_length; n++) {
 8002ade:	2300      	movs	r3, #0
 8002ae0:	623b      	str	r3, [r7, #32]
 8002ae2:	e052      	b.n	8002b8a <_ZN4MFCC17create_dct_matrixEll+0x12a>
			M[k*input_length+n] = normalizer * cos( ((double)M_PI)/input_length * (n + 0.5) * k );
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fd fd9e 	bl	8000628 <__aeabi_f2d>
 8002aec:	4604      	mov	r4, r0
 8002aee:	460d      	mov	r5, r1
 8002af0:	68b8      	ldr	r0, [r7, #8]
 8002af2:	f7fd fd87 	bl	8000604 <__aeabi_i2d>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	a12e      	add	r1, pc, #184	@ (adr r1, 8002bb4 <_ZN4MFCC17create_dct_matrixEll+0x154>)
 8002afc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b00:	f7fd ff14 	bl	800092c <__aeabi_ddiv>
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	4690      	mov	r8, r2
 8002b0a:	4699      	mov	r9, r3
 8002b0c:	6a38      	ldr	r0, [r7, #32]
 8002b0e:	f7fd fd79 	bl	8000604 <__aeabi_i2d>
 8002b12:	f04f 0200 	mov.w	r2, #0
 8002b16:	4b26      	ldr	r3, [pc, #152]	@ (8002bb0 <_ZN4MFCC17create_dct_matrixEll+0x150>)
 8002b18:	f7fd fc28 	bl	800036c <__adddf3>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	4640      	mov	r0, r8
 8002b22:	4649      	mov	r1, r9
 8002b24:	f7fd fdd8 	bl	80006d8 <__aeabi_dmul>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4690      	mov	r8, r2
 8002b2e:	4699      	mov	r9, r3
 8002b30:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002b32:	f7fd fd67 	bl	8000604 <__aeabi_i2d>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
 8002b3a:	4640      	mov	r0, r8
 8002b3c:	4649      	mov	r1, r9
 8002b3e:	f7fd fdcb 	bl	80006d8 <__aeabi_dmul>
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	ec43 2b17 	vmov	d7, r2, r3
 8002b4a:	eeb0 0a47 	vmov.f32	s0, s14
 8002b4e:	eef0 0a67 	vmov.f32	s1, s15
 8002b52:	f00b f8dd 	bl	800dd10 <cos>
 8002b56:	ec53 2b10 	vmov	r2, r3, d0
 8002b5a:	4620      	mov	r0, r4
 8002b5c:	4629      	mov	r1, r5
 8002b5e:	f7fd fdbb 	bl	80006d8 <__aeabi_dmul>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	4610      	mov	r0, r2
 8002b68:	4619      	mov	r1, r3
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	fb03 f202 	mul.w	r2, r3, r2
 8002b72:	6a3b      	ldr	r3, [r7, #32]
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	69fa      	ldr	r2, [r7, #28]
 8002b7a:	18d4      	adds	r4, r2, r3
 8002b7c:	f7fe f884 	bl	8000c88 <__aeabi_d2f>
 8002b80:	4603      	mov	r3, r0
 8002b82:	6023      	str	r3, [r4, #0]
		for (n = 0; n < input_length; n++) {
 8002b84:	6a3b      	ldr	r3, [r7, #32]
 8002b86:	3301      	adds	r3, #1
 8002b88:	623b      	str	r3, [r7, #32]
 8002b8a:	6a3a      	ldr	r2, [r7, #32]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	dba8      	blt.n	8002ae4 <_ZN4MFCC17create_dct_matrixEll+0x84>
	for (k = 0; k < coefficient_count; k++) {
 8002b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b94:	3301      	adds	r3, #1
 8002b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	db9e      	blt.n	8002ade <_ZN4MFCC17create_dct_matrixEll+0x7e>
		}
	}
	return M;
 8002ba0:	69fb      	ldr	r3, [r7, #28]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3728      	adds	r7, #40	@ 0x28
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002bac:	f3af 8000 	nop.w
 8002bb0:	3fe00000 	.word	0x3fe00000
 8002bb4:	54442d18 	.word	0x54442d18
 8002bb8:	400921fb 	.word	0x400921fb

08002bbc <_ZN4MFCC16create_mel_fbankEv>:

float ** MFCC::create_mel_fbank() {
 8002bbc:	b590      	push	{r4, r7, lr}
 8002bbe:	b095      	sub	sp, #84	@ 0x54
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]

	int32_t bin, i;

	int32_t num_fft_bins = frame_len_padded/2;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	0fda      	lsrs	r2, r3, #31
 8002bca:	4413      	add	r3, r2
 8002bcc:	105b      	asrs	r3, r3, #1
 8002bce:	637b      	str	r3, [r7, #52]	@ 0x34
	float fft_bin_width = ((float)SAMP_FREQ) / frame_len_padded;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	ee07 3a90 	vmov	s15, r3
 8002bd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bdc:	eddf 6a92 	vldr	s13, [pc, #584]	@ 8002e28 <_ZN4MFCC16create_mel_fbankEv+0x26c>
 8002be0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002be4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float mel_low_freq = MelScale(MEL_LOW_FREQ);
 8002be8:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002bec:	f7ff fe1e 	bl	800282c <_ZN4MFCC8MelScaleEf>
 8002bf0:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
	float mel_high_freq = MelScale(MEL_HIGH_FREQ);
 8002bf4:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 8002e2c <_ZN4MFCC16create_mel_fbankEv+0x270>
 8002bf8:	f7ff fe18 	bl	800282c <_ZN4MFCC8MelScaleEf>
 8002bfc:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float mel_freq_delta = (mel_high_freq - mel_low_freq) / (NUM_FBANK_BINS+1);
 8002c00:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002c04:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002c08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c0c:	eddf 6a88 	vldr	s13, [pc, #544]	@ 8002e30 <_ZN4MFCC16create_mel_fbankEv+0x274>
 8002c10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c14:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	float *this_bin = new float[num_fft_bins];
 8002c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c1a:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d201      	bcs.n	8002c26 <_ZN4MFCC16create_mel_fbankEv+0x6a>
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	e001      	b.n	8002c2a <_ZN4MFCC16create_mel_fbankEv+0x6e>
 8002c26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f00a ff1d 	bl	800da6a <_Znaj>
 8002c30:	4603      	mov	r3, r0
 8002c32:	623b      	str	r3, [r7, #32]

	float ** mel_fbank =  new float*[NUM_FBANK_BINS];
 8002c34:	20a0      	movs	r0, #160	@ 0xa0
 8002c36:	f00a ff18 	bl	800da6a <_Znaj>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	61fb      	str	r3, [r7, #28]

	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8002c3e:	2300      	movs	r3, #0
 8002c40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c42:	e0e2      	b.n	8002e0a <_ZN4MFCC16create_mel_fbankEv+0x24e>

		float left_mel = mel_low_freq + bin * mel_freq_delta;
 8002c44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c46:	ee07 3a90 	vmov	s15, r3
 8002c4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c4e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c56:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002c5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c5e:	edc7 7a06 	vstr	s15, [r7, #24]
		float center_mel = mel_low_freq + (bin + 1) * mel_freq_delta;
 8002c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c64:	3301      	adds	r3, #1
 8002c66:	ee07 3a90 	vmov	s15, r3
 8002c6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c6e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c76:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002c7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c7e:	edc7 7a05 	vstr	s15, [r7, #20]
		float right_mel = mel_low_freq + (bin + 2) * mel_freq_delta;
 8002c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c84:	3302      	adds	r3, #2
 8002c86:	ee07 3a90 	vmov	s15, r3
 8002c8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c8e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c96:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002c9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c9e:	edc7 7a04 	vstr	s15, [r7, #16]

		int32_t first_index = -1, last_index = -1;
 8002ca2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ca6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ca8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002cac:	643b      	str	r3, [r7, #64]	@ 0x40

		for (i = 0; i < num_fft_bins; i++) {
 8002cae:	2300      	movs	r3, #0
 8002cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002cb2:	e064      	b.n	8002d7e <_ZN4MFCC16create_mel_fbankEv+0x1c2>

			float freq = (fft_bin_width * i);  // center freq of this fft bin.
 8002cb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cb6:	ee07 3a90 	vmov	s15, r3
 8002cba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cbe:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc6:	edc7 7a03 	vstr	s15, [r7, #12]
			float mel = MelScale(freq);
 8002cca:	ed97 0a03 	vldr	s0, [r7, #12]
 8002cce:	f7ff fdad 	bl	800282c <_ZN4MFCC8MelScaleEf>
 8002cd2:	ed87 0a02 	vstr	s0, [r7, #8]
			this_bin[i] = 0.0;
 8002cd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	6a3a      	ldr	r2, [r7, #32]
 8002cdc:	4413      	add	r3, r2
 8002cde:	f04f 0200 	mov.w	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]

			if (mel > left_mel && mel < right_mel) {
 8002ce4:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ce8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf4:	dd40      	ble.n	8002d78 <_ZN4MFCC16create_mel_fbankEv+0x1bc>
 8002cf6:	ed97 7a02 	vldr	s14, [r7, #8]
 8002cfa:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cfe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d06:	d537      	bpl.n	8002d78 <_ZN4MFCC16create_mel_fbankEv+0x1bc>
				float weight;
				if (mel <= center_mel) {
 8002d08:	ed97 7a02 	vldr	s14, [r7, #8]
 8002d0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d18:	d810      	bhi.n	8002d3c <_ZN4MFCC16create_mel_fbankEv+0x180>
					weight = (mel - left_mel) / (center_mel - left_mel);
 8002d1a:	ed97 7a02 	vldr	s14, [r7, #8]
 8002d1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d22:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002d26:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d2a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d36:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8002d3a:	e00f      	b.n	8002d5c <_ZN4MFCC16create_mel_fbankEv+0x1a0>
				} else {
					weight = (right_mel-mel) / (right_mel-center_mel);
 8002d3c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002d40:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d44:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002d48:	ed97 7a04 	vldr	s14, [r7, #16]
 8002d4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d58:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
				}
				this_bin[i] = weight;
 8002d5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	6a3a      	ldr	r2, [r7, #32]
 8002d62:	4413      	add	r3, r2
 8002d64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d66:	601a      	str	r2, [r3, #0]
				if (first_index == -1)
 8002d68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d6e:	d101      	bne.n	8002d74 <_ZN4MFCC16create_mel_fbankEv+0x1b8>
					first_index = i;
 8002d70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d72:	647b      	str	r3, [r7, #68]	@ 0x44
				last_index = i;
 8002d74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d76:	643b      	str	r3, [r7, #64]	@ 0x40
		for (i = 0; i < num_fft_bins; i++) {
 8002d78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d82:	429a      	cmp	r2, r3
 8002d84:	db96      	blt.n	8002cb4 <_ZN4MFCC16create_mel_fbankEv+0xf8>
			}
		}

		fbank_filter_first[bin] = first_index;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a1a      	ldr	r2, [r3, #32]
 8002d8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	4413      	add	r3, r2
 8002d90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d92:	601a      	str	r2, [r3, #0]
		fbank_filter_last[bin] = last_index;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4413      	add	r3, r2
 8002d9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002da0:	601a      	str	r2, [r3, #0]
		mel_fbank[bin] = new float[last_index-first_index+1];
 8002da2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002da4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	3301      	adds	r3, #1
 8002daa:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d201      	bcs.n	8002db6 <_ZN4MFCC16create_mel_fbankEv+0x1fa>
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	e001      	b.n	8002dba <_ZN4MFCC16create_mel_fbankEv+0x1fe>
 8002db6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002dba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002dbc:	0092      	lsls	r2, r2, #2
 8002dbe:	69f9      	ldr	r1, [r7, #28]
 8002dc0:	188c      	adds	r4, r1, r2
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f00a fe51 	bl	800da6a <_Znaj>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	6023      	str	r3, [r4, #0]

		int32_t j = 0;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	63bb      	str	r3, [r7, #56]	@ 0x38
		//copy the part we care about
		for (i = first_index; i <= last_index; i++) {
 8002dd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dd4:	e012      	b.n	8002dfc <_ZN4MFCC16create_mel_fbankEv+0x240>
			mel_fbank[bin][j++] = this_bin[i];
 8002dd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	6a3a      	ldr	r2, [r7, #32]
 8002ddc:	441a      	add	r2, r3
 8002dde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	69f9      	ldr	r1, [r7, #28]
 8002de4:	440b      	add	r3, r1
 8002de6:	6819      	ldr	r1, [r3, #0]
 8002de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dea:	1c58      	adds	r0, r3, #1
 8002dec:	63b8      	str	r0, [r7, #56]	@ 0x38
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	440b      	add	r3, r1
 8002df2:	6812      	ldr	r2, [r2, #0]
 8002df4:	601a      	str	r2, [r3, #0]
		for (i = first_index; i <= last_index; i++) {
 8002df6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002df8:	3301      	adds	r3, #1
 8002dfa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e00:	429a      	cmp	r2, r3
 8002e02:	dde8      	ble.n	8002dd6 <_ZN4MFCC16create_mel_fbankEv+0x21a>
	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8002e04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e06:	3301      	adds	r3, #1
 8002e08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e0c:	2b27      	cmp	r3, #39	@ 0x27
 8002e0e:	f77f af19 	ble.w	8002c44 <_ZN4MFCC16create_mel_fbankEv+0x88>
		}
	}
	delete []this_bin;
 8002e12:	6a3b      	ldr	r3, [r7, #32]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d002      	beq.n	8002e1e <_ZN4MFCC16create_mel_fbankEv+0x262>
 8002e18:	6a38      	ldr	r0, [r7, #32]
 8002e1a:	f00a fe13 	bl	800da44 <_ZdaPv>
	return mel_fbank;
 8002e1e:	69fb      	ldr	r3, [r7, #28]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3754      	adds	r7, #84	@ 0x54
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd90      	pop	{r4, r7, pc}
 8002e28:	467a0000 	.word	0x467a0000
 8002e2c:	457a0000 	.word	0x457a0000
 8002e30:	42240000 	.word	0x42240000

08002e34 <_ZN4MFCC12mfcc_computeEPKfPa>:

void MFCC::mfcc_compute(const float* audio_data, q7_t* mfcc_out) {
 8002e34:	b590      	push	{r4, r7, lr}
 8002e36:	b095      	sub	sp, #84	@ 0x54
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]

	int32_t i, j, bin;

	//TensorFlow way of normalizing .wav data to (-1,1)
	for (i = 0; i < frame_len; i++) {
 8002e40:	2300      	movs	r3, #0
 8002e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e44:	e013      	b.n	8002e6e <_ZN4MFCC12mfcc_computeEPKfPa+0x3a>
		frame[i] = (float)audio_data[i]/(1<<15);
 8002e46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	ed93 7a00 	vldr	s14, [r3]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	691a      	ldr	r2, [r3, #16]
 8002e56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	4413      	add	r3, r2
 8002e5c:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 80030cc <_ZN4MFCC12mfcc_computeEPKfPa+0x298>
 8002e60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e64:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < frame_len; i++) {
 8002e68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e74:	429a      	cmp	r2, r3
 8002e76:	dbe6      	blt.n	8002e46 <_ZN4MFCC12mfcc_computeEPKfPa+0x12>
	}
	//Fill up remaining with zeros
	memset(&frame[frame_len], 0, sizeof(float) * (frame_len_padded-frame_len));
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	691a      	ldr	r2, [r3, #16]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	18d0      	adds	r0, r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	461a      	mov	r2, r3
 8002e92:	2100      	movs	r1, #0
 8002e94:	f00d fcc2 	bl	801081c <memset>

	for (i = 0; i < frame_len; i++) {
 8002e98:	2300      	movs	r3, #0
 8002e9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e9c:	e019      	b.n	8002ed2 <_ZN4MFCC12mfcc_computeEPKfPa+0x9e>
		frame[i] *= window_func[i];
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	691a      	ldr	r2, [r3, #16]
 8002ea2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	4413      	add	r3, r2
 8002ea8:	ed93 7a00 	vldr	s14, [r3]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	69da      	ldr	r2, [r3, #28]
 8002eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4413      	add	r3, r2
 8002eb6:	edd3 7a00 	vldr	s15, [r3]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	691a      	ldr	r2, [r3, #16]
 8002ebe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ec8:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < frame_len; i++) {
 8002ecc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ece:	3301      	adds	r3, #1
 8002ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	dbe0      	blt.n	8002e9e <_ZN4MFCC12mfcc_computeEPKfPa+0x6a>
	}

	//Compute FFT
	arm_rfft_fast_f32(rfft, frame, buffer, 0);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6919      	ldr	r1, [r3, #16]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	695a      	ldr	r2, [r3, #20]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	f009 fe4b 	bl	800cb84 <arm_rfft_fast_f32>

	//Convert to power spectrum
	//frame is stored as [real0, realN/2-1, real1, im1, real2, im2, ...]
	int32_t half_dim = frame_len_padded/2;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	0fda      	lsrs	r2, r3, #31
 8002ef4:	4413      	add	r3, r2
 8002ef6:	105b      	asrs	r3, r3, #1
 8002ef8:	63bb      	str	r3, [r7, #56]	@ 0x38
	float first_energy = buffer[0] * buffer[0],
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	ed93 7a00 	vldr	s14, [r3]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	edd3 7a00 	vldr	s15, [r3]
 8002f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f0e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
			last_energy =  buffer[1] * buffer[1];  // handle this special case
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	3304      	adds	r3, #4
 8002f18:	ed93 7a00 	vldr	s14, [r3]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	3304      	adds	r3, #4
 8002f22:	edd3 7a00 	vldr	s15, [r3]
 8002f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f2a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	for (i = 1; i < half_dim; i++) {
 8002f2e:	2301      	movs	r3, #1
 8002f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f32:	e022      	b.n	8002f7a <_ZN4MFCC12mfcc_computeEPKfPa+0x146>
		float real = buffer[i*2], im = buffer[i*2 + 1];
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	695a      	ldr	r2, [r3, #20]
 8002f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f3a:	00db      	lsls	r3, r3, #3
 8002f3c:	4413      	add	r3, r2
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	695a      	ldr	r2, [r3, #20]
 8002f46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	3304      	adds	r3, #4
 8002f4c:	4413      	add	r3, r2
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	623b      	str	r3, [r7, #32]
		buffer[i] = real*real + im*im;
 8002f52:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f56:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002f5a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f5e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	695a      	ldr	r2, [r3, #20]
 8002f66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	4413      	add	r3, r2
 8002f6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f70:	edc3 7a00 	vstr	s15, [r3]
	for (i = 1; i < half_dim; i++) {
 8002f74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f76:	3301      	adds	r3, #1
 8002f78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	dbd8      	blt.n	8002f34 <_ZN4MFCC12mfcc_computeEPKfPa+0x100>
	}
	buffer[0] = first_energy;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f88:	601a      	str	r2, [r3, #0]
	buffer[half_dim] = last_energy;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	695a      	ldr	r2, [r3, #20]
 8002f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4413      	add	r3, r2
 8002f94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f96:	601a      	str	r2, [r3, #0]

	float sqrt_data;
	//Apply mel filterbanks
	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8002f98:	2300      	movs	r3, #0
 8002f9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f9c:	e06c      	b.n	8003078 <_ZN4MFCC12mfcc_computeEPKfPa+0x244>
		j = 0;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	64bb      	str	r3, [r7, #72]	@ 0x48
		float mel_energy = 0;
 8002fa2:	f04f 0300 	mov.w	r3, #0
 8002fa6:	643b      	str	r3, [r7, #64]	@ 0x40
		int32_t first_index = fbank_filter_first[bin];
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6a1a      	ldr	r2, [r3, #32]
 8002fac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		int32_t last_index = fbank_filter_last[bin];
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	4413      	add	r3, r2
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = first_index; i <= last_index; i++) {
 8002fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fc8:	e039      	b.n	800303e <_ZN4MFCC12mfcc_computeEPKfPa+0x20a>
			arm_sqrt_f32(buffer[i],&sqrt_data);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	695a      	ldr	r2, [r3, #20]
 8002fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	4413      	add	r3, r2
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	61fb      	str	r3, [r7, #28]
 8002fd8:	f107 0314 	add.w	r3, r7, #20
 8002fdc:	61bb      	str	r3, [r7, #24]
    if (in >= 0.0f)
 8002fde:	edd7 7a07 	vldr	s15, [r7, #28]
 8002fe2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fea:	db09      	blt.n	8003000 <_ZN4MFCC12mfcc_computeEPKfPa+0x1cc>
      *pOut = __builtin_sqrtf(in);
 8002fec:	ed97 0a07 	vldr	s0, [r7, #28]
 8002ff0:	f00a ff10 	bl	800de14 <sqrtf>
 8002ff4:	eef0 7a40 	vmov.f32	s15, s0
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8002ffe:	e004      	b.n	800300a <_ZN4MFCC12mfcc_computeEPKfPa+0x1d6>
      *pOut = 0.0f;
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	f04f 0200 	mov.w	r2, #0
 8003006:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8003008:	bf00      	nop
			mel_energy += (sqrt_data) * mel_fbank[bin][j++];
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800300e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003018:	1c59      	adds	r1, r3, #1
 800301a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	ed93 7a00 	vldr	s14, [r3]
 8003024:	edd7 7a05 	vldr	s15, [r7, #20]
 8003028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800302c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003030:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003034:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		for (i = first_index; i <= last_index; i++) {
 8003038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800303a:	3301      	adds	r3, #1
 800303c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800303e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003042:	429a      	cmp	r2, r3
 8003044:	ddc1      	ble.n	8002fca <_ZN4MFCC12mfcc_computeEPKfPa+0x196>
		}
		mel_energies[bin] = mel_energy;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	699a      	ldr	r2, [r3, #24]
 800304a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	4413      	add	r3, r2
 8003050:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003052:	601a      	str	r2, [r3, #0]

		//avoid log of zero
		if (mel_energy == 0.0)
 8003054:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8003058:	eef5 7a40 	vcmp.f32	s15, #0.0
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	d107      	bne.n	8003072 <_ZN4MFCC12mfcc_computeEPKfPa+0x23e>
			mel_energies[bin] = FLT_MIN;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	699a      	ldr	r2, [r3, #24]
 8003066:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	4413      	add	r3, r2
 800306c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003070:	601a      	str	r2, [r3, #0]
	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8003072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003074:	3301      	adds	r3, #1
 8003076:	647b      	str	r3, [r7, #68]	@ 0x44
 8003078:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800307a:	2b27      	cmp	r3, #39	@ 0x27
 800307c:	dd8f      	ble.n	8002f9e <_ZN4MFCC12mfcc_computeEPKfPa+0x16a>
	}

	//Take log
	for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 800307e:	2300      	movs	r3, #0
 8003080:	647b      	str	r3, [r7, #68]	@ 0x44
 8003082:	e016      	b.n	80030b2 <_ZN4MFCC12mfcc_computeEPKfPa+0x27e>
		mel_energies[bin] = logf(mel_energies[bin]);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	699a      	ldr	r2, [r3, #24]
 8003088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4413      	add	r3, r2
 800308e:	edd3 7a00 	vldr	s15, [r3]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	699a      	ldr	r2, [r3, #24]
 8003096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	18d4      	adds	r4, r2, r3
 800309c:	eeb0 0a67 	vmov.f32	s0, s15
 80030a0:	f00a fe8a 	bl	800ddb8 <logf>
 80030a4:	eef0 7a40 	vmov.f32	s15, s0
 80030a8:	edc4 7a00 	vstr	s15, [r4]
	for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 80030ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030ae:	3301      	adds	r3, #1
 80030b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80030b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030b4:	2b27      	cmp	r3, #39	@ 0x27
 80030b6:	dde5      	ble.n	8003084 <_ZN4MFCC12mfcc_computeEPKfPa+0x250>

	//Take DCT. Uses matrix mul.
	for (i = 0; i < num_mfcc_features; i++) {
 80030b8:	2300      	movs	r3, #0
 80030ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030bc:	e071      	b.n	80031a2 <_ZN4MFCC12mfcc_computeEPKfPa+0x36e>
		float sum = 0.0;
 80030be:	f04f 0300 	mov.w	r3, #0
 80030c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for (j = 0; j < NUM_FBANK_BINS; j++) {
 80030c4:	2300      	movs	r3, #0
 80030c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030c8:	e026      	b.n	8003118 <_ZN4MFCC12mfcc_computeEPKfPa+0x2e4>
 80030ca:	bf00      	nop
 80030cc:	47000000 	.word	0x47000000
 80030d0:	42fe0000 	.word	0x42fe0000
 80030d4:	c3000000 	.word	0xc3000000
			sum += dct_matrix[i*NUM_FBANK_BINS+j] * mel_energies[j];
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030de:	4613      	mov	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	461a      	mov	r2, r3
 80030e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030ea:	4413      	add	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	440b      	add	r3, r1
 80030f0:	ed93 7a00 	vldr	s14, [r3]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	699a      	ldr	r2, [r3, #24]
 80030f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	4413      	add	r3, r2
 80030fe:	edd3 7a00 	vldr	s15, [r3]
 8003102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003106:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800310a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800310e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		for (j = 0; j < NUM_FBANK_BINS; j++) {
 8003112:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003114:	3301      	adds	r3, #1
 8003116:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003118:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800311a:	2b27      	cmp	r3, #39	@ 0x27
 800311c:	dddc      	ble.n	80030d8 <_ZN4MFCC12mfcc_computeEPKfPa+0x2a4>
		}

		//Input is Qx.mfcc_dec_bits (from quantization step)
		sum *= (0x1<<mfcc_dec_bits);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	2201      	movs	r2, #1
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	ee07 3a90 	vmov	s15, r3
 800312c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003130:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003138:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		sum = round(sum);
 800313c:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8003140:	f7ff fb64 	bl	800280c <_ZSt5roundf>
 8003144:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
		if(sum >= 127)
 8003148:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800314c:	ed1f 7a20 	vldr	s14, [pc, #-128]	@ 80030d0 <_ZN4MFCC12mfcc_computeEPKfPa+0x29c>
 8003150:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003158:	db05      	blt.n	8003166 <_ZN4MFCC12mfcc_computeEPKfPa+0x332>
			mfcc_out[i] = 127;
 800315a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	4413      	add	r3, r2
 8003160:	227f      	movs	r2, #127	@ 0x7f
 8003162:	701a      	strb	r2, [r3, #0]
 8003164:	e01a      	b.n	800319c <_ZN4MFCC12mfcc_computeEPKfPa+0x368>
		else if(sum <= -128)
 8003166:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800316a:	ed1f 7a26 	vldr	s14, [pc, #-152]	@ 80030d4 <_ZN4MFCC12mfcc_computeEPKfPa+0x2a0>
 800316e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003176:	d805      	bhi.n	8003184 <_ZN4MFCC12mfcc_computeEPKfPa+0x350>
			mfcc_out[i] = -128;
 8003178:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	2280      	movs	r2, #128	@ 0x80
 8003180:	701a      	strb	r2, [r3, #0]
 8003182:	e00b      	b.n	800319c <_ZN4MFCC12mfcc_computeEPKfPa+0x368>
		else
			mfcc_out[i] = sum;
 8003184:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	4413      	add	r3, r2
 800318a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800318e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003192:	edc7 7a00 	vstr	s15, [r7]
 8003196:	783a      	ldrb	r2, [r7, #0]
 8003198:	b252      	sxtb	r2, r2
 800319a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < num_mfcc_features; i++) {
 800319c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800319e:	3301      	adds	r3, #1
 80031a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80031a8:	429a      	cmp	r2, r3
 80031aa:	db88      	blt.n	80030be <_ZN4MFCC12mfcc_computeEPKfPa+0x28a>
	}

 80031ac:	bf00      	nop
 80031ae:	bf00      	nop
 80031b0:	3754      	adds	r7, #84	@ 0x54
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd90      	pop	{r4, r7, pc}
 80031b6:	bf00      	nop

080031b8 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    log(_Tp __x)
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
    { return __builtin_log(__x); }
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f7fd fa1f 	bl	8000604 <__aeabi_i2d>
 80031c6:	4602      	mov	r2, r0
 80031c8:	460b      	mov	r3, r1
 80031ca:	ec43 2b10 	vmov	d0, r2, r3
 80031ce:	f00a fcef 	bl	800dbb0 <log>
 80031d2:	eeb0 7a40 	vmov.f32	s14, s0
 80031d6:	eef0 7a60 	vmov.f32	s15, s1
 80031da:	eeb0 0a47 	vmov.f32	s0, s14
 80031de:	eef0 0a67 	vmov.f32	s1, s15
 80031e2:	3708      	adds	r7, #8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	ed87 0b00 	vstr	d0, [r7]
      return pow(__type(__x), __type(__y));
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f7fd fa05 	bl	8000604 <__aeabi_i2d>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	ed97 1b00 	vldr	d1, [r7]
 8003202:	ec43 2b10 	vmov	d0, r2, r3
 8003206:	f00a fd11 	bl	800dc2c <pow>
 800320a:	eeb0 7a40 	vmov.f32	s14, s0
 800320e:	eef0 7a60 	vmov.f32	s15, s1
    }
 8003212:	eeb0 0a47 	vmov.f32	s0, s14
 8003216:	eef0 0a67 	vmov.f32	s1, s15
 800321a:	3710      	adds	r7, #16
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003226:	2300      	movs	r3, #0
 8003228:	607b      	str	r3, [r7, #4]
 800322a:	4b10      	ldr	r3, [pc, #64]	@ (800326c <HAL_MspInit+0x4c>)
 800322c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800322e:	4a0f      	ldr	r2, [pc, #60]	@ (800326c <HAL_MspInit+0x4c>)
 8003230:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003234:	6453      	str	r3, [r2, #68]	@ 0x44
 8003236:	4b0d      	ldr	r3, [pc, #52]	@ (800326c <HAL_MspInit+0x4c>)
 8003238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800323a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800323e:	607b      	str	r3, [r7, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003242:	2300      	movs	r3, #0
 8003244:	603b      	str	r3, [r7, #0]
 8003246:	4b09      	ldr	r3, [pc, #36]	@ (800326c <HAL_MspInit+0x4c>)
 8003248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324a:	4a08      	ldr	r2, [pc, #32]	@ (800326c <HAL_MspInit+0x4c>)
 800324c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003250:	6413      	str	r3, [r2, #64]	@ 0x40
 8003252:	4b06      	ldr	r3, [pc, #24]	@ (800326c <HAL_MspInit+0x4c>)
 8003254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800325a:	603b      	str	r3, [r7, #0]
 800325c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	40023800 	.word	0x40023800

08003270 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b08a      	sub	sp, #40	@ 0x28
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003278:	f107 0314 	add.w	r3, r7, #20
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	605a      	str	r2, [r3, #4]
 8003282:	609a      	str	r2, [r3, #8]
 8003284:	60da      	str	r2, [r3, #12]
 8003286:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a17      	ldr	r2, [pc, #92]	@ (80032ec <HAL_ADC_MspInit+0x7c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d127      	bne.n	80032e2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003292:	2300      	movs	r3, #0
 8003294:	613b      	str	r3, [r7, #16]
 8003296:	4b16      	ldr	r3, [pc, #88]	@ (80032f0 <HAL_ADC_MspInit+0x80>)
 8003298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329a:	4a15      	ldr	r2, [pc, #84]	@ (80032f0 <HAL_ADC_MspInit+0x80>)
 800329c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80032a2:	4b13      	ldr	r3, [pc, #76]	@ (80032f0 <HAL_ADC_MspInit+0x80>)
 80032a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032aa:	613b      	str	r3, [r7, #16]
 80032ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	4b0f      	ldr	r3, [pc, #60]	@ (80032f0 <HAL_ADC_MspInit+0x80>)
 80032b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b6:	4a0e      	ldr	r2, [pc, #56]	@ (80032f0 <HAL_ADC_MspInit+0x80>)
 80032b8:	f043 0301 	orr.w	r3, r3, #1
 80032bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80032be:	4b0c      	ldr	r3, [pc, #48]	@ (80032f0 <HAL_ADC_MspInit+0x80>)
 80032c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80032ca:	2308      	movs	r3, #8
 80032cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032ce:	2303      	movs	r3, #3
 80032d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d6:	f107 0314 	add.w	r3, r7, #20
 80032da:	4619      	mov	r1, r3
 80032dc:	4805      	ldr	r0, [pc, #20]	@ (80032f4 <HAL_ADC_MspInit+0x84>)
 80032de:	f001 fe37 	bl	8004f50 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80032e2:	bf00      	nop
 80032e4:	3728      	adds	r7, #40	@ 0x28
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40012000 	.word	0x40012000
 80032f0:	40023800 	.word	0x40023800
 80032f4:	40020000 	.word	0x40020000

080032f8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b08e      	sub	sp, #56	@ 0x38
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003300:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a55      	ldr	r2, [pc, #340]	@ (800346c <HAL_ETH_MspInit+0x174>)
 8003316:	4293      	cmp	r3, r2
 8003318:	f040 80a4 	bne.w	8003464 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800331c:	2300      	movs	r3, #0
 800331e:	623b      	str	r3, [r7, #32]
 8003320:	4b53      	ldr	r3, [pc, #332]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 8003322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003324:	4a52      	ldr	r2, [pc, #328]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 8003326:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800332a:	6313      	str	r3, [r2, #48]	@ 0x30
 800332c:	4b50      	ldr	r3, [pc, #320]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 800332e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003330:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003334:	623b      	str	r3, [r7, #32]
 8003336:	6a3b      	ldr	r3, [r7, #32]
 8003338:	2300      	movs	r3, #0
 800333a:	61fb      	str	r3, [r7, #28]
 800333c:	4b4c      	ldr	r3, [pc, #304]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 800333e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003340:	4a4b      	ldr	r2, [pc, #300]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 8003342:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003346:	6313      	str	r3, [r2, #48]	@ 0x30
 8003348:	4b49      	ldr	r3, [pc, #292]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 800334a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003350:	61fb      	str	r3, [r7, #28]
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	2300      	movs	r3, #0
 8003356:	61bb      	str	r3, [r7, #24]
 8003358:	4b45      	ldr	r3, [pc, #276]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 800335a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335c:	4a44      	ldr	r2, [pc, #272]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 800335e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003362:	6313      	str	r3, [r2, #48]	@ 0x30
 8003364:	4b42      	ldr	r3, [pc, #264]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 8003366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003368:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800336c:	61bb      	str	r3, [r7, #24]
 800336e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003370:	2300      	movs	r3, #0
 8003372:	617b      	str	r3, [r7, #20]
 8003374:	4b3e      	ldr	r3, [pc, #248]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 8003376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003378:	4a3d      	ldr	r2, [pc, #244]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 800337a:	f043 0304 	orr.w	r3, r3, #4
 800337e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003380:	4b3b      	ldr	r3, [pc, #236]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 8003382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003384:	f003 0304 	and.w	r3, r3, #4
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800338c:	2300      	movs	r3, #0
 800338e:	613b      	str	r3, [r7, #16]
 8003390:	4b37      	ldr	r3, [pc, #220]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 8003392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003394:	4a36      	ldr	r2, [pc, #216]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 8003396:	f043 0301 	orr.w	r3, r3, #1
 800339a:	6313      	str	r3, [r2, #48]	@ 0x30
 800339c:	4b34      	ldr	r3, [pc, #208]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 800339e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033a8:	2300      	movs	r3, #0
 80033aa:	60fb      	str	r3, [r7, #12]
 80033ac:	4b30      	ldr	r3, [pc, #192]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 80033ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b0:	4a2f      	ldr	r2, [pc, #188]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 80033b2:	f043 0302 	orr.w	r3, r3, #2
 80033b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80033b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 80033ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80033c4:	2300      	movs	r3, #0
 80033c6:	60bb      	str	r3, [r7, #8]
 80033c8:	4b29      	ldr	r3, [pc, #164]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 80033ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033cc:	4a28      	ldr	r2, [pc, #160]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 80033ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80033d4:	4b26      	ldr	r3, [pc, #152]	@ (8003470 <HAL_ETH_MspInit+0x178>)
 80033d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033dc:	60bb      	str	r3, [r7, #8]
 80033de:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80033e0:	2332      	movs	r3, #50	@ 0x32
 80033e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e4:	2302      	movs	r3, #2
 80033e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ec:	2303      	movs	r3, #3
 80033ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80033f0:	230b      	movs	r3, #11
 80033f2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033f8:	4619      	mov	r1, r3
 80033fa:	481e      	ldr	r0, [pc, #120]	@ (8003474 <HAL_ETH_MspInit+0x17c>)
 80033fc:	f001 fda8 	bl	8004f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003400:	2386      	movs	r3, #134	@ 0x86
 8003402:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003404:	2302      	movs	r3, #2
 8003406:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003408:	2300      	movs	r3, #0
 800340a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800340c:	2303      	movs	r3, #3
 800340e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003410:	230b      	movs	r3, #11
 8003412:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003414:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003418:	4619      	mov	r1, r3
 800341a:	4817      	ldr	r0, [pc, #92]	@ (8003478 <HAL_ETH_MspInit+0x180>)
 800341c:	f001 fd98 	bl	8004f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8003420:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003424:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003426:	2302      	movs	r3, #2
 8003428:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342a:	2300      	movs	r3, #0
 800342c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800342e:	2303      	movs	r3, #3
 8003430:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003432:	230b      	movs	r3, #11
 8003434:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8003436:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800343a:	4619      	mov	r1, r3
 800343c:	480f      	ldr	r0, [pc, #60]	@ (800347c <HAL_ETH_MspInit+0x184>)
 800343e:	f001 fd87 	bl	8004f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8003442:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8003446:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003448:	2302      	movs	r3, #2
 800344a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344c:	2300      	movs	r3, #0
 800344e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003450:	2303      	movs	r3, #3
 8003452:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003454:	230b      	movs	r3, #11
 8003456:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003458:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800345c:	4619      	mov	r1, r3
 800345e:	4808      	ldr	r0, [pc, #32]	@ (8003480 <HAL_ETH_MspInit+0x188>)
 8003460:	f001 fd76 	bl	8004f50 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8003464:	bf00      	nop
 8003466:	3738      	adds	r7, #56	@ 0x38
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	40028000 	.word	0x40028000
 8003470:	40023800 	.word	0x40023800
 8003474:	40020800 	.word	0x40020800
 8003478:	40020000 	.word	0x40020000
 800347c:	40020400 	.word	0x40020400
 8003480:	40021800 	.word	0x40021800

08003484 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b08a      	sub	sp, #40	@ 0x28
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800348c:	f107 0314 	add.w	r3, r7, #20
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	605a      	str	r2, [r3, #4]
 8003496:	609a      	str	r2, [r3, #8]
 8003498:	60da      	str	r2, [r3, #12]
 800349a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a19      	ldr	r2, [pc, #100]	@ (8003508 <HAL_I2C_MspInit+0x84>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d12b      	bne.n	80034fe <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80034a6:	2300      	movs	r3, #0
 80034a8:	613b      	str	r3, [r7, #16]
 80034aa:	4b18      	ldr	r3, [pc, #96]	@ (800350c <HAL_I2C_MspInit+0x88>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ae:	4a17      	ldr	r2, [pc, #92]	@ (800350c <HAL_I2C_MspInit+0x88>)
 80034b0:	f043 0320 	orr.w	r3, r3, #32
 80034b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80034b6:	4b15      	ldr	r3, [pc, #84]	@ (800350c <HAL_I2C_MspInit+0x88>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ba:	f003 0320 	and.w	r3, r3, #32
 80034be:	613b      	str	r3, [r7, #16]
 80034c0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80034c2:	2303      	movs	r3, #3
 80034c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034c6:	2312      	movs	r3, #18
 80034c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034ce:	2303      	movs	r3, #3
 80034d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80034d2:	2304      	movs	r3, #4
 80034d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80034d6:	f107 0314 	add.w	r3, r7, #20
 80034da:	4619      	mov	r1, r3
 80034dc:	480c      	ldr	r0, [pc, #48]	@ (8003510 <HAL_I2C_MspInit+0x8c>)
 80034de:	f001 fd37 	bl	8004f50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	4b09      	ldr	r3, [pc, #36]	@ (800350c <HAL_I2C_MspInit+0x88>)
 80034e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ea:	4a08      	ldr	r2, [pc, #32]	@ (800350c <HAL_I2C_MspInit+0x88>)
 80034ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f2:	4b06      	ldr	r3, [pc, #24]	@ (800350c <HAL_I2C_MspInit+0x88>)
 80034f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034fa:	60fb      	str	r3, [r7, #12]
 80034fc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80034fe:	bf00      	nop
 8003500:	3728      	adds	r7, #40	@ 0x28
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40005800 	.word	0x40005800
 800350c:	40023800 	.word	0x40023800
 8003510:	40021400 	.word	0x40021400

08003514 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b098      	sub	sp, #96	@ 0x60
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800351c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	60da      	str	r2, [r3, #12]
 800352a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800352c:	f107 031c 	add.w	r3, r7, #28
 8003530:	2230      	movs	r2, #48	@ 0x30
 8003532:	2100      	movs	r1, #0
 8003534:	4618      	mov	r0, r3
 8003536:	f00d f971 	bl	801081c <memset>
  if(hi2s->Instance==SPI2)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a59      	ldr	r2, [pc, #356]	@ (80036a4 <HAL_I2S_MspInit+0x190>)
 8003540:	4293      	cmp	r3, r2
 8003542:	f040 80aa 	bne.w	800369a <HAL_I2S_MspInit+0x186>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003546:	2301      	movs	r3, #1
 8003548:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800354a:	23c0      	movs	r3, #192	@ 0xc0
 800354c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800354e:	2302      	movs	r3, #2
 8003550:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003552:	f107 031c 	add.w	r3, r7, #28
 8003556:	4618      	mov	r0, r3
 8003558:	f004 f850 	bl	80075fc <HAL_RCCEx_PeriphCLKConfig>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8003562:	f7ff f8f9 	bl	8002758 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003566:	2300      	movs	r3, #0
 8003568:	61bb      	str	r3, [r7, #24]
 800356a:	4b4f      	ldr	r3, [pc, #316]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	4a4e      	ldr	r2, [pc, #312]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 8003570:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003574:	6413      	str	r3, [r2, #64]	@ 0x40
 8003576:	4b4c      	ldr	r3, [pc, #304]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 8003578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800357e:	61bb      	str	r3, [r7, #24]
 8003580:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003582:	2300      	movs	r3, #0
 8003584:	617b      	str	r3, [r7, #20]
 8003586:	4b48      	ldr	r3, [pc, #288]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 8003588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358a:	4a47      	ldr	r2, [pc, #284]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 800358c:	f043 0304 	orr.w	r3, r3, #4
 8003590:	6313      	str	r3, [r2, #48]	@ 0x30
 8003592:	4b45      	ldr	r3, [pc, #276]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 8003594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800359e:	2300      	movs	r3, #0
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	4b41      	ldr	r3, [pc, #260]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a6:	4a40      	ldr	r2, [pc, #256]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 80035a8:	f043 0302 	orr.w	r3, r3, #2
 80035ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ae:	4b3e      	ldr	r3, [pc, #248]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	4b3a      	ldr	r3, [pc, #232]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c2:	4a39      	ldr	r2, [pc, #228]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 80035c4:	f043 0308 	orr.w	r3, r3, #8
 80035c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ca:	4b37      	ldr	r3, [pc, #220]	@ (80036a8 <HAL_I2S_MspInit+0x194>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	60fb      	str	r3, [r7, #12]
 80035d4:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PD3     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80035d6:	2308      	movs	r3, #8
 80035d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035da:	2302      	movs	r3, #2
 80035dc:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035de:	2300      	movs	r3, #0
 80035e0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e2:	2300      	movs	r3, #0
 80035e4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80035e6:	2305      	movs	r3, #5
 80035e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035ea:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80035ee:	4619      	mov	r1, r3
 80035f0:	482e      	ldr	r0, [pc, #184]	@ (80036ac <HAL_I2S_MspInit+0x198>)
 80035f2:	f001 fcad 	bl	8004f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80035f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fc:	2302      	movs	r3, #2
 80035fe:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003600:	2300      	movs	r3, #0
 8003602:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003604:	2300      	movs	r3, #0
 8003606:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003608:	2305      	movs	r3, #5
 800360a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800360c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003610:	4619      	mov	r1, r3
 8003612:	4827      	ldr	r0, [pc, #156]	@ (80036b0 <HAL_I2S_MspInit+0x19c>)
 8003614:	f001 fc9c 	bl	8004f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003618:	2308      	movs	r3, #8
 800361a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800361c:	2302      	movs	r3, #2
 800361e:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003620:	2300      	movs	r3, #0
 8003622:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003624:	2300      	movs	r3, #0
 8003626:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003628:	2305      	movs	r3, #5
 800362a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800362c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003630:	4619      	mov	r1, r3
 8003632:	4820      	ldr	r0, [pc, #128]	@ (80036b4 <HAL_I2S_MspInit+0x1a0>)
 8003634:	f001 fc8c 	bl	8004f50 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8003638:	4b1f      	ldr	r3, [pc, #124]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 800363a:	4a20      	ldr	r2, [pc, #128]	@ (80036bc <HAL_I2S_MspInit+0x1a8>)
 800363c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800363e:	4b1e      	ldr	r3, [pc, #120]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 8003640:	2200      	movs	r2, #0
 8003642:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003644:	4b1c      	ldr	r3, [pc, #112]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 8003646:	2200      	movs	r2, #0
 8003648:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800364a:	4b1b      	ldr	r3, [pc, #108]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 800364c:	2200      	movs	r2, #0
 800364e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003650:	4b19      	ldr	r3, [pc, #100]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 8003652:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003656:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003658:	4b17      	ldr	r3, [pc, #92]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 800365a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800365e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003660:	4b15      	ldr	r3, [pc, #84]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 8003662:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003666:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8003668:	4b13      	ldr	r3, [pc, #76]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 800366a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800366e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003670:	4b11      	ldr	r3, [pc, #68]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 8003672:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003676:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003678:	4b0f      	ldr	r3, [pc, #60]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 800367a:	2200      	movs	r2, #0
 800367c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800367e:	480e      	ldr	r0, [pc, #56]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 8003680:	f000 fda6 	bl	80041d0 <HAL_DMA_Init>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <HAL_I2S_MspInit+0x17a>
    {
      Error_Handler();
 800368a:	f7ff f865 	bl	8002758 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a09      	ldr	r2, [pc, #36]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 8003692:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003694:	4a08      	ldr	r2, [pc, #32]	@ (80036b8 <HAL_I2S_MspInit+0x1a4>)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800369a:	bf00      	nop
 800369c:	3760      	adds	r7, #96	@ 0x60
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	40003800 	.word	0x40003800
 80036a8:	40023800 	.word	0x40023800
 80036ac:	40020800 	.word	0x40020800
 80036b0:	40020400 	.word	0x40020400
 80036b4:	40020c00 	.word	0x40020c00
 80036b8:	20015910 	.word	0x20015910
 80036bc:	40026058 	.word	0x40026058

080036c0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036d0:	d10d      	bne.n	80036ee <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036d2:	2300      	movs	r3, #0
 80036d4:	60fb      	str	r3, [r7, #12]
 80036d6:	4b09      	ldr	r3, [pc, #36]	@ (80036fc <HAL_TIM_Base_MspInit+0x3c>)
 80036d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036da:	4a08      	ldr	r2, [pc, #32]	@ (80036fc <HAL_TIM_Base_MspInit+0x3c>)
 80036dc:	f043 0301 	orr.w	r3, r3, #1
 80036e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80036e2:	4b06      	ldr	r3, [pc, #24]	@ (80036fc <HAL_TIM_Base_MspInit+0x3c>)
 80036e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	60fb      	str	r3, [r7, #12]
 80036ec:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80036ee:	bf00      	nop
 80036f0:	3714      	adds	r7, #20
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	40023800 	.word	0x40023800

08003700 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b08a      	sub	sp, #40	@ 0x28
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003708:	f107 0314 	add.w	r3, r7, #20
 800370c:	2200      	movs	r2, #0
 800370e:	601a      	str	r2, [r3, #0]
 8003710:	605a      	str	r2, [r3, #4]
 8003712:	609a      	str	r2, [r3, #8]
 8003714:	60da      	str	r2, [r3, #12]
 8003716:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a19      	ldr	r2, [pc, #100]	@ (8003784 <HAL_UART_MspInit+0x84>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d12c      	bne.n	800377c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003722:	2300      	movs	r3, #0
 8003724:	613b      	str	r3, [r7, #16]
 8003726:	4b18      	ldr	r3, [pc, #96]	@ (8003788 <HAL_UART_MspInit+0x88>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	4a17      	ldr	r2, [pc, #92]	@ (8003788 <HAL_UART_MspInit+0x88>)
 800372c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003730:	6413      	str	r3, [r2, #64]	@ 0x40
 8003732:	4b15      	ldr	r3, [pc, #84]	@ (8003788 <HAL_UART_MspInit+0x88>)
 8003734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003736:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800373a:	613b      	str	r3, [r7, #16]
 800373c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800373e:	2300      	movs	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]
 8003742:	4b11      	ldr	r3, [pc, #68]	@ (8003788 <HAL_UART_MspInit+0x88>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003746:	4a10      	ldr	r2, [pc, #64]	@ (8003788 <HAL_UART_MspInit+0x88>)
 8003748:	f043 0308 	orr.w	r3, r3, #8
 800374c:	6313      	str	r3, [r2, #48]	@ 0x30
 800374e:	4b0e      	ldr	r3, [pc, #56]	@ (8003788 <HAL_UART_MspInit+0x88>)
 8003750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003752:	f003 0308 	and.w	r3, r3, #8
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800375a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800375e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003760:	2302      	movs	r3, #2
 8003762:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003764:	2300      	movs	r3, #0
 8003766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003768:	2303      	movs	r3, #3
 800376a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800376c:	2307      	movs	r3, #7
 800376e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003770:	f107 0314 	add.w	r3, r7, #20
 8003774:	4619      	mov	r1, r3
 8003776:	4805      	ldr	r0, [pc, #20]	@ (800378c <HAL_UART_MspInit+0x8c>)
 8003778:	f001 fbea 	bl	8004f50 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800377c:	bf00      	nop
 800377e:	3728      	adds	r7, #40	@ 0x28
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40004800 	.word	0x40004800
 8003788:	40023800 	.word	0x40023800
 800378c:	40020c00 	.word	0x40020c00

08003790 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08a      	sub	sp, #40	@ 0x28
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003798:	f107 0314 	add.w	r3, r7, #20
 800379c:	2200      	movs	r2, #0
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	605a      	str	r2, [r3, #4]
 80037a2:	609a      	str	r2, [r3, #8]
 80037a4:	60da      	str	r2, [r3, #12]
 80037a6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037b0:	d13f      	bne.n	8003832 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037b2:	2300      	movs	r3, #0
 80037b4:	613b      	str	r3, [r7, #16]
 80037b6:	4b21      	ldr	r3, [pc, #132]	@ (800383c <HAL_PCD_MspInit+0xac>)
 80037b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ba:	4a20      	ldr	r2, [pc, #128]	@ (800383c <HAL_PCD_MspInit+0xac>)
 80037bc:	f043 0301 	orr.w	r3, r3, #1
 80037c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80037c2:	4b1e      	ldr	r3, [pc, #120]	@ (800383c <HAL_PCD_MspInit+0xac>)
 80037c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	613b      	str	r3, [r7, #16]
 80037cc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80037ce:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80037d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037d4:	2302      	movs	r3, #2
 80037d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d8:	2300      	movs	r3, #0
 80037da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037dc:	2303      	movs	r3, #3
 80037de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80037e0:	230a      	movs	r3, #10
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037e4:	f107 0314 	add.w	r3, r7, #20
 80037e8:	4619      	mov	r1, r3
 80037ea:	4815      	ldr	r0, [pc, #84]	@ (8003840 <HAL_PCD_MspInit+0xb0>)
 80037ec:	f001 fbb0 	bl	8004f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80037f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037f6:	2300      	movs	r3, #0
 80037f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037fa:	2300      	movs	r3, #0
 80037fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80037fe:	f107 0314 	add.w	r3, r7, #20
 8003802:	4619      	mov	r1, r3
 8003804:	480e      	ldr	r0, [pc, #56]	@ (8003840 <HAL_PCD_MspInit+0xb0>)
 8003806:	f001 fba3 	bl	8004f50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800380a:	4b0c      	ldr	r3, [pc, #48]	@ (800383c <HAL_PCD_MspInit+0xac>)
 800380c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800380e:	4a0b      	ldr	r2, [pc, #44]	@ (800383c <HAL_PCD_MspInit+0xac>)
 8003810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003814:	6353      	str	r3, [r2, #52]	@ 0x34
 8003816:	2300      	movs	r3, #0
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	4b08      	ldr	r3, [pc, #32]	@ (800383c <HAL_PCD_MspInit+0xac>)
 800381c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381e:	4a07      	ldr	r2, [pc, #28]	@ (800383c <HAL_PCD_MspInit+0xac>)
 8003820:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003824:	6453      	str	r3, [r2, #68]	@ 0x44
 8003826:	4b05      	ldr	r3, [pc, #20]	@ (800383c <HAL_PCD_MspInit+0xac>)
 8003828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003832:	bf00      	nop
 8003834:	3728      	adds	r7, #40	@ 0x28
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	40023800 	.word	0x40023800
 8003840:	40020000 	.word	0x40020000

08003844 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003848:	bf00      	nop
 800384a:	e7fd      	b.n	8003848 <NMI_Handler+0x4>

0800384c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003850:	bf00      	nop
 8003852:	e7fd      	b.n	8003850 <HardFault_Handler+0x4>

08003854 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003858:	bf00      	nop
 800385a:	e7fd      	b.n	8003858 <MemManage_Handler+0x4>

0800385c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003860:	bf00      	nop
 8003862:	e7fd      	b.n	8003860 <BusFault_Handler+0x4>

08003864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003868:	bf00      	nop
 800386a:	e7fd      	b.n	8003868 <UsageFault_Handler+0x4>

0800386c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003870:	bf00      	nop
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr

0800387a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800387a:	b480      	push	{r7}
 800387c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800387e:	bf00      	nop
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800388c:	bf00      	nop
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003896:	b580      	push	{r7, lr}
 8003898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800389a:	f000 f8d1 	bl	8003a40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800389e:	bf00      	nop
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80038a8:	4802      	ldr	r0, [pc, #8]	@ (80038b4 <DMA1_Stream3_IRQHandler+0x10>)
 80038aa:	f000 fd97 	bl	80043dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80038ae:	bf00      	nop
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20015910 	.word	0x20015910

080038b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038c0:	4a14      	ldr	r2, [pc, #80]	@ (8003914 <_sbrk+0x5c>)
 80038c2:	4b15      	ldr	r3, [pc, #84]	@ (8003918 <_sbrk+0x60>)
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038cc:	4b13      	ldr	r3, [pc, #76]	@ (800391c <_sbrk+0x64>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d102      	bne.n	80038da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038d4:	4b11      	ldr	r3, [pc, #68]	@ (800391c <_sbrk+0x64>)
 80038d6:	4a12      	ldr	r2, [pc, #72]	@ (8003920 <_sbrk+0x68>)
 80038d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038da:	4b10      	ldr	r3, [pc, #64]	@ (800391c <_sbrk+0x64>)
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4413      	add	r3, r2
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d207      	bcs.n	80038f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038e8:	f00d f83a 	bl	8010960 <__errno>
 80038ec:	4603      	mov	r3, r0
 80038ee:	220c      	movs	r2, #12
 80038f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80038f6:	e009      	b.n	800390c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038f8:	4b08      	ldr	r3, [pc, #32]	@ (800391c <_sbrk+0x64>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038fe:	4b07      	ldr	r3, [pc, #28]	@ (800391c <_sbrk+0x64>)
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4413      	add	r3, r2
 8003906:	4a05      	ldr	r2, [pc, #20]	@ (800391c <_sbrk+0x64>)
 8003908:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800390a:	68fb      	ldr	r3, [r7, #12]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20030000 	.word	0x20030000
 8003918:	00000800 	.word	0x00000800
 800391c:	20015eec 	.word	0x20015eec
 8003920:	20016108 	.word	0x20016108

08003924 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003928:	4b06      	ldr	r3, [pc, #24]	@ (8003944 <SystemInit+0x20>)
 800392a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392e:	4a05      	ldr	r2, [pc, #20]	@ (8003944 <SystemInit+0x20>)
 8003930:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003934:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003938:	bf00      	nop
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003948:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003980 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800394c:	f7ff ffea 	bl	8003924 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003950:	480c      	ldr	r0, [pc, #48]	@ (8003984 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003952:	490d      	ldr	r1, [pc, #52]	@ (8003988 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003954:	4a0d      	ldr	r2, [pc, #52]	@ (800398c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003958:	e002      	b.n	8003960 <LoopCopyDataInit>

0800395a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800395a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800395c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800395e:	3304      	adds	r3, #4

08003960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003964:	d3f9      	bcc.n	800395a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003966:	4a0a      	ldr	r2, [pc, #40]	@ (8003990 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003968:	4c0a      	ldr	r4, [pc, #40]	@ (8003994 <LoopFillZerobss+0x22>)
  movs r3, #0
 800396a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800396c:	e001      	b.n	8003972 <LoopFillZerobss>

0800396e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800396e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003970:	3204      	adds	r2, #4

08003972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003974:	d3fb      	bcc.n	800396e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003976:	f00c fff9 	bl	801096c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800397a:	f7fe f999 	bl	8001cb0 <main>
  bx  lr    
 800397e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003980:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003984:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003988:	2000097c 	.word	0x2000097c
  ldr r2, =_sidata
 800398c:	0802ae60 	.word	0x0802ae60
  ldr r2, =_sbss
 8003990:	2000097c 	.word	0x2000097c
  ldr r4, =_ebss
 8003994:	20016104 	.word	0x20016104

08003998 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003998:	e7fe      	b.n	8003998 <ADC_IRQHandler>
	...

0800399c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80039a0:	4b0e      	ldr	r3, [pc, #56]	@ (80039dc <HAL_Init+0x40>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a0d      	ldr	r2, [pc, #52]	@ (80039dc <HAL_Init+0x40>)
 80039a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80039ac:	4b0b      	ldr	r3, [pc, #44]	@ (80039dc <HAL_Init+0x40>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a0a      	ldr	r2, [pc, #40]	@ (80039dc <HAL_Init+0x40>)
 80039b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039b8:	4b08      	ldr	r3, [pc, #32]	@ (80039dc <HAL_Init+0x40>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a07      	ldr	r2, [pc, #28]	@ (80039dc <HAL_Init+0x40>)
 80039be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039c4:	2003      	movs	r0, #3
 80039c6:	f000 fbc1 	bl	800414c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039ca:	2000      	movs	r0, #0
 80039cc:	f000 f808 	bl	80039e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80039d0:	f7ff fc26 	bl	8003220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40023c00 	.word	0x40023c00

080039e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039e8:	4b12      	ldr	r3, [pc, #72]	@ (8003a34 <HAL_InitTick+0x54>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	4b12      	ldr	r3, [pc, #72]	@ (8003a38 <HAL_InitTick+0x58>)
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	4619      	mov	r1, r3
 80039f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80039f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80039fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 fbd9 	bl	80041b6 <HAL_SYSTICK_Config>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e00e      	b.n	8003a2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b0f      	cmp	r3, #15
 8003a12:	d80a      	bhi.n	8003a2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a14:	2200      	movs	r2, #0
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a1c:	f000 fba1 	bl	8004162 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a20:	4a06      	ldr	r2, [pc, #24]	@ (8003a3c <HAL_InitTick+0x5c>)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
 8003a28:	e000      	b.n	8003a2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	20000014 	.word	0x20000014
 8003a38:	2000001c 	.word	0x2000001c
 8003a3c:	20000018 	.word	0x20000018

08003a40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a44:	4b06      	ldr	r3, [pc, #24]	@ (8003a60 <HAL_IncTick+0x20>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	4b06      	ldr	r3, [pc, #24]	@ (8003a64 <HAL_IncTick+0x24>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4413      	add	r3, r2
 8003a50:	4a04      	ldr	r2, [pc, #16]	@ (8003a64 <HAL_IncTick+0x24>)
 8003a52:	6013      	str	r3, [r2, #0]
}
 8003a54:	bf00      	nop
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	2000001c 	.word	0x2000001c
 8003a64:	20015ef0 	.word	0x20015ef0

08003a68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a6c:	4b03      	ldr	r3, [pc, #12]	@ (8003a7c <HAL_GetTick+0x14>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	20015ef0 	.word	0x20015ef0

08003a80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a88:	f7ff ffee 	bl	8003a68 <HAL_GetTick>
 8003a8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a98:	d005      	beq.n	8003aa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac4 <HAL_Delay+0x44>)
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003aa6:	bf00      	nop
 8003aa8:	f7ff ffde 	bl	8003a68 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d8f7      	bhi.n	8003aa8 <HAL_Delay+0x28>
  {
  }
}
 8003ab8:	bf00      	nop
 8003aba:	bf00      	nop
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	2000001c 	.word	0x2000001c

08003ac8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e033      	b.n	8003b46 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d109      	bne.n	8003afa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f7ff fbc2 	bl	8003270 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afe:	f003 0310 	and.w	r3, r3, #16
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d118      	bne.n	8003b38 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003b0e:	f023 0302 	bic.w	r3, r3, #2
 8003b12:	f043 0202 	orr.w	r2, r3, #2
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f94a 	bl	8003db4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	f023 0303 	bic.w	r3, r3, #3
 8003b2e:	f043 0201 	orr.w	r2, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	641a      	str	r2, [r3, #64]	@ 0x40
 8003b36:	e001      	b.n	8003b3c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
	...

08003b50 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_ADC_ConfigChannel+0x1c>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e113      	b.n	8003d94 <HAL_ADC_ConfigChannel+0x244>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2b09      	cmp	r3, #9
 8003b7a:	d925      	bls.n	8003bc8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68d9      	ldr	r1, [r3, #12]
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	461a      	mov	r2, r3
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	4413      	add	r3, r2
 8003b90:	3b1e      	subs	r3, #30
 8003b92:	2207      	movs	r2, #7
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	43da      	mvns	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	400a      	ands	r2, r1
 8003ba0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68d9      	ldr	r1, [r3, #12]
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	689a      	ldr	r2, [r3, #8]
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	4403      	add	r3, r0
 8003bba:	3b1e      	subs	r3, #30
 8003bbc:	409a      	lsls	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	60da      	str	r2, [r3, #12]
 8003bc6:	e022      	b.n	8003c0e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6919      	ldr	r1, [r3, #16]
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	4413      	add	r3, r2
 8003bdc:	2207      	movs	r2, #7
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
 8003be2:	43da      	mvns	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	400a      	ands	r2, r1
 8003bea:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6919      	ldr	r1, [r3, #16]
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	689a      	ldr	r2, [r3, #8]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	4603      	mov	r3, r0
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	4403      	add	r3, r0
 8003c04:	409a      	lsls	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	2b06      	cmp	r3, #6
 8003c14:	d824      	bhi.n	8003c60 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	4613      	mov	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4413      	add	r3, r2
 8003c26:	3b05      	subs	r3, #5
 8003c28:	221f      	movs	r2, #31
 8003c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2e:	43da      	mvns	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	400a      	ands	r2, r1
 8003c36:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	4618      	mov	r0, r3
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685a      	ldr	r2, [r3, #4]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	4413      	add	r3, r2
 8003c50:	3b05      	subs	r3, #5
 8003c52:	fa00 f203 	lsl.w	r2, r0, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c5e:	e04c      	b.n	8003cfa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2b0c      	cmp	r3, #12
 8003c66:	d824      	bhi.n	8003cb2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	3b23      	subs	r3, #35	@ 0x23
 8003c7a:	221f      	movs	r2, #31
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	43da      	mvns	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	400a      	ands	r2, r1
 8003c88:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	4618      	mov	r0, r3
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4413      	add	r3, r2
 8003ca2:	3b23      	subs	r3, #35	@ 0x23
 8003ca4:	fa00 f203 	lsl.w	r2, r0, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	430a      	orrs	r2, r1
 8003cae:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cb0:	e023      	b.n	8003cfa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	3b41      	subs	r3, #65	@ 0x41
 8003cc4:	221f      	movs	r2, #31
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	43da      	mvns	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	400a      	ands	r2, r1
 8003cd2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4413      	add	r3, r2
 8003cec:	3b41      	subs	r3, #65	@ 0x41
 8003cee:	fa00 f203 	lsl.w	r2, r0, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cfa:	4b29      	ldr	r3, [pc, #164]	@ (8003da0 <HAL_ADC_ConfigChannel+0x250>)
 8003cfc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a28      	ldr	r2, [pc, #160]	@ (8003da4 <HAL_ADC_ConfigChannel+0x254>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d10f      	bne.n	8003d28 <HAL_ADC_ConfigChannel+0x1d8>
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2b12      	cmp	r3, #18
 8003d0e:	d10b      	bne.n	8003d28 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8003da4 <HAL_ADC_ConfigChannel+0x254>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d12b      	bne.n	8003d8a <HAL_ADC_ConfigChannel+0x23a>
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a1c      	ldr	r2, [pc, #112]	@ (8003da8 <HAL_ADC_ConfigChannel+0x258>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d003      	beq.n	8003d44 <HAL_ADC_ConfigChannel+0x1f4>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2b11      	cmp	r3, #17
 8003d42:	d122      	bne.n	8003d8a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a11      	ldr	r2, [pc, #68]	@ (8003da8 <HAL_ADC_ConfigChannel+0x258>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d111      	bne.n	8003d8a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d66:	4b11      	ldr	r3, [pc, #68]	@ (8003dac <HAL_ADC_ConfigChannel+0x25c>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a11      	ldr	r2, [pc, #68]	@ (8003db0 <HAL_ADC_ConfigChannel+0x260>)
 8003d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d70:	0c9a      	lsrs	r2, r3, #18
 8003d72:	4613      	mov	r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	4413      	add	r3, r2
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d7c:	e002      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	3b01      	subs	r3, #1
 8003d82:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1f9      	bne.n	8003d7e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	40012300 	.word	0x40012300
 8003da4:	40012000 	.word	0x40012000
 8003da8:	10000012 	.word	0x10000012
 8003dac:	20000014 	.word	0x20000014
 8003db0:	431bde83 	.word	0x431bde83

08003db4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b085      	sub	sp, #20
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dbc:	4b79      	ldr	r3, [pc, #484]	@ (8003fa4 <ADC_Init+0x1f0>)
 8003dbe:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	685a      	ldr	r2, [r3, #4]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	431a      	orrs	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003de8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	6859      	ldr	r1, [r3, #4]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	021a      	lsls	r2, r3, #8
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003e0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6859      	ldr	r1, [r3, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6899      	ldr	r1, [r3, #8]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	68da      	ldr	r2, [r3, #12]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e46:	4a58      	ldr	r2, [pc, #352]	@ (8003fa8 <ADC_Init+0x1f4>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d022      	beq.n	8003e92 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689a      	ldr	r2, [r3, #8]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e5a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6899      	ldr	r1, [r3, #8]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	689a      	ldr	r2, [r3, #8]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	6899      	ldr	r1, [r3, #8]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	609a      	str	r2, [r3, #8]
 8003e90:	e00f      	b.n	8003eb2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003ea0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003eb0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 0202 	bic.w	r2, r2, #2
 8003ec0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	6899      	ldr	r1, [r3, #8]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	7e1b      	ldrb	r3, [r3, #24]
 8003ecc:	005a      	lsls	r2, r3, #1
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d01b      	beq.n	8003f18 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003eee:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003efe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6859      	ldr	r1, [r3, #4]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	035a      	lsls	r2, r3, #13
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	605a      	str	r2, [r3, #4]
 8003f16:	e007      	b.n	8003f28 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f26:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003f36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	051a      	lsls	r2, r3, #20
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	689a      	ldr	r2, [r3, #8]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003f5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6899      	ldr	r1, [r3, #8]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f6a:	025a      	lsls	r2, r3, #9
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	430a      	orrs	r2, r1
 8003f72:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	689a      	ldr	r2, [r3, #8]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6899      	ldr	r1, [r3, #8]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	029a      	lsls	r2, r3, #10
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	430a      	orrs	r2, r1
 8003f96:	609a      	str	r2, [r3, #8]
}
 8003f98:	bf00      	nop
 8003f9a:	3714      	adds	r7, #20
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	40012300 	.word	0x40012300
 8003fa8:	0f000001 	.word	0x0f000001

08003fac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff0 <__NVIC_SetPriorityGrouping+0x44>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fc2:	68ba      	ldr	r2, [r7, #8]
 8003fc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003fc8:	4013      	ands	r3, r2
 8003fca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003fd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fde:	4a04      	ldr	r2, [pc, #16]	@ (8003ff0 <__NVIC_SetPriorityGrouping+0x44>)
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	60d3      	str	r3, [r2, #12]
}
 8003fe4:	bf00      	nop
 8003fe6:	3714      	adds	r7, #20
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr
 8003ff0:	e000ed00 	.word	0xe000ed00

08003ff4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ff8:	4b04      	ldr	r3, [pc, #16]	@ (800400c <__NVIC_GetPriorityGrouping+0x18>)
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	0a1b      	lsrs	r3, r3, #8
 8003ffe:	f003 0307 	and.w	r3, r3, #7
}
 8004002:	4618      	mov	r0, r3
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	e000ed00 	.word	0xe000ed00

08004010 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	4603      	mov	r3, r0
 8004018:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800401a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401e:	2b00      	cmp	r3, #0
 8004020:	db0b      	blt.n	800403a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004022:	79fb      	ldrb	r3, [r7, #7]
 8004024:	f003 021f 	and.w	r2, r3, #31
 8004028:	4907      	ldr	r1, [pc, #28]	@ (8004048 <__NVIC_EnableIRQ+0x38>)
 800402a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800402e:	095b      	lsrs	r3, r3, #5
 8004030:	2001      	movs	r0, #1
 8004032:	fa00 f202 	lsl.w	r2, r0, r2
 8004036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800403a:	bf00      	nop
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	e000e100 	.word	0xe000e100

0800404c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	4603      	mov	r3, r0
 8004054:	6039      	str	r1, [r7, #0]
 8004056:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405c:	2b00      	cmp	r3, #0
 800405e:	db0a      	blt.n	8004076 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	b2da      	uxtb	r2, r3
 8004064:	490c      	ldr	r1, [pc, #48]	@ (8004098 <__NVIC_SetPriority+0x4c>)
 8004066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406a:	0112      	lsls	r2, r2, #4
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	440b      	add	r3, r1
 8004070:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004074:	e00a      	b.n	800408c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	b2da      	uxtb	r2, r3
 800407a:	4908      	ldr	r1, [pc, #32]	@ (800409c <__NVIC_SetPriority+0x50>)
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	f003 030f 	and.w	r3, r3, #15
 8004082:	3b04      	subs	r3, #4
 8004084:	0112      	lsls	r2, r2, #4
 8004086:	b2d2      	uxtb	r2, r2
 8004088:	440b      	add	r3, r1
 800408a:	761a      	strb	r2, [r3, #24]
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr
 8004098:	e000e100 	.word	0xe000e100
 800409c:	e000ed00 	.word	0xe000ed00

080040a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b089      	sub	sp, #36	@ 0x24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	f1c3 0307 	rsb	r3, r3, #7
 80040ba:	2b04      	cmp	r3, #4
 80040bc:	bf28      	it	cs
 80040be:	2304      	movcs	r3, #4
 80040c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	3304      	adds	r3, #4
 80040c6:	2b06      	cmp	r3, #6
 80040c8:	d902      	bls.n	80040d0 <NVIC_EncodePriority+0x30>
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	3b03      	subs	r3, #3
 80040ce:	e000      	b.n	80040d2 <NVIC_EncodePriority+0x32>
 80040d0:	2300      	movs	r3, #0
 80040d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	fa02 f303 	lsl.w	r3, r2, r3
 80040de:	43da      	mvns	r2, r3
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	401a      	ands	r2, r3
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	fa01 f303 	lsl.w	r3, r1, r3
 80040f2:	43d9      	mvns	r1, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f8:	4313      	orrs	r3, r2
         );
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3724      	adds	r7, #36	@ 0x24
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
	...

08004108 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	3b01      	subs	r3, #1
 8004114:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004118:	d301      	bcc.n	800411e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800411a:	2301      	movs	r3, #1
 800411c:	e00f      	b.n	800413e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800411e:	4a0a      	ldr	r2, [pc, #40]	@ (8004148 <SysTick_Config+0x40>)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3b01      	subs	r3, #1
 8004124:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004126:	210f      	movs	r1, #15
 8004128:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800412c:	f7ff ff8e 	bl	800404c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004130:	4b05      	ldr	r3, [pc, #20]	@ (8004148 <SysTick_Config+0x40>)
 8004132:	2200      	movs	r2, #0
 8004134:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004136:	4b04      	ldr	r3, [pc, #16]	@ (8004148 <SysTick_Config+0x40>)
 8004138:	2207      	movs	r2, #7
 800413a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	e000e010 	.word	0xe000e010

0800414c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f7ff ff29 	bl	8003fac <__NVIC_SetPriorityGrouping>
}
 800415a:	bf00      	nop
 800415c:	3708      	adds	r7, #8
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004162:	b580      	push	{r7, lr}
 8004164:	b086      	sub	sp, #24
 8004166:	af00      	add	r7, sp, #0
 8004168:	4603      	mov	r3, r0
 800416a:	60b9      	str	r1, [r7, #8]
 800416c:	607a      	str	r2, [r7, #4]
 800416e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004170:	2300      	movs	r3, #0
 8004172:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004174:	f7ff ff3e 	bl	8003ff4 <__NVIC_GetPriorityGrouping>
 8004178:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	68b9      	ldr	r1, [r7, #8]
 800417e:	6978      	ldr	r0, [r7, #20]
 8004180:	f7ff ff8e 	bl	80040a0 <NVIC_EncodePriority>
 8004184:	4602      	mov	r2, r0
 8004186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800418a:	4611      	mov	r1, r2
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff ff5d 	bl	800404c <__NVIC_SetPriority>
}
 8004192:	bf00      	nop
 8004194:	3718      	adds	r7, #24
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b082      	sub	sp, #8
 800419e:	af00      	add	r7, sp, #0
 80041a0:	4603      	mov	r3, r0
 80041a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7ff ff31 	bl	8004010 <__NVIC_EnableIRQ>
}
 80041ae:	bf00      	nop
 80041b0:	3708      	adds	r7, #8
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}

080041b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b082      	sub	sp, #8
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7ff ffa2 	bl	8004108 <SysTick_Config>
 80041c4:	4603      	mov	r3, r0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
	...

080041d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80041dc:	f7ff fc44 	bl	8003a68 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e099      	b.n	8004320 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2202      	movs	r2, #2
 80041f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 0201 	bic.w	r2, r2, #1
 800420a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800420c:	e00f      	b.n	800422e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800420e:	f7ff fc2b 	bl	8003a68 <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b05      	cmp	r3, #5
 800421a:	d908      	bls.n	800422e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2220      	movs	r2, #32
 8004220:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2203      	movs	r2, #3
 8004226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e078      	b.n	8004320 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e8      	bne.n	800420e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4b38      	ldr	r3, [pc, #224]	@ (8004328 <HAL_DMA_Init+0x158>)
 8004248:	4013      	ands	r3, r2
 800424a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800425a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	691b      	ldr	r3, [r3, #16]
 8004260:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004266:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004272:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a1b      	ldr	r3, [r3, #32]
 8004278:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	4313      	orrs	r3, r2
 800427e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	2b04      	cmp	r3, #4
 8004286:	d107      	bne.n	8004298 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004290:	4313      	orrs	r3, r2
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f023 0307 	bic.w	r3, r3, #7
 80042ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042be:	2b04      	cmp	r3, #4
 80042c0:	d117      	bne.n	80042f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00e      	beq.n	80042f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 fa6f 	bl	80047b8 <DMA_CheckFifoParam>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d008      	beq.n	80042f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2240      	movs	r2, #64	@ 0x40
 80042e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80042ee:	2301      	movs	r3, #1
 80042f0:	e016      	b.n	8004320 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 fa26 	bl	800474c <DMA_CalcBaseAndBitshift>
 8004300:	4603      	mov	r3, r0
 8004302:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004308:	223f      	movs	r2, #63	@ 0x3f
 800430a:	409a      	lsls	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3718      	adds	r7, #24
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	f010803f 	.word	0xf010803f

0800432c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
 8004338:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800433a:	2300      	movs	r3, #0
 800433c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004342:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800434a:	2b01      	cmp	r3, #1
 800434c:	d101      	bne.n	8004352 <HAL_DMA_Start_IT+0x26>
 800434e:	2302      	movs	r3, #2
 8004350:	e040      	b.n	80043d4 <HAL_DMA_Start_IT+0xa8>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2201      	movs	r2, #1
 8004356:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b01      	cmp	r3, #1
 8004364:	d12f      	bne.n	80043c6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2202      	movs	r2, #2
 800436a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	68b9      	ldr	r1, [r7, #8]
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 f9b8 	bl	80046f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004384:	223f      	movs	r2, #63	@ 0x3f
 8004386:	409a      	lsls	r2, r3
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0216 	orr.w	r2, r2, #22
 800439a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d007      	beq.n	80043b4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f042 0208 	orr.w	r2, r2, #8
 80043b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f042 0201 	orr.w	r2, r2, #1
 80043c2:	601a      	str	r2, [r3, #0]
 80043c4:	e005      	b.n	80043d2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80043ce:	2302      	movs	r3, #2
 80043d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80043d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3718      	adds	r7, #24
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043e8:	4b8e      	ldr	r3, [pc, #568]	@ (8004624 <HAL_DMA_IRQHandler+0x248>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a8e      	ldr	r2, [pc, #568]	@ (8004628 <HAL_DMA_IRQHandler+0x24c>)
 80043ee:	fba2 2303 	umull	r2, r3, r2, r3
 80043f2:	0a9b      	lsrs	r3, r3, #10
 80043f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004406:	2208      	movs	r2, #8
 8004408:	409a      	lsls	r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	4013      	ands	r3, r2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d01a      	beq.n	8004448 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0304 	and.w	r3, r3, #4
 800441c:	2b00      	cmp	r3, #0
 800441e:	d013      	beq.n	8004448 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0204 	bic.w	r2, r2, #4
 800442e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004434:	2208      	movs	r2, #8
 8004436:	409a      	lsls	r2, r3
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004440:	f043 0201 	orr.w	r2, r3, #1
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800444c:	2201      	movs	r2, #1
 800444e:	409a      	lsls	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	4013      	ands	r3, r2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d012      	beq.n	800447e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00b      	beq.n	800447e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800446a:	2201      	movs	r2, #1
 800446c:	409a      	lsls	r2, r3
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004476:	f043 0202 	orr.w	r2, r3, #2
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004482:	2204      	movs	r2, #4
 8004484:	409a      	lsls	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	4013      	ands	r3, r2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d012      	beq.n	80044b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00b      	beq.n	80044b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044a0:	2204      	movs	r2, #4
 80044a2:	409a      	lsls	r2, r3
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ac:	f043 0204 	orr.w	r2, r3, #4
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b8:	2210      	movs	r2, #16
 80044ba:	409a      	lsls	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4013      	ands	r3, r2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d043      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0308 	and.w	r3, r3, #8
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d03c      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d6:	2210      	movs	r2, #16
 80044d8:	409a      	lsls	r2, r3
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d018      	beq.n	800451e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d108      	bne.n	800450c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d024      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	4798      	blx	r3
 800450a:	e01f      	b.n	800454c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004510:	2b00      	cmp	r3, #0
 8004512:	d01b      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	4798      	blx	r3
 800451c:	e016      	b.n	800454c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004528:	2b00      	cmp	r3, #0
 800452a:	d107      	bne.n	800453c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f022 0208 	bic.w	r2, r2, #8
 800453a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004540:	2b00      	cmp	r3, #0
 8004542:	d003      	beq.n	800454c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004550:	2220      	movs	r2, #32
 8004552:	409a      	lsls	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4013      	ands	r3, r2
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 808f 	beq.w	800467c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0310 	and.w	r3, r3, #16
 8004568:	2b00      	cmp	r3, #0
 800456a:	f000 8087 	beq.w	800467c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004572:	2220      	movs	r2, #32
 8004574:	409a      	lsls	r2, r3
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b05      	cmp	r3, #5
 8004584:	d136      	bne.n	80045f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 0216 	bic.w	r2, r2, #22
 8004594:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	695a      	ldr	r2, [r3, #20]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d103      	bne.n	80045b6 <HAL_DMA_IRQHandler+0x1da>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d007      	beq.n	80045c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0208 	bic.w	r2, r2, #8
 80045c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ca:	223f      	movs	r2, #63	@ 0x3f
 80045cc:	409a      	lsls	r2, r3
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d07e      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	4798      	blx	r3
        }
        return;
 80045f2:	e079      	b.n	80046e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d01d      	beq.n	800463e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d10d      	bne.n	800462c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004614:	2b00      	cmp	r3, #0
 8004616:	d031      	beq.n	800467c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	4798      	blx	r3
 8004620:	e02c      	b.n	800467c <HAL_DMA_IRQHandler+0x2a0>
 8004622:	bf00      	nop
 8004624:	20000014 	.word	0x20000014
 8004628:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004630:	2b00      	cmp	r3, #0
 8004632:	d023      	beq.n	800467c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	4798      	blx	r3
 800463c:	e01e      	b.n	800467c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004648:	2b00      	cmp	r3, #0
 800464a:	d10f      	bne.n	800466c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0210 	bic.w	r2, r2, #16
 800465a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004680:	2b00      	cmp	r3, #0
 8004682:	d032      	beq.n	80046ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d022      	beq.n	80046d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2205      	movs	r2, #5
 8004694:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0201 	bic.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	3301      	adds	r3, #1
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d307      	bcc.n	80046c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f2      	bne.n	80046a8 <HAL_DMA_IRQHandler+0x2cc>
 80046c2:	e000      	b.n	80046c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80046c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	4798      	blx	r3
 80046e6:	e000      	b.n	80046ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80046e8:	bf00      	nop
    }
  }
}
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
 80046fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800470c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	2b40      	cmp	r3, #64	@ 0x40
 800471c:	d108      	bne.n	8004730 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800472e:	e007      	b.n	8004740 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	60da      	str	r2, [r3, #12]
}
 8004740:	bf00      	nop
 8004742:	3714      	adds	r7, #20
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	b2db      	uxtb	r3, r3
 800475a:	3b10      	subs	r3, #16
 800475c:	4a14      	ldr	r2, [pc, #80]	@ (80047b0 <DMA_CalcBaseAndBitshift+0x64>)
 800475e:	fba2 2303 	umull	r2, r3, r2, r3
 8004762:	091b      	lsrs	r3, r3, #4
 8004764:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004766:	4a13      	ldr	r2, [pc, #76]	@ (80047b4 <DMA_CalcBaseAndBitshift+0x68>)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	4413      	add	r3, r2
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	461a      	mov	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2b03      	cmp	r3, #3
 8004778:	d909      	bls.n	800478e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004782:	f023 0303 	bic.w	r3, r3, #3
 8004786:	1d1a      	adds	r2, r3, #4
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	659a      	str	r2, [r3, #88]	@ 0x58
 800478c:	e007      	b.n	800479e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004796:	f023 0303 	bic.w	r3, r3, #3
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3714      	adds	r7, #20
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	aaaaaaab 	.word	0xaaaaaaab
 80047b4:	080119c8 	.word	0x080119c8

080047b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c0:	2300      	movs	r3, #0
 80047c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d11f      	bne.n	8004812 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	2b03      	cmp	r3, #3
 80047d6:	d856      	bhi.n	8004886 <DMA_CheckFifoParam+0xce>
 80047d8:	a201      	add	r2, pc, #4	@ (adr r2, 80047e0 <DMA_CheckFifoParam+0x28>)
 80047da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047de:	bf00      	nop
 80047e0:	080047f1 	.word	0x080047f1
 80047e4:	08004803 	.word	0x08004803
 80047e8:	080047f1 	.word	0x080047f1
 80047ec:	08004887 	.word	0x08004887
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d046      	beq.n	800488a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004800:	e043      	b.n	800488a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004806:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800480a:	d140      	bne.n	800488e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004810:	e03d      	b.n	800488e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800481a:	d121      	bne.n	8004860 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2b03      	cmp	r3, #3
 8004820:	d837      	bhi.n	8004892 <DMA_CheckFifoParam+0xda>
 8004822:	a201      	add	r2, pc, #4	@ (adr r2, 8004828 <DMA_CheckFifoParam+0x70>)
 8004824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004828:	08004839 	.word	0x08004839
 800482c:	0800483f 	.word	0x0800483f
 8004830:	08004839 	.word	0x08004839
 8004834:	08004851 	.word	0x08004851
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	73fb      	strb	r3, [r7, #15]
      break;
 800483c:	e030      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004842:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d025      	beq.n	8004896 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800484e:	e022      	b.n	8004896 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004854:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004858:	d11f      	bne.n	800489a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800485e:	e01c      	b.n	800489a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	2b02      	cmp	r3, #2
 8004864:	d903      	bls.n	800486e <DMA_CheckFifoParam+0xb6>
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2b03      	cmp	r3, #3
 800486a:	d003      	beq.n	8004874 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800486c:	e018      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
      break;
 8004872:	e015      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004878:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00e      	beq.n	800489e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	73fb      	strb	r3, [r7, #15]
      break;
 8004884:	e00b      	b.n	800489e <DMA_CheckFifoParam+0xe6>
      break;
 8004886:	bf00      	nop
 8004888:	e00a      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 800488a:	bf00      	nop
 800488c:	e008      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 800488e:	bf00      	nop
 8004890:	e006      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 8004892:	bf00      	nop
 8004894:	e004      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 8004896:	bf00      	nop
 8004898:	e002      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800489a:	bf00      	nop
 800489c:	e000      	b.n	80048a0 <DMA_CheckFifoParam+0xe8>
      break;
 800489e:	bf00      	nop
    }
  } 
  
  return status; 
 80048a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop

080048b0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e08a      	b.n	80049d8 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d106      	bne.n	80048da <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2220      	movs	r2, #32
 80048d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f7fe fd0f 	bl	80032f8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048da:	2300      	movs	r3, #0
 80048dc:	60bb      	str	r3, [r7, #8]
 80048de:	4b40      	ldr	r3, [pc, #256]	@ (80049e0 <HAL_ETH_Init+0x130>)
 80048e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e2:	4a3f      	ldr	r2, [pc, #252]	@ (80049e0 <HAL_ETH_Init+0x130>)
 80048e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80048ea:	4b3d      	ldr	r3, [pc, #244]	@ (80049e0 <HAL_ETH_Init+0x130>)
 80048ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048f2:	60bb      	str	r3, [r7, #8]
 80048f4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80048f6:	4b3b      	ldr	r3, [pc, #236]	@ (80049e4 <HAL_ETH_Init+0x134>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	4a3a      	ldr	r2, [pc, #232]	@ (80049e4 <HAL_ETH_Init+0x134>)
 80048fc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004900:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004902:	4b38      	ldr	r3, [pc, #224]	@ (80049e4 <HAL_ETH_Init+0x134>)
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	4936      	ldr	r1, [pc, #216]	@ (80049e4 <HAL_ETH_Init+0x134>)
 800490c:	4313      	orrs	r3, r2
 800490e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004910:	4b34      	ldr	r3, [pc, #208]	@ (80049e4 <HAL_ETH_Init+0x134>)
 8004912:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	6812      	ldr	r2, [r2, #0]
 8004922:	f043 0301 	orr.w	r3, r3, #1
 8004926:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800492a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800492c:	f7ff f89c 	bl	8003a68 <HAL_GetTick>
 8004930:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004932:	e011      	b.n	8004958 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004934:	f7ff f898 	bl	8003a68 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004942:	d909      	bls.n	8004958 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2204      	movs	r2, #4
 8004948:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	22e0      	movs	r2, #224	@ 0xe0
 8004950:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e03f      	b.n	80049d8 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1e4      	bne.n	8004934 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f97a 	bl	8004c64 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 fa25 	bl	8004dc0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 fa7b 	bl	8004e72 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	461a      	mov	r2, r3
 8004982:	2100      	movs	r1, #0
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 f9e3 	bl	8004d50 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004998:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	6812      	ldr	r2, [r2, #0]
 80049a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049aa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80049ae:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80049c2:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2210      	movs	r2, #16
 80049d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	40023800 	.word	0x40023800
 80049e4:	40013800 	.word	0x40013800

080049e8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	4b53      	ldr	r3, [pc, #332]	@ (8004b4c <ETH_SetMACConfig+0x164>)
 80049fe:	4013      	ands	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	7b9b      	ldrb	r3, [r3, #14]
 8004a06:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004a08:	683a      	ldr	r2, [r7, #0]
 8004a0a:	7c12      	ldrb	r2, [r2, #16]
 8004a0c:	2a00      	cmp	r2, #0
 8004a0e:	d102      	bne.n	8004a16 <ETH_SetMACConfig+0x2e>
 8004a10:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004a14:	e000      	b.n	8004a18 <ETH_SetMACConfig+0x30>
 8004a16:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004a18:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	7c52      	ldrb	r2, [r2, #17]
 8004a1e:	2a00      	cmp	r2, #0
 8004a20:	d102      	bne.n	8004a28 <ETH_SetMACConfig+0x40>
 8004a22:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004a26:	e000      	b.n	8004a2a <ETH_SetMACConfig+0x42>
 8004a28:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004a2a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004a30:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	7fdb      	ldrb	r3, [r3, #31]
 8004a36:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004a38:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004a3e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	7f92      	ldrb	r2, [r2, #30]
 8004a44:	2a00      	cmp	r2, #0
 8004a46:	d102      	bne.n	8004a4e <ETH_SetMACConfig+0x66>
 8004a48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004a4c:	e000      	b.n	8004a50 <ETH_SetMACConfig+0x68>
 8004a4e:	2200      	movs	r2, #0
                        macconf->Speed |
 8004a50:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	7f1b      	ldrb	r3, [r3, #28]
 8004a56:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004a58:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004a5e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	791b      	ldrb	r3, [r3, #4]
 8004a64:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004a66:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004a6e:	2a00      	cmp	r2, #0
 8004a70:	d102      	bne.n	8004a78 <ETH_SetMACConfig+0x90>
 8004a72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a76:	e000      	b.n	8004a7a <ETH_SetMACConfig+0x92>
 8004a78:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004a7a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	7bdb      	ldrb	r3, [r3, #15]
 8004a80:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004a82:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004a88:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a90:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004a92:	4313      	orrs	r3, r2
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004aaa:	2001      	movs	r0, #1
 8004aac:	f7fe ffe8 	bl	8003a80 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ace:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004ad0:	683a      	ldr	r2, [r7, #0]
 8004ad2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004ad6:	2a00      	cmp	r2, #0
 8004ad8:	d101      	bne.n	8004ade <ETH_SetMACConfig+0xf6>
 8004ada:	2280      	movs	r2, #128	@ 0x80
 8004adc:	e000      	b.n	8004ae0 <ETH_SetMACConfig+0xf8>
 8004ade:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004ae0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004ae6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004ae8:	683a      	ldr	r2, [r7, #0]
 8004aea:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8004aee:	2a01      	cmp	r2, #1
 8004af0:	d101      	bne.n	8004af6 <ETH_SetMACConfig+0x10e>
 8004af2:	2208      	movs	r2, #8
 8004af4:	e000      	b.n	8004af8 <ETH_SetMACConfig+0x110>
 8004af6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004af8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8004b00:	2a01      	cmp	r2, #1
 8004b02:	d101      	bne.n	8004b08 <ETH_SetMACConfig+0x120>
 8004b04:	2204      	movs	r2, #4
 8004b06:	e000      	b.n	8004b0a <ETH_SetMACConfig+0x122>
 8004b08:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004b0a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8004b0c:	683a      	ldr	r2, [r7, #0]
 8004b0e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8004b12:	2a01      	cmp	r2, #1
 8004b14:	d101      	bne.n	8004b1a <ETH_SetMACConfig+0x132>
 8004b16:	2202      	movs	r2, #2
 8004b18:	e000      	b.n	8004b1c <ETH_SetMACConfig+0x134>
 8004b1a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004b34:	2001      	movs	r0, #1
 8004b36:	f7fe ffa3 	bl	8003a80 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68fa      	ldr	r2, [r7, #12]
 8004b40:	619a      	str	r2, [r3, #24]
}
 8004b42:	bf00      	nop
 8004b44:	3710      	adds	r7, #16
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	fd20810f 	.word	0xfd20810f

08004b50 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	4b3d      	ldr	r3, [pc, #244]	@ (8004c60 <ETH_SetDMAConfig+0x110>)
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	7b1b      	ldrb	r3, [r3, #12]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d102      	bne.n	8004b7c <ETH_SetDMAConfig+0x2c>
 8004b76:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004b7a:	e000      	b.n	8004b7e <ETH_SetDMAConfig+0x2e>
 8004b7c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	7b5b      	ldrb	r3, [r3, #13]
 8004b82:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004b84:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	7f52      	ldrb	r2, [r2, #29]
 8004b8a:	2a00      	cmp	r2, #0
 8004b8c:	d102      	bne.n	8004b94 <ETH_SetDMAConfig+0x44>
 8004b8e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004b92:	e000      	b.n	8004b96 <ETH_SetDMAConfig+0x46>
 8004b94:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004b96:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	7b9b      	ldrb	r3, [r3, #14]
 8004b9c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004b9e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004ba4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	7f1b      	ldrb	r3, [r3, #28]
 8004baa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004bac:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	7f9b      	ldrb	r3, [r3, #30]
 8004bb2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004bb4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004bba:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004bc2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	68fa      	ldr	r2, [r7, #12]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004be6:	2001      	movs	r0, #1
 8004be8:	f7fe ff4a 	bl	8003a80 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	791b      	ldrb	r3, [r3, #4]
 8004bfe:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004c04:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8004c0a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004c10:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004c18:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8004c1a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c20:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004c22:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004c28:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6812      	ldr	r2, [r2, #0]
 8004c2e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c32:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004c36:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004c44:	2001      	movs	r0, #1
 8004c46:	f7fe ff1b 	bl	8003a80 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c52:	461a      	mov	r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6013      	str	r3, [r2, #0]
}
 8004c58:	bf00      	nop
 8004c5a:	3710      	adds	r7, #16
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	f8de3f23 	.word	0xf8de3f23

08004c64 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b0a6      	sub	sp, #152	@ 0x98
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8004c72:	2301      	movs	r3, #1
 8004c74:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004c82:	2301      	movs	r3, #1
 8004c84:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004caa:	2300      	movs	r3, #0
 8004cac:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004ccc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004cd0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004cd2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004cde:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f7ff fe7f 	bl	80049e8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004cea:	2301      	movs	r3, #1
 8004cec:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004d00:	2300      	movs	r3, #0
 8004d02:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004d06:	2300      	movs	r3, #0
 8004d08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004d10:	2301      	movs	r3, #1
 8004d12:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004d16:	2301      	movs	r3, #1
 8004d18:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004d1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004d1e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004d20:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004d24:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004d26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d2a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004d32:	2300      	movs	r3, #0
 8004d34:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004d36:	2300      	movs	r3, #0
 8004d38:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004d3a:	f107 0308 	add.w	r3, r7, #8
 8004d3e:	4619      	mov	r1, r3
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f7ff ff05 	bl	8004b50 <ETH_SetDMAConfig>
}
 8004d46:	bf00      	nop
 8004d48:	3798      	adds	r7, #152	@ 0x98
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
	...

08004d50 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	3305      	adds	r3, #5
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	021b      	lsls	r3, r3, #8
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	3204      	adds	r2, #4
 8004d68:	7812      	ldrb	r2, [r2, #0]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004d6e:	68ba      	ldr	r2, [r7, #8]
 8004d70:	4b11      	ldr	r3, [pc, #68]	@ (8004db8 <ETH_MACAddressConfig+0x68>)
 8004d72:	4413      	add	r3, r2
 8004d74:	461a      	mov	r2, r3
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	3303      	adds	r3, #3
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	061a      	lsls	r2, r3, #24
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	3302      	adds	r3, #2
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	041b      	lsls	r3, r3, #16
 8004d8a:	431a      	orrs	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	3301      	adds	r3, #1
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	021b      	lsls	r3, r3, #8
 8004d94:	4313      	orrs	r3, r2
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	7812      	ldrb	r2, [r2, #0]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	4b06      	ldr	r3, [pc, #24]	@ (8004dbc <ETH_MACAddressConfig+0x6c>)
 8004da2:	4413      	add	r3, r2
 8004da4:	461a      	mov	r2, r3
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	6013      	str	r3, [r2, #0]
}
 8004daa:	bf00      	nop
 8004dac:	371c      	adds	r7, #28
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	40028040 	.word	0x40028040
 8004dbc:	40028044 	.word	0x40028044

08004dc0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004dc8:	2300      	movs	r3, #0
 8004dca:	60fb      	str	r3, [r7, #12]
 8004dcc:	e03e      	b.n	8004e4c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	68d9      	ldr	r1, [r3, #12]
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	4413      	add	r3, r2
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	440b      	add	r3, r1
 8004dde:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	2200      	movs	r2, #0
 8004de4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	2200      	movs	r2, #0
 8004dea:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2200      	movs	r2, #0
 8004df0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2200      	movs	r2, #0
 8004df6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004df8:	68b9      	ldr	r1, [r7, #8]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	3206      	adds	r2, #6
 8004e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d80c      	bhi.n	8004e30 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	68d9      	ldr	r1, [r3, #12]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	1c5a      	adds	r2, r3, #1
 8004e1e:	4613      	mov	r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4413      	add	r3, r2
 8004e24:	00db      	lsls	r3, r3, #3
 8004e26:	440b      	add	r3, r1
 8004e28:	461a      	mov	r2, r3
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	60da      	str	r2, [r3, #12]
 8004e2e:	e004      	b.n	8004e3a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	461a      	mov	r2, r3
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	3301      	adds	r3, #1
 8004e4a:	60fb      	str	r3, [r7, #12]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2b03      	cmp	r3, #3
 8004e50:	d9bd      	bls.n	8004dce <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68da      	ldr	r2, [r3, #12]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e64:	611a      	str	r2, [r3, #16]
}
 8004e66:	bf00      	nop
 8004e68:	3714      	adds	r7, #20
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b085      	sub	sp, #20
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	60fb      	str	r3, [r7, #12]
 8004e7e:	e048      	b.n	8004f12 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6919      	ldr	r1, [r3, #16]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	4613      	mov	r3, r2
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	4413      	add	r3, r2
 8004e8c:	00db      	lsls	r3, r3, #3
 8004e8e:	440b      	add	r3, r1
 8004e90:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	2200      	movs	r2, #0
 8004eae:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004ebc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004ed6:	68b9      	ldr	r1, [r7, #8]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	3212      	adds	r2, #18
 8004ede:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d80c      	bhi.n	8004f02 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6919      	ldr	r1, [r3, #16]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	1c5a      	adds	r2, r3, #1
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	4413      	add	r3, r2
 8004ef6:	00db      	lsls	r3, r3, #3
 8004ef8:	440b      	add	r3, r1
 8004efa:	461a      	mov	r2, r3
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	60da      	str	r2, [r3, #12]
 8004f00:	e004      	b.n	8004f0c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	461a      	mov	r2, r3
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	3301      	adds	r3, #1
 8004f10:	60fb      	str	r3, [r7, #12]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2b03      	cmp	r3, #3
 8004f16:	d9b3      	bls.n	8004e80 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	691a      	ldr	r2, [r3, #16]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f42:	60da      	str	r2, [r3, #12]
}
 8004f44:	bf00      	nop
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b089      	sub	sp, #36	@ 0x24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004f62:	2300      	movs	r3, #0
 8004f64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f66:	2300      	movs	r3, #0
 8004f68:	61fb      	str	r3, [r7, #28]
 8004f6a:	e177      	b.n	800525c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	fa02 f303 	lsl.w	r3, r2, r3
 8004f74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	f040 8166 	bne.w	8005256 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d005      	beq.n	8004fa2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d130      	bne.n	8005004 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	2203      	movs	r2, #3
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	68da      	ldr	r2, [r3, #12]
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004fd8:	2201      	movs	r2, #1
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe0:	43db      	mvns	r3, r3
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	091b      	lsrs	r3, r3, #4
 8004fee:	f003 0201 	and.w	r2, r3, #1
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	69ba      	ldr	r2, [r7, #24]
 8005002:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f003 0303 	and.w	r3, r3, #3
 800500c:	2b03      	cmp	r3, #3
 800500e:	d017      	beq.n	8005040 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	2203      	movs	r2, #3
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	43db      	mvns	r3, r3
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	4013      	ands	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	689a      	ldr	r2, [r3, #8]
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	005b      	lsls	r3, r3, #1
 8005030:	fa02 f303 	lsl.w	r3, r2, r3
 8005034:	69ba      	ldr	r2, [r7, #24]
 8005036:	4313      	orrs	r3, r2
 8005038:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f003 0303 	and.w	r3, r3, #3
 8005048:	2b02      	cmp	r3, #2
 800504a:	d123      	bne.n	8005094 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	08da      	lsrs	r2, r3, #3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	3208      	adds	r2, #8
 8005054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005058:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	f003 0307 	and.w	r3, r3, #7
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	220f      	movs	r2, #15
 8005064:	fa02 f303 	lsl.w	r3, r2, r3
 8005068:	43db      	mvns	r3, r3
 800506a:	69ba      	ldr	r2, [r7, #24]
 800506c:	4013      	ands	r3, r2
 800506e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	691a      	ldr	r2, [r3, #16]
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	fa02 f303 	lsl.w	r3, r2, r3
 8005080:	69ba      	ldr	r2, [r7, #24]
 8005082:	4313      	orrs	r3, r2
 8005084:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	08da      	lsrs	r2, r3, #3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	3208      	adds	r2, #8
 800508e:	69b9      	ldr	r1, [r7, #24]
 8005090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	005b      	lsls	r3, r3, #1
 800509e:	2203      	movs	r2, #3
 80050a0:	fa02 f303 	lsl.w	r3, r2, r3
 80050a4:	43db      	mvns	r3, r3
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4013      	ands	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f003 0203 	and.w	r2, r3, #3
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	005b      	lsls	r3, r3, #1
 80050b8:	fa02 f303 	lsl.w	r3, r2, r3
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	4313      	orrs	r3, r2
 80050c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80c0 	beq.w	8005256 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]
 80050da:	4b66      	ldr	r3, [pc, #408]	@ (8005274 <HAL_GPIO_Init+0x324>)
 80050dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050de:	4a65      	ldr	r2, [pc, #404]	@ (8005274 <HAL_GPIO_Init+0x324>)
 80050e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80050e6:	4b63      	ldr	r3, [pc, #396]	@ (8005274 <HAL_GPIO_Init+0x324>)
 80050e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050f2:	4a61      	ldr	r2, [pc, #388]	@ (8005278 <HAL_GPIO_Init+0x328>)
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	089b      	lsrs	r3, r3, #2
 80050f8:	3302      	adds	r3, #2
 80050fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	f003 0303 	and.w	r3, r3, #3
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	220f      	movs	r2, #15
 800510a:	fa02 f303 	lsl.w	r3, r2, r3
 800510e:	43db      	mvns	r3, r3
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	4013      	ands	r3, r2
 8005114:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a58      	ldr	r2, [pc, #352]	@ (800527c <HAL_GPIO_Init+0x32c>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d037      	beq.n	800518e <HAL_GPIO_Init+0x23e>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a57      	ldr	r2, [pc, #348]	@ (8005280 <HAL_GPIO_Init+0x330>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d031      	beq.n	800518a <HAL_GPIO_Init+0x23a>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a56      	ldr	r2, [pc, #344]	@ (8005284 <HAL_GPIO_Init+0x334>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d02b      	beq.n	8005186 <HAL_GPIO_Init+0x236>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a55      	ldr	r2, [pc, #340]	@ (8005288 <HAL_GPIO_Init+0x338>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d025      	beq.n	8005182 <HAL_GPIO_Init+0x232>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a54      	ldr	r2, [pc, #336]	@ (800528c <HAL_GPIO_Init+0x33c>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d01f      	beq.n	800517e <HAL_GPIO_Init+0x22e>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a53      	ldr	r2, [pc, #332]	@ (8005290 <HAL_GPIO_Init+0x340>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d019      	beq.n	800517a <HAL_GPIO_Init+0x22a>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a52      	ldr	r2, [pc, #328]	@ (8005294 <HAL_GPIO_Init+0x344>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d013      	beq.n	8005176 <HAL_GPIO_Init+0x226>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a51      	ldr	r2, [pc, #324]	@ (8005298 <HAL_GPIO_Init+0x348>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d00d      	beq.n	8005172 <HAL_GPIO_Init+0x222>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a50      	ldr	r2, [pc, #320]	@ (800529c <HAL_GPIO_Init+0x34c>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d007      	beq.n	800516e <HAL_GPIO_Init+0x21e>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a4f      	ldr	r2, [pc, #316]	@ (80052a0 <HAL_GPIO_Init+0x350>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d101      	bne.n	800516a <HAL_GPIO_Init+0x21a>
 8005166:	2309      	movs	r3, #9
 8005168:	e012      	b.n	8005190 <HAL_GPIO_Init+0x240>
 800516a:	230a      	movs	r3, #10
 800516c:	e010      	b.n	8005190 <HAL_GPIO_Init+0x240>
 800516e:	2308      	movs	r3, #8
 8005170:	e00e      	b.n	8005190 <HAL_GPIO_Init+0x240>
 8005172:	2307      	movs	r3, #7
 8005174:	e00c      	b.n	8005190 <HAL_GPIO_Init+0x240>
 8005176:	2306      	movs	r3, #6
 8005178:	e00a      	b.n	8005190 <HAL_GPIO_Init+0x240>
 800517a:	2305      	movs	r3, #5
 800517c:	e008      	b.n	8005190 <HAL_GPIO_Init+0x240>
 800517e:	2304      	movs	r3, #4
 8005180:	e006      	b.n	8005190 <HAL_GPIO_Init+0x240>
 8005182:	2303      	movs	r3, #3
 8005184:	e004      	b.n	8005190 <HAL_GPIO_Init+0x240>
 8005186:	2302      	movs	r3, #2
 8005188:	e002      	b.n	8005190 <HAL_GPIO_Init+0x240>
 800518a:	2301      	movs	r3, #1
 800518c:	e000      	b.n	8005190 <HAL_GPIO_Init+0x240>
 800518e:	2300      	movs	r3, #0
 8005190:	69fa      	ldr	r2, [r7, #28]
 8005192:	f002 0203 	and.w	r2, r2, #3
 8005196:	0092      	lsls	r2, r2, #2
 8005198:	4093      	lsls	r3, r2
 800519a:	69ba      	ldr	r2, [r7, #24]
 800519c:	4313      	orrs	r3, r2
 800519e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051a0:	4935      	ldr	r1, [pc, #212]	@ (8005278 <HAL_GPIO_Init+0x328>)
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	089b      	lsrs	r3, r3, #2
 80051a6:	3302      	adds	r3, #2
 80051a8:	69ba      	ldr	r2, [r7, #24]
 80051aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80051ae:	4b3d      	ldr	r3, [pc, #244]	@ (80052a4 <HAL_GPIO_Init+0x354>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	43db      	mvns	r3, r3
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	4013      	ands	r3, r2
 80051bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80051ca:	69ba      	ldr	r2, [r7, #24]
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051d2:	4a34      	ldr	r2, [pc, #208]	@ (80052a4 <HAL_GPIO_Init+0x354>)
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051d8:	4b32      	ldr	r3, [pc, #200]	@ (80052a4 <HAL_GPIO_Init+0x354>)
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	43db      	mvns	r3, r3
 80051e2:	69ba      	ldr	r2, [r7, #24]
 80051e4:	4013      	ands	r3, r2
 80051e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d003      	beq.n	80051fc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80051f4:	69ba      	ldr	r2, [r7, #24]
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051fc:	4a29      	ldr	r2, [pc, #164]	@ (80052a4 <HAL_GPIO_Init+0x354>)
 80051fe:	69bb      	ldr	r3, [r7, #24]
 8005200:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005202:	4b28      	ldr	r3, [pc, #160]	@ (80052a4 <HAL_GPIO_Init+0x354>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	43db      	mvns	r3, r3
 800520c:	69ba      	ldr	r2, [r7, #24]
 800520e:	4013      	ands	r3, r2
 8005210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	4313      	orrs	r3, r2
 8005224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005226:	4a1f      	ldr	r2, [pc, #124]	@ (80052a4 <HAL_GPIO_Init+0x354>)
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800522c:	4b1d      	ldr	r3, [pc, #116]	@ (80052a4 <HAL_GPIO_Init+0x354>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	43db      	mvns	r3, r3
 8005236:	69ba      	ldr	r2, [r7, #24]
 8005238:	4013      	ands	r3, r2
 800523a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d003      	beq.n	8005250 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005248:	69ba      	ldr	r2, [r7, #24]
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	4313      	orrs	r3, r2
 800524e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005250:	4a14      	ldr	r2, [pc, #80]	@ (80052a4 <HAL_GPIO_Init+0x354>)
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	3301      	adds	r3, #1
 800525a:	61fb      	str	r3, [r7, #28]
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	2b0f      	cmp	r3, #15
 8005260:	f67f ae84 	bls.w	8004f6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005264:	bf00      	nop
 8005266:	bf00      	nop
 8005268:	3724      	adds	r7, #36	@ 0x24
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	40023800 	.word	0x40023800
 8005278:	40013800 	.word	0x40013800
 800527c:	40020000 	.word	0x40020000
 8005280:	40020400 	.word	0x40020400
 8005284:	40020800 	.word	0x40020800
 8005288:	40020c00 	.word	0x40020c00
 800528c:	40021000 	.word	0x40021000
 8005290:	40021400 	.word	0x40021400
 8005294:	40021800 	.word	0x40021800
 8005298:	40021c00 	.word	0x40021c00
 800529c:	40022000 	.word	0x40022000
 80052a0:	40022400 	.word	0x40022400
 80052a4:	40013c00 	.word	0x40013c00

080052a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	460b      	mov	r3, r1
 80052b2:	807b      	strh	r3, [r7, #2]
 80052b4:	4613      	mov	r3, r2
 80052b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052b8:	787b      	ldrb	r3, [r7, #1]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052be:	887a      	ldrh	r2, [r7, #2]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80052c4:	e003      	b.n	80052ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80052c6:	887b      	ldrh	r3, [r7, #2]
 80052c8:	041a      	lsls	r2, r3, #16
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	619a      	str	r2, [r3, #24]
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
	...

080052dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d101      	bne.n	80052ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e12b      	b.n	8005546 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d106      	bne.n	8005308 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f7fe f8be 	bl	8003484 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2224      	movs	r2, #36	@ 0x24
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0201 	bic.w	r2, r2, #1
 800531e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800532e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800533e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005340:	f002 f934 	bl	80075ac <HAL_RCC_GetPCLK1Freq>
 8005344:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	4a81      	ldr	r2, [pc, #516]	@ (8005550 <HAL_I2C_Init+0x274>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d807      	bhi.n	8005360 <HAL_I2C_Init+0x84>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	4a80      	ldr	r2, [pc, #512]	@ (8005554 <HAL_I2C_Init+0x278>)
 8005354:	4293      	cmp	r3, r2
 8005356:	bf94      	ite	ls
 8005358:	2301      	movls	r3, #1
 800535a:	2300      	movhi	r3, #0
 800535c:	b2db      	uxtb	r3, r3
 800535e:	e006      	b.n	800536e <HAL_I2C_Init+0x92>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	4a7d      	ldr	r2, [pc, #500]	@ (8005558 <HAL_I2C_Init+0x27c>)
 8005364:	4293      	cmp	r3, r2
 8005366:	bf94      	ite	ls
 8005368:	2301      	movls	r3, #1
 800536a:	2300      	movhi	r3, #0
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d001      	beq.n	8005376 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e0e7      	b.n	8005546 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	4a78      	ldr	r2, [pc, #480]	@ (800555c <HAL_I2C_Init+0x280>)
 800537a:	fba2 2303 	umull	r2, r3, r2, r3
 800537e:	0c9b      	lsrs	r3, r3, #18
 8005380:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	430a      	orrs	r2, r1
 8005394:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	6a1b      	ldr	r3, [r3, #32]
 800539c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	4a6a      	ldr	r2, [pc, #424]	@ (8005550 <HAL_I2C_Init+0x274>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d802      	bhi.n	80053b0 <HAL_I2C_Init+0xd4>
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	3301      	adds	r3, #1
 80053ae:	e009      	b.n	80053c4 <HAL_I2C_Init+0xe8>
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80053b6:	fb02 f303 	mul.w	r3, r2, r3
 80053ba:	4a69      	ldr	r2, [pc, #420]	@ (8005560 <HAL_I2C_Init+0x284>)
 80053bc:	fba2 2303 	umull	r2, r3, r2, r3
 80053c0:	099b      	lsrs	r3, r3, #6
 80053c2:	3301      	adds	r3, #1
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	6812      	ldr	r2, [r2, #0]
 80053c8:	430b      	orrs	r3, r1
 80053ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	69db      	ldr	r3, [r3, #28]
 80053d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80053d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	495c      	ldr	r1, [pc, #368]	@ (8005550 <HAL_I2C_Init+0x274>)
 80053e0:	428b      	cmp	r3, r1
 80053e2:	d819      	bhi.n	8005418 <HAL_I2C_Init+0x13c>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	1e59      	subs	r1, r3, #1
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	005b      	lsls	r3, r3, #1
 80053ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80053f2:	1c59      	adds	r1, r3, #1
 80053f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80053f8:	400b      	ands	r3, r1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00a      	beq.n	8005414 <HAL_I2C_Init+0x138>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	1e59      	subs	r1, r3, #1
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	005b      	lsls	r3, r3, #1
 8005408:	fbb1 f3f3 	udiv	r3, r1, r3
 800540c:	3301      	adds	r3, #1
 800540e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005412:	e051      	b.n	80054b8 <HAL_I2C_Init+0x1dc>
 8005414:	2304      	movs	r3, #4
 8005416:	e04f      	b.n	80054b8 <HAL_I2C_Init+0x1dc>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d111      	bne.n	8005444 <HAL_I2C_Init+0x168>
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	1e58      	subs	r0, r3, #1
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6859      	ldr	r1, [r3, #4]
 8005428:	460b      	mov	r3, r1
 800542a:	005b      	lsls	r3, r3, #1
 800542c:	440b      	add	r3, r1
 800542e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005432:	3301      	adds	r3, #1
 8005434:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005438:	2b00      	cmp	r3, #0
 800543a:	bf0c      	ite	eq
 800543c:	2301      	moveq	r3, #1
 800543e:	2300      	movne	r3, #0
 8005440:	b2db      	uxtb	r3, r3
 8005442:	e012      	b.n	800546a <HAL_I2C_Init+0x18e>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	1e58      	subs	r0, r3, #1
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6859      	ldr	r1, [r3, #4]
 800544c:	460b      	mov	r3, r1
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	440b      	add	r3, r1
 8005452:	0099      	lsls	r1, r3, #2
 8005454:	440b      	add	r3, r1
 8005456:	fbb0 f3f3 	udiv	r3, r0, r3
 800545a:	3301      	adds	r3, #1
 800545c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005460:	2b00      	cmp	r3, #0
 8005462:	bf0c      	ite	eq
 8005464:	2301      	moveq	r3, #1
 8005466:	2300      	movne	r3, #0
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <HAL_I2C_Init+0x196>
 800546e:	2301      	movs	r3, #1
 8005470:	e022      	b.n	80054b8 <HAL_I2C_Init+0x1dc>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d10e      	bne.n	8005498 <HAL_I2C_Init+0x1bc>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	1e58      	subs	r0, r3, #1
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6859      	ldr	r1, [r3, #4]
 8005482:	460b      	mov	r3, r1
 8005484:	005b      	lsls	r3, r3, #1
 8005486:	440b      	add	r3, r1
 8005488:	fbb0 f3f3 	udiv	r3, r0, r3
 800548c:	3301      	adds	r3, #1
 800548e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005492:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005496:	e00f      	b.n	80054b8 <HAL_I2C_Init+0x1dc>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	1e58      	subs	r0, r3, #1
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6859      	ldr	r1, [r3, #4]
 80054a0:	460b      	mov	r3, r1
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	440b      	add	r3, r1
 80054a6:	0099      	lsls	r1, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80054ae:	3301      	adds	r3, #1
 80054b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80054b8:	6879      	ldr	r1, [r7, #4]
 80054ba:	6809      	ldr	r1, [r1, #0]
 80054bc:	4313      	orrs	r3, r2
 80054be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	69da      	ldr	r2, [r3, #28]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	431a      	orrs	r2, r3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	430a      	orrs	r2, r1
 80054da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80054e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6911      	ldr	r1, [r2, #16]
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	68d2      	ldr	r2, [r2, #12]
 80054f2:	4311      	orrs	r1, r2
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	6812      	ldr	r2, [r2, #0]
 80054f8:	430b      	orrs	r3, r1
 80054fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	695a      	ldr	r2, [r3, #20]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	431a      	orrs	r2, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	430a      	orrs	r2, r1
 8005516:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f042 0201 	orr.w	r2, r2, #1
 8005526:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2220      	movs	r2, #32
 8005532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3710      	adds	r7, #16
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	000186a0 	.word	0x000186a0
 8005554:	001e847f 	.word	0x001e847f
 8005558:	003d08ff 	.word	0x003d08ff
 800555c:	431bde83 	.word	0x431bde83
 8005560:	10624dd3 	.word	0x10624dd3

08005564 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b088      	sub	sp, #32
 8005568:	af02      	add	r7, sp, #8
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	607a      	str	r2, [r7, #4]
 800556e:	461a      	mov	r2, r3
 8005570:	460b      	mov	r3, r1
 8005572:	817b      	strh	r3, [r7, #10]
 8005574:	4613      	mov	r3, r2
 8005576:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005578:	f7fe fa76 	bl	8003a68 <HAL_GetTick>
 800557c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005584:	b2db      	uxtb	r3, r3
 8005586:	2b20      	cmp	r3, #32
 8005588:	f040 80e0 	bne.w	800574c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	9300      	str	r3, [sp, #0]
 8005590:	2319      	movs	r3, #25
 8005592:	2201      	movs	r2, #1
 8005594:	4970      	ldr	r1, [pc, #448]	@ (8005758 <HAL_I2C_Master_Transmit+0x1f4>)
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 fa92 	bl	8005ac0 <I2C_WaitOnFlagUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80055a2:	2302      	movs	r3, #2
 80055a4:	e0d3      	b.n	800574e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d101      	bne.n	80055b4 <HAL_I2C_Master_Transmit+0x50>
 80055b0:	2302      	movs	r3, #2
 80055b2:	e0cc      	b.n	800574e <HAL_I2C_Master_Transmit+0x1ea>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d007      	beq.n	80055da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f042 0201 	orr.w	r2, r2, #1
 80055d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2221      	movs	r2, #33	@ 0x21
 80055ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2210      	movs	r2, #16
 80055f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	893a      	ldrh	r2, [r7, #8]
 800560a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005610:	b29a      	uxth	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	4a50      	ldr	r2, [pc, #320]	@ (800575c <HAL_I2C_Master_Transmit+0x1f8>)
 800561a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800561c:	8979      	ldrh	r1, [r7, #10]
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	6a3a      	ldr	r2, [r7, #32]
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 f9ca 	bl	80059bc <I2C_MasterRequestWrite>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e08d      	b.n	800574e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005632:	2300      	movs	r3, #0
 8005634:	613b      	str	r3, [r7, #16]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	613b      	str	r3, [r7, #16]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	613b      	str	r3, [r7, #16]
 8005646:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005648:	e066      	b.n	8005718 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	6a39      	ldr	r1, [r7, #32]
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 fb50 	bl	8005cf4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00d      	beq.n	8005676 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565e:	2b04      	cmp	r3, #4
 8005660:	d107      	bne.n	8005672 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005670:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e06b      	b.n	800574e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567a:	781a      	ldrb	r2, [r3, #0]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005686:	1c5a      	adds	r2, r3, #1
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005690:	b29b      	uxth	r3, r3
 8005692:	3b01      	subs	r3, #1
 8005694:	b29a      	uxth	r2, r3
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800569e:	3b01      	subs	r3, #1
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	f003 0304 	and.w	r3, r3, #4
 80056b0:	2b04      	cmp	r3, #4
 80056b2:	d11b      	bne.n	80056ec <HAL_I2C_Master_Transmit+0x188>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d017      	beq.n	80056ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c0:	781a      	ldrb	r2, [r3, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056cc:	1c5a      	adds	r2, r3, #1
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	3b01      	subs	r3, #1
 80056da:	b29a      	uxth	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	6a39      	ldr	r1, [r7, #32]
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 fb47 	bl	8005d84 <I2C_WaitOnBTFFlagUntilTimeout>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00d      	beq.n	8005718 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005700:	2b04      	cmp	r3, #4
 8005702:	d107      	bne.n	8005714 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005712:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e01a      	b.n	800574e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800571c:	2b00      	cmp	r3, #0
 800571e:	d194      	bne.n	800564a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800572e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2220      	movs	r2, #32
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	e000      	b.n	800574e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800574c:	2302      	movs	r3, #2
  }
}
 800574e:	4618      	mov	r0, r3
 8005750:	3718      	adds	r7, #24
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	00100002 	.word	0x00100002
 800575c:	ffff0000 	.word	0xffff0000

08005760 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b08a      	sub	sp, #40	@ 0x28
 8005764:	af02      	add	r7, sp, #8
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	607a      	str	r2, [r7, #4]
 800576a:	603b      	str	r3, [r7, #0]
 800576c:	460b      	mov	r3, r1
 800576e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005770:	f7fe f97a 	bl	8003a68 <HAL_GetTick>
 8005774:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005776:	2300      	movs	r3, #0
 8005778:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b20      	cmp	r3, #32
 8005784:	f040 8111 	bne.w	80059aa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	9300      	str	r3, [sp, #0]
 800578c:	2319      	movs	r3, #25
 800578e:	2201      	movs	r2, #1
 8005790:	4988      	ldr	r1, [pc, #544]	@ (80059b4 <HAL_I2C_IsDeviceReady+0x254>)
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f994 	bl	8005ac0 <I2C_WaitOnFlagUntilTimeout>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800579e:	2302      	movs	r3, #2
 80057a0:	e104      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d101      	bne.n	80057b0 <HAL_I2C_IsDeviceReady+0x50>
 80057ac:	2302      	movs	r3, #2
 80057ae:	e0fd      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d007      	beq.n	80057d6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f042 0201 	orr.w	r2, r2, #1
 80057d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2224      	movs	r2, #36	@ 0x24
 80057ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	4a70      	ldr	r2, [pc, #448]	@ (80059b8 <HAL_I2C_IsDeviceReady+0x258>)
 80057f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005808:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	2200      	movs	r2, #0
 8005812:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f000 f952 	bl	8005ac0 <I2C_WaitOnFlagUntilTimeout>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00d      	beq.n	800583e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800582c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005830:	d103      	bne.n	800583a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005838:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e0b6      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800583e:	897b      	ldrh	r3, [r7, #10]
 8005840:	b2db      	uxtb	r3, r3
 8005842:	461a      	mov	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800584c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800584e:	f7fe f90b 	bl	8003a68 <HAL_GetTick>
 8005852:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	f003 0302 	and.w	r3, r3, #2
 800585e:	2b02      	cmp	r3, #2
 8005860:	bf0c      	ite	eq
 8005862:	2301      	moveq	r3, #1
 8005864:	2300      	movne	r3, #0
 8005866:	b2db      	uxtb	r3, r3
 8005868:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005874:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005878:	bf0c      	ite	eq
 800587a:	2301      	moveq	r3, #1
 800587c:	2300      	movne	r3, #0
 800587e:	b2db      	uxtb	r3, r3
 8005880:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005882:	e025      	b.n	80058d0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005884:	f7fe f8f0 	bl	8003a68 <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	683a      	ldr	r2, [r7, #0]
 8005890:	429a      	cmp	r2, r3
 8005892:	d302      	bcc.n	800589a <HAL_I2C_IsDeviceReady+0x13a>
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d103      	bne.n	80058a2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	22a0      	movs	r2, #160	@ 0xa0
 800589e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	f003 0302 	and.w	r3, r3, #2
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	bf0c      	ite	eq
 80058b0:	2301      	moveq	r3, #1
 80058b2:	2300      	movne	r3, #0
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058c6:	bf0c      	ite	eq
 80058c8:	2301      	moveq	r3, #1
 80058ca:	2300      	movne	r3, #0
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	2ba0      	cmp	r3, #160	@ 0xa0
 80058da:	d005      	beq.n	80058e8 <HAL_I2C_IsDeviceReady+0x188>
 80058dc:	7dfb      	ldrb	r3, [r7, #23]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d102      	bne.n	80058e8 <HAL_I2C_IsDeviceReady+0x188>
 80058e2:	7dbb      	ldrb	r3, [r7, #22]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d0cd      	beq.n	8005884 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d129      	bne.n	8005952 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800590c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800590e:	2300      	movs	r3, #0
 8005910:	613b      	str	r3, [r7, #16]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	695b      	ldr	r3, [r3, #20]
 8005918:	613b      	str	r3, [r7, #16]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	699b      	ldr	r3, [r3, #24]
 8005920:	613b      	str	r3, [r7, #16]
 8005922:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	9300      	str	r3, [sp, #0]
 8005928:	2319      	movs	r3, #25
 800592a:	2201      	movs	r2, #1
 800592c:	4921      	ldr	r1, [pc, #132]	@ (80059b4 <HAL_I2C_IsDeviceReady+0x254>)
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f000 f8c6 	bl	8005ac0 <I2C_WaitOnFlagUntilTimeout>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e036      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2220      	movs	r2, #32
 8005942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800594e:	2300      	movs	r3, #0
 8005950:	e02c      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005960:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800596a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	9300      	str	r3, [sp, #0]
 8005970:	2319      	movs	r3, #25
 8005972:	2201      	movs	r2, #1
 8005974:	490f      	ldr	r1, [pc, #60]	@ (80059b4 <HAL_I2C_IsDeviceReady+0x254>)
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f000 f8a2 	bl	8005ac0 <I2C_WaitOnFlagUntilTimeout>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d001      	beq.n	8005986 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e012      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	3301      	adds	r3, #1
 800598a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	429a      	cmp	r2, r3
 8005992:	f4ff af32 	bcc.w	80057fa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2220      	movs	r2, #32
 800599a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80059aa:	2302      	movs	r3, #2
  }
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3720      	adds	r7, #32
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	00100002 	.word	0x00100002
 80059b8:	ffff0000 	.word	0xffff0000

080059bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b088      	sub	sp, #32
 80059c0:	af02      	add	r7, sp, #8
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	607a      	str	r2, [r7, #4]
 80059c6:	603b      	str	r3, [r7, #0]
 80059c8:	460b      	mov	r3, r1
 80059ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2b08      	cmp	r3, #8
 80059d6:	d006      	beq.n	80059e6 <I2C_MasterRequestWrite+0x2a>
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d003      	beq.n	80059e6 <I2C_MasterRequestWrite+0x2a>
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80059e4:	d108      	bne.n	80059f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	e00b      	b.n	8005a10 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059fc:	2b12      	cmp	r3, #18
 80059fe:	d107      	bne.n	8005a10 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a0e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 f84f 	bl	8005ac0 <I2C_WaitOnFlagUntilTimeout>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d00d      	beq.n	8005a44 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a36:	d103      	bne.n	8005a40 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a3e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e035      	b.n	8005ab0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a4c:	d108      	bne.n	8005a60 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a4e:	897b      	ldrh	r3, [r7, #10]
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	461a      	mov	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a5c:	611a      	str	r2, [r3, #16]
 8005a5e:	e01b      	b.n	8005a98 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a60:	897b      	ldrh	r3, [r7, #10]
 8005a62:	11db      	asrs	r3, r3, #7
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	f003 0306 	and.w	r3, r3, #6
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	f063 030f 	orn	r3, r3, #15
 8005a70:	b2da      	uxtb	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	490e      	ldr	r1, [pc, #56]	@ (8005ab8 <I2C_MasterRequestWrite+0xfc>)
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	f000 f898 	bl	8005bb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e010      	b.n	8005ab0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a8e:	897b      	ldrh	r3, [r7, #10]
 8005a90:	b2da      	uxtb	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	4907      	ldr	r1, [pc, #28]	@ (8005abc <I2C_MasterRequestWrite+0x100>)
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 f888 	bl	8005bb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e000      	b.n	8005ab0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3718      	adds	r7, #24
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	00010008 	.word	0x00010008
 8005abc:	00010002 	.word	0x00010002

08005ac0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	603b      	str	r3, [r7, #0]
 8005acc:	4613      	mov	r3, r2
 8005ace:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ad0:	e048      	b.n	8005b64 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ad8:	d044      	beq.n	8005b64 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ada:	f7fd ffc5 	bl	8003a68 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	683a      	ldr	r2, [r7, #0]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d302      	bcc.n	8005af0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d139      	bne.n	8005b64 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	0c1b      	lsrs	r3, r3, #16
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d10d      	bne.n	8005b16 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	43da      	mvns	r2, r3
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	4013      	ands	r3, r2
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	bf0c      	ite	eq
 8005b0c:	2301      	moveq	r3, #1
 8005b0e:	2300      	movne	r3, #0
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	461a      	mov	r2, r3
 8005b14:	e00c      	b.n	8005b30 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	43da      	mvns	r2, r3
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	4013      	ands	r3, r2
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	bf0c      	ite	eq
 8005b28:	2301      	moveq	r3, #1
 8005b2a:	2300      	movne	r3, #0
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	461a      	mov	r2, r3
 8005b30:	79fb      	ldrb	r3, [r7, #7]
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d116      	bne.n	8005b64 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b50:	f043 0220 	orr.w	r2, r3, #32
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e023      	b.n	8005bac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	0c1b      	lsrs	r3, r3, #16
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d10d      	bne.n	8005b8a <I2C_WaitOnFlagUntilTimeout+0xca>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	43da      	mvns	r2, r3
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	4013      	ands	r3, r2
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	bf0c      	ite	eq
 8005b80:	2301      	moveq	r3, #1
 8005b82:	2300      	movne	r3, #0
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	461a      	mov	r2, r3
 8005b88:	e00c      	b.n	8005ba4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	43da      	mvns	r2, r3
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	4013      	ands	r3, r2
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	bf0c      	ite	eq
 8005b9c:	2301      	moveq	r3, #1
 8005b9e:	2300      	movne	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	79fb      	ldrb	r3, [r7, #7]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d093      	beq.n	8005ad2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
 8005bc0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005bc2:	e071      	b.n	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bd2:	d123      	bne.n	8005c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005be2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005bec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c08:	f043 0204 	orr.w	r2, r3, #4
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e067      	b.n	8005cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c22:	d041      	beq.n	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c24:	f7fd ff20 	bl	8003a68 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d302      	bcc.n	8005c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d136      	bne.n	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	0c1b      	lsrs	r3, r3, #16
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d10c      	bne.n	8005c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	43da      	mvns	r2, r3
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	4013      	ands	r3, r2
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	bf14      	ite	ne
 8005c56:	2301      	movne	r3, #1
 8005c58:	2300      	moveq	r3, #0
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	e00b      	b.n	8005c76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	43da      	mvns	r2, r3
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	4013      	ands	r3, r2
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	bf14      	ite	ne
 8005c70:	2301      	movne	r3, #1
 8005c72:	2300      	moveq	r3, #0
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d016      	beq.n	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2220      	movs	r2, #32
 8005c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c94:	f043 0220 	orr.w	r2, r3, #32
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e021      	b.n	8005cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	0c1b      	lsrs	r3, r3, #16
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d10c      	bne.n	8005ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	695b      	ldr	r3, [r3, #20]
 8005cb8:	43da      	mvns	r2, r3
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	bf14      	ite	ne
 8005cc4:	2301      	movne	r3, #1
 8005cc6:	2300      	moveq	r3, #0
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	e00b      	b.n	8005ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	699b      	ldr	r3, [r3, #24]
 8005cd2:	43da      	mvns	r2, r3
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	bf14      	ite	ne
 8005cde:	2301      	movne	r3, #1
 8005ce0:	2300      	moveq	r3, #0
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f47f af6d 	bne.w	8005bc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	60b9      	str	r1, [r7, #8]
 8005cfe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d00:	e034      	b.n	8005d6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d02:	68f8      	ldr	r0, [r7, #12]
 8005d04:	f000 f886 	bl	8005e14 <I2C_IsAcknowledgeFailed>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d001      	beq.n	8005d12 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e034      	b.n	8005d7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d18:	d028      	beq.n	8005d6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d1a:	f7fd fea5 	bl	8003a68 <HAL_GetTick>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	68ba      	ldr	r2, [r7, #8]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d302      	bcc.n	8005d30 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d11d      	bne.n	8005d6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d3a:	2b80      	cmp	r3, #128	@ 0x80
 8005d3c:	d016      	beq.n	8005d6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2200      	movs	r2, #0
 8005d42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2220      	movs	r2, #32
 8005d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d58:	f043 0220 	orr.w	r2, r3, #32
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e007      	b.n	8005d7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d76:	2b80      	cmp	r3, #128	@ 0x80
 8005d78:	d1c3      	bne.n	8005d02 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3710      	adds	r7, #16
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d90:	e034      	b.n	8005dfc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f000 f83e 	bl	8005e14 <I2C_IsAcknowledgeFailed>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e034      	b.n	8005e0c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005da8:	d028      	beq.n	8005dfc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005daa:	f7fd fe5d 	bl	8003a68 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	68ba      	ldr	r2, [r7, #8]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d302      	bcc.n	8005dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d11d      	bne.n	8005dfc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	695b      	ldr	r3, [r3, #20]
 8005dc6:	f003 0304 	and.w	r3, r3, #4
 8005dca:	2b04      	cmp	r3, #4
 8005dcc:	d016      	beq.n	8005dfc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2220      	movs	r2, #32
 8005dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de8:	f043 0220 	orr.w	r2, r3, #32
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e007      	b.n	8005e0c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	f003 0304 	and.w	r3, r3, #4
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	d1c3      	bne.n	8005d92 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3710      	adds	r7, #16
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e2a:	d11b      	bne.n	8005e64 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005e34:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2220      	movs	r2, #32
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e50:	f043 0204 	orr.w	r2, r3, #4
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e000      	b.n	8005e66 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b083      	sub	sp, #12
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
 8005e7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b20      	cmp	r3, #32
 8005e86:	d129      	bne.n	8005edc <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2224      	movs	r2, #36	@ 0x24
 8005e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 0201 	bic.w	r2, r2, #1
 8005e9e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0210 	bic.w	r2, r2, #16
 8005eae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f042 0201 	orr.w	r2, r2, #1
 8005ece:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2220      	movs	r2, #32
 8005ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	e000      	b.n	8005ede <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005edc:	2302      	movs	r3, #2
  }
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005eea:	b480      	push	{r7}
 8005eec:	b085      	sub	sp, #20
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
 8005ef2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	2b20      	cmp	r3, #32
 8005f02:	d12a      	bne.n	8005f5a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2224      	movs	r2, #36	@ 0x24
 8005f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0201 	bic.w	r2, r2, #1
 8005f1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f22:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005f24:	89fb      	ldrh	r3, [r7, #14]
 8005f26:	f023 030f 	bic.w	r3, r3, #15
 8005f2a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	89fb      	ldrh	r3, [r7, #14]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	89fa      	ldrh	r2, [r7, #14]
 8005f3c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f042 0201 	orr.w	r2, r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2220      	movs	r2, #32
 8005f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005f56:	2300      	movs	r3, #0
 8005f58:	e000      	b.n	8005f5c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005f5a:	2302      	movs	r3, #2
  }
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3714      	adds	r7, #20
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b088      	sub	sp, #32
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d101      	bne.n	8005f7a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e128      	b.n	80061cc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d109      	bne.n	8005f9a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a90      	ldr	r2, [pc, #576]	@ (80061d4 <HAL_I2S_Init+0x26c>)
 8005f92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f7fd fabd 	bl	8003514 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2202      	movs	r2, #2
 8005f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	69db      	ldr	r3, [r3, #28]
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	6812      	ldr	r2, [r2, #0]
 8005fac:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005fb0:	f023 030f 	bic.w	r3, r3, #15
 8005fb4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2202      	movs	r2, #2
 8005fbc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	695b      	ldr	r3, [r3, #20]
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d060      	beq.n	8006088 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d102      	bne.n	8005fd4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005fce:	2310      	movs	r3, #16
 8005fd0:	617b      	str	r3, [r7, #20]
 8005fd2:	e001      	b.n	8005fd8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005fd4:	2320      	movs	r3, #32
 8005fd6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	2b20      	cmp	r3, #32
 8005fde:	d802      	bhi.n	8005fe6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	005b      	lsls	r3, r3, #1
 8005fe4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005fe6:	2001      	movs	r0, #1
 8005fe8:	f001 fcc8 	bl	800797c <HAL_RCCEx_GetPeriphCLKFreq>
 8005fec:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ff6:	d125      	bne.n	8006044 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d010      	beq.n	8006022 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	fbb2 f2f3 	udiv	r2, r2, r3
 800600a:	4613      	mov	r3, r2
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	4413      	add	r3, r2
 8006010:	005b      	lsls	r3, r3, #1
 8006012:	461a      	mov	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	fbb2 f3f3 	udiv	r3, r2, r3
 800601c:	3305      	adds	r3, #5
 800601e:	613b      	str	r3, [r7, #16]
 8006020:	e01f      	b.n	8006062 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	00db      	lsls	r3, r3, #3
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	fbb2 f2f3 	udiv	r2, r2, r3
 800602c:	4613      	mov	r3, r2
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	4413      	add	r3, r2
 8006032:	005b      	lsls	r3, r3, #1
 8006034:	461a      	mov	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	fbb2 f3f3 	udiv	r3, r2, r3
 800603e:	3305      	adds	r3, #5
 8006040:	613b      	str	r3, [r7, #16]
 8006042:	e00e      	b.n	8006062 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	fbb2 f2f3 	udiv	r2, r2, r3
 800604c:	4613      	mov	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4413      	add	r3, r2
 8006052:	005b      	lsls	r3, r3, #1
 8006054:	461a      	mov	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	fbb2 f3f3 	udiv	r3, r2, r3
 800605e:	3305      	adds	r3, #5
 8006060:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	4a5c      	ldr	r2, [pc, #368]	@ (80061d8 <HAL_I2S_Init+0x270>)
 8006066:	fba2 2303 	umull	r2, r3, r2, r3
 800606a:	08db      	lsrs	r3, r3, #3
 800606c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	f003 0301 	and.w	r3, r3, #1
 8006074:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	085b      	lsrs	r3, r3, #1
 800607e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	021b      	lsls	r3, r3, #8
 8006084:	61bb      	str	r3, [r7, #24]
 8006086:	e003      	b.n	8006090 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006088:	2302      	movs	r3, #2
 800608a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800608c:	2300      	movs	r3, #0
 800608e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	2b01      	cmp	r3, #1
 8006094:	d902      	bls.n	800609c <HAL_I2S_Init+0x134>
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	2bff      	cmp	r3, #255	@ 0xff
 800609a:	d907      	bls.n	80060ac <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a0:	f043 0210 	orr.w	r2, r3, #16
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e08f      	b.n	80061cc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	691a      	ldr	r2, [r3, #16]
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	ea42 0103 	orr.w	r1, r2, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	69fa      	ldr	r2, [r7, #28]
 80060bc:	430a      	orrs	r2, r1
 80060be:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	69db      	ldr	r3, [r3, #28]
 80060c6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80060ca:	f023 030f 	bic.w	r3, r3, #15
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	6851      	ldr	r1, [r2, #4]
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	6892      	ldr	r2, [r2, #8]
 80060d6:	4311      	orrs	r1, r2
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	68d2      	ldr	r2, [r2, #12]
 80060dc:	4311      	orrs	r1, r2
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	6992      	ldr	r2, [r2, #24]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	431a      	orrs	r2, r3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060ee:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d161      	bne.n	80061bc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a38      	ldr	r2, [pc, #224]	@ (80061dc <HAL_I2S_Init+0x274>)
 80060fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a37      	ldr	r2, [pc, #220]	@ (80061e0 <HAL_I2S_Init+0x278>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d101      	bne.n	800610c <HAL_I2S_Init+0x1a4>
 8006108:	4b36      	ldr	r3, [pc, #216]	@ (80061e4 <HAL_I2S_Init+0x27c>)
 800610a:	e001      	b.n	8006110 <HAL_I2S_Init+0x1a8>
 800610c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	6812      	ldr	r2, [r2, #0]
 8006116:	4932      	ldr	r1, [pc, #200]	@ (80061e0 <HAL_I2S_Init+0x278>)
 8006118:	428a      	cmp	r2, r1
 800611a:	d101      	bne.n	8006120 <HAL_I2S_Init+0x1b8>
 800611c:	4a31      	ldr	r2, [pc, #196]	@ (80061e4 <HAL_I2S_Init+0x27c>)
 800611e:	e001      	b.n	8006124 <HAL_I2S_Init+0x1bc>
 8006120:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8006124:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006128:	f023 030f 	bic.w	r3, r3, #15
 800612c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a2b      	ldr	r2, [pc, #172]	@ (80061e0 <HAL_I2S_Init+0x278>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d101      	bne.n	800613c <HAL_I2S_Init+0x1d4>
 8006138:	4b2a      	ldr	r3, [pc, #168]	@ (80061e4 <HAL_I2S_Init+0x27c>)
 800613a:	e001      	b.n	8006140 <HAL_I2S_Init+0x1d8>
 800613c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006140:	2202      	movs	r2, #2
 8006142:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a25      	ldr	r2, [pc, #148]	@ (80061e0 <HAL_I2S_Init+0x278>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d101      	bne.n	8006152 <HAL_I2S_Init+0x1ea>
 800614e:	4b25      	ldr	r3, [pc, #148]	@ (80061e4 <HAL_I2S_Init+0x27c>)
 8006150:	e001      	b.n	8006156 <HAL_I2S_Init+0x1ee>
 8006152:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006162:	d003      	beq.n	800616c <HAL_I2S_Init+0x204>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d103      	bne.n	8006174 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800616c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006170:	613b      	str	r3, [r7, #16]
 8006172:	e001      	b.n	8006178 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006174:	2300      	movs	r3, #0
 8006176:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006182:	4313      	orrs	r3, r2
 8006184:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800618c:	4313      	orrs	r3, r2
 800618e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006196:	4313      	orrs	r3, r2
 8006198:	b29a      	uxth	r2, r3
 800619a:	897b      	ldrh	r3, [r7, #10]
 800619c:	4313      	orrs	r3, r2
 800619e:	b29b      	uxth	r3, r3
 80061a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80061a4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a0d      	ldr	r2, [pc, #52]	@ (80061e0 <HAL_I2S_Init+0x278>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d101      	bne.n	80061b4 <HAL_I2S_Init+0x24c>
 80061b0:	4b0c      	ldr	r3, [pc, #48]	@ (80061e4 <HAL_I2S_Init+0x27c>)
 80061b2:	e001      	b.n	80061b8 <HAL_I2S_Init+0x250>
 80061b4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061b8:	897a      	ldrh	r2, [r7, #10]
 80061ba:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3720      	adds	r7, #32
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	080064e5 	.word	0x080064e5
 80061d8:	cccccccd 	.word	0xcccccccd
 80061dc:	080065f9 	.word	0x080065f9
 80061e0:	40003800 	.word	0x40003800
 80061e4:	40003400 	.word	0x40003400

080061e8 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b086      	sub	sp, #24
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	4613      	mov	r3, r2
 80061f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d002      	beq.n	8006202 <HAL_I2S_Receive_DMA+0x1a>
 80061fc:	88fb      	ldrh	r3, [r7, #6]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e09d      	b.n	8006342 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b01      	cmp	r3, #1
 8006210:	d001      	beq.n	8006216 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8006212:	2302      	movs	r3, #2
 8006214:	e095      	b.n	8006342 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b01      	cmp	r3, #1
 8006220:	d101      	bne.n	8006226 <HAL_I2S_Receive_DMA+0x3e>
 8006222:	2302      	movs	r3, #2
 8006224:	e08d      	b.n	8006342 <HAL_I2S_Receive_DMA+0x15a>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2204      	movs	r2, #4
 8006232:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69db      	ldr	r3, [r3, #28]
 8006248:	f003 0307 	and.w	r3, r3, #7
 800624c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	2b03      	cmp	r3, #3
 8006252:	d002      	beq.n	800625a <HAL_I2S_Receive_DMA+0x72>
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	2b05      	cmp	r3, #5
 8006258:	d10a      	bne.n	8006270 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 800625a:	88fb      	ldrh	r3, [r7, #6]
 800625c:	005b      	lsls	r3, r3, #1
 800625e:	b29a      	uxth	r2, r3
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8006264:	88fb      	ldrh	r3, [r7, #6]
 8006266:	005b      	lsls	r3, r3, #1
 8006268:	b29a      	uxth	r2, r3
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	865a      	strh	r2, [r3, #50]	@ 0x32
 800626e:	e005      	b.n	800627c <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	88fa      	ldrh	r2, [r7, #6]
 8006274:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	88fa      	ldrh	r2, [r7, #6]
 800627a:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006280:	4a32      	ldr	r2, [pc, #200]	@ (800634c <HAL_I2S_Receive_DMA+0x164>)
 8006282:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006288:	4a31      	ldr	r2, [pc, #196]	@ (8006350 <HAL_I2S_Receive_DMA+0x168>)
 800628a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006290:	4a30      	ldr	r2, [pc, #192]	@ (8006354 <HAL_I2S_Receive_DMA+0x16c>)
 8006292:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800629e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062a2:	d10a      	bne.n	80062ba <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80062a4:	2300      	movs	r3, #0
 80062a6:	613b      	str	r3, [r7, #16]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	613b      	str	r3, [r7, #16]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	613b      	str	r3, [r7, #16]
 80062b8:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	330c      	adds	r3, #12
 80062c4:	4619      	mov	r1, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ca:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80062d0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80062d2:	f7fe f82b 	bl	800432c <HAL_DMA_Start_IT>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00f      	beq.n	80062fc <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e0:	f043 0208 	orr.w	r2, r3, #8
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e022      	b.n	8006342 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b00      	cmp	r3, #0
 8006310:	d107      	bne.n	8006322 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	685a      	ldr	r2, [r3, #4]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f042 0201 	orr.w	r2, r2, #1
 8006320:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	69db      	ldr	r3, [r3, #28]
 8006328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800632c:	2b00      	cmp	r3, #0
 800632e:	d107      	bne.n	8006340 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	69da      	ldr	r2, [r3, #28]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800633e:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3718      	adds	r7, #24
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	080063c3 	.word	0x080063c3
 8006350:	08006381 	.word	0x08006381
 8006354:	080063df 	.word	0x080063df

08006358 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr

0800636c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	69db      	ldr	r3, [r3, #28]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d10e      	bne.n	80063b4 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0201 	bic.w	r2, r2, #1
 80063a4:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f7fb fba3 	bl	8001b00 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80063ba:	bf00      	nop
 80063bc:	3710      	adds	r7, #16
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}

080063c2 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80063c2:	b580      	push	{r7, lr}
 80063c4:	b084      	sub	sp, #16
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ce:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f7fb fb7b 	bl	8001acc <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80063d6:	bf00      	nop
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b084      	sub	sp, #16
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ea:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	685a      	ldr	r2, [r3, #4]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f022 0203 	bic.w	r2, r2, #3
 80063fa:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2200      	movs	r2, #0
 8006406:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006414:	f043 0208 	orr.w	r2, r3, #8
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800641c:	68f8      	ldr	r0, [r7, #12]
 800641e:	f7ff ffa5 	bl	800636c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006422:	bf00      	nop
 8006424:	3710      	adds	r7, #16
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}

0800642a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800642a:	b580      	push	{r7, lr}
 800642c:	b082      	sub	sp, #8
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006436:	881a      	ldrh	r2, [r3, #0]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006442:	1c9a      	adds	r2, r3, #2
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800644c:	b29b      	uxth	r3, r3
 800644e:	3b01      	subs	r3, #1
 8006450:	b29a      	uxth	r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800645a:	b29b      	uxth	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10e      	bne.n	800647e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	685a      	ldr	r2, [r3, #4]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800646e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f7ff ff6d 	bl	8006358 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800647e:	bf00      	nop
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}

08006486 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b082      	sub	sp, #8
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68da      	ldr	r2, [r3, #12]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006498:	b292      	uxth	r2, r2
 800649a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a0:	1c9a      	adds	r2, r3, #2
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d10e      	bne.n	80064dc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80064cc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f7fb fb12 	bl	8001b00 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80064dc:	bf00      	nop
 80064de:	3708      	adds	r7, #8
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	2b04      	cmp	r3, #4
 80064fe:	d13a      	bne.n	8006576 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f003 0301 	and.w	r3, r3, #1
 8006506:	2b01      	cmp	r3, #1
 8006508:	d109      	bne.n	800651e <I2S_IRQHandler+0x3a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006514:	2b40      	cmp	r3, #64	@ 0x40
 8006516:	d102      	bne.n	800651e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f7ff ffb4 	bl	8006486 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006524:	2b40      	cmp	r3, #64	@ 0x40
 8006526:	d126      	bne.n	8006576 <I2S_IRQHandler+0x92>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f003 0320 	and.w	r3, r3, #32
 8006532:	2b20      	cmp	r3, #32
 8006534:	d11f      	bne.n	8006576 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	685a      	ldr	r2, [r3, #4]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006544:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006546:	2300      	movs	r3, #0
 8006548:	613b      	str	r3, [r7, #16]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	613b      	str	r3, [r7, #16]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	613b      	str	r3, [r7, #16]
 800655a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006568:	f043 0202 	orr.w	r2, r3, #2
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7ff fefb 	bl	800636c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b03      	cmp	r3, #3
 8006580:	d136      	bne.n	80065f0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	f003 0302 	and.w	r3, r3, #2
 8006588:	2b02      	cmp	r3, #2
 800658a:	d109      	bne.n	80065a0 <I2S_IRQHandler+0xbc>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006596:	2b80      	cmp	r3, #128	@ 0x80
 8006598:	d102      	bne.n	80065a0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f7ff ff45 	bl	800642a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	f003 0308 	and.w	r3, r3, #8
 80065a6:	2b08      	cmp	r3, #8
 80065a8:	d122      	bne.n	80065f0 <I2S_IRQHandler+0x10c>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f003 0320 	and.w	r3, r3, #32
 80065b4:	2b20      	cmp	r3, #32
 80065b6:	d11b      	bne.n	80065f0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80065c6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80065c8:	2300      	movs	r3, #0
 80065ca:	60fb      	str	r3, [r7, #12]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	60fb      	str	r3, [r7, #12]
 80065d4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065e2:	f043 0204 	orr.w	r2, r3, #4
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7ff febe 	bl	800636c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80065f0:	bf00      	nop
 80065f2:	3718      	adds	r7, #24
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b088      	sub	sp, #32
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a92      	ldr	r2, [pc, #584]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d101      	bne.n	8006616 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006612:	4b92      	ldr	r3, [pc, #584]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006614:	e001      	b.n	800661a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006616:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a8b      	ldr	r2, [pc, #556]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d101      	bne.n	8006634 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006630:	4b8a      	ldr	r3, [pc, #552]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006632:	e001      	b.n	8006638 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006634:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006644:	d004      	beq.n	8006650 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	2b00      	cmp	r3, #0
 800664c:	f040 8099 	bne.w	8006782 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b02      	cmp	r3, #2
 8006658:	d107      	bne.n	800666a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006660:	2b00      	cmp	r3, #0
 8006662:	d002      	beq.n	800666a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 f925 	bl	80068b4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	f003 0301 	and.w	r3, r3, #1
 8006670:	2b01      	cmp	r3, #1
 8006672:	d107      	bne.n	8006684 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667a:	2b00      	cmp	r3, #0
 800667c:	d002      	beq.n	8006684 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f9c8 	bl	8006a14 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800668a:	2b40      	cmp	r3, #64	@ 0x40
 800668c:	d13a      	bne.n	8006704 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	f003 0320 	and.w	r3, r3, #32
 8006694:	2b00      	cmp	r3, #0
 8006696:	d035      	beq.n	8006704 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a6e      	ldr	r2, [pc, #440]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d101      	bne.n	80066a6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80066a2:	4b6e      	ldr	r3, [pc, #440]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80066a4:	e001      	b.n	80066aa <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80066a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80066aa:	685a      	ldr	r2, [r3, #4]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4969      	ldr	r1, [pc, #420]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80066b2:	428b      	cmp	r3, r1
 80066b4:	d101      	bne.n	80066ba <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80066b6:	4b69      	ldr	r3, [pc, #420]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80066b8:	e001      	b.n	80066be <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80066ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80066be:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80066c2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80066d2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80066d4:	2300      	movs	r3, #0
 80066d6:	60fb      	str	r3, [r7, #12]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	60fb      	str	r3, [r7, #12]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	60fb      	str	r3, [r7, #12]
 80066e8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066f6:	f043 0202 	orr.w	r2, r3, #2
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7ff fe34 	bl	800636c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	f003 0308 	and.w	r3, r3, #8
 800670a:	2b08      	cmp	r3, #8
 800670c:	f040 80c3 	bne.w	8006896 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	f003 0320 	and.w	r3, r3, #32
 8006716:	2b00      	cmp	r3, #0
 8006718:	f000 80bd 	beq.w	8006896 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800672a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a49      	ldr	r2, [pc, #292]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d101      	bne.n	800673a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006736:	4b49      	ldr	r3, [pc, #292]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006738:	e001      	b.n	800673e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800673a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800673e:	685a      	ldr	r2, [r3, #4]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4944      	ldr	r1, [pc, #272]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006746:	428b      	cmp	r3, r1
 8006748:	d101      	bne.n	800674e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800674a:	4b44      	ldr	r3, [pc, #272]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800674c:	e001      	b.n	8006752 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800674e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006752:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006756:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006758:	2300      	movs	r3, #0
 800675a:	60bb      	str	r3, [r7, #8]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	60bb      	str	r3, [r7, #8]
 8006764:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2201      	movs	r2, #1
 800676a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006772:	f043 0204 	orr.w	r2, r3, #4
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f7ff fdf6 	bl	800636c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006780:	e089      	b.n	8006896 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006782:	69bb      	ldr	r3, [r7, #24]
 8006784:	f003 0302 	and.w	r3, r3, #2
 8006788:	2b02      	cmp	r3, #2
 800678a:	d107      	bne.n	800679c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006792:	2b00      	cmp	r3, #0
 8006794:	d002      	beq.n	800679c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 f8be 	bl	8006918 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	f003 0301 	and.w	r3, r3, #1
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d107      	bne.n	80067b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d002      	beq.n	80067b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 f8fd 	bl	80069b0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067bc:	2b40      	cmp	r3, #64	@ 0x40
 80067be:	d12f      	bne.n	8006820 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d02a      	beq.n	8006820 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	685a      	ldr	r2, [r3, #4]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80067d8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a1e      	ldr	r2, [pc, #120]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d101      	bne.n	80067e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80067e4:	4b1d      	ldr	r3, [pc, #116]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80067e6:	e001      	b.n	80067ec <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80067e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80067ec:	685a      	ldr	r2, [r3, #4]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4919      	ldr	r1, [pc, #100]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80067f4:	428b      	cmp	r3, r1
 80067f6:	d101      	bne.n	80067fc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80067f8:	4b18      	ldr	r3, [pc, #96]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80067fa:	e001      	b.n	8006800 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80067fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006800:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006804:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2201      	movs	r2, #1
 800680a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006812:	f043 0202 	orr.w	r2, r3, #2
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f7ff fda6 	bl	800636c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	f003 0308 	and.w	r3, r3, #8
 8006826:	2b08      	cmp	r3, #8
 8006828:	d136      	bne.n	8006898 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	f003 0320 	and.w	r3, r3, #32
 8006830:	2b00      	cmp	r3, #0
 8006832:	d031      	beq.n	8006898 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a07      	ldr	r2, [pc, #28]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d101      	bne.n	8006842 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800683e:	4b07      	ldr	r3, [pc, #28]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006840:	e001      	b.n	8006846 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006842:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4902      	ldr	r1, [pc, #8]	@ (8006858 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800684e:	428b      	cmp	r3, r1
 8006850:	d106      	bne.n	8006860 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006852:	4b02      	ldr	r3, [pc, #8]	@ (800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006854:	e006      	b.n	8006864 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006856:	bf00      	nop
 8006858:	40003800 	.word	0x40003800
 800685c:	40003400 	.word	0x40003400
 8006860:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006864:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006868:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685a      	ldr	r2, [r3, #4]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006878:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2201      	movs	r2, #1
 800687e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006886:	f043 0204 	orr.w	r2, r3, #4
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f7ff fd6c 	bl	800636c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006894:	e000      	b.n	8006898 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006896:	bf00      	nop
}
 8006898:	bf00      	nop
 800689a:	3720      	adds	r7, #32
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068c0:	1c99      	adds	r1, r3, #2
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	6251      	str	r1, [r2, #36]	@ 0x24
 80068c6:	881a      	ldrh	r2, [r3, #0]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	3b01      	subs	r3, #1
 80068d6:	b29a      	uxth	r2, r3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d113      	bne.n	800690e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80068f4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d106      	bne.n	800690e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f7ff ffc9 	bl	80068a0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800690e:	bf00      	nop
 8006910:	3708      	adds	r7, #8
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
	...

08006918 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006924:	1c99      	adds	r1, r3, #2
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	6251      	str	r1, [r2, #36]	@ 0x24
 800692a:	8819      	ldrh	r1, [r3, #0]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a1d      	ldr	r2, [pc, #116]	@ (80069a8 <I2SEx_TxISR_I2SExt+0x90>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d101      	bne.n	800693a <I2SEx_TxISR_I2SExt+0x22>
 8006936:	4b1d      	ldr	r3, [pc, #116]	@ (80069ac <I2SEx_TxISR_I2SExt+0x94>)
 8006938:	e001      	b.n	800693e <I2SEx_TxISR_I2SExt+0x26>
 800693a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800693e:	460a      	mov	r2, r1
 8006940:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006946:	b29b      	uxth	r3, r3
 8006948:	3b01      	subs	r3, #1
 800694a:	b29a      	uxth	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006954:	b29b      	uxth	r3, r3
 8006956:	2b00      	cmp	r3, #0
 8006958:	d121      	bne.n	800699e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a12      	ldr	r2, [pc, #72]	@ (80069a8 <I2SEx_TxISR_I2SExt+0x90>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d101      	bne.n	8006968 <I2SEx_TxISR_I2SExt+0x50>
 8006964:	4b11      	ldr	r3, [pc, #68]	@ (80069ac <I2SEx_TxISR_I2SExt+0x94>)
 8006966:	e001      	b.n	800696c <I2SEx_TxISR_I2SExt+0x54>
 8006968:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800696c:	685a      	ldr	r2, [r3, #4]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	490d      	ldr	r1, [pc, #52]	@ (80069a8 <I2SEx_TxISR_I2SExt+0x90>)
 8006974:	428b      	cmp	r3, r1
 8006976:	d101      	bne.n	800697c <I2SEx_TxISR_I2SExt+0x64>
 8006978:	4b0c      	ldr	r3, [pc, #48]	@ (80069ac <I2SEx_TxISR_I2SExt+0x94>)
 800697a:	e001      	b.n	8006980 <I2SEx_TxISR_I2SExt+0x68>
 800697c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006980:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006984:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800698a:	b29b      	uxth	r3, r3
 800698c:	2b00      	cmp	r3, #0
 800698e:	d106      	bne.n	800699e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f7ff ff81 	bl	80068a0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800699e:	bf00      	nop
 80069a0:	3708      	adds	r7, #8
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	40003800 	.word	0x40003800
 80069ac:	40003400 	.word	0x40003400

080069b0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b082      	sub	sp, #8
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68d8      	ldr	r0, [r3, #12]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c2:	1c99      	adds	r1, r3, #2
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80069c8:	b282      	uxth	r2, r0
 80069ca:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	3b01      	subs	r3, #1
 80069d4:	b29a      	uxth	r2, r3
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80069de:	b29b      	uxth	r3, r3
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d113      	bne.n	8006a0c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	685a      	ldr	r2, [r3, #4]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80069f2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d106      	bne.n	8006a0c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2201      	movs	r2, #1
 8006a02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f7ff ff4a 	bl	80068a0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006a0c:	bf00      	nop
 8006a0e:	3708      	adds	r7, #8
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a20      	ldr	r2, [pc, #128]	@ (8006aa4 <I2SEx_RxISR_I2SExt+0x90>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d101      	bne.n	8006a2a <I2SEx_RxISR_I2SExt+0x16>
 8006a26:	4b20      	ldr	r3, [pc, #128]	@ (8006aa8 <I2SEx_RxISR_I2SExt+0x94>)
 8006a28:	e001      	b.n	8006a2e <I2SEx_RxISR_I2SExt+0x1a>
 8006a2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a2e:	68d8      	ldr	r0, [r3, #12]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a34:	1c99      	adds	r1, r3, #2
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006a3a:	b282      	uxth	r2, r0
 8006a3c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	3b01      	subs	r3, #1
 8006a46:	b29a      	uxth	r2, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d121      	bne.n	8006a9a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a12      	ldr	r2, [pc, #72]	@ (8006aa4 <I2SEx_RxISR_I2SExt+0x90>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d101      	bne.n	8006a64 <I2SEx_RxISR_I2SExt+0x50>
 8006a60:	4b11      	ldr	r3, [pc, #68]	@ (8006aa8 <I2SEx_RxISR_I2SExt+0x94>)
 8006a62:	e001      	b.n	8006a68 <I2SEx_RxISR_I2SExt+0x54>
 8006a64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	490d      	ldr	r1, [pc, #52]	@ (8006aa4 <I2SEx_RxISR_I2SExt+0x90>)
 8006a70:	428b      	cmp	r3, r1
 8006a72:	d101      	bne.n	8006a78 <I2SEx_RxISR_I2SExt+0x64>
 8006a74:	4b0c      	ldr	r3, [pc, #48]	@ (8006aa8 <I2SEx_RxISR_I2SExt+0x94>)
 8006a76:	e001      	b.n	8006a7c <I2SEx_RxISR_I2SExt+0x68>
 8006a78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a7c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006a80:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d106      	bne.n	8006a9a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f7ff ff03 	bl	80068a0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006a9a:	bf00      	nop
 8006a9c:	3708      	adds	r7, #8
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	40003800 	.word	0x40003800
 8006aa8:	40003400 	.word	0x40003400

08006aac <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af02      	add	r7, sp, #8
 8006ab2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e101      	b.n	8006cc2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d106      	bne.n	8006ade <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f7fc fe59 	bl	8003790 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2203      	movs	r2, #3
 8006ae2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006aec:	d102      	bne.n	8006af4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4618      	mov	r0, r3
 8006afa:	f001 ff71 	bl	80089e0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6818      	ldr	r0, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	7c1a      	ldrb	r2, [r3, #16]
 8006b06:	f88d 2000 	strb.w	r2, [sp]
 8006b0a:	3304      	adds	r3, #4
 8006b0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b0e:	f001 ff03 	bl	8008918 <USB_CoreInit>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d005      	beq.n	8006b24 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2202      	movs	r2, #2
 8006b1c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e0ce      	b.n	8006cc2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2100      	movs	r1, #0
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f001 ff69 	bl	8008a02 <USB_SetCurrentMode>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d005      	beq.n	8006b42 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2202      	movs	r2, #2
 8006b3a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e0bf      	b.n	8006cc2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b42:	2300      	movs	r3, #0
 8006b44:	73fb      	strb	r3, [r7, #15]
 8006b46:	e04a      	b.n	8006bde <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006b48:	7bfa      	ldrb	r2, [r7, #15]
 8006b4a:	6879      	ldr	r1, [r7, #4]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	00db      	lsls	r3, r3, #3
 8006b50:	4413      	add	r3, r2
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	440b      	add	r3, r1
 8006b56:	3315      	adds	r3, #21
 8006b58:	2201      	movs	r2, #1
 8006b5a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006b5c:	7bfa      	ldrb	r2, [r7, #15]
 8006b5e:	6879      	ldr	r1, [r7, #4]
 8006b60:	4613      	mov	r3, r2
 8006b62:	00db      	lsls	r3, r3, #3
 8006b64:	4413      	add	r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	440b      	add	r3, r1
 8006b6a:	3314      	adds	r3, #20
 8006b6c:	7bfa      	ldrb	r2, [r7, #15]
 8006b6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006b70:	7bfa      	ldrb	r2, [r7, #15]
 8006b72:	7bfb      	ldrb	r3, [r7, #15]
 8006b74:	b298      	uxth	r0, r3
 8006b76:	6879      	ldr	r1, [r7, #4]
 8006b78:	4613      	mov	r3, r2
 8006b7a:	00db      	lsls	r3, r3, #3
 8006b7c:	4413      	add	r3, r2
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	440b      	add	r3, r1
 8006b82:	332e      	adds	r3, #46	@ 0x2e
 8006b84:	4602      	mov	r2, r0
 8006b86:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006b88:	7bfa      	ldrb	r2, [r7, #15]
 8006b8a:	6879      	ldr	r1, [r7, #4]
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	00db      	lsls	r3, r3, #3
 8006b90:	4413      	add	r3, r2
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	440b      	add	r3, r1
 8006b96:	3318      	adds	r3, #24
 8006b98:	2200      	movs	r2, #0
 8006b9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006b9c:	7bfa      	ldrb	r2, [r7, #15]
 8006b9e:	6879      	ldr	r1, [r7, #4]
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	00db      	lsls	r3, r3, #3
 8006ba4:	4413      	add	r3, r2
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	440b      	add	r3, r1
 8006baa:	331c      	adds	r3, #28
 8006bac:	2200      	movs	r2, #0
 8006bae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006bb0:	7bfa      	ldrb	r2, [r7, #15]
 8006bb2:	6879      	ldr	r1, [r7, #4]
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	00db      	lsls	r3, r3, #3
 8006bb8:	4413      	add	r3, r2
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	440b      	add	r3, r1
 8006bbe:	3320      	adds	r3, #32
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006bc4:	7bfa      	ldrb	r2, [r7, #15]
 8006bc6:	6879      	ldr	r1, [r7, #4]
 8006bc8:	4613      	mov	r3, r2
 8006bca:	00db      	lsls	r3, r3, #3
 8006bcc:	4413      	add	r3, r2
 8006bce:	009b      	lsls	r3, r3, #2
 8006bd0:	440b      	add	r3, r1
 8006bd2:	3324      	adds	r3, #36	@ 0x24
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006bd8:	7bfb      	ldrb	r3, [r7, #15]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	73fb      	strb	r3, [r7, #15]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	791b      	ldrb	r3, [r3, #4]
 8006be2:	7bfa      	ldrb	r2, [r7, #15]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d3af      	bcc.n	8006b48 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006be8:	2300      	movs	r3, #0
 8006bea:	73fb      	strb	r3, [r7, #15]
 8006bec:	e044      	b.n	8006c78 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006bee:	7bfa      	ldrb	r2, [r7, #15]
 8006bf0:	6879      	ldr	r1, [r7, #4]
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	00db      	lsls	r3, r3, #3
 8006bf6:	4413      	add	r3, r2
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	440b      	add	r3, r1
 8006bfc:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006c00:	2200      	movs	r2, #0
 8006c02:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006c04:	7bfa      	ldrb	r2, [r7, #15]
 8006c06:	6879      	ldr	r1, [r7, #4]
 8006c08:	4613      	mov	r3, r2
 8006c0a:	00db      	lsls	r3, r3, #3
 8006c0c:	4413      	add	r3, r2
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	440b      	add	r3, r1
 8006c12:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006c16:	7bfa      	ldrb	r2, [r7, #15]
 8006c18:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006c1a:	7bfa      	ldrb	r2, [r7, #15]
 8006c1c:	6879      	ldr	r1, [r7, #4]
 8006c1e:	4613      	mov	r3, r2
 8006c20:	00db      	lsls	r3, r3, #3
 8006c22:	4413      	add	r3, r2
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	440b      	add	r3, r1
 8006c28:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006c30:	7bfa      	ldrb	r2, [r7, #15]
 8006c32:	6879      	ldr	r1, [r7, #4]
 8006c34:	4613      	mov	r3, r2
 8006c36:	00db      	lsls	r3, r3, #3
 8006c38:	4413      	add	r3, r2
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	440b      	add	r3, r1
 8006c3e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006c42:	2200      	movs	r2, #0
 8006c44:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006c46:	7bfa      	ldrb	r2, [r7, #15]
 8006c48:	6879      	ldr	r1, [r7, #4]
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	00db      	lsls	r3, r3, #3
 8006c4e:	4413      	add	r3, r2
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	440b      	add	r3, r1
 8006c54:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006c58:	2200      	movs	r2, #0
 8006c5a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006c5c:	7bfa      	ldrb	r2, [r7, #15]
 8006c5e:	6879      	ldr	r1, [r7, #4]
 8006c60:	4613      	mov	r3, r2
 8006c62:	00db      	lsls	r3, r3, #3
 8006c64:	4413      	add	r3, r2
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	440b      	add	r3, r1
 8006c6a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006c6e:	2200      	movs	r2, #0
 8006c70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c72:	7bfb      	ldrb	r3, [r7, #15]
 8006c74:	3301      	adds	r3, #1
 8006c76:	73fb      	strb	r3, [r7, #15]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	791b      	ldrb	r3, [r3, #4]
 8006c7c:	7bfa      	ldrb	r2, [r7, #15]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d3b5      	bcc.n	8006bee <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6818      	ldr	r0, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	7c1a      	ldrb	r2, [r3, #16]
 8006c8a:	f88d 2000 	strb.w	r2, [sp]
 8006c8e:	3304      	adds	r3, #4
 8006c90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c92:	f001 ff03 	bl	8008a9c <USB_DevInit>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d005      	beq.n	8006ca8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e00c      	b.n	8006cc2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f002 f8cb 	bl	8008e56 <USB_DevDisconnect>

  return HAL_OK;
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3710      	adds	r7, #16
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
	...

08006ccc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b086      	sub	sp, #24
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d101      	bne.n	8006cde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e267      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d075      	beq.n	8006dd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006cea:	4b88      	ldr	r3, [pc, #544]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f003 030c 	and.w	r3, r3, #12
 8006cf2:	2b04      	cmp	r3, #4
 8006cf4:	d00c      	beq.n	8006d10 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006cf6:	4b85      	ldr	r3, [pc, #532]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006cfe:	2b08      	cmp	r3, #8
 8006d00:	d112      	bne.n	8006d28 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d02:	4b82      	ldr	r3, [pc, #520]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d0e:	d10b      	bne.n	8006d28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d10:	4b7e      	ldr	r3, [pc, #504]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d05b      	beq.n	8006dd4 <HAL_RCC_OscConfig+0x108>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d157      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e242      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d30:	d106      	bne.n	8006d40 <HAL_RCC_OscConfig+0x74>
 8006d32:	4b76      	ldr	r3, [pc, #472]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a75      	ldr	r2, [pc, #468]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d3c:	6013      	str	r3, [r2, #0]
 8006d3e:	e01d      	b.n	8006d7c <HAL_RCC_OscConfig+0xb0>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d48:	d10c      	bne.n	8006d64 <HAL_RCC_OscConfig+0x98>
 8006d4a:	4b70      	ldr	r3, [pc, #448]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a6f      	ldr	r2, [pc, #444]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d54:	6013      	str	r3, [r2, #0]
 8006d56:	4b6d      	ldr	r3, [pc, #436]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a6c      	ldr	r2, [pc, #432]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d60:	6013      	str	r3, [r2, #0]
 8006d62:	e00b      	b.n	8006d7c <HAL_RCC_OscConfig+0xb0>
 8006d64:	4b69      	ldr	r3, [pc, #420]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a68      	ldr	r2, [pc, #416]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d6e:	6013      	str	r3, [r2, #0]
 8006d70:	4b66      	ldr	r3, [pc, #408]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a65      	ldr	r2, [pc, #404]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d013      	beq.n	8006dac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d84:	f7fc fe70 	bl	8003a68 <HAL_GetTick>
 8006d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d8a:	e008      	b.n	8006d9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d8c:	f7fc fe6c 	bl	8003a68 <HAL_GetTick>
 8006d90:	4602      	mov	r2, r0
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	2b64      	cmp	r3, #100	@ 0x64
 8006d98:	d901      	bls.n	8006d9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e207      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d9e:	4b5b      	ldr	r3, [pc, #364]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d0f0      	beq.n	8006d8c <HAL_RCC_OscConfig+0xc0>
 8006daa:	e014      	b.n	8006dd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dac:	f7fc fe5c 	bl	8003a68 <HAL_GetTick>
 8006db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006db2:	e008      	b.n	8006dc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006db4:	f7fc fe58 	bl	8003a68 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	2b64      	cmp	r3, #100	@ 0x64
 8006dc0:	d901      	bls.n	8006dc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e1f3      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006dc6:	4b51      	ldr	r3, [pc, #324]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1f0      	bne.n	8006db4 <HAL_RCC_OscConfig+0xe8>
 8006dd2:	e000      	b.n	8006dd6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0302 	and.w	r3, r3, #2
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d063      	beq.n	8006eaa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006de2:	4b4a      	ldr	r3, [pc, #296]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f003 030c 	and.w	r3, r3, #12
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00b      	beq.n	8006e06 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006dee:	4b47      	ldr	r3, [pc, #284]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006df6:	2b08      	cmp	r3, #8
 8006df8:	d11c      	bne.n	8006e34 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006dfa:	4b44      	ldr	r3, [pc, #272]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d116      	bne.n	8006e34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e06:	4b41      	ldr	r3, [pc, #260]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d005      	beq.n	8006e1e <HAL_RCC_OscConfig+0x152>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d001      	beq.n	8006e1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e1c7      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e1e:	4b3b      	ldr	r3, [pc, #236]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	00db      	lsls	r3, r3, #3
 8006e2c:	4937      	ldr	r1, [pc, #220]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e32:	e03a      	b.n	8006eaa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d020      	beq.n	8006e7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e3c:	4b34      	ldr	r3, [pc, #208]	@ (8006f10 <HAL_RCC_OscConfig+0x244>)
 8006e3e:	2201      	movs	r2, #1
 8006e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e42:	f7fc fe11 	bl	8003a68 <HAL_GetTick>
 8006e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e48:	e008      	b.n	8006e5c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e4a:	f7fc fe0d 	bl	8003a68 <HAL_GetTick>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	1ad3      	subs	r3, r2, r3
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d901      	bls.n	8006e5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006e58:	2303      	movs	r3, #3
 8006e5a:	e1a8      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e5c:	4b2b      	ldr	r3, [pc, #172]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0302 	and.w	r3, r3, #2
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d0f0      	beq.n	8006e4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e68:	4b28      	ldr	r3, [pc, #160]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	691b      	ldr	r3, [r3, #16]
 8006e74:	00db      	lsls	r3, r3, #3
 8006e76:	4925      	ldr	r1, [pc, #148]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	600b      	str	r3, [r1, #0]
 8006e7c:	e015      	b.n	8006eaa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e7e:	4b24      	ldr	r3, [pc, #144]	@ (8006f10 <HAL_RCC_OscConfig+0x244>)
 8006e80:	2200      	movs	r2, #0
 8006e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e84:	f7fc fdf0 	bl	8003a68 <HAL_GetTick>
 8006e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e8a:	e008      	b.n	8006e9e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e8c:	f7fc fdec 	bl	8003a68 <HAL_GetTick>
 8006e90:	4602      	mov	r2, r0
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	1ad3      	subs	r3, r2, r3
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d901      	bls.n	8006e9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e187      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e9e:	4b1b      	ldr	r3, [pc, #108]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 0302 	and.w	r3, r3, #2
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d1f0      	bne.n	8006e8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0308 	and.w	r3, r3, #8
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d036      	beq.n	8006f24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d016      	beq.n	8006eec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ebe:	4b15      	ldr	r3, [pc, #84]	@ (8006f14 <HAL_RCC_OscConfig+0x248>)
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ec4:	f7fc fdd0 	bl	8003a68 <HAL_GetTick>
 8006ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006eca:	e008      	b.n	8006ede <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ecc:	f7fc fdcc 	bl	8003a68 <HAL_GetTick>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	2b02      	cmp	r3, #2
 8006ed8:	d901      	bls.n	8006ede <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e167      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ede:	4b0b      	ldr	r3, [pc, #44]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ee2:	f003 0302 	and.w	r3, r3, #2
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d0f0      	beq.n	8006ecc <HAL_RCC_OscConfig+0x200>
 8006eea:	e01b      	b.n	8006f24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006eec:	4b09      	ldr	r3, [pc, #36]	@ (8006f14 <HAL_RCC_OscConfig+0x248>)
 8006eee:	2200      	movs	r2, #0
 8006ef0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ef2:	f7fc fdb9 	bl	8003a68 <HAL_GetTick>
 8006ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ef8:	e00e      	b.n	8006f18 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006efa:	f7fc fdb5 	bl	8003a68 <HAL_GetTick>
 8006efe:	4602      	mov	r2, r0
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d907      	bls.n	8006f18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e150      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
 8006f0c:	40023800 	.word	0x40023800
 8006f10:	42470000 	.word	0x42470000
 8006f14:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f18:	4b88      	ldr	r3, [pc, #544]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f1c:	f003 0302 	and.w	r3, r3, #2
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1ea      	bne.n	8006efa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f003 0304 	and.w	r3, r3, #4
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 8097 	beq.w	8007060 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f32:	2300      	movs	r3, #0
 8006f34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f36:	4b81      	ldr	r3, [pc, #516]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d10f      	bne.n	8006f62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f42:	2300      	movs	r3, #0
 8006f44:	60bb      	str	r3, [r7, #8]
 8006f46:	4b7d      	ldr	r3, [pc, #500]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4a:	4a7c      	ldr	r2, [pc, #496]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f50:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f52:	4b7a      	ldr	r3, [pc, #488]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f5a:	60bb      	str	r3, [r7, #8]
 8006f5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f62:	4b77      	ldr	r3, [pc, #476]	@ (8007140 <HAL_RCC_OscConfig+0x474>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d118      	bne.n	8006fa0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f6e:	4b74      	ldr	r3, [pc, #464]	@ (8007140 <HAL_RCC_OscConfig+0x474>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a73      	ldr	r2, [pc, #460]	@ (8007140 <HAL_RCC_OscConfig+0x474>)
 8006f74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f7a:	f7fc fd75 	bl	8003a68 <HAL_GetTick>
 8006f7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f80:	e008      	b.n	8006f94 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f82:	f7fc fd71 	bl	8003a68 <HAL_GetTick>
 8006f86:	4602      	mov	r2, r0
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	2b02      	cmp	r3, #2
 8006f8e:	d901      	bls.n	8006f94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006f90:	2303      	movs	r3, #3
 8006f92:	e10c      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f94:	4b6a      	ldr	r3, [pc, #424]	@ (8007140 <HAL_RCC_OscConfig+0x474>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d0f0      	beq.n	8006f82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d106      	bne.n	8006fb6 <HAL_RCC_OscConfig+0x2ea>
 8006fa8:	4b64      	ldr	r3, [pc, #400]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fac:	4a63      	ldr	r2, [pc, #396]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fae:	f043 0301 	orr.w	r3, r3, #1
 8006fb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fb4:	e01c      	b.n	8006ff0 <HAL_RCC_OscConfig+0x324>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	2b05      	cmp	r3, #5
 8006fbc:	d10c      	bne.n	8006fd8 <HAL_RCC_OscConfig+0x30c>
 8006fbe:	4b5f      	ldr	r3, [pc, #380]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fc2:	4a5e      	ldr	r2, [pc, #376]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fc4:	f043 0304 	orr.w	r3, r3, #4
 8006fc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fca:	4b5c      	ldr	r3, [pc, #368]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fce:	4a5b      	ldr	r2, [pc, #364]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fd0:	f043 0301 	orr.w	r3, r3, #1
 8006fd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fd6:	e00b      	b.n	8006ff0 <HAL_RCC_OscConfig+0x324>
 8006fd8:	4b58      	ldr	r3, [pc, #352]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fdc:	4a57      	ldr	r2, [pc, #348]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fde:	f023 0301 	bic.w	r3, r3, #1
 8006fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fe4:	4b55      	ldr	r3, [pc, #340]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fe8:	4a54      	ldr	r2, [pc, #336]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fea:	f023 0304 	bic.w	r3, r3, #4
 8006fee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d015      	beq.n	8007024 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ff8:	f7fc fd36 	bl	8003a68 <HAL_GetTick>
 8006ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ffe:	e00a      	b.n	8007016 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007000:	f7fc fd32 	bl	8003a68 <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800700e:	4293      	cmp	r3, r2
 8007010:	d901      	bls.n	8007016 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e0cb      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007016:	4b49      	ldr	r3, [pc, #292]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8007018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800701a:	f003 0302 	and.w	r3, r3, #2
 800701e:	2b00      	cmp	r3, #0
 8007020:	d0ee      	beq.n	8007000 <HAL_RCC_OscConfig+0x334>
 8007022:	e014      	b.n	800704e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007024:	f7fc fd20 	bl	8003a68 <HAL_GetTick>
 8007028:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800702a:	e00a      	b.n	8007042 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800702c:	f7fc fd1c 	bl	8003a68 <HAL_GetTick>
 8007030:	4602      	mov	r2, r0
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800703a:	4293      	cmp	r3, r2
 800703c:	d901      	bls.n	8007042 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800703e:	2303      	movs	r3, #3
 8007040:	e0b5      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007042:	4b3e      	ldr	r3, [pc, #248]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8007044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007046:	f003 0302 	and.w	r3, r3, #2
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1ee      	bne.n	800702c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800704e:	7dfb      	ldrb	r3, [r7, #23]
 8007050:	2b01      	cmp	r3, #1
 8007052:	d105      	bne.n	8007060 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007054:	4b39      	ldr	r3, [pc, #228]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8007056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007058:	4a38      	ldr	r2, [pc, #224]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 800705a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800705e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	2b00      	cmp	r3, #0
 8007066:	f000 80a1 	beq.w	80071ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800706a:	4b34      	ldr	r3, [pc, #208]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f003 030c 	and.w	r3, r3, #12
 8007072:	2b08      	cmp	r3, #8
 8007074:	d05c      	beq.n	8007130 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	699b      	ldr	r3, [r3, #24]
 800707a:	2b02      	cmp	r3, #2
 800707c:	d141      	bne.n	8007102 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800707e:	4b31      	ldr	r3, [pc, #196]	@ (8007144 <HAL_RCC_OscConfig+0x478>)
 8007080:	2200      	movs	r2, #0
 8007082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007084:	f7fc fcf0 	bl	8003a68 <HAL_GetTick>
 8007088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800708a:	e008      	b.n	800709e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800708c:	f7fc fcec 	bl	8003a68 <HAL_GetTick>
 8007090:	4602      	mov	r2, r0
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	1ad3      	subs	r3, r2, r3
 8007096:	2b02      	cmp	r3, #2
 8007098:	d901      	bls.n	800709e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e087      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800709e:	4b27      	ldr	r3, [pc, #156]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1f0      	bne.n	800708c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	69da      	ldr	r2, [r3, #28]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a1b      	ldr	r3, [r3, #32]
 80070b2:	431a      	orrs	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b8:	019b      	lsls	r3, r3, #6
 80070ba:	431a      	orrs	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070c0:	085b      	lsrs	r3, r3, #1
 80070c2:	3b01      	subs	r3, #1
 80070c4:	041b      	lsls	r3, r3, #16
 80070c6:	431a      	orrs	r2, r3
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070cc:	061b      	lsls	r3, r3, #24
 80070ce:	491b      	ldr	r1, [pc, #108]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 80070d0:	4313      	orrs	r3, r2
 80070d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070d4:	4b1b      	ldr	r3, [pc, #108]	@ (8007144 <HAL_RCC_OscConfig+0x478>)
 80070d6:	2201      	movs	r2, #1
 80070d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070da:	f7fc fcc5 	bl	8003a68 <HAL_GetTick>
 80070de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070e0:	e008      	b.n	80070f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070e2:	f7fc fcc1 	bl	8003a68 <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d901      	bls.n	80070f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e05c      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070f4:	4b11      	ldr	r3, [pc, #68]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d0f0      	beq.n	80070e2 <HAL_RCC_OscConfig+0x416>
 8007100:	e054      	b.n	80071ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007102:	4b10      	ldr	r3, [pc, #64]	@ (8007144 <HAL_RCC_OscConfig+0x478>)
 8007104:	2200      	movs	r2, #0
 8007106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007108:	f7fc fcae 	bl	8003a68 <HAL_GetTick>
 800710c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800710e:	e008      	b.n	8007122 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007110:	f7fc fcaa 	bl	8003a68 <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	2b02      	cmp	r3, #2
 800711c:	d901      	bls.n	8007122 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e045      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007122:	4b06      	ldr	r3, [pc, #24]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1f0      	bne.n	8007110 <HAL_RCC_OscConfig+0x444>
 800712e:	e03d      	b.n	80071ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d107      	bne.n	8007148 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	e038      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
 800713c:	40023800 	.word	0x40023800
 8007140:	40007000 	.word	0x40007000
 8007144:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007148:	4b1b      	ldr	r3, [pc, #108]	@ (80071b8 <HAL_RCC_OscConfig+0x4ec>)
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	699b      	ldr	r3, [r3, #24]
 8007152:	2b01      	cmp	r3, #1
 8007154:	d028      	beq.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007160:	429a      	cmp	r2, r3
 8007162:	d121      	bne.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800716e:	429a      	cmp	r2, r3
 8007170:	d11a      	bne.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007172:	68fa      	ldr	r2, [r7, #12]
 8007174:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007178:	4013      	ands	r3, r2
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800717e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007180:	4293      	cmp	r3, r2
 8007182:	d111      	bne.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800718e:	085b      	lsrs	r3, r3, #1
 8007190:	3b01      	subs	r3, #1
 8007192:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007194:	429a      	cmp	r2, r3
 8007196:	d107      	bne.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d001      	beq.n	80071ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e000      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80071ac:	2300      	movs	r3, #0
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3718      	adds	r7, #24
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	40023800 	.word	0x40023800

080071bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e0cc      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071d0:	4b68      	ldr	r3, [pc, #416]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 030f 	and.w	r3, r3, #15
 80071d8:	683a      	ldr	r2, [r7, #0]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d90c      	bls.n	80071f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071de:	4b65      	ldr	r3, [pc, #404]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80071e0:	683a      	ldr	r2, [r7, #0]
 80071e2:	b2d2      	uxtb	r2, r2
 80071e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071e6:	4b63      	ldr	r3, [pc, #396]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 030f 	and.w	r3, r3, #15
 80071ee:	683a      	ldr	r2, [r7, #0]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d001      	beq.n	80071f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	e0b8      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0302 	and.w	r3, r3, #2
 8007200:	2b00      	cmp	r3, #0
 8007202:	d020      	beq.n	8007246 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f003 0304 	and.w	r3, r3, #4
 800720c:	2b00      	cmp	r3, #0
 800720e:	d005      	beq.n	800721c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007210:	4b59      	ldr	r3, [pc, #356]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	4a58      	ldr	r2, [pc, #352]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007216:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800721a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f003 0308 	and.w	r3, r3, #8
 8007224:	2b00      	cmp	r3, #0
 8007226:	d005      	beq.n	8007234 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007228:	4b53      	ldr	r3, [pc, #332]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	4a52      	ldr	r2, [pc, #328]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800722e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007232:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007234:	4b50      	ldr	r3, [pc, #320]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	494d      	ldr	r1, [pc, #308]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007242:	4313      	orrs	r3, r2
 8007244:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	2b00      	cmp	r3, #0
 8007250:	d044      	beq.n	80072dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	2b01      	cmp	r3, #1
 8007258:	d107      	bne.n	800726a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800725a:	4b47      	ldr	r3, [pc, #284]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d119      	bne.n	800729a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e07f      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	2b02      	cmp	r3, #2
 8007270:	d003      	beq.n	800727a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007276:	2b03      	cmp	r3, #3
 8007278:	d107      	bne.n	800728a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800727a:	4b3f      	ldr	r3, [pc, #252]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d109      	bne.n	800729a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e06f      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800728a:	4b3b      	ldr	r3, [pc, #236]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0302 	and.w	r3, r3, #2
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e067      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800729a:	4b37      	ldr	r3, [pc, #220]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	f023 0203 	bic.w	r2, r3, #3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	4934      	ldr	r1, [pc, #208]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 80072a8:	4313      	orrs	r3, r2
 80072aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80072ac:	f7fc fbdc 	bl	8003a68 <HAL_GetTick>
 80072b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072b2:	e00a      	b.n	80072ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072b4:	f7fc fbd8 	bl	8003a68 <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d901      	bls.n	80072ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e04f      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ca:	4b2b      	ldr	r3, [pc, #172]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	f003 020c 	and.w	r2, r3, #12
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	429a      	cmp	r2, r3
 80072da:	d1eb      	bne.n	80072b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80072dc:	4b25      	ldr	r3, [pc, #148]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 030f 	and.w	r3, r3, #15
 80072e4:	683a      	ldr	r2, [r7, #0]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d20c      	bcs.n	8007304 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072ea:	4b22      	ldr	r3, [pc, #136]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80072ec:	683a      	ldr	r2, [r7, #0]
 80072ee:	b2d2      	uxtb	r2, r2
 80072f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072f2:	4b20      	ldr	r3, [pc, #128]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 030f 	and.w	r3, r3, #15
 80072fa:	683a      	ldr	r2, [r7, #0]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d001      	beq.n	8007304 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	e032      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0304 	and.w	r3, r3, #4
 800730c:	2b00      	cmp	r3, #0
 800730e:	d008      	beq.n	8007322 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007310:	4b19      	ldr	r3, [pc, #100]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	4916      	ldr	r1, [pc, #88]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800731e:	4313      	orrs	r3, r2
 8007320:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 0308 	and.w	r3, r3, #8
 800732a:	2b00      	cmp	r3, #0
 800732c:	d009      	beq.n	8007342 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800732e:	4b12      	ldr	r3, [pc, #72]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	00db      	lsls	r3, r3, #3
 800733c:	490e      	ldr	r1, [pc, #56]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800733e:	4313      	orrs	r3, r2
 8007340:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007342:	f000 f821 	bl	8007388 <HAL_RCC_GetSysClockFreq>
 8007346:	4602      	mov	r2, r0
 8007348:	4b0b      	ldr	r3, [pc, #44]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	091b      	lsrs	r3, r3, #4
 800734e:	f003 030f 	and.w	r3, r3, #15
 8007352:	490a      	ldr	r1, [pc, #40]	@ (800737c <HAL_RCC_ClockConfig+0x1c0>)
 8007354:	5ccb      	ldrb	r3, [r1, r3]
 8007356:	fa22 f303 	lsr.w	r3, r2, r3
 800735a:	4a09      	ldr	r2, [pc, #36]	@ (8007380 <HAL_RCC_ClockConfig+0x1c4>)
 800735c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800735e:	4b09      	ldr	r3, [pc, #36]	@ (8007384 <HAL_RCC_ClockConfig+0x1c8>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4618      	mov	r0, r3
 8007364:	f7fc fb3c 	bl	80039e0 <HAL_InitTick>

  return HAL_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	40023c00 	.word	0x40023c00
 8007378:	40023800 	.word	0x40023800
 800737c:	080119b0 	.word	0x080119b0
 8007380:	20000014 	.word	0x20000014
 8007384:	20000018 	.word	0x20000018

08007388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800738c:	b094      	sub	sp, #80	@ 0x50
 800738e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007390:	2300      	movs	r3, #0
 8007392:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007394:	2300      	movs	r3, #0
 8007396:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007398:	2300      	movs	r3, #0
 800739a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800739c:	2300      	movs	r3, #0
 800739e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80073a0:	4b79      	ldr	r3, [pc, #484]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x200>)
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	f003 030c 	and.w	r3, r3, #12
 80073a8:	2b08      	cmp	r3, #8
 80073aa:	d00d      	beq.n	80073c8 <HAL_RCC_GetSysClockFreq+0x40>
 80073ac:	2b08      	cmp	r3, #8
 80073ae:	f200 80e1 	bhi.w	8007574 <HAL_RCC_GetSysClockFreq+0x1ec>
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d002      	beq.n	80073bc <HAL_RCC_GetSysClockFreq+0x34>
 80073b6:	2b04      	cmp	r3, #4
 80073b8:	d003      	beq.n	80073c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80073ba:	e0db      	b.n	8007574 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80073bc:	4b73      	ldr	r3, [pc, #460]	@ (800758c <HAL_RCC_GetSysClockFreq+0x204>)
 80073be:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80073c0:	e0db      	b.n	800757a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80073c2:	4b73      	ldr	r3, [pc, #460]	@ (8007590 <HAL_RCC_GetSysClockFreq+0x208>)
 80073c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80073c6:	e0d8      	b.n	800757a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073c8:	4b6f      	ldr	r3, [pc, #444]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x200>)
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073d0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80073d2:	4b6d      	ldr	r3, [pc, #436]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x200>)
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d063      	beq.n	80074a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073de:	4b6a      	ldr	r3, [pc, #424]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x200>)
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	099b      	lsrs	r3, r3, #6
 80073e4:	2200      	movs	r2, #0
 80073e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80073e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80073ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80073f2:	2300      	movs	r3, #0
 80073f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80073fa:	4622      	mov	r2, r4
 80073fc:	462b      	mov	r3, r5
 80073fe:	f04f 0000 	mov.w	r0, #0
 8007402:	f04f 0100 	mov.w	r1, #0
 8007406:	0159      	lsls	r1, r3, #5
 8007408:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800740c:	0150      	lsls	r0, r2, #5
 800740e:	4602      	mov	r2, r0
 8007410:	460b      	mov	r3, r1
 8007412:	4621      	mov	r1, r4
 8007414:	1a51      	subs	r1, r2, r1
 8007416:	6139      	str	r1, [r7, #16]
 8007418:	4629      	mov	r1, r5
 800741a:	eb63 0301 	sbc.w	r3, r3, r1
 800741e:	617b      	str	r3, [r7, #20]
 8007420:	f04f 0200 	mov.w	r2, #0
 8007424:	f04f 0300 	mov.w	r3, #0
 8007428:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800742c:	4659      	mov	r1, fp
 800742e:	018b      	lsls	r3, r1, #6
 8007430:	4651      	mov	r1, sl
 8007432:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007436:	4651      	mov	r1, sl
 8007438:	018a      	lsls	r2, r1, #6
 800743a:	4651      	mov	r1, sl
 800743c:	ebb2 0801 	subs.w	r8, r2, r1
 8007440:	4659      	mov	r1, fp
 8007442:	eb63 0901 	sbc.w	r9, r3, r1
 8007446:	f04f 0200 	mov.w	r2, #0
 800744a:	f04f 0300 	mov.w	r3, #0
 800744e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007452:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007456:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800745a:	4690      	mov	r8, r2
 800745c:	4699      	mov	r9, r3
 800745e:	4623      	mov	r3, r4
 8007460:	eb18 0303 	adds.w	r3, r8, r3
 8007464:	60bb      	str	r3, [r7, #8]
 8007466:	462b      	mov	r3, r5
 8007468:	eb49 0303 	adc.w	r3, r9, r3
 800746c:	60fb      	str	r3, [r7, #12]
 800746e:	f04f 0200 	mov.w	r2, #0
 8007472:	f04f 0300 	mov.w	r3, #0
 8007476:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800747a:	4629      	mov	r1, r5
 800747c:	024b      	lsls	r3, r1, #9
 800747e:	4621      	mov	r1, r4
 8007480:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007484:	4621      	mov	r1, r4
 8007486:	024a      	lsls	r2, r1, #9
 8007488:	4610      	mov	r0, r2
 800748a:	4619      	mov	r1, r3
 800748c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800748e:	2200      	movs	r2, #0
 8007490:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007492:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007494:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007498:	f7f9 fc46 	bl	8000d28 <__aeabi_uldivmod>
 800749c:	4602      	mov	r2, r0
 800749e:	460b      	mov	r3, r1
 80074a0:	4613      	mov	r3, r2
 80074a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074a4:	e058      	b.n	8007558 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074a6:	4b38      	ldr	r3, [pc, #224]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x200>)
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	099b      	lsrs	r3, r3, #6
 80074ac:	2200      	movs	r2, #0
 80074ae:	4618      	mov	r0, r3
 80074b0:	4611      	mov	r1, r2
 80074b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80074b6:	623b      	str	r3, [r7, #32]
 80074b8:	2300      	movs	r3, #0
 80074ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80074bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80074c0:	4642      	mov	r2, r8
 80074c2:	464b      	mov	r3, r9
 80074c4:	f04f 0000 	mov.w	r0, #0
 80074c8:	f04f 0100 	mov.w	r1, #0
 80074cc:	0159      	lsls	r1, r3, #5
 80074ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074d2:	0150      	lsls	r0, r2, #5
 80074d4:	4602      	mov	r2, r0
 80074d6:	460b      	mov	r3, r1
 80074d8:	4641      	mov	r1, r8
 80074da:	ebb2 0a01 	subs.w	sl, r2, r1
 80074de:	4649      	mov	r1, r9
 80074e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80074e4:	f04f 0200 	mov.w	r2, #0
 80074e8:	f04f 0300 	mov.w	r3, #0
 80074ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80074f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80074f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80074f8:	ebb2 040a 	subs.w	r4, r2, sl
 80074fc:	eb63 050b 	sbc.w	r5, r3, fp
 8007500:	f04f 0200 	mov.w	r2, #0
 8007504:	f04f 0300 	mov.w	r3, #0
 8007508:	00eb      	lsls	r3, r5, #3
 800750a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800750e:	00e2      	lsls	r2, r4, #3
 8007510:	4614      	mov	r4, r2
 8007512:	461d      	mov	r5, r3
 8007514:	4643      	mov	r3, r8
 8007516:	18e3      	adds	r3, r4, r3
 8007518:	603b      	str	r3, [r7, #0]
 800751a:	464b      	mov	r3, r9
 800751c:	eb45 0303 	adc.w	r3, r5, r3
 8007520:	607b      	str	r3, [r7, #4]
 8007522:	f04f 0200 	mov.w	r2, #0
 8007526:	f04f 0300 	mov.w	r3, #0
 800752a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800752e:	4629      	mov	r1, r5
 8007530:	028b      	lsls	r3, r1, #10
 8007532:	4621      	mov	r1, r4
 8007534:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007538:	4621      	mov	r1, r4
 800753a:	028a      	lsls	r2, r1, #10
 800753c:	4610      	mov	r0, r2
 800753e:	4619      	mov	r1, r3
 8007540:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007542:	2200      	movs	r2, #0
 8007544:	61bb      	str	r3, [r7, #24]
 8007546:	61fa      	str	r2, [r7, #28]
 8007548:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800754c:	f7f9 fbec 	bl	8000d28 <__aeabi_uldivmod>
 8007550:	4602      	mov	r2, r0
 8007552:	460b      	mov	r3, r1
 8007554:	4613      	mov	r3, r2
 8007556:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007558:	4b0b      	ldr	r3, [pc, #44]	@ (8007588 <HAL_RCC_GetSysClockFreq+0x200>)
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	0c1b      	lsrs	r3, r3, #16
 800755e:	f003 0303 	and.w	r3, r3, #3
 8007562:	3301      	adds	r3, #1
 8007564:	005b      	lsls	r3, r3, #1
 8007566:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007568:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800756a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800756c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007570:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007572:	e002      	b.n	800757a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007574:	4b05      	ldr	r3, [pc, #20]	@ (800758c <HAL_RCC_GetSysClockFreq+0x204>)
 8007576:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007578:	bf00      	nop
    }
  }
  return sysclockfreq;
 800757a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800757c:	4618      	mov	r0, r3
 800757e:	3750      	adds	r7, #80	@ 0x50
 8007580:	46bd      	mov	sp, r7
 8007582:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007586:	bf00      	nop
 8007588:	40023800 	.word	0x40023800
 800758c:	00f42400 	.word	0x00f42400
 8007590:	007a1200 	.word	0x007a1200

08007594 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007594:	b480      	push	{r7}
 8007596:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007598:	4b03      	ldr	r3, [pc, #12]	@ (80075a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800759a:	681b      	ldr	r3, [r3, #0]
}
 800759c:	4618      	mov	r0, r3
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	20000014 	.word	0x20000014

080075ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80075b0:	f7ff fff0 	bl	8007594 <HAL_RCC_GetHCLKFreq>
 80075b4:	4602      	mov	r2, r0
 80075b6:	4b05      	ldr	r3, [pc, #20]	@ (80075cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	0a9b      	lsrs	r3, r3, #10
 80075bc:	f003 0307 	and.w	r3, r3, #7
 80075c0:	4903      	ldr	r1, [pc, #12]	@ (80075d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80075c2:	5ccb      	ldrb	r3, [r1, r3]
 80075c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	40023800 	.word	0x40023800
 80075d0:	080119c0 	.word	0x080119c0

080075d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80075d8:	f7ff ffdc 	bl	8007594 <HAL_RCC_GetHCLKFreq>
 80075dc:	4602      	mov	r2, r0
 80075de:	4b05      	ldr	r3, [pc, #20]	@ (80075f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	0b5b      	lsrs	r3, r3, #13
 80075e4:	f003 0307 	and.w	r3, r3, #7
 80075e8:	4903      	ldr	r1, [pc, #12]	@ (80075f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075ea:	5ccb      	ldrb	r3, [r1, r3]
 80075ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	bd80      	pop	{r7, pc}
 80075f4:	40023800 	.word	0x40023800
 80075f8:	080119c0 	.word	0x080119c0

080075fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b086      	sub	sp, #24
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007604:	2300      	movs	r3, #0
 8007606:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007608:	2300      	movs	r3, #0
 800760a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0301 	and.w	r3, r3, #1
 8007614:	2b00      	cmp	r3, #0
 8007616:	d10b      	bne.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007620:	2b00      	cmp	r3, #0
 8007622:	d105      	bne.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800762c:	2b00      	cmp	r3, #0
 800762e:	d075      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007630:	4b91      	ldr	r3, [pc, #580]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8007632:	2200      	movs	r2, #0
 8007634:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007636:	f7fc fa17 	bl	8003a68 <HAL_GetTick>
 800763a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800763c:	e008      	b.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800763e:	f7fc fa13 	bl	8003a68 <HAL_GetTick>
 8007642:	4602      	mov	r2, r0
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	2b02      	cmp	r3, #2
 800764a:	d901      	bls.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800764c:	2303      	movs	r3, #3
 800764e:	e189      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007650:	4b8a      	ldr	r3, [pc, #552]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1f0      	bne.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 0301 	and.w	r3, r3, #1
 8007664:	2b00      	cmp	r3, #0
 8007666:	d009      	beq.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	019a      	lsls	r2, r3, #6
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	071b      	lsls	r3, r3, #28
 8007674:	4981      	ldr	r1, [pc, #516]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007676:	4313      	orrs	r3, r2
 8007678:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 0302 	and.w	r3, r3, #2
 8007684:	2b00      	cmp	r3, #0
 8007686:	d01f      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007688:	4b7c      	ldr	r3, [pc, #496]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800768a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800768e:	0f1b      	lsrs	r3, r3, #28
 8007690:	f003 0307 	and.w	r3, r3, #7
 8007694:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	019a      	lsls	r2, r3, #6
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	061b      	lsls	r3, r3, #24
 80076a2:	431a      	orrs	r2, r3
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	071b      	lsls	r3, r3, #28
 80076a8:	4974      	ldr	r1, [pc, #464]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80076aa:	4313      	orrs	r3, r2
 80076ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80076b0:	4b72      	ldr	r3, [pc, #456]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80076b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80076b6:	f023 021f 	bic.w	r2, r3, #31
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	69db      	ldr	r3, [r3, #28]
 80076be:	3b01      	subs	r3, #1
 80076c0:	496e      	ldr	r1, [pc, #440]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80076c2:	4313      	orrs	r3, r2
 80076c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d00d      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	019a      	lsls	r2, r3, #6
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	061b      	lsls	r3, r3, #24
 80076e0:	431a      	orrs	r2, r3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	071b      	lsls	r3, r3, #28
 80076e8:	4964      	ldr	r1, [pc, #400]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80076ea:	4313      	orrs	r3, r2
 80076ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80076f0:	4b61      	ldr	r3, [pc, #388]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80076f2:	2201      	movs	r2, #1
 80076f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80076f6:	f7fc f9b7 	bl	8003a68 <HAL_GetTick>
 80076fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80076fc:	e008      	b.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80076fe:	f7fc f9b3 	bl	8003a68 <HAL_GetTick>
 8007702:	4602      	mov	r2, r0
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	1ad3      	subs	r3, r2, r3
 8007708:	2b02      	cmp	r3, #2
 800770a:	d901      	bls.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800770c:	2303      	movs	r3, #3
 800770e:	e129      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007710:	4b5a      	ldr	r3, [pc, #360]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d0f0      	beq.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 0304 	and.w	r3, r3, #4
 8007724:	2b00      	cmp	r3, #0
 8007726:	d105      	bne.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007730:	2b00      	cmp	r3, #0
 8007732:	d079      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007734:	4b52      	ldr	r3, [pc, #328]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007736:	2200      	movs	r2, #0
 8007738:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800773a:	f7fc f995 	bl	8003a68 <HAL_GetTick>
 800773e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007740:	e008      	b.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007742:	f7fc f991 	bl	8003a68 <HAL_GetTick>
 8007746:	4602      	mov	r2, r0
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	1ad3      	subs	r3, r2, r3
 800774c:	2b02      	cmp	r3, #2
 800774e:	d901      	bls.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	e107      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007754:	4b49      	ldr	r3, [pc, #292]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800775c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007760:	d0ef      	beq.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 0304 	and.w	r3, r3, #4
 800776a:	2b00      	cmp	r3, #0
 800776c:	d020      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800776e:	4b43      	ldr	r3, [pc, #268]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007774:	0f1b      	lsrs	r3, r3, #28
 8007776:	f003 0307 	and.w	r3, r3, #7
 800777a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	019a      	lsls	r2, r3, #6
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	695b      	ldr	r3, [r3, #20]
 8007786:	061b      	lsls	r3, r3, #24
 8007788:	431a      	orrs	r2, r3
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	071b      	lsls	r3, r3, #28
 800778e:	493b      	ldr	r1, [pc, #236]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007790:	4313      	orrs	r3, r2
 8007792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007796:	4b39      	ldr	r3, [pc, #228]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007798:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800779c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6a1b      	ldr	r3, [r3, #32]
 80077a4:	3b01      	subs	r3, #1
 80077a6:	021b      	lsls	r3, r3, #8
 80077a8:	4934      	ldr	r1, [pc, #208]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80077aa:	4313      	orrs	r3, r2
 80077ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f003 0308 	and.w	r3, r3, #8
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d01e      	beq.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80077bc:	4b2f      	ldr	r3, [pc, #188]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80077be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077c2:	0e1b      	lsrs	r3, r3, #24
 80077c4:	f003 030f 	and.w	r3, r3, #15
 80077c8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	019a      	lsls	r2, r3, #6
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	061b      	lsls	r3, r3, #24
 80077d4:	431a      	orrs	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	699b      	ldr	r3, [r3, #24]
 80077da:	071b      	lsls	r3, r3, #28
 80077dc:	4927      	ldr	r1, [pc, #156]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80077de:	4313      	orrs	r3, r2
 80077e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80077e4:	4b25      	ldr	r3, [pc, #148]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80077e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077ea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f2:	4922      	ldr	r1, [pc, #136]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80077f4:	4313      	orrs	r3, r2
 80077f6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80077fa:	4b21      	ldr	r3, [pc, #132]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80077fc:	2201      	movs	r2, #1
 80077fe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007800:	f7fc f932 	bl	8003a68 <HAL_GetTick>
 8007804:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007806:	e008      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007808:	f7fc f92e 	bl	8003a68 <HAL_GetTick>
 800780c:	4602      	mov	r2, r0
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	2b02      	cmp	r3, #2
 8007814:	d901      	bls.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007816:	2303      	movs	r3, #3
 8007818:	e0a4      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800781a:	4b18      	ldr	r3, [pc, #96]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007822:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007826:	d1ef      	bne.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0320 	and.w	r3, r3, #32
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 808b 	beq.w	800794c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007836:	2300      	movs	r3, #0
 8007838:	60fb      	str	r3, [r7, #12]
 800783a:	4b10      	ldr	r3, [pc, #64]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800783c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800783e:	4a0f      	ldr	r2, [pc, #60]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007844:	6413      	str	r3, [r2, #64]	@ 0x40
 8007846:	4b0d      	ldr	r3, [pc, #52]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800784a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800784e:	60fb      	str	r3, [r7, #12]
 8007850:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007852:	4b0c      	ldr	r3, [pc, #48]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a0b      	ldr	r2, [pc, #44]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800785c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800785e:	f7fc f903 	bl	8003a68 <HAL_GetTick>
 8007862:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007864:	e010      	b.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007866:	f7fc f8ff 	bl	8003a68 <HAL_GetTick>
 800786a:	4602      	mov	r2, r0
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	2b02      	cmp	r3, #2
 8007872:	d909      	bls.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e075      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007878:	42470068 	.word	0x42470068
 800787c:	40023800 	.word	0x40023800
 8007880:	42470070 	.word	0x42470070
 8007884:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007888:	4b38      	ldr	r3, [pc, #224]	@ (800796c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007890:	2b00      	cmp	r3, #0
 8007892:	d0e8      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007894:	4b36      	ldr	r3, [pc, #216]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007898:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800789c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d02f      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078ac:	693a      	ldr	r2, [r7, #16]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d028      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80078b2:	4b2f      	ldr	r3, [pc, #188]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80078b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078ba:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80078bc:	4b2d      	ldr	r3, [pc, #180]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80078be:	2201      	movs	r2, #1
 80078c0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80078c2:	4b2c      	ldr	r3, [pc, #176]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80078c4:	2200      	movs	r2, #0
 80078c6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80078c8:	4a29      	ldr	r2, [pc, #164]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80078ce:	4b28      	ldr	r3, [pc, #160]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80078d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078d2:	f003 0301 	and.w	r3, r3, #1
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d114      	bne.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80078da:	f7fc f8c5 	bl	8003a68 <HAL_GetTick>
 80078de:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078e0:	e00a      	b.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078e2:	f7fc f8c1 	bl	8003a68 <HAL_GetTick>
 80078e6:	4602      	mov	r2, r0
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	1ad3      	subs	r3, r2, r3
 80078ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d901      	bls.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80078f4:	2303      	movs	r3, #3
 80078f6:	e035      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078f8:	4b1d      	ldr	r3, [pc, #116]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80078fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078fc:	f003 0302 	and.w	r3, r3, #2
 8007900:	2b00      	cmp	r3, #0
 8007902:	d0ee      	beq.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007908:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800790c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007910:	d10d      	bne.n	800792e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007912:	4b17      	ldr	r3, [pc, #92]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800791e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007922:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007926:	4912      	ldr	r1, [pc, #72]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007928:	4313      	orrs	r3, r2
 800792a:	608b      	str	r3, [r1, #8]
 800792c:	e005      	b.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800792e:	4b10      	ldr	r3, [pc, #64]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	4a0f      	ldr	r2, [pc, #60]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007934:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007938:	6093      	str	r3, [r2, #8]
 800793a:	4b0d      	ldr	r3, [pc, #52]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800793c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007942:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007946:	490a      	ldr	r1, [pc, #40]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007948:	4313      	orrs	r3, r2
 800794a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 0310 	and.w	r3, r3, #16
 8007954:	2b00      	cmp	r3, #0
 8007956:	d004      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800795e:	4b06      	ldr	r3, [pc, #24]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007960:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3718      	adds	r7, #24
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}
 800796c:	40007000 	.word	0x40007000
 8007970:	40023800 	.word	0x40023800
 8007974:	42470e40 	.word	0x42470e40
 8007978:	424711e0 	.word	0x424711e0

0800797c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800797c:	b480      	push	{r7}
 800797e:	b087      	sub	sp, #28
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007984:	2300      	movs	r3, #0
 8007986:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007988:	2300      	movs	r3, #0
 800798a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800798c:	2300      	movs	r3, #0
 800798e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007990:	2300      	movs	r3, #0
 8007992:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2b01      	cmp	r3, #1
 8007998:	d13f      	bne.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800799a:	4b24      	ldr	r3, [pc, #144]	@ (8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079a2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d006      	beq.n	80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80079b0:	d12f      	bne.n	8007a12 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80079b2:	4b1f      	ldr	r3, [pc, #124]	@ (8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80079b4:	617b      	str	r3, [r7, #20]
          break;
 80079b6:	e02f      	b.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80079b8:	4b1c      	ldr	r3, [pc, #112]	@ (8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80079c4:	d108      	bne.n	80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80079c6:	4b19      	ldr	r3, [pc, #100]	@ (8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079ce:	4a19      	ldr	r2, [pc, #100]	@ (8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80079d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80079d4:	613b      	str	r3, [r7, #16]
 80079d6:	e007      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80079d8:	4b14      	ldr	r3, [pc, #80]	@ (8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079e0:	4a15      	ldr	r2, [pc, #84]	@ (8007a38 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80079e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80079e6:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80079e8:	4b10      	ldr	r3, [pc, #64]	@ (8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80079ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079ee:	099b      	lsrs	r3, r3, #6
 80079f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	fb02 f303 	mul.w	r3, r2, r3
 80079fa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80079fc:	4b0b      	ldr	r3, [pc, #44]	@ (8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80079fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a02:	0f1b      	lsrs	r3, r3, #28
 8007a04:	f003 0307 	and.w	r3, r3, #7
 8007a08:	68ba      	ldr	r2, [r7, #8]
 8007a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a0e:	617b      	str	r3, [r7, #20]
          break;
 8007a10:	e002      	b.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8007a12:	2300      	movs	r3, #0
 8007a14:	617b      	str	r3, [r7, #20]
          break;
 8007a16:	bf00      	nop
        }
      }
      break;
 8007a18:	e000      	b.n	8007a1c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8007a1a:	bf00      	nop
    }
  }
  return frequency;
 8007a1c:	697b      	ldr	r3, [r7, #20]
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	371c      	adds	r7, #28
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	40023800 	.word	0x40023800
 8007a30:	00bb8000 	.word	0x00bb8000
 8007a34:	007a1200 	.word	0x007a1200
 8007a38:	00f42400 	.word	0x00f42400

08007a3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d101      	bne.n	8007a4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e041      	b.n	8007ad2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d106      	bne.n	8007a68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f7fb fe2c 	bl	80036c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2202      	movs	r2, #2
 8007a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	3304      	adds	r3, #4
 8007a78:	4619      	mov	r1, r3
 8007a7a:	4610      	mov	r0, r2
 8007a7c:	f000 f984 	bl	8007d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3708      	adds	r7, #8
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
	...

08007adc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b085      	sub	sp, #20
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d001      	beq.n	8007af4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e046      	b.n	8007b82 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2202      	movs	r2, #2
 8007af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a23      	ldr	r2, [pc, #140]	@ (8007b90 <HAL_TIM_Base_Start+0xb4>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d022      	beq.n	8007b4c <HAL_TIM_Base_Start+0x70>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b0e:	d01d      	beq.n	8007b4c <HAL_TIM_Base_Start+0x70>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a1f      	ldr	r2, [pc, #124]	@ (8007b94 <HAL_TIM_Base_Start+0xb8>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d018      	beq.n	8007b4c <HAL_TIM_Base_Start+0x70>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a1e      	ldr	r2, [pc, #120]	@ (8007b98 <HAL_TIM_Base_Start+0xbc>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d013      	beq.n	8007b4c <HAL_TIM_Base_Start+0x70>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a1c      	ldr	r2, [pc, #112]	@ (8007b9c <HAL_TIM_Base_Start+0xc0>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d00e      	beq.n	8007b4c <HAL_TIM_Base_Start+0x70>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a1b      	ldr	r2, [pc, #108]	@ (8007ba0 <HAL_TIM_Base_Start+0xc4>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d009      	beq.n	8007b4c <HAL_TIM_Base_Start+0x70>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a19      	ldr	r2, [pc, #100]	@ (8007ba4 <HAL_TIM_Base_Start+0xc8>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d004      	beq.n	8007b4c <HAL_TIM_Base_Start+0x70>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a18      	ldr	r2, [pc, #96]	@ (8007ba8 <HAL_TIM_Base_Start+0xcc>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d111      	bne.n	8007b70 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	f003 0307 	and.w	r3, r3, #7
 8007b56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2b06      	cmp	r3, #6
 8007b5c:	d010      	beq.n	8007b80 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f042 0201 	orr.w	r2, r2, #1
 8007b6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b6e:	e007      	b.n	8007b80 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f042 0201 	orr.w	r2, r2, #1
 8007b7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3714      	adds	r7, #20
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	40010000 	.word	0x40010000
 8007b94:	40000400 	.word	0x40000400
 8007b98:	40000800 	.word	0x40000800
 8007b9c:	40000c00 	.word	0x40000c00
 8007ba0:	40010400 	.word	0x40010400
 8007ba4:	40014000 	.word	0x40014000
 8007ba8:	40001800 	.word	0x40001800

08007bac <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	6a1a      	ldr	r2, [r3, #32]
 8007bba:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007bbe:	4013      	ands	r3, r2
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d10f      	bne.n	8007be4 <HAL_TIM_Base_Stop+0x38>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	6a1a      	ldr	r2, [r3, #32]
 8007bca:	f240 4344 	movw	r3, #1092	@ 0x444
 8007bce:	4013      	ands	r3, r2
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d107      	bne.n	8007be4 <HAL_TIM_Base_Stop+0x38>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f022 0201 	bic.w	r2, r2, #1
 8007be2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2201      	movs	r2, #1
 8007be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	370c      	adds	r7, #12
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr

08007bfa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b084      	sub	sp, #16
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
 8007c02:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c04:	2300      	movs	r3, #0
 8007c06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d101      	bne.n	8007c16 <HAL_TIM_ConfigClockSource+0x1c>
 8007c12:	2302      	movs	r3, #2
 8007c14:	e0b4      	b.n	8007d80 <HAL_TIM_ConfigClockSource+0x186>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2201      	movs	r2, #1
 8007c1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2202      	movs	r2, #2
 8007c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007c34:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c3c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	68ba      	ldr	r2, [r7, #8]
 8007c44:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c4e:	d03e      	beq.n	8007cce <HAL_TIM_ConfigClockSource+0xd4>
 8007c50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c54:	f200 8087 	bhi.w	8007d66 <HAL_TIM_ConfigClockSource+0x16c>
 8007c58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c5c:	f000 8086 	beq.w	8007d6c <HAL_TIM_ConfigClockSource+0x172>
 8007c60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c64:	d87f      	bhi.n	8007d66 <HAL_TIM_ConfigClockSource+0x16c>
 8007c66:	2b70      	cmp	r3, #112	@ 0x70
 8007c68:	d01a      	beq.n	8007ca0 <HAL_TIM_ConfigClockSource+0xa6>
 8007c6a:	2b70      	cmp	r3, #112	@ 0x70
 8007c6c:	d87b      	bhi.n	8007d66 <HAL_TIM_ConfigClockSource+0x16c>
 8007c6e:	2b60      	cmp	r3, #96	@ 0x60
 8007c70:	d050      	beq.n	8007d14 <HAL_TIM_ConfigClockSource+0x11a>
 8007c72:	2b60      	cmp	r3, #96	@ 0x60
 8007c74:	d877      	bhi.n	8007d66 <HAL_TIM_ConfigClockSource+0x16c>
 8007c76:	2b50      	cmp	r3, #80	@ 0x50
 8007c78:	d03c      	beq.n	8007cf4 <HAL_TIM_ConfigClockSource+0xfa>
 8007c7a:	2b50      	cmp	r3, #80	@ 0x50
 8007c7c:	d873      	bhi.n	8007d66 <HAL_TIM_ConfigClockSource+0x16c>
 8007c7e:	2b40      	cmp	r3, #64	@ 0x40
 8007c80:	d058      	beq.n	8007d34 <HAL_TIM_ConfigClockSource+0x13a>
 8007c82:	2b40      	cmp	r3, #64	@ 0x40
 8007c84:	d86f      	bhi.n	8007d66 <HAL_TIM_ConfigClockSource+0x16c>
 8007c86:	2b30      	cmp	r3, #48	@ 0x30
 8007c88:	d064      	beq.n	8007d54 <HAL_TIM_ConfigClockSource+0x15a>
 8007c8a:	2b30      	cmp	r3, #48	@ 0x30
 8007c8c:	d86b      	bhi.n	8007d66 <HAL_TIM_ConfigClockSource+0x16c>
 8007c8e:	2b20      	cmp	r3, #32
 8007c90:	d060      	beq.n	8007d54 <HAL_TIM_ConfigClockSource+0x15a>
 8007c92:	2b20      	cmp	r3, #32
 8007c94:	d867      	bhi.n	8007d66 <HAL_TIM_ConfigClockSource+0x16c>
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d05c      	beq.n	8007d54 <HAL_TIM_ConfigClockSource+0x15a>
 8007c9a:	2b10      	cmp	r3, #16
 8007c9c:	d05a      	beq.n	8007d54 <HAL_TIM_ConfigClockSource+0x15a>
 8007c9e:	e062      	b.n	8007d66 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007cb0:	f000 f98a 	bl	8007fc8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007cc2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	609a      	str	r2, [r3, #8]
      break;
 8007ccc:	e04f      	b.n	8007d6e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007cde:	f000 f973 	bl	8007fc8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	689a      	ldr	r2, [r3, #8]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007cf0:	609a      	str	r2, [r3, #8]
      break;
 8007cf2:	e03c      	b.n	8007d6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d00:	461a      	mov	r2, r3
 8007d02:	f000 f8e7 	bl	8007ed4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2150      	movs	r1, #80	@ 0x50
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f000 f940 	bl	8007f92 <TIM_ITRx_SetConfig>
      break;
 8007d12:	e02c      	b.n	8007d6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d20:	461a      	mov	r2, r3
 8007d22:	f000 f906 	bl	8007f32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	2160      	movs	r1, #96	@ 0x60
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f000 f930 	bl	8007f92 <TIM_ITRx_SetConfig>
      break;
 8007d32:	e01c      	b.n	8007d6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d40:	461a      	mov	r2, r3
 8007d42:	f000 f8c7 	bl	8007ed4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	2140      	movs	r1, #64	@ 0x40
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f000 f920 	bl	8007f92 <TIM_ITRx_SetConfig>
      break;
 8007d52:	e00c      	b.n	8007d6e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	4610      	mov	r0, r2
 8007d60:	f000 f917 	bl	8007f92 <TIM_ITRx_SetConfig>
      break;
 8007d64:	e003      	b.n	8007d6e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	73fb      	strb	r3, [r7, #15]
      break;
 8007d6a:	e000      	b.n	8007d6e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007d6c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3710      	adds	r7, #16
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a43      	ldr	r2, [pc, #268]	@ (8007ea8 <TIM_Base_SetConfig+0x120>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d013      	beq.n	8007dc8 <TIM_Base_SetConfig+0x40>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007da6:	d00f      	beq.n	8007dc8 <TIM_Base_SetConfig+0x40>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a40      	ldr	r2, [pc, #256]	@ (8007eac <TIM_Base_SetConfig+0x124>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d00b      	beq.n	8007dc8 <TIM_Base_SetConfig+0x40>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a3f      	ldr	r2, [pc, #252]	@ (8007eb0 <TIM_Base_SetConfig+0x128>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d007      	beq.n	8007dc8 <TIM_Base_SetConfig+0x40>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4a3e      	ldr	r2, [pc, #248]	@ (8007eb4 <TIM_Base_SetConfig+0x12c>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d003      	beq.n	8007dc8 <TIM_Base_SetConfig+0x40>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a3d      	ldr	r2, [pc, #244]	@ (8007eb8 <TIM_Base_SetConfig+0x130>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d108      	bne.n	8007dda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	68fa      	ldr	r2, [r7, #12]
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a32      	ldr	r2, [pc, #200]	@ (8007ea8 <TIM_Base_SetConfig+0x120>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d02b      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007de8:	d027      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a2f      	ldr	r2, [pc, #188]	@ (8007eac <TIM_Base_SetConfig+0x124>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d023      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a2e      	ldr	r2, [pc, #184]	@ (8007eb0 <TIM_Base_SetConfig+0x128>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d01f      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a2d      	ldr	r2, [pc, #180]	@ (8007eb4 <TIM_Base_SetConfig+0x12c>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d01b      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4a2c      	ldr	r2, [pc, #176]	@ (8007eb8 <TIM_Base_SetConfig+0x130>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d017      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a2b      	ldr	r2, [pc, #172]	@ (8007ebc <TIM_Base_SetConfig+0x134>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d013      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a2a      	ldr	r2, [pc, #168]	@ (8007ec0 <TIM_Base_SetConfig+0x138>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d00f      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a29      	ldr	r2, [pc, #164]	@ (8007ec4 <TIM_Base_SetConfig+0x13c>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d00b      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a28      	ldr	r2, [pc, #160]	@ (8007ec8 <TIM_Base_SetConfig+0x140>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d007      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a27      	ldr	r2, [pc, #156]	@ (8007ecc <TIM_Base_SetConfig+0x144>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d003      	beq.n	8007e3a <TIM_Base_SetConfig+0xb2>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4a26      	ldr	r2, [pc, #152]	@ (8007ed0 <TIM_Base_SetConfig+0x148>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d108      	bne.n	8007e4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	695b      	ldr	r3, [r3, #20]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	689a      	ldr	r2, [r3, #8]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a0e      	ldr	r2, [pc, #56]	@ (8007ea8 <TIM_Base_SetConfig+0x120>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d003      	beq.n	8007e7a <TIM_Base_SetConfig+0xf2>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a10      	ldr	r2, [pc, #64]	@ (8007eb8 <TIM_Base_SetConfig+0x130>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d103      	bne.n	8007e82 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	691a      	ldr	r2, [r3, #16]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f043 0204 	orr.w	r2, r3, #4
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2201      	movs	r2, #1
 8007e92:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	601a      	str	r2, [r3, #0]
}
 8007e9a:	bf00      	nop
 8007e9c:	3714      	adds	r7, #20
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop
 8007ea8:	40010000 	.word	0x40010000
 8007eac:	40000400 	.word	0x40000400
 8007eb0:	40000800 	.word	0x40000800
 8007eb4:	40000c00 	.word	0x40000c00
 8007eb8:	40010400 	.word	0x40010400
 8007ebc:	40014000 	.word	0x40014000
 8007ec0:	40014400 	.word	0x40014400
 8007ec4:	40014800 	.word	0x40014800
 8007ec8:	40001800 	.word	0x40001800
 8007ecc:	40001c00 	.word	0x40001c00
 8007ed0:	40002000 	.word	0x40002000

08007ed4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b087      	sub	sp, #28
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6a1b      	ldr	r3, [r3, #32]
 8007ee4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6a1b      	ldr	r3, [r3, #32]
 8007eea:	f023 0201 	bic.w	r2, r3, #1
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	699b      	ldr	r3, [r3, #24]
 8007ef6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007efe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	011b      	lsls	r3, r3, #4
 8007f04:	693a      	ldr	r2, [r7, #16]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	f023 030a 	bic.w	r3, r3, #10
 8007f10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f12:	697a      	ldr	r2, [r7, #20]
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	697a      	ldr	r2, [r7, #20]
 8007f24:	621a      	str	r2, [r3, #32]
}
 8007f26:	bf00      	nop
 8007f28:	371c      	adds	r7, #28
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f32:	b480      	push	{r7}
 8007f34:	b087      	sub	sp, #28
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	60f8      	str	r0, [r7, #12]
 8007f3a:	60b9      	str	r1, [r7, #8]
 8007f3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	6a1b      	ldr	r3, [r3, #32]
 8007f48:	f023 0210 	bic.w	r2, r3, #16
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	699b      	ldr	r3, [r3, #24]
 8007f54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	031b      	lsls	r3, r3, #12
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	011b      	lsls	r3, r3, #4
 8007f74:	697a      	ldr	r2, [r7, #20]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	693a      	ldr	r2, [r7, #16]
 8007f7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	697a      	ldr	r2, [r7, #20]
 8007f84:	621a      	str	r2, [r3, #32]
}
 8007f86:	bf00      	nop
 8007f88:	371c      	adds	r7, #28
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr

08007f92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b085      	sub	sp, #20
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
 8007f9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007faa:	683a      	ldr	r2, [r7, #0]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	f043 0307 	orr.w	r3, r3, #7
 8007fb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	68fa      	ldr	r2, [r7, #12]
 8007fba:	609a      	str	r2, [r3, #8]
}
 8007fbc:	bf00      	nop
 8007fbe:	3714      	adds	r7, #20
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b087      	sub	sp, #28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
 8007fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007fe2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	021a      	lsls	r2, r3, #8
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	431a      	orrs	r2, r3
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	697a      	ldr	r2, [r7, #20]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	697a      	ldr	r2, [r7, #20]
 8007ffa:	609a      	str	r2, [r3, #8]
}
 8007ffc:	bf00      	nop
 8007ffe:	371c      	adds	r7, #28
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008018:	2b01      	cmp	r3, #1
 800801a:	d101      	bne.n	8008020 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800801c:	2302      	movs	r3, #2
 800801e:	e05a      	b.n	80080d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2202      	movs	r2, #2
 800802c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008046:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	68fa      	ldr	r2, [r7, #12]
 800804e:	4313      	orrs	r3, r2
 8008050:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68fa      	ldr	r2, [r7, #12]
 8008058:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a21      	ldr	r2, [pc, #132]	@ (80080e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d022      	beq.n	80080aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800806c:	d01d      	beq.n	80080aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a1d      	ldr	r2, [pc, #116]	@ (80080e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d018      	beq.n	80080aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a1b      	ldr	r2, [pc, #108]	@ (80080ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d013      	beq.n	80080aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a1a      	ldr	r2, [pc, #104]	@ (80080f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d00e      	beq.n	80080aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a18      	ldr	r2, [pc, #96]	@ (80080f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d009      	beq.n	80080aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a17      	ldr	r2, [pc, #92]	@ (80080f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d004      	beq.n	80080aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a15      	ldr	r2, [pc, #84]	@ (80080fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d10c      	bne.n	80080c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	68ba      	ldr	r2, [r7, #8]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	68ba      	ldr	r2, [r7, #8]
 80080c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3714      	adds	r7, #20
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	40010000 	.word	0x40010000
 80080e8:	40000400 	.word	0x40000400
 80080ec:	40000800 	.word	0x40000800
 80080f0:	40000c00 	.word	0x40000c00
 80080f4:	40010400 	.word	0x40010400
 80080f8:	40014000 	.word	0x40014000
 80080fc:	40001800 	.word	0x40001800

08008100 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b082      	sub	sp, #8
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d101      	bne.n	8008112 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800810e:	2301      	movs	r3, #1
 8008110:	e042      	b.n	8008198 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008118:	b2db      	uxtb	r3, r3
 800811a:	2b00      	cmp	r3, #0
 800811c:	d106      	bne.n	800812c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7fb faea 	bl	8003700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2224      	movs	r2, #36	@ 0x24
 8008130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	68da      	ldr	r2, [r3, #12]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008142:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 f973 	bl	8008430 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	691a      	ldr	r2, [r3, #16]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008158:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	695a      	ldr	r2, [r3, #20]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008168:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68da      	ldr	r2, [r3, #12]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008178:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2220      	movs	r2, #32
 8008184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2220      	movs	r2, #32
 800818c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2200      	movs	r2, #0
 8008194:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b08a      	sub	sp, #40	@ 0x28
 80081a4:	af02      	add	r7, sp, #8
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	60b9      	str	r1, [r7, #8]
 80081aa:	603b      	str	r3, [r7, #0]
 80081ac:	4613      	mov	r3, r2
 80081ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80081b0:	2300      	movs	r3, #0
 80081b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	2b20      	cmp	r3, #32
 80081be:	d175      	bne.n	80082ac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d002      	beq.n	80081cc <HAL_UART_Transmit+0x2c>
 80081c6:	88fb      	ldrh	r3, [r7, #6]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d101      	bne.n	80081d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	e06e      	b.n	80082ae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2200      	movs	r2, #0
 80081d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2221      	movs	r2, #33	@ 0x21
 80081da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081de:	f7fb fc43 	bl	8003a68 <HAL_GetTick>
 80081e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	88fa      	ldrh	r2, [r7, #6]
 80081e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	88fa      	ldrh	r2, [r7, #6]
 80081ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081f8:	d108      	bne.n	800820c <HAL_UART_Transmit+0x6c>
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	691b      	ldr	r3, [r3, #16]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d104      	bne.n	800820c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008202:	2300      	movs	r3, #0
 8008204:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	61bb      	str	r3, [r7, #24]
 800820a:	e003      	b.n	8008214 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008210:	2300      	movs	r3, #0
 8008212:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008214:	e02e      	b.n	8008274 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	9300      	str	r3, [sp, #0]
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	2200      	movs	r2, #0
 800821e:	2180      	movs	r1, #128	@ 0x80
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f000 f848 	bl	80082b6 <UART_WaitOnFlagUntilTimeout>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d005      	beq.n	8008238 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2220      	movs	r2, #32
 8008230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008234:	2303      	movs	r3, #3
 8008236:	e03a      	b.n	80082ae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008238:	69fb      	ldr	r3, [r7, #28]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d10b      	bne.n	8008256 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	881b      	ldrh	r3, [r3, #0]
 8008242:	461a      	mov	r2, r3
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800824c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	3302      	adds	r3, #2
 8008252:	61bb      	str	r3, [r7, #24]
 8008254:	e007      	b.n	8008266 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	781a      	ldrb	r2, [r3, #0]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	3301      	adds	r3, #1
 8008264:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800826a:	b29b      	uxth	r3, r3
 800826c:	3b01      	subs	r3, #1
 800826e:	b29a      	uxth	r2, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008278:	b29b      	uxth	r3, r3
 800827a:	2b00      	cmp	r3, #0
 800827c:	d1cb      	bne.n	8008216 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	9300      	str	r3, [sp, #0]
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	2200      	movs	r2, #0
 8008286:	2140      	movs	r1, #64	@ 0x40
 8008288:	68f8      	ldr	r0, [r7, #12]
 800828a:	f000 f814 	bl	80082b6 <UART_WaitOnFlagUntilTimeout>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d005      	beq.n	80082a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2220      	movs	r2, #32
 8008298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800829c:	2303      	movs	r3, #3
 800829e:	e006      	b.n	80082ae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2220      	movs	r2, #32
 80082a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80082a8:	2300      	movs	r3, #0
 80082aa:	e000      	b.n	80082ae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80082ac:	2302      	movs	r3, #2
  }
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3720      	adds	r7, #32
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}

080082b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80082b6:	b580      	push	{r7, lr}
 80082b8:	b086      	sub	sp, #24
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	60f8      	str	r0, [r7, #12]
 80082be:	60b9      	str	r1, [r7, #8]
 80082c0:	603b      	str	r3, [r7, #0]
 80082c2:	4613      	mov	r3, r2
 80082c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082c6:	e03b      	b.n	8008340 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082c8:	6a3b      	ldr	r3, [r7, #32]
 80082ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80082ce:	d037      	beq.n	8008340 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082d0:	f7fb fbca 	bl	8003a68 <HAL_GetTick>
 80082d4:	4602      	mov	r2, r0
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	6a3a      	ldr	r2, [r7, #32]
 80082dc:	429a      	cmp	r2, r3
 80082de:	d302      	bcc.n	80082e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80082e0:	6a3b      	ldr	r3, [r7, #32]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d101      	bne.n	80082ea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e03a      	b.n	8008360 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68db      	ldr	r3, [r3, #12]
 80082f0:	f003 0304 	and.w	r3, r3, #4
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d023      	beq.n	8008340 <UART_WaitOnFlagUntilTimeout+0x8a>
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	2b80      	cmp	r3, #128	@ 0x80
 80082fc:	d020      	beq.n	8008340 <UART_WaitOnFlagUntilTimeout+0x8a>
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	2b40      	cmp	r3, #64	@ 0x40
 8008302:	d01d      	beq.n	8008340 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 0308 	and.w	r3, r3, #8
 800830e:	2b08      	cmp	r3, #8
 8008310:	d116      	bne.n	8008340 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008312:	2300      	movs	r3, #0
 8008314:	617b      	str	r3, [r7, #20]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	617b      	str	r3, [r7, #20]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	617b      	str	r3, [r7, #20]
 8008326:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	f000 f81d 	bl	8008368 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2208      	movs	r2, #8
 8008332:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2200      	movs	r2, #0
 8008338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800833c:	2301      	movs	r3, #1
 800833e:	e00f      	b.n	8008360 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	4013      	ands	r3, r2
 800834a:	68ba      	ldr	r2, [r7, #8]
 800834c:	429a      	cmp	r2, r3
 800834e:	bf0c      	ite	eq
 8008350:	2301      	moveq	r3, #1
 8008352:	2300      	movne	r3, #0
 8008354:	b2db      	uxtb	r3, r3
 8008356:	461a      	mov	r2, r3
 8008358:	79fb      	ldrb	r3, [r7, #7]
 800835a:	429a      	cmp	r2, r3
 800835c:	d0b4      	beq.n	80082c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	3718      	adds	r7, #24
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008368:	b480      	push	{r7}
 800836a:	b095      	sub	sp, #84	@ 0x54
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	330c      	adds	r3, #12
 8008376:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800837a:	e853 3f00 	ldrex	r3, [r3]
 800837e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008382:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008386:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	330c      	adds	r3, #12
 800838e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008390:	643a      	str	r2, [r7, #64]	@ 0x40
 8008392:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008394:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008396:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008398:	e841 2300 	strex	r3, r2, [r1]
 800839c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800839e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d1e5      	bne.n	8008370 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	3314      	adds	r3, #20
 80083aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ac:	6a3b      	ldr	r3, [r7, #32]
 80083ae:	e853 3f00 	ldrex	r3, [r3]
 80083b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80083b4:	69fb      	ldr	r3, [r7, #28]
 80083b6:	f023 0301 	bic.w	r3, r3, #1
 80083ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	3314      	adds	r3, #20
 80083c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80083c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083cc:	e841 2300 	strex	r3, r2, [r1]
 80083d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d1e5      	bne.n	80083a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d119      	bne.n	8008414 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	330c      	adds	r3, #12
 80083e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	e853 3f00 	ldrex	r3, [r3]
 80083ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	f023 0310 	bic.w	r3, r3, #16
 80083f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	330c      	adds	r3, #12
 80083fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008400:	61ba      	str	r2, [r7, #24]
 8008402:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008404:	6979      	ldr	r1, [r7, #20]
 8008406:	69ba      	ldr	r2, [r7, #24]
 8008408:	e841 2300 	strex	r3, r2, [r1]
 800840c:	613b      	str	r3, [r7, #16]
   return(result);
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1e5      	bne.n	80083e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2220      	movs	r2, #32
 8008418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008422:	bf00      	nop
 8008424:	3754      	adds	r7, #84	@ 0x54
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr
	...

08008430 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008430:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008434:	b0c0      	sub	sp, #256	@ 0x100
 8008436:	af00      	add	r7, sp, #0
 8008438:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800843c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	691b      	ldr	r3, [r3, #16]
 8008444:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800844c:	68d9      	ldr	r1, [r3, #12]
 800844e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	ea40 0301 	orr.w	r3, r0, r1
 8008458:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800845a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800845e:	689a      	ldr	r2, [r3, #8]
 8008460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008464:	691b      	ldr	r3, [r3, #16]
 8008466:	431a      	orrs	r2, r3
 8008468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800846c:	695b      	ldr	r3, [r3, #20]
 800846e:	431a      	orrs	r2, r3
 8008470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	4313      	orrs	r3, r2
 8008478:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800847c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008488:	f021 010c 	bic.w	r1, r1, #12
 800848c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008496:	430b      	orrs	r3, r1
 8008498:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800849a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	695b      	ldr	r3, [r3, #20]
 80084a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80084a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084aa:	6999      	ldr	r1, [r3, #24]
 80084ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084b0:	681a      	ldr	r2, [r3, #0]
 80084b2:	ea40 0301 	orr.w	r3, r0, r1
 80084b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80084b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	4b8f      	ldr	r3, [pc, #572]	@ (80086fc <UART_SetConfig+0x2cc>)
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d005      	beq.n	80084d0 <UART_SetConfig+0xa0>
 80084c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	4b8d      	ldr	r3, [pc, #564]	@ (8008700 <UART_SetConfig+0x2d0>)
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d104      	bne.n	80084da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80084d0:	f7ff f880 	bl	80075d4 <HAL_RCC_GetPCLK2Freq>
 80084d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80084d8:	e003      	b.n	80084e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80084da:	f7ff f867 	bl	80075ac <HAL_RCC_GetPCLK1Freq>
 80084de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084e6:	69db      	ldr	r3, [r3, #28]
 80084e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084ec:	f040 810c 	bne.w	8008708 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80084f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084f4:	2200      	movs	r2, #0
 80084f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80084fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80084fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008502:	4622      	mov	r2, r4
 8008504:	462b      	mov	r3, r5
 8008506:	1891      	adds	r1, r2, r2
 8008508:	65b9      	str	r1, [r7, #88]	@ 0x58
 800850a:	415b      	adcs	r3, r3
 800850c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800850e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008512:	4621      	mov	r1, r4
 8008514:	eb12 0801 	adds.w	r8, r2, r1
 8008518:	4629      	mov	r1, r5
 800851a:	eb43 0901 	adc.w	r9, r3, r1
 800851e:	f04f 0200 	mov.w	r2, #0
 8008522:	f04f 0300 	mov.w	r3, #0
 8008526:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800852a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800852e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008532:	4690      	mov	r8, r2
 8008534:	4699      	mov	r9, r3
 8008536:	4623      	mov	r3, r4
 8008538:	eb18 0303 	adds.w	r3, r8, r3
 800853c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008540:	462b      	mov	r3, r5
 8008542:	eb49 0303 	adc.w	r3, r9, r3
 8008546:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800854a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008556:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800855a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800855e:	460b      	mov	r3, r1
 8008560:	18db      	adds	r3, r3, r3
 8008562:	653b      	str	r3, [r7, #80]	@ 0x50
 8008564:	4613      	mov	r3, r2
 8008566:	eb42 0303 	adc.w	r3, r2, r3
 800856a:	657b      	str	r3, [r7, #84]	@ 0x54
 800856c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008570:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008574:	f7f8 fbd8 	bl	8000d28 <__aeabi_uldivmod>
 8008578:	4602      	mov	r2, r0
 800857a:	460b      	mov	r3, r1
 800857c:	4b61      	ldr	r3, [pc, #388]	@ (8008704 <UART_SetConfig+0x2d4>)
 800857e:	fba3 2302 	umull	r2, r3, r3, r2
 8008582:	095b      	lsrs	r3, r3, #5
 8008584:	011c      	lsls	r4, r3, #4
 8008586:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800858a:	2200      	movs	r2, #0
 800858c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008590:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008594:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008598:	4642      	mov	r2, r8
 800859a:	464b      	mov	r3, r9
 800859c:	1891      	adds	r1, r2, r2
 800859e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80085a0:	415b      	adcs	r3, r3
 80085a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80085a8:	4641      	mov	r1, r8
 80085aa:	eb12 0a01 	adds.w	sl, r2, r1
 80085ae:	4649      	mov	r1, r9
 80085b0:	eb43 0b01 	adc.w	fp, r3, r1
 80085b4:	f04f 0200 	mov.w	r2, #0
 80085b8:	f04f 0300 	mov.w	r3, #0
 80085bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80085c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80085c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80085c8:	4692      	mov	sl, r2
 80085ca:	469b      	mov	fp, r3
 80085cc:	4643      	mov	r3, r8
 80085ce:	eb1a 0303 	adds.w	r3, sl, r3
 80085d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80085d6:	464b      	mov	r3, r9
 80085d8:	eb4b 0303 	adc.w	r3, fp, r3
 80085dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80085e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	2200      	movs	r2, #0
 80085e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80085ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80085f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80085f4:	460b      	mov	r3, r1
 80085f6:	18db      	adds	r3, r3, r3
 80085f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80085fa:	4613      	mov	r3, r2
 80085fc:	eb42 0303 	adc.w	r3, r2, r3
 8008600:	647b      	str	r3, [r7, #68]	@ 0x44
 8008602:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008606:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800860a:	f7f8 fb8d 	bl	8000d28 <__aeabi_uldivmod>
 800860e:	4602      	mov	r2, r0
 8008610:	460b      	mov	r3, r1
 8008612:	4611      	mov	r1, r2
 8008614:	4b3b      	ldr	r3, [pc, #236]	@ (8008704 <UART_SetConfig+0x2d4>)
 8008616:	fba3 2301 	umull	r2, r3, r3, r1
 800861a:	095b      	lsrs	r3, r3, #5
 800861c:	2264      	movs	r2, #100	@ 0x64
 800861e:	fb02 f303 	mul.w	r3, r2, r3
 8008622:	1acb      	subs	r3, r1, r3
 8008624:	00db      	lsls	r3, r3, #3
 8008626:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800862a:	4b36      	ldr	r3, [pc, #216]	@ (8008704 <UART_SetConfig+0x2d4>)
 800862c:	fba3 2302 	umull	r2, r3, r3, r2
 8008630:	095b      	lsrs	r3, r3, #5
 8008632:	005b      	lsls	r3, r3, #1
 8008634:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008638:	441c      	add	r4, r3
 800863a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800863e:	2200      	movs	r2, #0
 8008640:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008644:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008648:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800864c:	4642      	mov	r2, r8
 800864e:	464b      	mov	r3, r9
 8008650:	1891      	adds	r1, r2, r2
 8008652:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008654:	415b      	adcs	r3, r3
 8008656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008658:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800865c:	4641      	mov	r1, r8
 800865e:	1851      	adds	r1, r2, r1
 8008660:	6339      	str	r1, [r7, #48]	@ 0x30
 8008662:	4649      	mov	r1, r9
 8008664:	414b      	adcs	r3, r1
 8008666:	637b      	str	r3, [r7, #52]	@ 0x34
 8008668:	f04f 0200 	mov.w	r2, #0
 800866c:	f04f 0300 	mov.w	r3, #0
 8008670:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008674:	4659      	mov	r1, fp
 8008676:	00cb      	lsls	r3, r1, #3
 8008678:	4651      	mov	r1, sl
 800867a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800867e:	4651      	mov	r1, sl
 8008680:	00ca      	lsls	r2, r1, #3
 8008682:	4610      	mov	r0, r2
 8008684:	4619      	mov	r1, r3
 8008686:	4603      	mov	r3, r0
 8008688:	4642      	mov	r2, r8
 800868a:	189b      	adds	r3, r3, r2
 800868c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008690:	464b      	mov	r3, r9
 8008692:	460a      	mov	r2, r1
 8008694:	eb42 0303 	adc.w	r3, r2, r3
 8008698:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800869c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80086a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80086ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80086b0:	460b      	mov	r3, r1
 80086b2:	18db      	adds	r3, r3, r3
 80086b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086b6:	4613      	mov	r3, r2
 80086b8:	eb42 0303 	adc.w	r3, r2, r3
 80086bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80086c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80086c6:	f7f8 fb2f 	bl	8000d28 <__aeabi_uldivmod>
 80086ca:	4602      	mov	r2, r0
 80086cc:	460b      	mov	r3, r1
 80086ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008704 <UART_SetConfig+0x2d4>)
 80086d0:	fba3 1302 	umull	r1, r3, r3, r2
 80086d4:	095b      	lsrs	r3, r3, #5
 80086d6:	2164      	movs	r1, #100	@ 0x64
 80086d8:	fb01 f303 	mul.w	r3, r1, r3
 80086dc:	1ad3      	subs	r3, r2, r3
 80086de:	00db      	lsls	r3, r3, #3
 80086e0:	3332      	adds	r3, #50	@ 0x32
 80086e2:	4a08      	ldr	r2, [pc, #32]	@ (8008704 <UART_SetConfig+0x2d4>)
 80086e4:	fba2 2303 	umull	r2, r3, r2, r3
 80086e8:	095b      	lsrs	r3, r3, #5
 80086ea:	f003 0207 	and.w	r2, r3, #7
 80086ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4422      	add	r2, r4
 80086f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80086f8:	e106      	b.n	8008908 <UART_SetConfig+0x4d8>
 80086fa:	bf00      	nop
 80086fc:	40011000 	.word	0x40011000
 8008700:	40011400 	.word	0x40011400
 8008704:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008708:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800870c:	2200      	movs	r2, #0
 800870e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008712:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008716:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800871a:	4642      	mov	r2, r8
 800871c:	464b      	mov	r3, r9
 800871e:	1891      	adds	r1, r2, r2
 8008720:	6239      	str	r1, [r7, #32]
 8008722:	415b      	adcs	r3, r3
 8008724:	627b      	str	r3, [r7, #36]	@ 0x24
 8008726:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800872a:	4641      	mov	r1, r8
 800872c:	1854      	adds	r4, r2, r1
 800872e:	4649      	mov	r1, r9
 8008730:	eb43 0501 	adc.w	r5, r3, r1
 8008734:	f04f 0200 	mov.w	r2, #0
 8008738:	f04f 0300 	mov.w	r3, #0
 800873c:	00eb      	lsls	r3, r5, #3
 800873e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008742:	00e2      	lsls	r2, r4, #3
 8008744:	4614      	mov	r4, r2
 8008746:	461d      	mov	r5, r3
 8008748:	4643      	mov	r3, r8
 800874a:	18e3      	adds	r3, r4, r3
 800874c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008750:	464b      	mov	r3, r9
 8008752:	eb45 0303 	adc.w	r3, r5, r3
 8008756:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800875a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008766:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800876a:	f04f 0200 	mov.w	r2, #0
 800876e:	f04f 0300 	mov.w	r3, #0
 8008772:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008776:	4629      	mov	r1, r5
 8008778:	008b      	lsls	r3, r1, #2
 800877a:	4621      	mov	r1, r4
 800877c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008780:	4621      	mov	r1, r4
 8008782:	008a      	lsls	r2, r1, #2
 8008784:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008788:	f7f8 face 	bl	8000d28 <__aeabi_uldivmod>
 800878c:	4602      	mov	r2, r0
 800878e:	460b      	mov	r3, r1
 8008790:	4b60      	ldr	r3, [pc, #384]	@ (8008914 <UART_SetConfig+0x4e4>)
 8008792:	fba3 2302 	umull	r2, r3, r3, r2
 8008796:	095b      	lsrs	r3, r3, #5
 8008798:	011c      	lsls	r4, r3, #4
 800879a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800879e:	2200      	movs	r2, #0
 80087a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80087a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80087a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80087ac:	4642      	mov	r2, r8
 80087ae:	464b      	mov	r3, r9
 80087b0:	1891      	adds	r1, r2, r2
 80087b2:	61b9      	str	r1, [r7, #24]
 80087b4:	415b      	adcs	r3, r3
 80087b6:	61fb      	str	r3, [r7, #28]
 80087b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80087bc:	4641      	mov	r1, r8
 80087be:	1851      	adds	r1, r2, r1
 80087c0:	6139      	str	r1, [r7, #16]
 80087c2:	4649      	mov	r1, r9
 80087c4:	414b      	adcs	r3, r1
 80087c6:	617b      	str	r3, [r7, #20]
 80087c8:	f04f 0200 	mov.w	r2, #0
 80087cc:	f04f 0300 	mov.w	r3, #0
 80087d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80087d4:	4659      	mov	r1, fp
 80087d6:	00cb      	lsls	r3, r1, #3
 80087d8:	4651      	mov	r1, sl
 80087da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087de:	4651      	mov	r1, sl
 80087e0:	00ca      	lsls	r2, r1, #3
 80087e2:	4610      	mov	r0, r2
 80087e4:	4619      	mov	r1, r3
 80087e6:	4603      	mov	r3, r0
 80087e8:	4642      	mov	r2, r8
 80087ea:	189b      	adds	r3, r3, r2
 80087ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087f0:	464b      	mov	r3, r9
 80087f2:	460a      	mov	r2, r1
 80087f4:	eb42 0303 	adc.w	r3, r2, r3
 80087f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008806:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008808:	f04f 0200 	mov.w	r2, #0
 800880c:	f04f 0300 	mov.w	r3, #0
 8008810:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008814:	4649      	mov	r1, r9
 8008816:	008b      	lsls	r3, r1, #2
 8008818:	4641      	mov	r1, r8
 800881a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800881e:	4641      	mov	r1, r8
 8008820:	008a      	lsls	r2, r1, #2
 8008822:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008826:	f7f8 fa7f 	bl	8000d28 <__aeabi_uldivmod>
 800882a:	4602      	mov	r2, r0
 800882c:	460b      	mov	r3, r1
 800882e:	4611      	mov	r1, r2
 8008830:	4b38      	ldr	r3, [pc, #224]	@ (8008914 <UART_SetConfig+0x4e4>)
 8008832:	fba3 2301 	umull	r2, r3, r3, r1
 8008836:	095b      	lsrs	r3, r3, #5
 8008838:	2264      	movs	r2, #100	@ 0x64
 800883a:	fb02 f303 	mul.w	r3, r2, r3
 800883e:	1acb      	subs	r3, r1, r3
 8008840:	011b      	lsls	r3, r3, #4
 8008842:	3332      	adds	r3, #50	@ 0x32
 8008844:	4a33      	ldr	r2, [pc, #204]	@ (8008914 <UART_SetConfig+0x4e4>)
 8008846:	fba2 2303 	umull	r2, r3, r2, r3
 800884a:	095b      	lsrs	r3, r3, #5
 800884c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008850:	441c      	add	r4, r3
 8008852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008856:	2200      	movs	r2, #0
 8008858:	673b      	str	r3, [r7, #112]	@ 0x70
 800885a:	677a      	str	r2, [r7, #116]	@ 0x74
 800885c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008860:	4642      	mov	r2, r8
 8008862:	464b      	mov	r3, r9
 8008864:	1891      	adds	r1, r2, r2
 8008866:	60b9      	str	r1, [r7, #8]
 8008868:	415b      	adcs	r3, r3
 800886a:	60fb      	str	r3, [r7, #12]
 800886c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008870:	4641      	mov	r1, r8
 8008872:	1851      	adds	r1, r2, r1
 8008874:	6039      	str	r1, [r7, #0]
 8008876:	4649      	mov	r1, r9
 8008878:	414b      	adcs	r3, r1
 800887a:	607b      	str	r3, [r7, #4]
 800887c:	f04f 0200 	mov.w	r2, #0
 8008880:	f04f 0300 	mov.w	r3, #0
 8008884:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008888:	4659      	mov	r1, fp
 800888a:	00cb      	lsls	r3, r1, #3
 800888c:	4651      	mov	r1, sl
 800888e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008892:	4651      	mov	r1, sl
 8008894:	00ca      	lsls	r2, r1, #3
 8008896:	4610      	mov	r0, r2
 8008898:	4619      	mov	r1, r3
 800889a:	4603      	mov	r3, r0
 800889c:	4642      	mov	r2, r8
 800889e:	189b      	adds	r3, r3, r2
 80088a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80088a2:	464b      	mov	r3, r9
 80088a4:	460a      	mov	r2, r1
 80088a6:	eb42 0303 	adc.w	r3, r2, r3
 80088aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80088ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	2200      	movs	r2, #0
 80088b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80088b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80088b8:	f04f 0200 	mov.w	r2, #0
 80088bc:	f04f 0300 	mov.w	r3, #0
 80088c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80088c4:	4649      	mov	r1, r9
 80088c6:	008b      	lsls	r3, r1, #2
 80088c8:	4641      	mov	r1, r8
 80088ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088ce:	4641      	mov	r1, r8
 80088d0:	008a      	lsls	r2, r1, #2
 80088d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80088d6:	f7f8 fa27 	bl	8000d28 <__aeabi_uldivmod>
 80088da:	4602      	mov	r2, r0
 80088dc:	460b      	mov	r3, r1
 80088de:	4b0d      	ldr	r3, [pc, #52]	@ (8008914 <UART_SetConfig+0x4e4>)
 80088e0:	fba3 1302 	umull	r1, r3, r3, r2
 80088e4:	095b      	lsrs	r3, r3, #5
 80088e6:	2164      	movs	r1, #100	@ 0x64
 80088e8:	fb01 f303 	mul.w	r3, r1, r3
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	011b      	lsls	r3, r3, #4
 80088f0:	3332      	adds	r3, #50	@ 0x32
 80088f2:	4a08      	ldr	r2, [pc, #32]	@ (8008914 <UART_SetConfig+0x4e4>)
 80088f4:	fba2 2303 	umull	r2, r3, r2, r3
 80088f8:	095b      	lsrs	r3, r3, #5
 80088fa:	f003 020f 	and.w	r2, r3, #15
 80088fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4422      	add	r2, r4
 8008906:	609a      	str	r2, [r3, #8]
}
 8008908:	bf00      	nop
 800890a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800890e:	46bd      	mov	sp, r7
 8008910:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008914:	51eb851f 	.word	0x51eb851f

08008918 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008918:	b084      	sub	sp, #16
 800891a:	b580      	push	{r7, lr}
 800891c:	b084      	sub	sp, #16
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
 8008922:	f107 001c 	add.w	r0, r7, #28
 8008926:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800892a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800892e:	2b01      	cmp	r3, #1
 8008930:	d123      	bne.n	800897a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008936:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	68db      	ldr	r3, [r3, #12]
 8008942:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008946:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800894a:	687a      	ldr	r2, [r7, #4]
 800894c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	68db      	ldr	r3, [r3, #12]
 8008952:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800895a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800895e:	2b01      	cmp	r3, #1
 8008960:	d105      	bne.n	800896e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 faa0 	bl	8008eb4 <USB_CoreReset>
 8008974:	4603      	mov	r3, r0
 8008976:	73fb      	strb	r3, [r7, #15]
 8008978:	e01b      	b.n	80089b2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	68db      	ldr	r3, [r3, #12]
 800897e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 fa94 	bl	8008eb4 <USB_CoreReset>
 800898c:	4603      	mov	r3, r0
 800898e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008990:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008994:	2b00      	cmp	r3, #0
 8008996:	d106      	bne.n	80089a6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800899c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	639a      	str	r2, [r3, #56]	@ 0x38
 80089a4:	e005      	b.n	80089b2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80089b2:	7fbb      	ldrb	r3, [r7, #30]
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d10b      	bne.n	80089d0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	f043 0206 	orr.w	r2, r3, #6
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	f043 0220 	orr.w	r2, r3, #32
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80089d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3710      	adds	r7, #16
 80089d6:	46bd      	mov	sp, r7
 80089d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80089dc:	b004      	add	sp, #16
 80089de:	4770      	bx	lr

080089e0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	689b      	ldr	r3, [r3, #8]
 80089ec:	f023 0201 	bic.w	r2, r3, #1
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80089f4:	2300      	movs	r3, #0
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	370c      	adds	r7, #12
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr

08008a02 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b084      	sub	sp, #16
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008a1e:	78fb      	ldrb	r3, [r7, #3]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d115      	bne.n	8008a50 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008a30:	200a      	movs	r0, #10
 8008a32:	f7fb f825 	bl	8003a80 <HAL_Delay>
      ms += 10U;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	330a      	adds	r3, #10
 8008a3a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 fa2b 	bl	8008e98 <USB_GetMode>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d01e      	beq.n	8008a86 <USB_SetCurrentMode+0x84>
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2bc7      	cmp	r3, #199	@ 0xc7
 8008a4c:	d9f0      	bls.n	8008a30 <USB_SetCurrentMode+0x2e>
 8008a4e:	e01a      	b.n	8008a86 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008a50:	78fb      	ldrb	r3, [r7, #3]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d115      	bne.n	8008a82 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	68db      	ldr	r3, [r3, #12]
 8008a5a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008a62:	200a      	movs	r0, #10
 8008a64:	f7fb f80c 	bl	8003a80 <HAL_Delay>
      ms += 10U;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	330a      	adds	r3, #10
 8008a6c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fa12 	bl	8008e98 <USB_GetMode>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d005      	beq.n	8008a86 <USB_SetCurrentMode+0x84>
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	2bc7      	cmp	r3, #199	@ 0xc7
 8008a7e:	d9f0      	bls.n	8008a62 <USB_SetCurrentMode+0x60>
 8008a80:	e001      	b.n	8008a86 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008a82:	2301      	movs	r3, #1
 8008a84:	e005      	b.n	8008a92 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2bc8      	cmp	r3, #200	@ 0xc8
 8008a8a:	d101      	bne.n	8008a90 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	e000      	b.n	8008a92 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008a90:	2300      	movs	r3, #0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3710      	adds	r7, #16
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
	...

08008a9c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008a9c:	b084      	sub	sp, #16
 8008a9e:	b580      	push	{r7, lr}
 8008aa0:	b086      	sub	sp, #24
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	6078      	str	r0, [r7, #4]
 8008aa6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008aaa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	613b      	str	r3, [r7, #16]
 8008aba:	e009      	b.n	8008ad0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	3340      	adds	r3, #64	@ 0x40
 8008ac2:	009b      	lsls	r3, r3, #2
 8008ac4:	4413      	add	r3, r2
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	3301      	adds	r3, #1
 8008ace:	613b      	str	r3, [r7, #16]
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	2b0e      	cmp	r3, #14
 8008ad4:	d9f2      	bls.n	8008abc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008ad6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d11c      	bne.n	8008b18 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	68fa      	ldr	r2, [r7, #12]
 8008ae8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008aec:	f043 0302 	orr.w	r3, r3, #2
 8008af0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008af6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b02:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b0e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	639a      	str	r2, [r3, #56]	@ 0x38
 8008b16:	e00b      	b.n	8008b30 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b1c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b28:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008b36:	461a      	mov	r2, r3
 8008b38:	2300      	movs	r3, #0
 8008b3a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008b3c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d10d      	bne.n	8008b60 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008b44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d104      	bne.n	8008b56 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008b4c:	2100      	movs	r1, #0
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 f968 	bl	8008e24 <USB_SetDevSpeed>
 8008b54:	e008      	b.n	8008b68 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008b56:	2101      	movs	r1, #1
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 f963 	bl	8008e24 <USB_SetDevSpeed>
 8008b5e:	e003      	b.n	8008b68 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008b60:	2103      	movs	r1, #3
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 f95e 	bl	8008e24 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008b68:	2110      	movs	r1, #16
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f8fa 	bl	8008d64 <USB_FlushTxFifo>
 8008b70:	4603      	mov	r3, r0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d001      	beq.n	8008b7a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 f924 	bl	8008dc8 <USB_FlushRxFifo>
 8008b80:	4603      	mov	r3, r0
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d001      	beq.n	8008b8a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b90:	461a      	mov	r2, r3
 8008b92:	2300      	movs	r3, #0
 8008b94:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ba8:	461a      	mov	r2, r3
 8008baa:	2300      	movs	r3, #0
 8008bac:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008bae:	2300      	movs	r3, #0
 8008bb0:	613b      	str	r3, [r7, #16]
 8008bb2:	e043      	b.n	8008c3c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	015a      	lsls	r2, r3, #5
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	4413      	add	r3, r2
 8008bbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008bc6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008bca:	d118      	bne.n	8008bfe <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d10a      	bne.n	8008be8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	015a      	lsls	r2, r3, #5
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	4413      	add	r3, r2
 8008bda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bde:	461a      	mov	r2, r3
 8008be0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008be4:	6013      	str	r3, [r2, #0]
 8008be6:	e013      	b.n	8008c10 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	015a      	lsls	r2, r3, #5
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	4413      	add	r3, r2
 8008bf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008bfa:	6013      	str	r3, [r2, #0]
 8008bfc:	e008      	b.n	8008c10 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008bfe:	693b      	ldr	r3, [r7, #16]
 8008c00:	015a      	lsls	r2, r3, #5
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	4413      	add	r3, r2
 8008c06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	015a      	lsls	r2, r3, #5
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	4413      	add	r3, r2
 8008c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	2300      	movs	r3, #0
 8008c20:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	015a      	lsls	r2, r3, #5
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	4413      	add	r3, r2
 8008c2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c2e:	461a      	mov	r2, r3
 8008c30:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008c34:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	3301      	adds	r3, #1
 8008c3a:	613b      	str	r3, [r7, #16]
 8008c3c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008c40:	461a      	mov	r2, r3
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d3b5      	bcc.n	8008bb4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c48:	2300      	movs	r3, #0
 8008c4a:	613b      	str	r3, [r7, #16]
 8008c4c:	e043      	b.n	8008cd6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	015a      	lsls	r2, r3, #5
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	4413      	add	r3, r2
 8008c56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c64:	d118      	bne.n	8008c98 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d10a      	bne.n	8008c82 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	015a      	lsls	r2, r3, #5
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	4413      	add	r3, r2
 8008c74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c78:	461a      	mov	r2, r3
 8008c7a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008c7e:	6013      	str	r3, [r2, #0]
 8008c80:	e013      	b.n	8008caa <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	015a      	lsls	r2, r3, #5
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	4413      	add	r3, r2
 8008c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c8e:	461a      	mov	r2, r3
 8008c90:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008c94:	6013      	str	r3, [r2, #0]
 8008c96:	e008      	b.n	8008caa <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	015a      	lsls	r2, r3, #5
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	4413      	add	r3, r2
 8008ca0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	015a      	lsls	r2, r3, #5
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	4413      	add	r3, r2
 8008cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	2300      	movs	r3, #0
 8008cba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	015a      	lsls	r2, r3, #5
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cc8:	461a      	mov	r2, r3
 8008cca:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008cce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	613b      	str	r3, [r7, #16]
 8008cd6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008cda:	461a      	mov	r2, r3
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d3b5      	bcc.n	8008c4e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ce8:	691b      	ldr	r3, [r3, #16]
 8008cea:	68fa      	ldr	r2, [r7, #12]
 8008cec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008cf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cf4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008d02:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008d04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d105      	bne.n	8008d18 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	699b      	ldr	r3, [r3, #24]
 8008d10:	f043 0210 	orr.w	r2, r3, #16
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	699a      	ldr	r2, [r3, #24]
 8008d1c:	4b10      	ldr	r3, [pc, #64]	@ (8008d60 <USB_DevInit+0x2c4>)
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	687a      	ldr	r2, [r7, #4]
 8008d22:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008d24:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d005      	beq.n	8008d38 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	699b      	ldr	r3, [r3, #24]
 8008d30:	f043 0208 	orr.w	r2, r3, #8
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008d38:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d107      	bne.n	8008d50 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d48:	f043 0304 	orr.w	r3, r3, #4
 8008d4c:	687a      	ldr	r2, [r7, #4]
 8008d4e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008d50:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3718      	adds	r7, #24
 8008d56:	46bd      	mov	sp, r7
 8008d58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d5c:	b004      	add	sp, #16
 8008d5e:	4770      	bx	lr
 8008d60:	803c3800 	.word	0x803c3800

08008d64 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	3301      	adds	r3, #1
 8008d76:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008d7e:	d901      	bls.n	8008d84 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008d80:	2303      	movs	r3, #3
 8008d82:	e01b      	b.n	8008dbc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	691b      	ldr	r3, [r3, #16]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	daf2      	bge.n	8008d72 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	019b      	lsls	r3, r3, #6
 8008d94:	f043 0220 	orr.w	r2, r3, #32
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	3301      	adds	r3, #1
 8008da0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008da8:	d901      	bls.n	8008dae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008daa:	2303      	movs	r3, #3
 8008dac:	e006      	b.n	8008dbc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	691b      	ldr	r3, [r3, #16]
 8008db2:	f003 0320 	and.w	r3, r3, #32
 8008db6:	2b20      	cmp	r3, #32
 8008db8:	d0f0      	beq.n	8008d9c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008dba:	2300      	movs	r3, #0
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3714      	adds	r7, #20
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr

08008dc8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008de0:	d901      	bls.n	8008de6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008de2:	2303      	movs	r3, #3
 8008de4:	e018      	b.n	8008e18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	daf2      	bge.n	8008dd4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008dee:	2300      	movs	r3, #0
 8008df0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2210      	movs	r2, #16
 8008df6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008e04:	d901      	bls.n	8008e0a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008e06:	2303      	movs	r3, #3
 8008e08:	e006      	b.n	8008e18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	691b      	ldr	r3, [r3, #16]
 8008e0e:	f003 0310 	and.w	r3, r3, #16
 8008e12:	2b10      	cmp	r3, #16
 8008e14:	d0f0      	beq.n	8008df8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008e16:	2300      	movs	r3, #0
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3714      	adds	r7, #20
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	78fb      	ldrb	r3, [r7, #3]
 8008e3e:	68f9      	ldr	r1, [r7, #12]
 8008e40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e44:	4313      	orrs	r3, r2
 8008e46:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3714      	adds	r7, #20
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr

08008e56 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e56:	b480      	push	{r7}
 8008e58:	b085      	sub	sp, #20
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	68fa      	ldr	r2, [r7, #12]
 8008e6c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e70:	f023 0303 	bic.w	r3, r3, #3
 8008e74:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	68fa      	ldr	r2, [r7, #12]
 8008e80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e84:	f043 0302 	orr.w	r3, r3, #2
 8008e88:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e8a:	2300      	movs	r3, #0
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3714      	adds	r7, #20
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	695b      	ldr	r3, [r3, #20]
 8008ea4:	f003 0301 	and.w	r3, r3, #1
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	370c      	adds	r7, #12
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ecc:	d901      	bls.n	8008ed2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008ece:	2303      	movs	r3, #3
 8008ed0:	e022      	b.n	8008f18 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	daf2      	bge.n	8008ec0 <USB_CoreReset+0xc>

  count = 10U;
 8008eda:	230a      	movs	r3, #10
 8008edc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008ede:	e002      	b.n	8008ee6 <USB_CoreReset+0x32>
  {
    count--;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d1f9      	bne.n	8008ee0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	691b      	ldr	r3, [r3, #16]
 8008ef0:	f043 0201 	orr.w	r2, r3, #1
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	3301      	adds	r3, #1
 8008efc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f04:	d901      	bls.n	8008f0a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e006      	b.n	8008f18 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	f003 0301 	and.w	r3, r3, #1
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d0f0      	beq.n	8008ef8 <USB_CoreReset+0x44>

  return HAL_OK;
 8008f16:	2300      	movs	r3, #0
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3714      	adds	r7, #20
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8008f2e:	683a      	ldr	r2, [r7, #0]
 8008f30:	2101      	movs	r1, #1
 8008f32:	4839      	ldr	r0, [pc, #228]	@ (8009018 <network_configure_activations+0xf4>)
 8008f34:	f000 fae2 	bl	80094fc <ai_platform_get_activations_map>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d061      	beq.n	8009002 <network_configure_activations+0xde>
    /* Updating activations (byte) offsets */
    
    serving_default_input_10_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8008f3e:	4b36      	ldr	r3, [pc, #216]	@ (8009018 <network_configure_activations+0xf4>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a36      	ldr	r2, [pc, #216]	@ (800901c <network_configure_activations+0xf8>)
 8008f44:	6093      	str	r3, [r2, #8]
    serving_default_input_10_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8008f46:	4b34      	ldr	r3, [pc, #208]	@ (8009018 <network_configure_activations+0xf4>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a34      	ldr	r2, [pc, #208]	@ (800901c <network_configure_activations+0xf8>)
 8008f4c:	60d3      	str	r3, [r2, #12]
    conv2d_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1920);
 8008f4e:	4b32      	ldr	r3, [pc, #200]	@ (8009018 <network_configure_activations+0xf4>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 8008f56:	4a32      	ldr	r2, [pc, #200]	@ (8009020 <network_configure_activations+0xfc>)
 8008f58:	6093      	str	r3, [r2, #8]
    conv2d_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1920);
 8008f5a:	4b2f      	ldr	r3, [pc, #188]	@ (8009018 <network_configure_activations+0xf4>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 8008f62:	4a2f      	ldr	r2, [pc, #188]	@ (8009020 <network_configure_activations+0xfc>)
 8008f64:	60d3      	str	r3, [r2, #12]
    conv2d_0_output_array.data = AI_PTR(g_network_activations_map[0] + 2080);
 8008f66:	4b2c      	ldr	r3, [pc, #176]	@ (8009018 <network_configure_activations+0xf4>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8008f6e:	4a2d      	ldr	r2, [pc, #180]	@ (8009024 <network_configure_activations+0x100>)
 8008f70:	6093      	str	r3, [r2, #8]
    conv2d_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2080);
 8008f72:	4b29      	ldr	r3, [pc, #164]	@ (8009018 <network_configure_activations+0xf4>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8008f7a:	4a2a      	ldr	r2, [pc, #168]	@ (8009024 <network_configure_activations+0x100>)
 8008f7c:	60d3      	str	r3, [r2, #12]
    nl_0_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 2080);
 8008f7e:	4b26      	ldr	r3, [pc, #152]	@ (8009018 <network_configure_activations+0xf4>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8008f86:	4a28      	ldr	r2, [pc, #160]	@ (8009028 <network_configure_activations+0x104>)
 8008f88:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2080);
 8008f8a:	4b23      	ldr	r3, [pc, #140]	@ (8009018 <network_configure_activations+0xf4>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8008f92:	4a25      	ldr	r2, [pc, #148]	@ (8009028 <network_configure_activations+0x104>)
 8008f94:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 1568);
 8008f96:	4b20      	ldr	r3, [pc, #128]	@ (8009018 <network_configure_activations+0xf4>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8008f9e:	4a23      	ldr	r2, [pc, #140]	@ (800902c <network_configure_activations+0x108>)
 8008fa0:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1568);
 8008fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8009018 <network_configure_activations+0xf4>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8008faa:	4a20      	ldr	r2, [pc, #128]	@ (800902c <network_configure_activations+0x108>)
 8008fac:	60d3      	str	r3, [r2, #12]
    conv2d_2_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8008fae:	4b1a      	ldr	r3, [pc, #104]	@ (8009018 <network_configure_activations+0xf4>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a1f      	ldr	r2, [pc, #124]	@ (8009030 <network_configure_activations+0x10c>)
 8008fb4:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8008fb6:	4b18      	ldr	r3, [pc, #96]	@ (8009018 <network_configure_activations+0xf4>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a1d      	ldr	r2, [pc, #116]	@ (8009030 <network_configure_activations+0x10c>)
 8008fbc:	60d3      	str	r3, [r2, #12]
    conv2d_2_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8008fbe:	4b16      	ldr	r3, [pc, #88]	@ (8009018 <network_configure_activations+0xf4>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8008fc6:	4a1b      	ldr	r2, [pc, #108]	@ (8009034 <network_configure_activations+0x110>)
 8008fc8:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 8008fca:	4b13      	ldr	r3, [pc, #76]	@ (8009018 <network_configure_activations+0xf4>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8008fd2:	4a18      	ldr	r2, [pc, #96]	@ (8009034 <network_configure_activations+0x110>)
 8008fd4:	60d3      	str	r3, [r2, #12]
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 384);
 8008fd6:	4b10      	ldr	r3, [pc, #64]	@ (8009018 <network_configure_activations+0xf4>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008fde:	4a16      	ldr	r2, [pc, #88]	@ (8009038 <network_configure_activations+0x114>)
 8008fe0:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 384);
 8008fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8009018 <network_configure_activations+0xf4>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008fea:	4a13      	ldr	r2, [pc, #76]	@ (8009038 <network_configure_activations+0x114>)
 8008fec:	60d3      	str	r3, [r2, #12]
    gemm_5_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8008fee:	4b0a      	ldr	r3, [pc, #40]	@ (8009018 <network_configure_activations+0xf4>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a12      	ldr	r2, [pc, #72]	@ (800903c <network_configure_activations+0x118>)
 8008ff4:	6093      	str	r3, [r2, #8]
    gemm_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8008ff6:	4b08      	ldr	r3, [pc, #32]	@ (8009018 <network_configure_activations+0xf4>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a10      	ldr	r2, [pc, #64]	@ (800903c <network_configure_activations+0x118>)
 8008ffc:	60d3      	str	r3, [r2, #12]
    return true;
 8008ffe:	2301      	movs	r3, #1
 8009000:	e005      	b.n	800900e <network_configure_activations+0xea>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8009002:	2213      	movs	r2, #19
 8009004:	2130      	movs	r1, #48	@ 0x30
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 fad8 	bl	80095bc <ai_platform_network_set_error>
  return false;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	3708      	adds	r7, #8
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	20015ef4 	.word	0x20015ef4
 800901c:	20000020 	.word	0x20000020
 8009020:	20000100 	.word	0x20000100
 8009024:	20000030 	.word	0x20000030
 8009028:	20000040 	.word	0x20000040
 800902c:	20000050 	.word	0x20000050
 8009030:	20000110 	.word	0x20000110
 8009034:	20000120 	.word	0x20000120
 8009038:	20000060 	.word	0x20000060
 800903c:	20000070 	.word	0x20000070

08009040 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b082      	sub	sp, #8
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
 8009048:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 800904a:	683a      	ldr	r2, [r7, #0]
 800904c:	2101      	movs	r1, #1
 800904e:	4851      	ldr	r0, [pc, #324]	@ (8009194 <network_configure_weights+0x154>)
 8009050:	f000 fa02 	bl	8009458 <ai_platform_get_weights_map>
 8009054:	4603      	mov	r3, r0
 8009056:	2b00      	cmp	r3, #0
 8009058:	f000 8092 	beq.w	8009180 <network_configure_weights+0x140>
    /* Updating weights (byte) offsets */
    
    conv2d_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800905c:	4b4e      	ldr	r3, [pc, #312]	@ (8009198 <network_configure_weights+0x158>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009064:	4a4c      	ldr	r2, [pc, #304]	@ (8009198 <network_configure_weights+0x158>)
 8009066:	6013      	str	r3, [r2, #0]
    conv2d_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8009068:	4b4a      	ldr	r3, [pc, #296]	@ (8009194 <network_configure_weights+0x154>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a4a      	ldr	r2, [pc, #296]	@ (8009198 <network_configure_weights+0x158>)
 800906e:	6093      	str	r3, [r2, #8]
    conv2d_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8009070:	4b48      	ldr	r3, [pc, #288]	@ (8009194 <network_configure_weights+0x154>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a48      	ldr	r2, [pc, #288]	@ (8009198 <network_configure_weights+0x158>)
 8009076:	60d3      	str	r3, [r2, #12]
    conv2d_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8009078:	4b48      	ldr	r3, [pc, #288]	@ (800919c <network_configure_weights+0x15c>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009080:	4a46      	ldr	r2, [pc, #280]	@ (800919c <network_configure_weights+0x15c>)
 8009082:	6013      	str	r3, [r2, #0]
    conv2d_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 10240);
 8009084:	4b43      	ldr	r3, [pc, #268]	@ (8009194 <network_configure_weights+0x154>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800908c:	4a43      	ldr	r2, [pc, #268]	@ (800919c <network_configure_weights+0x15c>)
 800908e:	6093      	str	r3, [r2, #8]
    conv2d_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 10240);
 8009090:	4b40      	ldr	r3, [pc, #256]	@ (8009194 <network_configure_weights+0x154>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8009098:	4a40      	ldr	r2, [pc, #256]	@ (800919c <network_configure_weights+0x15c>)
 800909a:	60d3      	str	r3, [r2, #12]
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800909c:	4b40      	ldr	r3, [pc, #256]	@ (80091a0 <network_configure_weights+0x160>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090a4:	4a3e      	ldr	r2, [pc, #248]	@ (80091a0 <network_configure_weights+0x160>)
 80090a6:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 10496);
 80090a8:	4b3a      	ldr	r3, [pc, #232]	@ (8009194 <network_configure_weights+0x154>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80090b0:	4a3b      	ldr	r2, [pc, #236]	@ (80091a0 <network_configure_weights+0x160>)
 80090b2:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 10496);
 80090b4:	4b37      	ldr	r3, [pc, #220]	@ (8009194 <network_configure_weights+0x154>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80090bc:	4a38      	ldr	r2, [pc, #224]	@ (80091a0 <network_configure_weights+0x160>)
 80090be:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 80090c0:	4b38      	ldr	r3, [pc, #224]	@ (80091a4 <network_configure_weights+0x164>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090c8:	4a36      	ldr	r2, [pc, #216]	@ (80091a4 <network_configure_weights+0x164>)
 80090ca:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 12800);
 80090cc:	4b31      	ldr	r3, [pc, #196]	@ (8009194 <network_configure_weights+0x154>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f503 5348 	add.w	r3, r3, #12800	@ 0x3200
 80090d4:	4a33      	ldr	r2, [pc, #204]	@ (80091a4 <network_configure_weights+0x164>)
 80090d6:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 12800);
 80090d8:	4b2e      	ldr	r3, [pc, #184]	@ (8009194 <network_configure_weights+0x154>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f503 5348 	add.w	r3, r3, #12800	@ 0x3200
 80090e0:	4a30      	ldr	r2, [pc, #192]	@ (80091a4 <network_configure_weights+0x164>)
 80090e2:	60d3      	str	r3, [r2, #12]
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 80090e4:	4b30      	ldr	r3, [pc, #192]	@ (80091a8 <network_configure_weights+0x168>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090ec:	4a2e      	ldr	r2, [pc, #184]	@ (80091a8 <network_configure_weights+0x168>)
 80090ee:	6013      	str	r3, [r2, #0]
    conv2d_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 13056);
 80090f0:	4b28      	ldr	r3, [pc, #160]	@ (8009194 <network_configure_weights+0x154>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f503 534c 	add.w	r3, r3, #13056	@ 0x3300
 80090f8:	4a2b      	ldr	r2, [pc, #172]	@ (80091a8 <network_configure_weights+0x168>)
 80090fa:	6093      	str	r3, [r2, #8]
    conv2d_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 13056);
 80090fc:	4b25      	ldr	r3, [pc, #148]	@ (8009194 <network_configure_weights+0x154>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f503 534c 	add.w	r3, r3, #13056	@ 0x3300
 8009104:	4a28      	ldr	r2, [pc, #160]	@ (80091a8 <network_configure_weights+0x168>)
 8009106:	60d3      	str	r3, [r2, #12]
    conv2d_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8009108:	4b28      	ldr	r3, [pc, #160]	@ (80091ac <network_configure_weights+0x16c>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009110:	4a26      	ldr	r2, [pc, #152]	@ (80091ac <network_configure_weights+0x16c>)
 8009112:	6013      	str	r3, [r2, #0]
    conv2d_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 15104);
 8009114:	4b1f      	ldr	r3, [pc, #124]	@ (8009194 <network_configure_weights+0x154>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 800911c:	4a23      	ldr	r2, [pc, #140]	@ (80091ac <network_configure_weights+0x16c>)
 800911e:	6093      	str	r3, [r2, #8]
    conv2d_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 15104);
 8009120:	4b1c      	ldr	r3, [pc, #112]	@ (8009194 <network_configure_weights+0x154>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 8009128:	4a20      	ldr	r2, [pc, #128]	@ (80091ac <network_configure_weights+0x16c>)
 800912a:	60d3      	str	r3, [r2, #12]
    gemm_5_weights_array.format |= AI_FMT_FLAG_CONST;
 800912c:	4b20      	ldr	r3, [pc, #128]	@ (80091b0 <network_configure_weights+0x170>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009134:	4a1e      	ldr	r2, [pc, #120]	@ (80091b0 <network_configure_weights+0x170>)
 8009136:	6013      	str	r3, [r2, #0]
    gemm_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 15136);
 8009138:	4b16      	ldr	r3, [pc, #88]	@ (8009194 <network_configure_weights+0x154>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 8009140:	3320      	adds	r3, #32
 8009142:	4a1b      	ldr	r2, [pc, #108]	@ (80091b0 <network_configure_weights+0x170>)
 8009144:	6093      	str	r3, [r2, #8]
    gemm_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 15136);
 8009146:	4b13      	ldr	r3, [pc, #76]	@ (8009194 <network_configure_weights+0x154>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 800914e:	3320      	adds	r3, #32
 8009150:	4a17      	ldr	r2, [pc, #92]	@ (80091b0 <network_configure_weights+0x170>)
 8009152:	60d3      	str	r3, [r2, #12]
    gemm_5_bias_array.format |= AI_FMT_FLAG_CONST;
 8009154:	4b17      	ldr	r3, [pc, #92]	@ (80091b4 <network_configure_weights+0x174>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800915c:	4a15      	ldr	r2, [pc, #84]	@ (80091b4 <network_configure_weights+0x174>)
 800915e:	6013      	str	r3, [r2, #0]
    gemm_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 23776);
 8009160:	4b0c      	ldr	r3, [pc, #48]	@ (8009194 <network_configure_weights+0x154>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f503 43b9 	add.w	r3, r3, #23680	@ 0x5c80
 8009168:	3360      	adds	r3, #96	@ 0x60
 800916a:	4a12      	ldr	r2, [pc, #72]	@ (80091b4 <network_configure_weights+0x174>)
 800916c:	6093      	str	r3, [r2, #8]
    gemm_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 23776);
 800916e:	4b09      	ldr	r3, [pc, #36]	@ (8009194 <network_configure_weights+0x154>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f503 43b9 	add.w	r3, r3, #23680	@ 0x5c80
 8009176:	3360      	adds	r3, #96	@ 0x60
 8009178:	4a0e      	ldr	r2, [pc, #56]	@ (80091b4 <network_configure_weights+0x174>)
 800917a:	60d3      	str	r3, [r2, #12]
    return true;
 800917c:	2301      	movs	r3, #1
 800917e:	e005      	b.n	800918c <network_configure_weights+0x14c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8009180:	2212      	movs	r2, #18
 8009182:	2130      	movs	r1, #48	@ 0x30
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 fa19 	bl	80095bc <ai_platform_network_set_error>
  return false;
 800918a:	2300      	movs	r3, #0
}
 800918c:	4618      	mov	r0, r3
 800918e:	3708      	adds	r7, #8
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}
 8009194:	20015ef8 	.word	0x20015ef8
 8009198:	20000080 	.word	0x20000080
 800919c:	20000090 	.word	0x20000090
 80091a0:	200000a0 	.word	0x200000a0
 80091a4:	200000b0 	.word	0x200000b0
 80091a8:	200000c0 	.word	0x200000c0
 80091ac:	200000d0 	.word	0x200000d0
 80091b0:	200000e0 	.word	0x200000e0
 80091b4:	200000f0 	.word	0x200000f0

080091b8 <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b082      	sub	sp, #8
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 f9ef 	bl	80095a4 <ai_platform_network_get_error>
 80091c6:	4603      	mov	r3, r0
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3708      	adds	r7, #8
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b084      	sub	sp, #16
 80091d4:	af02      	add	r7, sp, #8
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80091da:	2300      	movs	r3, #0
 80091dc:	9301      	str	r3, [sp, #4]
 80091de:	2305      	movs	r3, #5
 80091e0:	9300      	str	r3, [sp, #0]
 80091e2:	2301      	movs	r3, #1
 80091e4:	4a04      	ldr	r2, [pc, #16]	@ (80091f8 <ai_network_create+0x28>)
 80091e6:	6839      	ldr	r1, [r7, #0]
 80091e8:	6878      	ldr	r0, [r7, #4]
 80091ea:	f000 fad5 	bl	8009798 <ai_platform_network_create>
 80091ee:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	3708      	adds	r7, #8
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	20000870 	.word	0x20000870

080091fc <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b082      	sub	sp, #8
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d104      	bne.n	8009216 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800920c:	4b06      	ldr	r3, [pc, #24]	@ (8009228 <ai_network_inputs_get+0x2c>)
 800920e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	4a06      	ldr	r2, [pc, #24]	@ (800922c <ai_network_inputs_get+0x30>)
 8009214:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8009216:	6839      	ldr	r1, [r7, #0]
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 f9d5 	bl	80095c8 <ai_platform_inputs_get>
 800921e:	4603      	mov	r3, r0
}
 8009220:	4618      	mov	r0, r3
 8009222:	3708      	adds	r7, #8
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}
 8009228:	20000870 	.word	0x20000870
 800922c:	a1c00100 	.word	0xa1c00100

08009230 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d104      	bne.n	800924a <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8009240:	4b06      	ldr	r3, [pc, #24]	@ (800925c <ai_network_outputs_get+0x2c>)
 8009242:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	4a06      	ldr	r2, [pc, #24]	@ (8009260 <ai_network_outputs_get+0x30>)
 8009248:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800924a:	6839      	ldr	r1, [r7, #0]
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 fa31 	bl	80096b4 <ai_platform_outputs_get>
 8009252:	4603      	mov	r3, r0
}
 8009254:	4618      	mov	r0, r3
 8009256:	3708      	adds	r7, #8
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}
 800925c:	20000870 	.word	0x20000870
 8009260:	a1c00100 	.word	0xa1c00100

08009264 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b084      	sub	sp, #16
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800926e:	6839      	ldr	r1, [r7, #0]
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f000 fad3 	bl	800981c <ai_platform_network_init>
 8009276:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8009278:	2301      	movs	r3, #1
 800927a:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d101      	bne.n	8009286 <ai_network_init+0x22>
 8009282:	2300      	movs	r3, #0
 8009284:	e026      	b.n	80092d4 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 8009286:	6839      	ldr	r1, [r7, #0]
 8009288:	68f8      	ldr	r0, [r7, #12]
 800928a:	f7ff fed9 	bl	8009040 <network_configure_weights>
 800928e:	4603      	mov	r3, r0
 8009290:	461a      	mov	r2, r3
 8009292:	7afb      	ldrb	r3, [r7, #11]
 8009294:	4013      	ands	r3, r2
 8009296:	2b00      	cmp	r3, #0
 8009298:	bf14      	ite	ne
 800929a:	2301      	movne	r3, #1
 800929c:	2300      	moveq	r3, #0
 800929e:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 80092a0:	6839      	ldr	r1, [r7, #0]
 80092a2:	68f8      	ldr	r0, [r7, #12]
 80092a4:	f7ff fe3e 	bl	8008f24 <network_configure_activations>
 80092a8:	4603      	mov	r3, r0
 80092aa:	461a      	mov	r2, r3
 80092ac:	7afb      	ldrb	r3, [r7, #11]
 80092ae:	4013      	ands	r3, r2
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	bf14      	ite	ne
 80092b4:	2301      	movne	r3, #1
 80092b6:	2300      	moveq	r3, #0
 80092b8:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f000 fb46 	bl	800994c <ai_platform_network_post_init>
 80092c0:	4603      	mov	r3, r0
 80092c2:	461a      	mov	r2, r3
 80092c4:	7afb      	ldrb	r3, [r7, #11]
 80092c6:	4013      	ands	r3, r2
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	bf14      	ite	ne
 80092cc:	2301      	movne	r3, #1
 80092ce:	2300      	moveq	r3, #0
 80092d0:	72fb      	strb	r3, [r7, #11]

  return ok;
 80092d2:	7afb      	ldrb	r3, [r7, #11]
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3710      	adds	r7, #16
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	68b9      	ldr	r1, [r7, #8]
 80092ec:	68f8      	ldr	r0, [r7, #12]
 80092ee:	f000 fb5b 	bl	80099a8 <ai_platform_network_process>
 80092f2:	4603      	mov	r3, r0
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 80092fc:	b4b0      	push	{r4, r5, r7}
 80092fe:	b08f      	sub	sp, #60	@ 0x3c
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8009306:	4b15      	ldr	r3, [pc, #84]	@ (800935c <ai_network_data_activations_buffer_get+0x60>)
 8009308:	61fb      	str	r3, [r7, #28]
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	623b      	str	r3, [r7, #32]
 800930e:	2300      	movs	r3, #0
 8009310:	627b      	str	r3, [r7, #36]	@ 0x24
 8009312:	2300      	movs	r3, #0
 8009314:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009316:	f645 0320 	movw	r3, #22560	@ 0x5820
 800931a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800931c:	2301      	movs	r3, #1
 800931e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8009322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009324:	2204      	movs	r2, #4
 8009326:	f362 231f 	bfi	r3, r2, #8, #24
 800932a:	633b      	str	r3, [r7, #48]	@ 0x30
 800932c:	4b0c      	ldr	r3, [pc, #48]	@ (8009360 <ai_network_data_activations_buffer_get+0x64>)
 800932e:	f107 040c 	add.w	r4, r7, #12
 8009332:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009334:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009338:	f107 030c 	add.w	r3, r7, #12
 800933c:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	461d      	mov	r5, r3
 8009342:	f107 041c 	add.w	r4, r7, #28
 8009346:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009348:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800934a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800934e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	373c      	adds	r7, #60	@ 0x3c
 8009356:	46bd      	mov	sp, r7
 8009358:	bcb0      	pop	{r4, r5, r7}
 800935a:	4770      	bx	lr
 800935c:	00040440 	.word	0x00040440
 8009360:	08011960 	.word	0x08011960

08009364 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 8009364:	b4b0      	push	{r4, r5, r7}
 8009366:	b08f      	sub	sp, #60	@ 0x3c
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800936e:	4b15      	ldr	r3, [pc, #84]	@ (80093c4 <ai_network_data_weights_buffer_get+0x60>)
 8009370:	61fb      	str	r3, [r7, #28]
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	623b      	str	r3, [r7, #32]
 8009376:	2300      	movs	r3, #0
 8009378:	627b      	str	r3, [r7, #36]	@ 0x24
 800937a:	2300      	movs	r3, #0
 800937c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800937e:	f645 5358 	movw	r3, #23896	@ 0x5d58
 8009382:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009384:	2301      	movs	r3, #1
 8009386:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800938a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800938c:	2204      	movs	r2, #4
 800938e:	f362 231f 	bfi	r3, r2, #8, #24
 8009392:	633b      	str	r3, [r7, #48]	@ 0x30
 8009394:	4b0c      	ldr	r3, [pc, #48]	@ (80093c8 <ai_network_data_weights_buffer_get+0x64>)
 8009396:	f107 040c 	add.w	r4, r7, #12
 800939a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800939c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80093a0:	f107 030c 	add.w	r3, r7, #12
 80093a4:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	461d      	mov	r5, r3
 80093aa:	f107 041c 	add.w	r4, r7, #28
 80093ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80093b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80093b2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80093b6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	373c      	adds	r7, #60	@ 0x3c
 80093be:	46bd      	mov	sp, r7
 80093c0:	bcb0      	pop	{r4, r5, r7}
 80093c2:	4770      	bx	lr
 80093c4:	40040440 	.word	0x40040440
 80093c8:	08011970 	.word	0x08011970

080093cc <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 80093cc:	b480      	push	{r7}
 80093ce:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 80093d0:	4b02      	ldr	r3, [pc, #8]	@ (80093dc <ai_network_data_weights_get+0x10>)

}
 80093d2:	4618      	mov	r0, r3
 80093d4:	46bd      	mov	sp, r7
 80093d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093da:	4770      	bx	lr
 80093dc:	20000914 	.word	0x20000914

080093e0 <ai_buffer_get_size>:
 80093e0:	b360      	cbz	r0, 800943c <ai_buffer_get_size+0x5c>
 80093e2:	b430      	push	{r4, r5}
 80093e4:	6803      	ldr	r3, [r0, #0]
 80093e6:	4d16      	ldr	r5, [pc, #88]	@ (8009440 <ai_buffer_get_size+0x60>)
 80093e8:	6984      	ldr	r4, [r0, #24]
 80093ea:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 80093ee:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80093f2:	42ab      	cmp	r3, r5
 80093f4:	6862      	ldr	r2, [r4, #4]
 80093f6:	d01b      	beq.n	8009430 <ai_buffer_get_size+0x50>
 80093f8:	7d03      	ldrb	r3, [r0, #20]
 80093fa:	6941      	ldr	r1, [r0, #20]
 80093fc:	f1a3 0301 	sub.w	r3, r3, #1
 8009400:	fab3 f383 	clz	r3, r3
 8009404:	095b      	lsrs	r3, r3, #5
 8009406:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800940a:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800940e:	da0b      	bge.n	8009428 <ai_buffer_get_size+0x48>
 8009410:	2b01      	cmp	r3, #1
 8009412:	d102      	bne.n	800941a <ai_buffer_get_size+0x3a>
 8009414:	2802      	cmp	r0, #2
 8009416:	d007      	beq.n	8009428 <ai_buffer_get_size+0x48>
 8009418:	2302      	movs	r3, #2
 800941a:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800941e:	3301      	adds	r3, #1
 8009420:	4298      	cmp	r0, r3
 8009422:	fb01 f202 	mul.w	r2, r1, r2
 8009426:	d1f3      	bne.n	8009410 <ai_buffer_get_size+0x30>
 8009428:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800942c:	bc30      	pop	{r4, r5}
 800942e:	4770      	bx	lr
 8009430:	2900      	cmp	r1, #0
 8009432:	d0e1      	beq.n	80093f8 <ai_buffer_get_size+0x18>
 8009434:	321f      	adds	r2, #31
 8009436:	f022 021f 	bic.w	r2, r2, #31
 800943a:	e7dd      	b.n	80093f8 <ai_buffer_get_size+0x18>
 800943c:	4770      	bx	lr
 800943e:	bf00      	nop
 8009440:	000400c0 	.word	0x000400c0

08009444 <ai_buffer_array_sane>:
 8009444:	b138      	cbz	r0, 8009456 <ai_buffer_array_sane+0x12>
 8009446:	6843      	ldr	r3, [r0, #4]
 8009448:	b123      	cbz	r3, 8009454 <ai_buffer_array_sane+0x10>
 800944a:	8840      	ldrh	r0, [r0, #2]
 800944c:	3800      	subs	r0, #0
 800944e:	bf18      	it	ne
 8009450:	2001      	movne	r0, #1
 8009452:	4770      	bx	lr
 8009454:	4618      	mov	r0, r3
 8009456:	4770      	bx	lr

08009458 <ai_platform_get_weights_map>:
 8009458:	b1f2      	cbz	r2, 8009498 <ai_platform_get_weights_map+0x40>
 800945a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800945c:	4605      	mov	r5, r0
 800945e:	b1c8      	cbz	r0, 8009494 <ai_platform_get_weights_map+0x3c>
 8009460:	460c      	mov	r4, r1
 8009462:	b1b9      	cbz	r1, 8009494 <ai_platform_get_weights_map+0x3c>
 8009464:	4b24      	ldr	r3, [pc, #144]	@ (80094f8 <ai_platform_get_weights_map+0xa0>)
 8009466:	6811      	ldr	r1, [r2, #0]
 8009468:	4299      	cmp	r1, r3
 800946a:	4616      	mov	r6, r2
 800946c:	d00b      	beq.n	8009486 <ai_platform_get_weights_map+0x2e>
 800946e:	6856      	ldr	r6, [r2, #4]
 8009470:	b186      	cbz	r6, 8009494 <ai_platform_get_weights_map+0x3c>
 8009472:	6837      	ldr	r7, [r6, #0]
 8009474:	429f      	cmp	r7, r3
 8009476:	d011      	beq.n	800949c <ai_platform_get_weights_map+0x44>
 8009478:	6006      	str	r6, [r0, #0]
 800947a:	f1a4 0001 	sub.w	r0, r4, #1
 800947e:	fab0 f080 	clz	r0, r0
 8009482:	0940      	lsrs	r0, r0, #5
 8009484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009486:	1d10      	adds	r0, r2, #4
 8009488:	f7ff ffdc 	bl	8009444 <ai_buffer_array_sane>
 800948c:	b110      	cbz	r0, 8009494 <ai_platform_get_weights_map+0x3c>
 800948e:	88f3      	ldrh	r3, [r6, #6]
 8009490:	429c      	cmp	r4, r3
 8009492:	d01b      	beq.n	80094cc <ai_platform_get_weights_map+0x74>
 8009494:	2000      	movs	r0, #0
 8009496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009498:	2000      	movs	r0, #0
 800949a:	4770      	bx	lr
 800949c:	4631      	mov	r1, r6
 800949e:	3804      	subs	r0, #4
 80094a0:	2300      	movs	r3, #0
 80094a2:	e004      	b.n	80094ae <ai_platform_get_weights_map+0x56>
 80094a4:	3301      	adds	r3, #1
 80094a6:	429c      	cmp	r4, r3
 80094a8:	f840 2f04 	str.w	r2, [r0, #4]!
 80094ac:	d005      	beq.n	80094ba <ai_platform_get_weights_map+0x62>
 80094ae:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80094b2:	42ba      	cmp	r2, r7
 80094b4:	d1f6      	bne.n	80094a4 <ai_platform_get_weights_map+0x4c>
 80094b6:	429c      	cmp	r4, r3
 80094b8:	d1ec      	bne.n	8009494 <ai_platform_get_weights_map+0x3c>
 80094ba:	3401      	adds	r4, #1
 80094bc:	4b0e      	ldr	r3, [pc, #56]	@ (80094f8 <ai_platform_get_weights_map+0xa0>)
 80094be:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80094c2:	1ac0      	subs	r0, r0, r3
 80094c4:	fab0 f080 	clz	r0, r0
 80094c8:	0940      	lsrs	r0, r0, #5
 80094ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094cc:	2100      	movs	r1, #0
 80094ce:	1f28      	subs	r0, r5, #4
 80094d0:	468c      	mov	ip, r1
 80094d2:	e005      	b.n	80094e0 <ai_platform_get_weights_map+0x88>
 80094d4:	f10c 0c01 	add.w	ip, ip, #1
 80094d8:	4564      	cmp	r4, ip
 80094da:	f840 3f04 	str.w	r3, [r0, #4]!
 80094de:	d005      	beq.n	80094ec <ai_platform_get_weights_map+0x94>
 80094e0:	68b3      	ldr	r3, [r6, #8]
 80094e2:	440b      	add	r3, r1
 80094e4:	311c      	adds	r1, #28
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d1f3      	bne.n	80094d4 <ai_platform_get_weights_map+0x7c>
 80094ec:	eba4 000c 	sub.w	r0, r4, ip
 80094f0:	fab0 f080 	clz	r0, r0
 80094f4:	0940      	lsrs	r0, r0, #5
 80094f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094f8:	a1facade 	.word	0xa1facade

080094fc <ai_platform_get_activations_map>:
 80094fc:	b1fa      	cbz	r2, 800953e <ai_platform_get_activations_map+0x42>
 80094fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009500:	4605      	mov	r5, r0
 8009502:	b1d0      	cbz	r0, 800953a <ai_platform_get_activations_map+0x3e>
 8009504:	460c      	mov	r4, r1
 8009506:	b1c1      	cbz	r1, 800953a <ai_platform_get_activations_map+0x3e>
 8009508:	4b25      	ldr	r3, [pc, #148]	@ (80095a0 <ai_platform_get_activations_map+0xa4>)
 800950a:	6811      	ldr	r1, [r2, #0]
 800950c:	4299      	cmp	r1, r3
 800950e:	4616      	mov	r6, r2
 8009510:	d00b      	beq.n	800952a <ai_platform_get_activations_map+0x2e>
 8009512:	6a16      	ldr	r6, [r2, #32]
 8009514:	b18e      	cbz	r6, 800953a <ai_platform_get_activations_map+0x3e>
 8009516:	6837      	ldr	r7, [r6, #0]
 8009518:	429f      	cmp	r7, r3
 800951a:	d012      	beq.n	8009542 <ai_platform_get_activations_map+0x46>
 800951c:	6006      	str	r6, [r0, #0]
 800951e:	f1a4 0001 	sub.w	r0, r4, #1
 8009522:	fab0 f080 	clz	r0, r0
 8009526:	0940      	lsrs	r0, r0, #5
 8009528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800952a:	f102 000c 	add.w	r0, r2, #12
 800952e:	f7ff ff89 	bl	8009444 <ai_buffer_array_sane>
 8009532:	b110      	cbz	r0, 800953a <ai_platform_get_activations_map+0x3e>
 8009534:	89f3      	ldrh	r3, [r6, #14]
 8009536:	429c      	cmp	r4, r3
 8009538:	d01b      	beq.n	8009572 <ai_platform_get_activations_map+0x76>
 800953a:	2000      	movs	r0, #0
 800953c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800953e:	2000      	movs	r0, #0
 8009540:	4770      	bx	lr
 8009542:	4631      	mov	r1, r6
 8009544:	3804      	subs	r0, #4
 8009546:	2300      	movs	r3, #0
 8009548:	e004      	b.n	8009554 <ai_platform_get_activations_map+0x58>
 800954a:	3301      	adds	r3, #1
 800954c:	429c      	cmp	r4, r3
 800954e:	f840 2f04 	str.w	r2, [r0, #4]!
 8009552:	d005      	beq.n	8009560 <ai_platform_get_activations_map+0x64>
 8009554:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8009558:	42ba      	cmp	r2, r7
 800955a:	d1f6      	bne.n	800954a <ai_platform_get_activations_map+0x4e>
 800955c:	429c      	cmp	r4, r3
 800955e:	d1ec      	bne.n	800953a <ai_platform_get_activations_map+0x3e>
 8009560:	3401      	adds	r4, #1
 8009562:	4b0f      	ldr	r3, [pc, #60]	@ (80095a0 <ai_platform_get_activations_map+0xa4>)
 8009564:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009568:	1ac0      	subs	r0, r0, r3
 800956a:	fab0 f080 	clz	r0, r0
 800956e:	0940      	lsrs	r0, r0, #5
 8009570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009572:	2100      	movs	r1, #0
 8009574:	1f28      	subs	r0, r5, #4
 8009576:	468c      	mov	ip, r1
 8009578:	e005      	b.n	8009586 <ai_platform_get_activations_map+0x8a>
 800957a:	f10c 0c01 	add.w	ip, ip, #1
 800957e:	4564      	cmp	r4, ip
 8009580:	f840 3f04 	str.w	r3, [r0, #4]!
 8009584:	d005      	beq.n	8009592 <ai_platform_get_activations_map+0x96>
 8009586:	6933      	ldr	r3, [r6, #16]
 8009588:	440b      	add	r3, r1
 800958a:	311c      	adds	r1, #28
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d1f3      	bne.n	800957a <ai_platform_get_activations_map+0x7e>
 8009592:	eba4 000c 	sub.w	r0, r4, ip
 8009596:	fab0 f080 	clz	r0, r0
 800959a:	0940      	lsrs	r0, r0, #5
 800959c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800959e:	bf00      	nop
 80095a0:	a1facade 	.word	0xa1facade

080095a4 <ai_platform_network_get_error>:
 80095a4:	4b04      	ldr	r3, [pc, #16]	@ (80095b8 <ai_platform_network_get_error+0x14>)
 80095a6:	6802      	ldr	r2, [r0, #0]
 80095a8:	4393      	bics	r3, r2
 80095aa:	d102      	bne.n	80095b2 <ai_platform_network_get_error+0xe>
 80095ac:	300c      	adds	r0, #12
 80095ae:	f000 bc19 	b.w	8009de4 <core_get_error>
 80095b2:	f241 0010 	movw	r0, #4112	@ 0x1010
 80095b6:	4770      	bx	lr
 80095b8:	a1c00100 	.word	0xa1c00100

080095bc <ai_platform_network_set_error>:
 80095bc:	b110      	cbz	r0, 80095c4 <ai_platform_network_set_error+0x8>
 80095be:	300c      	adds	r0, #12
 80095c0:	f000 bc16 	b.w	8009df0 <core_set_error>
 80095c4:	4770      	bx	lr
 80095c6:	bf00      	nop

080095c8 <ai_platform_inputs_get>:
 80095c8:	4b39      	ldr	r3, [pc, #228]	@ (80096b0 <ai_platform_inputs_get+0xe8>)
 80095ca:	6802      	ldr	r2, [r0, #0]
 80095cc:	4393      	bics	r3, r2
 80095ce:	d163      	bne.n	8009698 <ai_platform_inputs_get+0xd0>
 80095d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095d4:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80095d6:	b085      	sub	sp, #20
 80095d8:	4605      	mov	r5, r0
 80095da:	460c      	mov	r4, r1
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d04e      	beq.n	800967e <ai_platform_inputs_get+0xb6>
 80095e0:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 80095e2:	2f00      	cmp	r7, #0
 80095e4:	d04b      	beq.n	800967e <ai_platform_inputs_get+0xb6>
 80095e6:	f04f 0b00 	mov.w	fp, #0
 80095ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095ee:	465e      	mov	r6, fp
 80095f0:	46ba      	mov	sl, r7
 80095f2:	e016      	b.n	8009622 <ai_platform_inputs_get+0x5a>
 80095f4:	9901      	ldr	r1, [sp, #4]
 80095f6:	2201      	movs	r2, #1
 80095f8:	507a      	str	r2, [r7, r1]
 80095fa:	69a1      	ldr	r1, [r4, #24]
 80095fc:	684c      	ldr	r4, [r1, #4]
 80095fe:	6028      	str	r0, [r5, #0]
 8009600:	f04f 0201 	mov.w	r2, #1
 8009604:	752a      	strb	r2, [r5, #20]
 8009606:	6968      	ldr	r0, [r5, #20]
 8009608:	60ab      	str	r3, [r5, #8]
 800960a:	f368 201f 	bfi	r0, r8, #8, #24
 800960e:	2300      	movs	r3, #0
 8009610:	e9c5 3403 	strd	r3, r4, [r5, #12]
 8009614:	e9c5 0905 	strd	r0, r9, [r5, #20]
 8009618:	f8c5 c004 	str.w	ip, [r5, #4]
 800961c:	3601      	adds	r6, #1
 800961e:	f10b 0b1c 	add.w	fp, fp, #28
 8009622:	f8ba 3000 	ldrh.w	r3, [sl]
 8009626:	00f2      	lsls	r2, r6, #3
 8009628:	42b3      	cmp	r3, r6
 800962a:	9201      	str	r2, [sp, #4]
 800962c:	d936      	bls.n	800969c <ai_platform_inputs_get+0xd4>
 800962e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d032      	beq.n	800969c <ai_platform_inputs_get+0xd4>
 8009636:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 800963a:	b37c      	cbz	r4, 800969c <ai_platform_inputs_get+0xd4>
 800963c:	f8da 3008 	ldr.w	r3, [sl, #8]
 8009640:	69a2      	ldr	r2, [r4, #24]
 8009642:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8009646:	6810      	ldr	r0, [r2, #0]
 8009648:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 800964c:	68a3      	ldr	r3, [r4, #8]
 800964e:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8009652:	f003 f957 	bl	800c904 <ai_array_to_buffer_fmt>
 8009656:	69a1      	ldr	r1, [r4, #24]
 8009658:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 800965c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8009660:	445d      	add	r5, fp
 8009662:	2b00      	cmp	r3, #0
 8009664:	d0ca      	beq.n	80095fc <ai_platform_inputs_get+0x34>
 8009666:	2100      	movs	r1, #0
 8009668:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 800966c:	6821      	ldr	r1, [r4, #0]
 800966e:	6059      	str	r1, [r3, #4]
 8009670:	b111      	cbz	r1, 8009678 <ai_platform_inputs_get+0xb0>
 8009672:	8849      	ldrh	r1, [r1, #2]
 8009674:	2900      	cmp	r1, #0
 8009676:	d1bd      	bne.n	80095f4 <ai_platform_inputs_get+0x2c>
 8009678:	69a1      	ldr	r1, [r4, #24]
 800967a:	2300      	movs	r3, #0
 800967c:	e7be      	b.n	80095fc <ai_platform_inputs_get+0x34>
 800967e:	2218      	movs	r2, #24
 8009680:	2111      	movs	r1, #17
 8009682:	f105 000c 	add.w	r0, r5, #12
 8009686:	2600      	movs	r6, #0
 8009688:	f000 fbb2 	bl	8009df0 <core_set_error>
 800968c:	4630      	mov	r0, r6
 800968e:	b104      	cbz	r4, 8009692 <ai_platform_inputs_get+0xca>
 8009690:	8026      	strh	r6, [r4, #0]
 8009692:	b005      	add	sp, #20
 8009694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009698:	2000      	movs	r0, #0
 800969a:	4770      	bx	lr
 800969c:	b2b6      	uxth	r6, r6
 800969e:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 80096a2:	2e00      	cmp	r6, #0
 80096a4:	d0eb      	beq.n	800967e <ai_platform_inputs_get+0xb6>
 80096a6:	f8da 3008 	ldr.w	r3, [sl, #8]
 80096aa:	6858      	ldr	r0, [r3, #4]
 80096ac:	e7ef      	b.n	800968e <ai_platform_inputs_get+0xc6>
 80096ae:	bf00      	nop
 80096b0:	a1c00100 	.word	0xa1c00100

080096b4 <ai_platform_outputs_get>:
 80096b4:	4b37      	ldr	r3, [pc, #220]	@ (8009794 <ai_platform_outputs_get+0xe0>)
 80096b6:	6802      	ldr	r2, [r0, #0]
 80096b8:	4393      	bics	r3, r2
 80096ba:	d169      	bne.n	8009790 <ai_platform_outputs_get+0xdc>
 80096bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c0:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	b085      	sub	sp, #20
 80096c6:	4605      	mov	r5, r0
 80096c8:	460c      	mov	r4, r1
 80096ca:	d94b      	bls.n	8009764 <ai_platform_outputs_get+0xb0>
 80096cc:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 80096ce:	f04f 0b00 	mov.w	fp, #0
 80096d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096d6:	465e      	mov	r6, fp
 80096d8:	46d8      	mov	r8, fp
 80096da:	46ba      	mov	sl, r7
 80096dc:	e016      	b.n	800970c <ai_platform_outputs_get+0x58>
 80096de:	9901      	ldr	r1, [sp, #4]
 80096e0:	2201      	movs	r2, #1
 80096e2:	507a      	str	r2, [r7, r1]
 80096e4:	69a9      	ldr	r1, [r5, #24]
 80096e6:	684d      	ldr	r5, [r1, #4]
 80096e8:	6020      	str	r0, [r4, #0]
 80096ea:	f04f 0201 	mov.w	r2, #1
 80096ee:	7522      	strb	r2, [r4, #20]
 80096f0:	6960      	ldr	r0, [r4, #20]
 80096f2:	f8c4 c004 	str.w	ip, [r4, #4]
 80096f6:	f369 201f 	bfi	r0, r9, #8, #24
 80096fa:	e9c4 5004 	strd	r5, r0, [r4, #16]
 80096fe:	e9c4 3802 	strd	r3, r8, [r4, #8]
 8009702:	9b00      	ldr	r3, [sp, #0]
 8009704:	61a3      	str	r3, [r4, #24]
 8009706:	3601      	adds	r6, #1
 8009708:	f10b 0b1c 	add.w	fp, fp, #28
 800970c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009710:	00f2      	lsls	r2, r6, #3
 8009712:	42b3      	cmp	r3, r6
 8009714:	9201      	str	r2, [sp, #4]
 8009716:	d932      	bls.n	800977e <ai_platform_outputs_get+0xca>
 8009718:	f8da 3010 	ldr.w	r3, [sl, #16]
 800971c:	b37b      	cbz	r3, 800977e <ai_platform_outputs_get+0xca>
 800971e:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8009722:	b365      	cbz	r5, 800977e <ai_platform_outputs_get+0xca>
 8009724:	f8da 3014 	ldr.w	r3, [sl, #20]
 8009728:	69aa      	ldr	r2, [r5, #24]
 800972a:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 800972e:	68ab      	ldr	r3, [r5, #8]
 8009730:	6810      	ldr	r0, [r2, #0]
 8009732:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8009736:	68eb      	ldr	r3, [r5, #12]
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	f003 f8e3 	bl	800c904 <ai_array_to_buffer_fmt>
 800973e:	69a9      	ldr	r1, [r5, #24]
 8009740:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8009744:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8009748:	445c      	add	r4, fp
 800974a:	2b00      	cmp	r3, #0
 800974c:	d0cb      	beq.n	80096e6 <ai_platform_outputs_get+0x32>
 800974e:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 8009752:	6829      	ldr	r1, [r5, #0]
 8009754:	6059      	str	r1, [r3, #4]
 8009756:	b111      	cbz	r1, 800975e <ai_platform_outputs_get+0xaa>
 8009758:	8849      	ldrh	r1, [r1, #2]
 800975a:	2900      	cmp	r1, #0
 800975c:	d1bf      	bne.n	80096de <ai_platform_outputs_get+0x2a>
 800975e:	69a9      	ldr	r1, [r5, #24]
 8009760:	2300      	movs	r3, #0
 8009762:	e7c0      	b.n	80096e6 <ai_platform_outputs_get+0x32>
 8009764:	2218      	movs	r2, #24
 8009766:	2111      	movs	r1, #17
 8009768:	f105 000c 	add.w	r0, r5, #12
 800976c:	2600      	movs	r6, #0
 800976e:	f000 fb3f 	bl	8009df0 <core_set_error>
 8009772:	4630      	mov	r0, r6
 8009774:	b104      	cbz	r4, 8009778 <ai_platform_outputs_get+0xc4>
 8009776:	8026      	strh	r6, [r4, #0]
 8009778:	b005      	add	sp, #20
 800977a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800977e:	b2b6      	uxth	r6, r6
 8009780:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8009784:	2e00      	cmp	r6, #0
 8009786:	d0ed      	beq.n	8009764 <ai_platform_outputs_get+0xb0>
 8009788:	f8da 3014 	ldr.w	r3, [sl, #20]
 800978c:	6858      	ldr	r0, [r3, #4]
 800978e:	e7f1      	b.n	8009774 <ai_platform_outputs_get+0xc0>
 8009790:	2000      	movs	r0, #0
 8009792:	4770      	bx	lr
 8009794:	a1c00100 	.word	0xa1c00100

08009798 <ai_platform_network_create>:
 8009798:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800979c:	b083      	sub	sp, #12
 800979e:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 80097a2:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 80097a6:	b320      	cbz	r0, 80097f2 <ai_platform_network_create+0x5a>
 80097a8:	6002      	str	r2, [r0, #0]
 80097aa:	4616      	mov	r6, r2
 80097ac:	461f      	mov	r7, r3
 80097ae:	4604      	mov	r4, r0
 80097b0:	f000 fb16 	bl	8009de0 <core_init>
 80097b4:	b970      	cbnz	r0, 80097d4 <ai_platform_network_create+0x3c>
 80097b6:	2530      	movs	r5, #48	@ 0x30
 80097b8:	2300      	movs	r3, #0
 80097ba:	6023      	str	r3, [r4, #0]
 80097bc:	2410      	movs	r4, #16
 80097be:	464a      	mov	r2, r9
 80097c0:	4641      	mov	r1, r8
 80097c2:	4638      	mov	r0, r7
 80097c4:	f003 f93e 	bl	800ca44 <ai_version_get>
 80097c8:	60b0      	str	r0, [r6, #8]
 80097ca:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80097ce:	b003      	add	sp, #12
 80097d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097d4:	2200      	movs	r2, #0
 80097d6:	4641      	mov	r1, r8
 80097d8:	4638      	mov	r0, r7
 80097da:	f003 f933 	bl	800ca44 <ai_version_get>
 80097de:	2200      	movs	r2, #0
 80097e0:	4605      	mov	r5, r0
 80097e2:	2105      	movs	r1, #5
 80097e4:	2001      	movs	r0, #1
 80097e6:	f003 f92d 	bl	800ca44 <ai_version_get>
 80097ea:	4285      	cmp	r5, r0
 80097ec:	d008      	beq.n	8009800 <ai_platform_network_create+0x68>
 80097ee:	2501      	movs	r5, #1
 80097f0:	e7e2      	b.n	80097b8 <ai_platform_network_create+0x20>
 80097f2:	2510      	movs	r5, #16
 80097f4:	462c      	mov	r4, r5
 80097f6:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80097fa:	b003      	add	sp, #12
 80097fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009800:	4b05      	ldr	r3, [pc, #20]	@ (8009818 <ai_platform_network_create+0x80>)
 8009802:	9301      	str	r3, [sp, #4]
 8009804:	a801      	add	r0, sp, #4
 8009806:	f000 faff 	bl	8009e08 <ai_check_custom_types>
 800980a:	b110      	cbz	r0, 8009812 <ai_platform_network_create+0x7a>
 800980c:	2400      	movs	r4, #0
 800980e:	4625      	mov	r5, r4
 8009810:	e7d5      	b.n	80097be <ai_platform_network_create+0x26>
 8009812:	2502      	movs	r5, #2
 8009814:	e7d0      	b.n	80097b8 <ai_platform_network_create+0x20>
 8009816:	bf00      	nop
 8009818:	84048403 	.word	0x84048403

0800981c <ai_platform_network_init>:
 800981c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009820:	4a48      	ldr	r2, [pc, #288]	@ (8009944 <ai_platform_network_init+0x128>)
 8009822:	4604      	mov	r4, r0
 8009824:	6800      	ldr	r0, [r0, #0]
 8009826:	460b      	mov	r3, r1
 8009828:	ea00 0102 	and.w	r1, r0, r2
 800982c:	4382      	bics	r2, r0
 800982e:	d13b      	bne.n	80098a8 <ai_platform_network_init+0x8c>
 8009830:	2b00      	cmp	r3, #0
 8009832:	d078      	beq.n	8009926 <ai_platform_network_init+0x10a>
 8009834:	4a44      	ldr	r2, [pc, #272]	@ (8009948 <ai_platform_network_init+0x12c>)
 8009836:	681d      	ldr	r5, [r3, #0]
 8009838:	4295      	cmp	r5, r2
 800983a:	d10a      	bne.n	8009852 <ai_platform_network_init+0x36>
 800983c:	4288      	cmp	r0, r1
 800983e:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8009842:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 8009846:	d03d      	beq.n	80098c4 <ai_platform_network_init+0xa8>
 8009848:	2303      	movs	r3, #3
 800984a:	6123      	str	r3, [r4, #16]
 800984c:	4620      	mov	r0, r4
 800984e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009852:	2101      	movs	r1, #1
 8009854:	4618      	mov	r0, r3
 8009856:	461d      	mov	r5, r3
 8009858:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800985c:	f7ff fdc0 	bl	80093e0 <ai_buffer_get_size>
 8009860:	f105 071c 	add.w	r7, r5, #28
 8009864:	4606      	mov	r6, r0
 8009866:	2101      	movs	r1, #1
 8009868:	4638      	mov	r0, r7
 800986a:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800986e:	f7ff fdb7 	bl	80093e0 <ai_buffer_get_size>
 8009872:	2e00      	cmp	r6, #0
 8009874:	bf0a      	itet	eq
 8009876:	4631      	moveq	r1, r6
 8009878:	2101      	movne	r1, #1
 800987a:	4635      	moveq	r5, r6
 800987c:	b1b0      	cbz	r0, 80098ac <ai_platform_network_init+0x90>
 800987e:	f1b9 0f00 	cmp.w	r9, #0
 8009882:	d057      	beq.n	8009934 <ai_platform_network_init+0x118>
 8009884:	f04f 0e01 	mov.w	lr, #1
 8009888:	f1b8 0f00 	cmp.w	r8, #0
 800988c:	d011      	beq.n	80098b2 <ai_platform_network_init+0x96>
 800988e:	4b2d      	ldr	r3, [pc, #180]	@ (8009944 <ai_platform_network_init+0x128>)
 8009890:	6822      	ldr	r2, [r4, #0]
 8009892:	429a      	cmp	r2, r3
 8009894:	d1d8      	bne.n	8009848 <ai_platform_network_init+0x2c>
 8009896:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8009898:	428b      	cmp	r3, r1
 800989a:	d21b      	bcs.n	80098d4 <ai_platform_network_init+0xb8>
 800989c:	2212      	movs	r2, #18
 800989e:	2116      	movs	r1, #22
 80098a0:	f104 000c 	add.w	r0, r4, #12
 80098a4:	f000 faa4 	bl	8009df0 <core_set_error>
 80098a8:	2000      	movs	r0, #0
 80098aa:	e7d0      	b.n	800984e <ai_platform_network_init+0x32>
 80098ac:	4607      	mov	r7, r0
 80098ae:	4686      	mov	lr, r0
 80098b0:	e7ea      	b.n	8009888 <ai_platform_network_init+0x6c>
 80098b2:	2e00      	cmp	r6, #0
 80098b4:	d0eb      	beq.n	800988e <ai_platform_network_init+0x72>
 80098b6:	2212      	movs	r2, #18
 80098b8:	2110      	movs	r1, #16
 80098ba:	f104 000c 	add.w	r0, r4, #12
 80098be:	f000 fa97 	bl	8009df0 <core_set_error>
 80098c2:	e7f1      	b.n	80098a8 <ai_platform_network_init+0x8c>
 80098c4:	e9c4 6308 	strd	r6, r3, [r4, #32]
 80098c8:	62e5      	str	r5, [r4, #44]	@ 0x2c
 80098ca:	62a2      	str	r2, [r4, #40]	@ 0x28
 80098cc:	4620      	mov	r0, r4
 80098ce:	f000 fac5 	bl	8009e5c <ai_layers_init_all>
 80098d2:	e7b9      	b.n	8009848 <ai_platform_network_init+0x2c>
 80098d4:	b1e1      	cbz	r1, 8009910 <ai_platform_network_init+0xf4>
 80098d6:	46ac      	mov	ip, r5
 80098d8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80098dc:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80098de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80098e0:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80098e4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80098e8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80098ea:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 80098ee:	4573      	cmp	r3, lr
 80098f0:	6226      	str	r6, [r4, #32]
 80098f2:	d311      	bcc.n	8009918 <ai_platform_network_init+0xfc>
 80098f4:	f1be 0f00 	cmp.w	lr, #0
 80098f8:	d007      	beq.n	800990a <ai_platform_network_init+0xee>
 80098fa:	463e      	mov	r6, r7
 80098fc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80098fe:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8009900:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009902:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8009906:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800990a:	ea4f 420e 	mov.w	r2, lr, lsl #16
 800990e:	e7dc      	b.n	80098ca <ai_platform_network_init+0xae>
 8009910:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8009912:	6221      	str	r1, [r4, #32]
 8009914:	4573      	cmp	r3, lr
 8009916:	d2ed      	bcs.n	80098f4 <ai_platform_network_init+0xd8>
 8009918:	2213      	movs	r2, #19
 800991a:	2116      	movs	r1, #22
 800991c:	f104 000c 	add.w	r0, r4, #12
 8009920:	f000 fa66 	bl	8009df0 <core_set_error>
 8009924:	e7c0      	b.n	80098a8 <ai_platform_network_init+0x8c>
 8009926:	2211      	movs	r2, #17
 8009928:	2110      	movs	r1, #16
 800992a:	f104 000c 	add.w	r0, r4, #12
 800992e:	f000 fa5f 	bl	8009df0 <core_set_error>
 8009932:	e7b9      	b.n	80098a8 <ai_platform_network_init+0x8c>
 8009934:	2213      	movs	r2, #19
 8009936:	2110      	movs	r1, #16
 8009938:	f104 000c 	add.w	r0, r4, #12
 800993c:	f000 fa58 	bl	8009df0 <core_set_error>
 8009940:	e7b2      	b.n	80098a8 <ai_platform_network_init+0x8c>
 8009942:	bf00      	nop
 8009944:	a1c00100 	.word	0xa1c00100
 8009948:	a1facade 	.word	0xa1facade

0800994c <ai_platform_network_post_init>:
 800994c:	4b15      	ldr	r3, [pc, #84]	@ (80099a4 <ai_platform_network_post_init+0x58>)
 800994e:	6802      	ldr	r2, [r0, #0]
 8009950:	ea02 0103 	and.w	r1, r2, r3
 8009954:	4393      	bics	r3, r2
 8009956:	d123      	bne.n	80099a0 <ai_platform_network_post_init+0x54>
 8009958:	b570      	push	{r4, r5, r6, lr}
 800995a:	6903      	ldr	r3, [r0, #16]
 800995c:	079b      	lsls	r3, r3, #30
 800995e:	4604      	mov	r4, r0
 8009960:	d503      	bpl.n	800996a <ai_platform_network_post_init+0x1e>
 8009962:	428a      	cmp	r2, r1
 8009964:	d008      	beq.n	8009978 <ai_platform_network_post_init+0x2c>
 8009966:	2001      	movs	r0, #1
 8009968:	bd70      	pop	{r4, r5, r6, pc}
 800996a:	2210      	movs	r2, #16
 800996c:	2111      	movs	r1, #17
 800996e:	300c      	adds	r0, #12
 8009970:	f000 fa3e 	bl	8009df0 <core_set_error>
 8009974:	2000      	movs	r0, #0
 8009976:	bd70      	pop	{r4, r5, r6, pc}
 8009978:	f000 fa80 	bl	8009e7c <ai_layers_post_init_all>
 800997c:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800997e:	2e00      	cmp	r6, #0
 8009980:	d0f1      	beq.n	8009966 <ai_platform_network_post_init+0x1a>
 8009982:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8009984:	2d00      	cmp	r5, #0
 8009986:	d0ee      	beq.n	8009966 <ai_platform_network_post_init+0x1a>
 8009988:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800998a:	4629      	mov	r1, r5
 800998c:	2000      	movs	r0, #0
 800998e:	47b0      	blx	r6
 8009990:	692b      	ldr	r3, [r5, #16]
 8009992:	42ab      	cmp	r3, r5
 8009994:	d0e7      	beq.n	8009966 <ai_platform_network_post_init+0x1a>
 8009996:	2b00      	cmp	r3, #0
 8009998:	d0e5      	beq.n	8009966 <ai_platform_network_post_init+0x1a>
 800999a:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800999c:	461d      	mov	r5, r3
 800999e:	e7f3      	b.n	8009988 <ai_platform_network_post_init+0x3c>
 80099a0:	2000      	movs	r0, #0
 80099a2:	4770      	bx	lr
 80099a4:	a1c00100 	.word	0xa1c00100

080099a8 <ai_platform_network_process>:
 80099a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ac:	4bb7      	ldr	r3, [pc, #732]	@ (8009c8c <ai_platform_network_process+0x2e4>)
 80099ae:	4607      	mov	r7, r0
 80099b0:	6800      	ldr	r0, [r0, #0]
 80099b2:	4383      	bics	r3, r0
 80099b4:	b085      	sub	sp, #20
 80099b6:	f040 812d 	bne.w	8009c14 <ai_platform_network_process+0x26c>
 80099ba:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f000 811d 	beq.w	8009bfc <ai_platform_network_process+0x254>
 80099c2:	693b      	ldr	r3, [r7, #16]
 80099c4:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 80099c8:	f003 0303 	and.w	r3, r3, #3
 80099cc:	2600      	movs	r6, #0
 80099ce:	2b03      	cmp	r3, #3
 80099d0:	61be      	str	r6, [r7, #24]
 80099d2:	f040 8129 	bne.w	8009c28 <ai_platform_network_process+0x280>
 80099d6:	2900      	cmp	r1, #0
 80099d8:	f000 8116 	beq.w	8009c08 <ai_platform_network_process+0x260>
 80099dc:	f1b9 0f00 	cmp.w	r9, #0
 80099e0:	f000 8112 	beq.w	8009c08 <ai_platform_network_process+0x260>
 80099e4:	f8b9 3000 	ldrh.w	r3, [r9]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	f000 810d 	beq.w	8009c08 <ai_platform_network_process+0x260>
 80099ee:	698b      	ldr	r3, [r1, #24]
 80099f0:	e9cd 7202 	strd	r7, r2, [sp, #8]
 80099f4:	f8d3 b000 	ldr.w	fp, [r3]
 80099f8:	460c      	mov	r4, r1
 80099fa:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d072      	beq.n	8009ae8 <ai_platform_network_process+0x140>
 8009a02:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8009a06:	2d00      	cmp	r5, #0
 8009a08:	d06e      	beq.n	8009ae8 <ai_platform_network_process+0x140>
 8009a0a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009a0e:	f8d3 a000 	ldr.w	sl, [r3]
 8009a12:	0133      	lsls	r3, r6, #4
 8009a14:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8009a18:	9301      	str	r3, [sp, #4]
 8009a1a:	f000 81ba 	beq.w	8009d92 <ai_platform_network_process+0x3ea>
 8009a1e:	69ab      	ldr	r3, [r5, #24]
 8009a20:	2101      	movs	r1, #1
 8009a22:	4620      	mov	r0, r4
 8009a24:	685f      	ldr	r7, [r3, #4]
 8009a26:	f7ff fcdb 	bl	80093e0 <ai_buffer_get_size>
 8009a2a:	4287      	cmp	r7, r0
 8009a2c:	f0c0 8103 	bcc.w	8009c36 <ai_platform_network_process+0x28e>
 8009a30:	68e8      	ldr	r0, [r5, #12]
 8009a32:	69a1      	ldr	r1, [r4, #24]
 8009a34:	68c2      	ldr	r2, [r0, #12]
 8009a36:	68cb      	ldr	r3, [r1, #12]
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	f040 80fc 	bne.w	8009c36 <ai_platform_network_process+0x28e>
 8009a3e:	6882      	ldr	r2, [r0, #8]
 8009a40:	688b      	ldr	r3, [r1, #8]
 8009a42:	429a      	cmp	r2, r3
 8009a44:	f040 80f7 	bne.w	8009c36 <ai_platform_network_process+0x28e>
 8009a48:	6842      	ldr	r2, [r0, #4]
 8009a4a:	684b      	ldr	r3, [r1, #4]
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	f040 80f2 	bne.w	8009c36 <ai_platform_network_process+0x28e>
 8009a52:	69ab      	ldr	r3, [r5, #24]
 8009a54:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009a58:	f002 ffe2 	bl	800ca20 <ai_array_get_data_byte_size>
 8009a5c:	9001      	str	r0, [sp, #4]
 8009a5e:	4628      	mov	r0, r5
 8009a60:	f002 fff6 	bl	800ca50 <get_tensor_byte_size>
 8009a64:	9b01      	ldr	r3, [sp, #4]
 8009a66:	4283      	cmp	r3, r0
 8009a68:	f0c0 80e5 	bcc.w	8009c36 <ai_platform_network_process+0x28e>
 8009a6c:	69ab      	ldr	r3, [r5, #24]
 8009a6e:	6818      	ldr	r0, [r3, #0]
 8009a70:	f002 ff48 	bl	800c904 <ai_array_to_buffer_fmt>
 8009a74:	6823      	ldr	r3, [r4, #0]
 8009a76:	4058      	eors	r0, r3
 8009a78:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8009a7c:	f040 8193 	bne.w	8009da6 <ai_platform_network_process+0x3fe>
 8009a80:	6863      	ldr	r3, [r4, #4]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	f000 8185 	beq.w	8009d92 <ai_platform_network_process+0x3ea>
 8009a88:	69a3      	ldr	r3, [r4, #24]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	f000 8182 	beq.w	8009d96 <ai_platform_network_process+0x3ee>
 8009a92:	459b      	cmp	fp, r3
 8009a94:	4628      	mov	r0, r5
 8009a96:	bf38      	it	cc
 8009a98:	469b      	movcc	fp, r3
 8009a9a:	f002 ffd9 	bl	800ca50 <get_tensor_byte_size>
 8009a9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009aa2:	69a3      	ldr	r3, [r4, #24]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	fb00 f303 	mul.w	r3, r0, r3
 8009aaa:	f8c8 300c 	str.w	r3, [r8, #12]
 8009aae:	6861      	ldr	r1, [r4, #4]
 8009ab0:	f8c8 1004 	str.w	r1, [r8, #4]
 8009ab4:	0132      	lsls	r2, r6, #4
 8009ab6:	440b      	add	r3, r1
 8009ab8:	f84a 3002 	str.w	r3, [sl, r2]
 8009abc:	69a8      	ldr	r0, [r5, #24]
 8009abe:	6803      	ldr	r3, [r0, #0]
 8009ac0:	009a      	lsls	r2, r3, #2
 8009ac2:	f106 0601 	add.w	r6, r6, #1
 8009ac6:	f104 041c 	add.w	r4, r4, #28
 8009aca:	f100 80a7 	bmi.w	8009c1c <ai_platform_network_process+0x274>
 8009ace:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8009ad2:	1a9b      	subs	r3, r3, r2
 8009ad4:	4419      	add	r1, r3
 8009ad6:	6081      	str	r1, [r0, #8]
 8009ad8:	69ab      	ldr	r3, [r5, #24]
 8009ada:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009ade:	60da      	str	r2, [r3, #12]
 8009ae0:	f8b9 3000 	ldrh.w	r3, [r9]
 8009ae4:	42b3      	cmp	r3, r6
 8009ae6:	d888      	bhi.n	80099fa <ai_platform_network_process+0x52>
 8009ae8:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 8009aec:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009aee:	f1b8 0f00 	cmp.w	r8, #0
 8009af2:	f000 80b5 	beq.w	8009c60 <ai_platform_network_process+0x2b8>
 8009af6:	2b01      	cmp	r3, #1
 8009af8:	f240 80a5 	bls.w	8009c46 <ai_platform_network_process+0x29e>
 8009afc:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8009b00:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	f000 809e 	beq.w	8009c46 <ai_platform_network_process+0x29e>
 8009b0a:	4645      	mov	r5, r8
 8009b0c:	2600      	movs	r6, #0
 8009b0e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	f000 80a3 	beq.w	8009c5e <ai_platform_network_process+0x2b6>
 8009b18:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8009b1c:	2c00      	cmp	r4, #0
 8009b1e:	f000 809e 	beq.w	8009c5e <ai_platform_network_process+0x2b6>
 8009b22:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8009b26:	f8d3 a000 	ldr.w	sl, [r3]
 8009b2a:	0133      	lsls	r3, r6, #4
 8009b2c:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8009b30:	9301      	str	r3, [sp, #4]
 8009b32:	f000 8140 	beq.w	8009db6 <ai_platform_network_process+0x40e>
 8009b36:	69a3      	ldr	r3, [r4, #24]
 8009b38:	2101      	movs	r1, #1
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	9301      	str	r3, [sp, #4]
 8009b3e:	4628      	mov	r0, r5
 8009b40:	f7ff fc4e 	bl	80093e0 <ai_buffer_get_size>
 8009b44:	9b01      	ldr	r3, [sp, #4]
 8009b46:	4283      	cmp	r3, r0
 8009b48:	d37d      	bcc.n	8009c46 <ai_platform_network_process+0x29e>
 8009b4a:	68e0      	ldr	r0, [r4, #12]
 8009b4c:	69a9      	ldr	r1, [r5, #24]
 8009b4e:	68c2      	ldr	r2, [r0, #12]
 8009b50:	68cb      	ldr	r3, [r1, #12]
 8009b52:	429a      	cmp	r2, r3
 8009b54:	d177      	bne.n	8009c46 <ai_platform_network_process+0x29e>
 8009b56:	6882      	ldr	r2, [r0, #8]
 8009b58:	688b      	ldr	r3, [r1, #8]
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d173      	bne.n	8009c46 <ai_platform_network_process+0x29e>
 8009b5e:	6842      	ldr	r2, [r0, #4]
 8009b60:	684b      	ldr	r3, [r1, #4]
 8009b62:	429a      	cmp	r2, r3
 8009b64:	d16f      	bne.n	8009c46 <ai_platform_network_process+0x29e>
 8009b66:	69a3      	ldr	r3, [r4, #24]
 8009b68:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009b6c:	f002 ff58 	bl	800ca20 <ai_array_get_data_byte_size>
 8009b70:	9001      	str	r0, [sp, #4]
 8009b72:	4620      	mov	r0, r4
 8009b74:	f002 ff6c 	bl	800ca50 <get_tensor_byte_size>
 8009b78:	9b01      	ldr	r3, [sp, #4]
 8009b7a:	4283      	cmp	r3, r0
 8009b7c:	d363      	bcc.n	8009c46 <ai_platform_network_process+0x29e>
 8009b7e:	69a3      	ldr	r3, [r4, #24]
 8009b80:	6818      	ldr	r0, [r3, #0]
 8009b82:	f002 febf 	bl	800c904 <ai_array_to_buffer_fmt>
 8009b86:	682b      	ldr	r3, [r5, #0]
 8009b88:	4043      	eors	r3, r0
 8009b8a:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8009b8e:	f040 8119 	bne.w	8009dc4 <ai_platform_network_process+0x41c>
 8009b92:	686b      	ldr	r3, [r5, #4]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	f000 810e 	beq.w	8009db6 <ai_platform_network_process+0x40e>
 8009b9a:	69ab      	ldr	r3, [r5, #24]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	f000 8117 	beq.w	8009dd2 <ai_platform_network_process+0x42a>
 8009ba4:	459b      	cmp	fp, r3
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	bf38      	it	cc
 8009baa:	469b      	movcc	fp, r3
 8009bac:	f002 ff50 	bl	800ca50 <get_tensor_byte_size>
 8009bb0:	f8c8 0008 	str.w	r0, [r8, #8]
 8009bb4:	69aa      	ldr	r2, [r5, #24]
 8009bb6:	6812      	ldr	r2, [r2, #0]
 8009bb8:	4603      	mov	r3, r0
 8009bba:	fb02 f303 	mul.w	r3, r2, r3
 8009bbe:	f8c8 300c 	str.w	r3, [r8, #12]
 8009bc2:	6869      	ldr	r1, [r5, #4]
 8009bc4:	f8c8 1004 	str.w	r1, [r8, #4]
 8009bc8:	0132      	lsls	r2, r6, #4
 8009bca:	440b      	add	r3, r1
 8009bcc:	f84a 3002 	str.w	r3, [sl, r2]
 8009bd0:	69a0      	ldr	r0, [r4, #24]
 8009bd2:	6803      	ldr	r3, [r0, #0]
 8009bd4:	009b      	lsls	r3, r3, #2
 8009bd6:	f106 0601 	add.w	r6, r6, #1
 8009bda:	f105 051c 	add.w	r5, r5, #28
 8009bde:	d439      	bmi.n	8009c54 <ai_platform_network_process+0x2ac>
 8009be0:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8009be4:	1a9b      	subs	r3, r3, r2
 8009be6:	4419      	add	r1, r3
 8009be8:	6081      	str	r1, [r0, #8]
 8009bea:	69a3      	ldr	r3, [r4, #24]
 8009bec:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009bf0:	60da      	str	r2, [r3, #12]
 8009bf2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009bf6:	429e      	cmp	r6, r3
 8009bf8:	d389      	bcc.n	8009b0e <ai_platform_network_process+0x166>
 8009bfa:	e030      	b.n	8009c5e <ai_platform_network_process+0x2b6>
 8009bfc:	693a      	ldr	r2, [r7, #16]
 8009bfe:	61bb      	str	r3, [r7, #24]
 8009c00:	f002 0203 	and.w	r2, r2, #3
 8009c04:	2a03      	cmp	r2, #3
 8009c06:	d10f      	bne.n	8009c28 <ai_platform_network_process+0x280>
 8009c08:	2217      	movs	r2, #23
 8009c0a:	2112      	movs	r1, #18
 8009c0c:	f107 000c 	add.w	r0, r7, #12
 8009c10:	f000 f8ee 	bl	8009df0 <core_set_error>
 8009c14:	2000      	movs	r0, #0
 8009c16:	b005      	add	sp, #20
 8009c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c1c:	f8b9 3000 	ldrh.w	r3, [r9]
 8009c20:	429e      	cmp	r6, r3
 8009c22:	f4ff aeea 	bcc.w	80099fa <ai_platform_network_process+0x52>
 8009c26:	e75f      	b.n	8009ae8 <ai_platform_network_process+0x140>
 8009c28:	2230      	movs	r2, #48	@ 0x30
 8009c2a:	2111      	movs	r1, #17
 8009c2c:	f107 000c 	add.w	r0, r7, #12
 8009c30:	f000 f8de 	bl	8009df0 <core_set_error>
 8009c34:	e7ee      	b.n	8009c14 <ai_platform_network_process+0x26c>
 8009c36:	9f02      	ldr	r7, [sp, #8]
 8009c38:	2218      	movs	r2, #24
 8009c3a:	2112      	movs	r1, #18
 8009c3c:	f107 000c 	add.w	r0, r7, #12
 8009c40:	f000 f8d6 	bl	8009df0 <core_set_error>
 8009c44:	e7e6      	b.n	8009c14 <ai_platform_network_process+0x26c>
 8009c46:	2218      	movs	r2, #24
 8009c48:	2113      	movs	r1, #19
 8009c4a:	f107 000c 	add.w	r0, r7, #12
 8009c4e:	f000 f8cf 	bl	8009df0 <core_set_error>
 8009c52:	e7df      	b.n	8009c14 <ai_platform_network_process+0x26c>
 8009c54:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009c58:	429e      	cmp	r6, r3
 8009c5a:	f4ff af58 	bcc.w	8009b0e <ai_platform_network_process+0x166>
 8009c5e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009c60:	fa1f fb8b 	uxth.w	fp, fp
 8009c64:	f8a7 b018 	strh.w	fp, [r7, #24]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	f000 808c 	beq.w	8009d86 <ai_platform_network_process+0x3de>
 8009c6e:	2b01      	cmp	r3, #1
 8009c70:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8009c72:	f000 808b 	beq.w	8009d8c <ai_platform_network_process+0x3e4>
 8009c76:	f106 080c 	add.w	r8, r6, #12
 8009c7a:	8b78      	ldrh	r0, [r7, #26]
 8009c7c:	4583      	cmp	fp, r0
 8009c7e:	d9ca      	bls.n	8009c16 <ai_platform_network_process+0x26e>
 8009c80:	4645      	mov	r5, r8
 8009c82:	46bb      	mov	fp, r7
 8009c84:	f04f 0800 	mov.w	r8, #0
 8009c88:	b9ae      	cbnz	r6, 8009cb6 <ai_platform_network_process+0x30e>
 8009c8a:	e02d      	b.n	8009ce8 <ai_platform_network_process+0x340>
 8009c8c:	a1c00100 	.word	0xa1c00100
 8009c90:	68df      	ldr	r7, [r3, #12]
 8009c92:	1bc9      	subs	r1, r1, r7
 8009c94:	4408      	add	r0, r1
 8009c96:	6098      	str	r0, [r3, #8]
 8009c98:	6993      	ldr	r3, [r2, #24]
 8009c9a:	6862      	ldr	r2, [r4, #4]
 8009c9c:	60da      	str	r2, [r3, #12]
 8009c9e:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8009ca2:	f859 200a 	ldr.w	r2, [r9, sl]
 8009ca6:	440b      	add	r3, r1
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	bf24      	itt	cs
 8009cac:	68e3      	ldrcs	r3, [r4, #12]
 8009cae:	1ad3      	subcs	r3, r2, r3
 8009cb0:	6063      	str	r3, [r4, #4]
 8009cb2:	f108 0801 	add.w	r8, r8, #1
 8009cb6:	8833      	ldrh	r3, [r6, #0]
 8009cb8:	4543      	cmp	r3, r8
 8009cba:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8009cbe:	d913      	bls.n	8009ce8 <ai_platform_network_process+0x340>
 8009cc0:	6873      	ldr	r3, [r6, #4]
 8009cc2:	b18b      	cbz	r3, 8009ce8 <ai_platform_network_process+0x340>
 8009cc4:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 8009cc8:	b172      	cbz	r2, 8009ce8 <ai_platform_network_process+0x340>
 8009cca:	68b1      	ldr	r1, [r6, #8]
 8009ccc:	6993      	ldr	r3, [r2, #24]
 8009cce:	f8d1 9000 	ldr.w	r9, [r1]
 8009cd2:	681f      	ldr	r7, [r3, #0]
 8009cd4:	6899      	ldr	r1, [r3, #8]
 8009cd6:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8009cda:	00bf      	lsls	r7, r7, #2
 8009cdc:	6860      	ldr	r0, [r4, #4]
 8009cde:	d5d7      	bpl.n	8009c90 <ai_platform_network_process+0x2e8>
 8009ce0:	68a2      	ldr	r2, [r4, #8]
 8009ce2:	f002 fd71 	bl	800c7c8 <st_int8_copy>
 8009ce6:	e7da      	b.n	8009c9e <ai_platform_network_process+0x2f6>
 8009ce8:	4658      	mov	r0, fp
 8009cea:	f000 f8e5 	bl	8009eb8 <ai_layers_forward_all>
 8009cee:	2400      	movs	r4, #0
 8009cf0:	b9b5      	cbnz	r5, 8009d20 <ai_platform_network_process+0x378>
 8009cf2:	e03b      	b.n	8009d6c <ai_platform_network_process+0x3c4>
 8009cf4:	f859 300a 	ldr.w	r3, [r9, sl]
 8009cf8:	eb01 020c 	add.w	r2, r1, ip
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	bf24      	itt	cs
 8009d00:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8009d04:	1a9a      	subcs	r2, r3, r2
 8009d06:	f8c8 2004 	str.w	r2, [r8, #4]
 8009d0a:	6981      	ldr	r1, [r0, #24]
 8009d0c:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8009d10:	1bdb      	subs	r3, r3, r7
 8009d12:	441a      	add	r2, r3
 8009d14:	608a      	str	r2, [r1, #8]
 8009d16:	6983      	ldr	r3, [r0, #24]
 8009d18:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009d1c:	60da      	str	r2, [r3, #12]
 8009d1e:	3401      	adds	r4, #1
 8009d20:	882b      	ldrh	r3, [r5, #0]
 8009d22:	42a3      	cmp	r3, r4
 8009d24:	d922      	bls.n	8009d6c <ai_platform_network_process+0x3c4>
 8009d26:	686b      	ldr	r3, [r5, #4]
 8009d28:	b303      	cbz	r3, 8009d6c <ai_platform_network_process+0x3c4>
 8009d2a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009d2e:	b1e8      	cbz	r0, 8009d6c <ai_platform_network_process+0x3c4>
 8009d30:	68ab      	ldr	r3, [r5, #8]
 8009d32:	6982      	ldr	r2, [r0, #24]
 8009d34:	f8d3 9000 	ldr.w	r9, [r3]
 8009d38:	6813      	ldr	r3, [r2, #0]
 8009d3a:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8009d44:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8009d48:	d5d4      	bpl.n	8009cf4 <ai_platform_network_process+0x34c>
 8009d4a:	6890      	ldr	r0, [r2, #8]
 8009d4c:	4662      	mov	r2, ip
 8009d4e:	f002 fd3b 	bl	800c7c8 <st_int8_copy>
 8009d52:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8009d56:	f859 200a 	ldr.w	r2, [r9, sl]
 8009d5a:	440b      	add	r3, r1
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	bf24      	itt	cs
 8009d60:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8009d64:	1ad3      	subcs	r3, r2, r3
 8009d66:	f8c8 3004 	str.w	r3, [r8, #4]
 8009d6a:	e7d8      	b.n	8009d1e <ai_platform_network_process+0x376>
 8009d6c:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8009d70:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8009d74:	3001      	adds	r0, #1
 8009d76:	b280      	uxth	r0, r0
 8009d78:	4283      	cmp	r3, r0
 8009d7a:	f8ab 001a 	strh.w	r0, [fp, #26]
 8009d7e:	d881      	bhi.n	8009c84 <ai_platform_network_process+0x2dc>
 8009d80:	b005      	add	sp, #20
 8009d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d86:	461e      	mov	r6, r3
 8009d88:	4698      	mov	r8, r3
 8009d8a:	e776      	b.n	8009c7a <ai_platform_network_process+0x2d2>
 8009d8c:	f04f 0800 	mov.w	r8, #0
 8009d90:	e773      	b.n	8009c7a <ai_platform_network_process+0x2d2>
 8009d92:	9f02      	ldr	r7, [sp, #8]
 8009d94:	e738      	b.n	8009c08 <ai_platform_network_process+0x260>
 8009d96:	9f02      	ldr	r7, [sp, #8]
 8009d98:	2221      	movs	r2, #33	@ 0x21
 8009d9a:	2112      	movs	r1, #18
 8009d9c:	f107 000c 	add.w	r0, r7, #12
 8009da0:	f000 f826 	bl	8009df0 <core_set_error>
 8009da4:	e736      	b.n	8009c14 <ai_platform_network_process+0x26c>
 8009da6:	9f02      	ldr	r7, [sp, #8]
 8009da8:	2219      	movs	r2, #25
 8009daa:	2112      	movs	r1, #18
 8009dac:	f107 000c 	add.w	r0, r7, #12
 8009db0:	f000 f81e 	bl	8009df0 <core_set_error>
 8009db4:	e72e      	b.n	8009c14 <ai_platform_network_process+0x26c>
 8009db6:	2217      	movs	r2, #23
 8009db8:	2113      	movs	r1, #19
 8009dba:	f107 000c 	add.w	r0, r7, #12
 8009dbe:	f000 f817 	bl	8009df0 <core_set_error>
 8009dc2:	e727      	b.n	8009c14 <ai_platform_network_process+0x26c>
 8009dc4:	2219      	movs	r2, #25
 8009dc6:	2113      	movs	r1, #19
 8009dc8:	f107 000c 	add.w	r0, r7, #12
 8009dcc:	f000 f810 	bl	8009df0 <core_set_error>
 8009dd0:	e720      	b.n	8009c14 <ai_platform_network_process+0x26c>
 8009dd2:	2221      	movs	r2, #33	@ 0x21
 8009dd4:	2113      	movs	r1, #19
 8009dd6:	f107 000c 	add.w	r0, r7, #12
 8009dda:	f000 f809 	bl	8009df0 <core_set_error>
 8009dde:	e719      	b.n	8009c14 <ai_platform_network_process+0x26c>

08009de0 <core_init>:
 8009de0:	2001      	movs	r0, #1
 8009de2:	4770      	bx	lr

08009de4 <core_get_error>:
 8009de4:	4603      	mov	r3, r0
 8009de6:	2200      	movs	r2, #0
 8009de8:	6800      	ldr	r0, [r0, #0]
 8009dea:	601a      	str	r2, [r3, #0]
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop

08009df0 <core_set_error>:
 8009df0:	4603      	mov	r3, r0
 8009df2:	7800      	ldrb	r0, [r0, #0]
 8009df4:	b108      	cbz	r0, 8009dfa <core_set_error+0xa>
 8009df6:	2000      	movs	r0, #0
 8009df8:	4770      	bx	lr
 8009dfa:	7019      	strb	r1, [r3, #0]
 8009dfc:	6819      	ldr	r1, [r3, #0]
 8009dfe:	f362 211f 	bfi	r1, r2, #8, #24
 8009e02:	2001      	movs	r0, #1
 8009e04:	6019      	str	r1, [r3, #0]
 8009e06:	4770      	bx	lr

08009e08 <ai_check_custom_types>:
 8009e08:	b082      	sub	sp, #8
 8009e0a:	4b13      	ldr	r3, [pc, #76]	@ (8009e58 <ai_check_custom_types+0x50>)
 8009e0c:	9301      	str	r3, [sp, #4]
 8009e0e:	b118      	cbz	r0, 8009e18 <ai_check_custom_types+0x10>
 8009e10:	7803      	ldrb	r3, [r0, #0]
 8009e12:	2b03      	cmp	r3, #3
 8009e14:	d002      	beq.n	8009e1c <ai_check_custom_types+0x14>
 8009e16:	2000      	movs	r0, #0
 8009e18:	b002      	add	sp, #8
 8009e1a:	4770      	bx	lr
 8009e1c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d004      	beq.n	8009e2e <ai_check_custom_types+0x26>
 8009e24:	2001      	movs	r0, #1
 8009e26:	f080 0001 	eor.w	r0, r0, #1
 8009e2a:	b002      	add	sp, #8
 8009e2c:	4770      	bx	lr
 8009e2e:	7842      	ldrb	r2, [r0, #1]
 8009e30:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	f100 0001 	add.w	r0, r0, #1
 8009e3a:	d1f3      	bne.n	8009e24 <ai_check_custom_types+0x1c>
 8009e3c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8009e40:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d1ed      	bne.n	8009e24 <ai_check_custom_types+0x1c>
 8009e48:	7842      	ldrb	r2, [r0, #1]
 8009e4a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009e4e:	429a      	cmp	r2, r3
 8009e50:	d1e8      	bne.n	8009e24 <ai_check_custom_types+0x1c>
 8009e52:	2000      	movs	r0, #0
 8009e54:	e7e7      	b.n	8009e26 <ai_check_custom_types+0x1e>
 8009e56:	bf00      	nop
 8009e58:	84048403 	.word	0x84048403

08009e5c <ai_layers_init_all>:
 8009e5c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8009e5e:	4601      	mov	r1, r0
 8009e60:	b153      	cbz	r3, 8009e78 <ai_layers_init_all+0x1c>
 8009e62:	2000      	movs	r0, #0
 8009e64:	461a      	mov	r2, r3
 8009e66:	60d9      	str	r1, [r3, #12]
 8009e68:	691b      	ldr	r3, [r3, #16]
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	f100 0001 	add.w	r0, r0, #1
 8009e70:	d003      	beq.n	8009e7a <ai_layers_init_all+0x1e>
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d1f6      	bne.n	8009e64 <ai_layers_init_all+0x8>
 8009e76:	4770      	bx	lr
 8009e78:	4618      	mov	r0, r3
 8009e7a:	4770      	bx	lr

08009e7c <ai_layers_post_init_all>:
 8009e7c:	b538      	push	{r3, r4, r5, lr}
 8009e7e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8009e80:	b1b4      	cbz	r4, 8009eb0 <ai_layers_post_init_all+0x34>
 8009e82:	6863      	ldr	r3, [r4, #4]
 8009e84:	07db      	lsls	r3, r3, #31
 8009e86:	f04f 0500 	mov.w	r5, #0
 8009e8a:	d504      	bpl.n	8009e96 <ai_layers_post_init_all+0x1a>
 8009e8c:	6a23      	ldr	r3, [r4, #32]
 8009e8e:	4620      	mov	r0, r4
 8009e90:	b10b      	cbz	r3, 8009e96 <ai_layers_post_init_all+0x1a>
 8009e92:	4798      	blx	r3
 8009e94:	3501      	adds	r5, #1
 8009e96:	6923      	ldr	r3, [r4, #16]
 8009e98:	42a3      	cmp	r3, r4
 8009e9a:	d007      	beq.n	8009eac <ai_layers_post_init_all+0x30>
 8009e9c:	b133      	cbz	r3, 8009eac <ai_layers_post_init_all+0x30>
 8009e9e:	461c      	mov	r4, r3
 8009ea0:	6863      	ldr	r3, [r4, #4]
 8009ea2:	07db      	lsls	r3, r3, #31
 8009ea4:	d4f2      	bmi.n	8009e8c <ai_layers_post_init_all+0x10>
 8009ea6:	6923      	ldr	r3, [r4, #16]
 8009ea8:	42a3      	cmp	r3, r4
 8009eaa:	d1f7      	bne.n	8009e9c <ai_layers_post_init_all+0x20>
 8009eac:	4628      	mov	r0, r5
 8009eae:	bd38      	pop	{r3, r4, r5, pc}
 8009eb0:	4625      	mov	r5, r4
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	bd38      	pop	{r3, r4, r5, pc}
 8009eb6:	bf00      	nop

08009eb8 <ai_layers_forward_all>:
 8009eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ebc:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8009ec0:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8009ec2:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8009ec4:	4604      	mov	r4, r0
 8009ec6:	f1b8 0f00 	cmp.w	r8, #0
 8009eca:	d02a      	beq.n	8009f22 <ai_layers_forward_all+0x6a>
 8009ecc:	b32d      	cbz	r5, 8009f1a <ai_layers_forward_all+0x62>
 8009ece:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8009ed0:	4629      	mov	r1, r5
 8009ed2:	2001      	movs	r0, #1
 8009ed4:	47c0      	blx	r8
 8009ed6:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8009ed8:	b1fe      	cbz	r6, 8009f1a <ai_layers_forward_all+0x62>
 8009eda:	2700      	movs	r7, #0
 8009edc:	4631      	mov	r1, r6
 8009ede:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8009ee0:	2002      	movs	r0, #2
 8009ee2:	47c0      	blx	r8
 8009ee4:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8009ee6:	4628      	mov	r0, r5
 8009ee8:	696b      	ldr	r3, [r5, #20]
 8009eea:	4798      	blx	r3
 8009eec:	692e      	ldr	r6, [r5, #16]
 8009eee:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8009ef0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8009ef2:	42b5      	cmp	r5, r6
 8009ef4:	f04f 0003 	mov.w	r0, #3
 8009ef8:	d007      	beq.n	8009f0a <ai_layers_forward_all+0x52>
 8009efa:	47c0      	blx	r8
 8009efc:	3701      	adds	r7, #1
 8009efe:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8009f00:	2e00      	cmp	r6, #0
 8009f02:	d1eb      	bne.n	8009edc <ai_layers_forward_all+0x24>
 8009f04:	4638      	mov	r0, r7
 8009f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f0a:	2003      	movs	r0, #3
 8009f0c:	47c0      	blx	r8
 8009f0e:	2300      	movs	r3, #0
 8009f10:	3701      	adds	r7, #1
 8009f12:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8009f14:	4638      	mov	r0, r7
 8009f16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f1a:	2700      	movs	r7, #0
 8009f1c:	4638      	mov	r0, r7
 8009f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f22:	2d00      	cmp	r5, #0
 8009f24:	d0f9      	beq.n	8009f1a <ai_layers_forward_all+0x62>
 8009f26:	4647      	mov	r7, r8
 8009f28:	696b      	ldr	r3, [r5, #20]
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	4798      	blx	r3
 8009f2e:	462b      	mov	r3, r5
 8009f30:	692d      	ldr	r5, [r5, #16]
 8009f32:	429d      	cmp	r5, r3
 8009f34:	d004      	beq.n	8009f40 <ai_layers_forward_all+0x88>
 8009f36:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8009f38:	3701      	adds	r7, #1
 8009f3a:	2d00      	cmp	r5, #0
 8009f3c:	d1f4      	bne.n	8009f28 <ai_layers_forward_all+0x70>
 8009f3e:	e7e1      	b.n	8009f04 <ai_layers_forward_all+0x4c>
 8009f40:	2300      	movs	r3, #0
 8009f42:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8009f44:	3701      	adds	r7, #1
 8009f46:	e7dd      	b.n	8009f04 <ai_layers_forward_all+0x4c>

08009f48 <forward_conv2d_if32of32wf32>:
 8009f48:	6982      	ldr	r2, [r0, #24]
 8009f4a:	8813      	ldrh	r3, [r2, #0]
 8009f4c:	b90b      	cbnz	r3, 8009f52 <forward_conv2d_if32of32wf32+0xa>
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	deff      	udf	#255	@ 0xff
 8009f52:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f56:	6857      	ldr	r7, [r2, #4]
 8009f58:	687a      	ldr	r2, [r7, #4]
 8009f5a:	b0a3      	sub	sp, #140	@ 0x8c
 8009f5c:	4686      	mov	lr, r0
 8009f5e:	b102      	cbz	r2, 8009f62 <forward_conv2d_if32of32wf32+0x1a>
 8009f60:	6812      	ldr	r2, [r2, #0]
 8009f62:	2b01      	cmp	r3, #1
 8009f64:	f000 80bf 	beq.w	800a0e6 <forward_conv2d_if32of32wf32+0x19e>
 8009f68:	6938      	ldr	r0, [r7, #16]
 8009f6a:	b100      	cbz	r0, 8009f6e <forward_conv2d_if32of32wf32+0x26>
 8009f6c:	6800      	ldr	r0, [r0, #0]
 8009f6e:	2b02      	cmp	r3, #2
 8009f70:	f000 80b4 	beq.w	800a0dc <forward_conv2d_if32of32wf32+0x194>
 8009f74:	69fe      	ldr	r6, [r7, #28]
 8009f76:	2e00      	cmp	r6, #0
 8009f78:	f000 80b3 	beq.w	800a0e2 <forward_conv2d_if32of32wf32+0x19a>
 8009f7c:	8b39      	ldrh	r1, [r7, #24]
 8009f7e:	6834      	ldr	r4, [r6, #0]
 8009f80:	2901      	cmp	r1, #1
 8009f82:	f240 80b3 	bls.w	800a0ec <forward_conv2d_if32of32wf32+0x1a4>
 8009f86:	6876      	ldr	r6, [r6, #4]
 8009f88:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8009f8c:	6992      	ldr	r2, [r2, #24]
 8009f8e:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8009f92:	6892      	ldr	r2, [r2, #8]
 8009f94:	68e1      	ldr	r1, [r4, #12]
 8009f96:	9220      	str	r2, [sp, #128]	@ 0x80
 8009f98:	69a2      	ldr	r2, [r4, #24]
 8009f9a:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009f9e:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009fa0:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8009fa4:	9415      	str	r4, [sp, #84]	@ 0x54
 8009fa6:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009faa:	9416      	str	r4, [sp, #88]	@ 0x58
 8009fac:	f8d9 4008 	ldr.w	r4, [r9, #8]
 8009fb0:	9417      	str	r4, [sp, #92]	@ 0x5c
 8009fb2:	f8d8 400c 	ldr.w	r4, [r8, #12]
 8009fb6:	9418      	str	r4, [sp, #96]	@ 0x60
 8009fb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009fbc:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 8009fc0:	9419      	str	r4, [sp, #100]	@ 0x64
 8009fc2:	f8be 402c 	ldrh.w	r4, [lr, #44]	@ 0x2c
 8009fc6:	941a      	str	r4, [sp, #104]	@ 0x68
 8009fc8:	e9de 5a0c 	ldrd	r5, sl, [lr, #48]	@ 0x30
 8009fcc:	f8de 401c 	ldr.w	r4, [lr, #28]
 8009fd0:	941f      	str	r4, [sp, #124]	@ 0x7c
 8009fd2:	f8bc 4000 	ldrh.w	r4, [ip]
 8009fd6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009fd8:	f8bc 4004 	ldrh.w	r4, [ip, #4]
 8009fdc:	941c      	str	r4, [sp, #112]	@ 0x70
 8009fde:	b2ac      	uxth	r4, r5
 8009fe0:	f8be b028 	ldrh.w	fp, [lr, #40]	@ 0x28
 8009fe4:	e9d1 9801 	ldrd	r9, r8, [r1, #4]
 8009fe8:	941d      	str	r4, [sp, #116]	@ 0x74
 8009fea:	fa1f f48a 	uxth.w	r4, sl
 8009fee:	6891      	ldr	r1, [r2, #8]
 8009ff0:	941e      	str	r4, [sp, #120]	@ 0x78
 8009ff2:	b10e      	cbz	r6, 8009ff8 <forward_conv2d_if32of32wf32+0xb0>
 8009ff4:	69b6      	ldr	r6, [r6, #24]
 8009ff6:	68b6      	ldr	r6, [r6, #8]
 8009ff8:	6980      	ldr	r0, [r0, #24]
 8009ffa:	fa1f f48a 	uxth.w	r4, sl
 8009ffe:	6880      	ldr	r0, [r0, #8]
 800a000:	9014      	str	r0, [sp, #80]	@ 0x50
 800a002:	b2ad      	uxth	r5, r5
 800a004:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 800a008:	3c01      	subs	r4, #1
 800a00a:	3d01      	subs	r5, #1
 800a00c:	fb00 8404 	mla	r4, r0, r4, r8
 800a010:	2b03      	cmp	r3, #3
 800a012:	f109 30ff 	add.w	r0, r9, #4294967295	@ 0xffffffff
 800a016:	fb00 9505 	mla	r5, r0, r5, r9
 800a01a:	d074      	beq.n	800a106 <forward_conv2d_if32of32wf32+0x1be>
 800a01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d03e      	beq.n	800a0a0 <forward_conv2d_if32of32wf32+0x158>
 800a022:	f8d3 a000 	ldr.w	sl, [r3]
 800a026:	f1ba 0f00 	cmp.w	sl, #0
 800a02a:	d003      	beq.n	800a034 <forward_conv2d_if32of32wf32+0xec>
 800a02c:	f8da 0018 	ldr.w	r0, [sl, #24]
 800a030:	f8d0 a008 	ldr.w	sl, [r0, #8]
 800a034:	6858      	ldr	r0, [r3, #4]
 800a036:	2800      	cmp	r0, #0
 800a038:	d033      	beq.n	800a0a2 <forward_conv2d_if32of32wf32+0x15a>
 800a03a:	6983      	ldr	r3, [r0, #24]
 800a03c:	f8d2 c000 	ldr.w	ip, [r2]
 800a040:	689f      	ldr	r7, [r3, #8]
 800a042:	f3cc 4343 	ubfx	r3, ip, #17, #4
 800a046:	2b08      	cmp	r3, #8
 800a048:	d052      	beq.n	800a0f0 <forward_conv2d_if32of32wf32+0x1a8>
 800a04a:	2f00      	cmp	r7, #0
 800a04c:	bf08      	it	eq
 800a04e:	460f      	moveq	r7, r1
 800a050:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a052:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800a054:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800a056:	940d      	str	r4, [sp, #52]	@ 0x34
 800a058:	e9cd b30b 	strd	fp, r3, [sp, #44]	@ 0x2c
 800a05c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a05e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a060:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a062:	f8cd 901c 	str.w	r9, [sp, #28]
 800a066:	e9cd 8308 	strd	r8, r3, [sp, #32]
 800a06a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a06c:	9306      	str	r3, [sp, #24]
 800a06e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a070:	9305      	str	r3, [sp, #20]
 800a072:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800a074:	9304      	str	r3, [sp, #16]
 800a076:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a078:	9303      	str	r3, [sp, #12]
 800a07a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a07c:	9302      	str	r3, [sp, #8]
 800a07e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a080:	950e      	str	r5, [sp, #56]	@ 0x38
 800a082:	e9cd a300 	strd	sl, r3, [sp]
 800a086:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a088:	9311      	str	r3, [sp, #68]	@ 0x44
 800a08a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a08c:	9310      	str	r3, [sp, #64]	@ 0x40
 800a08e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a090:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a092:	463a      	mov	r2, r7
 800a094:	4633      	mov	r3, r6
 800a096:	f000 fb79 	bl	800a78c <forward_lite_conv2d_if32of32wf32>
 800a09a:	b023      	add	sp, #140	@ 0x8c
 800a09c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a0:	469a      	mov	sl, r3
 800a0a2:	6810      	ldr	r0, [r2, #0]
 800a0a4:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800a0a8:	2b08      	cmp	r3, #8
 800a0aa:	d001      	beq.n	800a0b0 <forward_conv2d_if32of32wf32+0x168>
 800a0ac:	460f      	mov	r7, r1
 800a0ae:	e7cf      	b.n	800a050 <forward_conv2d_if32of32wf32+0x108>
 800a0b0:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800a0b4:	68d2      	ldr	r2, [r2, #12]
 800a0b6:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800a0ba:	4103      	asrs	r3, r0
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	2a00      	cmp	r2, #0
 800a0c0:	d0f4      	beq.n	800a0ac <forward_conv2d_if32of32wf32+0x164>
 800a0c2:	2700      	movs	r7, #0
 800a0c4:	4638      	mov	r0, r7
 800a0c6:	6980      	ldr	r0, [r0, #24]
 800a0c8:	9121      	str	r1, [sp, #132]	@ 0x84
 800a0ca:	6840      	ldr	r0, [r0, #4]
 800a0cc:	9001      	str	r0, [sp, #4]
 800a0ce:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800a0d0:	9000      	str	r0, [sp, #0]
 800a0d2:	4638      	mov	r0, r7
 800a0d4:	f001 ff1a 	bl	800bf0c <lite_decompress_ilutof32>
 800a0d8:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800a0da:	e7b6      	b.n	800a04a <forward_conv2d_if32of32wf32+0x102>
 800a0dc:	2300      	movs	r3, #0
 800a0de:	685b      	ldr	r3, [r3, #4]
 800a0e0:	deff      	udf	#255	@ 0xff
 800a0e2:	4634      	mov	r4, r6
 800a0e4:	e750      	b.n	8009f88 <forward_conv2d_if32of32wf32+0x40>
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	deff      	udf	#255	@ 0xff
 800a0ec:	2600      	movs	r6, #0
 800a0ee:	e74b      	b.n	8009f88 <forward_conv2d_if32of32wf32+0x40>
 800a0f0:	68d2      	ldr	r2, [r2, #12]
 800a0f2:	2a00      	cmp	r2, #0
 800a0f4:	d0a9      	beq.n	800a04a <forward_conv2d_if32of32wf32+0x102>
 800a0f6:	f3cc 13c6 	ubfx	r3, ip, #7, #7
 800a0fa:	f3cc 5c41 	ubfx	ip, ip, #21, #2
 800a0fe:	fa43 f30c 	asr.w	r3, r3, ip
 800a102:	b29b      	uxth	r3, r3
 800a104:	e7df      	b.n	800a0c6 <forward_conv2d_if32of32wf32+0x17e>
 800a106:	2300      	movs	r3, #0
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	deff      	udf	#255	@ 0xff

0800a10c <forward_dw_if32of32wf32>:
 800a10c:	6982      	ldr	r2, [r0, #24]
 800a10e:	8813      	ldrh	r3, [r2, #0]
 800a110:	b90b      	cbnz	r3, 800a116 <forward_dw_if32of32wf32+0xa>
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	deff      	udf	#255	@ 0xff
 800a116:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a11a:	4686      	mov	lr, r0
 800a11c:	6850      	ldr	r0, [r2, #4]
 800a11e:	6841      	ldr	r1, [r0, #4]
 800a120:	b0a1      	sub	sp, #132	@ 0x84
 800a122:	b101      	cbz	r1, 800a126 <forward_dw_if32of32wf32+0x1a>
 800a124:	6809      	ldr	r1, [r1, #0]
 800a126:	2b01      	cmp	r3, #1
 800a128:	f000 80a4 	beq.w	800a274 <forward_dw_if32of32wf32+0x168>
 800a12c:	6902      	ldr	r2, [r0, #16]
 800a12e:	b102      	cbz	r2, 800a132 <forward_dw_if32of32wf32+0x26>
 800a130:	6812      	ldr	r2, [r2, #0]
 800a132:	2b02      	cmp	r3, #2
 800a134:	f000 8083 	beq.w	800a23e <forward_dw_if32of32wf32+0x132>
 800a138:	69c6      	ldr	r6, [r0, #28]
 800a13a:	2e00      	cmp	r6, #0
 800a13c:	f000 8098 	beq.w	800a270 <forward_dw_if32of32wf32+0x164>
 800a140:	8b05      	ldrh	r5, [r0, #24]
 800a142:	6834      	ldr	r4, [r6, #0]
 800a144:	2d01      	cmp	r5, #1
 800a146:	f240 8098 	bls.w	800a27a <forward_dw_if32of32wf32+0x16e>
 800a14a:	6876      	ldr	r6, [r6, #4]
 800a14c:	f8d1 800c 	ldr.w	r8, [r1, #12]
 800a150:	6989      	ldr	r1, [r1, #24]
 800a152:	68e7      	ldr	r7, [r4, #12]
 800a154:	6889      	ldr	r1, [r1, #8]
 800a156:	911f      	str	r1, [sp, #124]	@ 0x7c
 800a158:	69a1      	ldr	r1, [r4, #24]
 800a15a:	f8d2 900c 	ldr.w	r9, [r2, #12]
 800a15e:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 800a162:	f8d8 a004 	ldr.w	sl, [r8, #4]
 800a166:	e9de 540c 	ldrd	r5, r4, [lr, #48]	@ 0x30
 800a16a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a16c:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800a170:	9414      	str	r4, [sp, #80]	@ 0x50
 800a172:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800a176:	9415      	str	r4, [sp, #84]	@ 0x54
 800a178:	f8d9 4008 	ldr.w	r4, [r9, #8]
 800a17c:	9416      	str	r4, [sp, #88]	@ 0x58
 800a17e:	f8d8 400c 	ldr.w	r4, [r8, #12]
 800a182:	9417      	str	r4, [sp, #92]	@ 0x5c
 800a184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a188:	9418      	str	r4, [sp, #96]	@ 0x60
 800a18a:	f8be 4028 	ldrh.w	r4, [lr, #40]	@ 0x28
 800a18e:	9419      	str	r4, [sp, #100]	@ 0x64
 800a190:	f8be 402c 	ldrh.w	r4, [lr, #44]	@ 0x2c
 800a194:	941a      	str	r4, [sp, #104]	@ 0x68
 800a196:	f8de 401c 	ldr.w	r4, [lr, #28]
 800a19a:	941e      	str	r4, [sp, #120]	@ 0x78
 800a19c:	f8bc 4000 	ldrh.w	r4, [ip]
 800a1a0:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a1a2:	f8bc 4004 	ldrh.w	r4, [ip, #4]
 800a1a6:	941c      	str	r4, [sp, #112]	@ 0x70
 800a1a8:	e9d7 7801 	ldrd	r7, r8, [r7, #4]
 800a1ac:	f8bd 404c 	ldrh.w	r4, [sp, #76]	@ 0x4c
 800a1b0:	f8d1 9008 	ldr.w	r9, [r1, #8]
 800a1b4:	941d      	str	r4, [sp, #116]	@ 0x74
 800a1b6:	fa1f fb85 	uxth.w	fp, r5
 800a1ba:	b10e      	cbz	r6, 800a1c0 <forward_dw_if32of32wf32+0xb4>
 800a1bc:	69b6      	ldr	r6, [r6, #24]
 800a1be:	68b6      	ldr	r6, [r6, #8]
 800a1c0:	6992      	ldr	r2, [r2, #24]
 800a1c2:	f8bd 404c 	ldrh.w	r4, [sp, #76]	@ 0x4c
 800a1c6:	6892      	ldr	r2, [r2, #8]
 800a1c8:	9213      	str	r2, [sp, #76]	@ 0x4c
 800a1ca:	b2ad      	uxth	r5, r5
 800a1cc:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800a1d0:	3c01      	subs	r4, #1
 800a1d2:	3d01      	subs	r5, #1
 800a1d4:	fb02 8404 	mla	r4, r2, r4, r8
 800a1d8:	2b03      	cmp	r3, #3
 800a1da:	f107 32ff 	add.w	r2, r7, #4294967295	@ 0xffffffff
 800a1de:	fb02 7505 	mla	r5, r2, r5, r7
 800a1e2:	d04c      	beq.n	800a27e <forward_dw_if32of32wf32+0x172>
 800a1e4:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800a1e6:	b100      	cbz	r0, 800a1ea <forward_dw_if32of32wf32+0xde>
 800a1e8:	6800      	ldr	r0, [r0, #0]
 800a1ea:	680b      	ldr	r3, [r1, #0]
 800a1ec:	f3c3 4243 	ubfx	r2, r3, #17, #4
 800a1f0:	2a08      	cmp	r2, #8
 800a1f2:	d027      	beq.n	800a244 <forward_dw_if32of32wf32+0x138>
 800a1f4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a1f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a1f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1fc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a1fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800a200:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a202:	940c      	str	r4, [sp, #48]	@ 0x30
 800a204:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800a208:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a20a:	9305      	str	r3, [sp, #20]
 800a20c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a20e:	9304      	str	r3, [sp, #16]
 800a210:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a212:	9303      	str	r3, [sp, #12]
 800a214:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800a216:	9302      	str	r3, [sp, #8]
 800a218:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a21a:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 800a21c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a21e:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 800a220:	9706      	str	r7, [sp, #24]
 800a222:	e9cd a300 	strd	sl, r3, [sp]
 800a226:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a228:	9310      	str	r3, [sp, #64]	@ 0x40
 800a22a:	464a      	mov	r2, r9
 800a22c:	4633      	mov	r3, r6
 800a22e:	e9cd 5b0d 	strd	r5, fp, [sp, #52]	@ 0x34
 800a232:	940f      	str	r4, [sp, #60]	@ 0x3c
 800a234:	f000 fd7e 	bl	800ad34 <forward_lite_dw_if32of32wf32>
 800a238:	b021      	add	sp, #132	@ 0x84
 800a23a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a23e:	2300      	movs	r3, #0
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	deff      	udf	#255	@ 0xff
 800a244:	68ca      	ldr	r2, [r1, #12]
 800a246:	2a00      	cmp	r2, #0
 800a248:	d0d4      	beq.n	800a1f4 <forward_dw_if32of32wf32+0xe8>
 800a24a:	6981      	ldr	r1, [r0, #24]
 800a24c:	e9d1 1001 	ldrd	r1, r0, [r1, #4]
 800a250:	e9cd a100 	strd	sl, r1, [sp]
 800a254:	f3c3 11c6 	ubfx	r1, r3, #7, #7
 800a258:	f3c3 5341 	ubfx	r3, r3, #21, #2
 800a25c:	fa41 f303 	asr.w	r3, r1, r3
 800a260:	b29b      	uxth	r3, r3
 800a262:	4649      	mov	r1, r9
 800a264:	2800      	cmp	r0, #0
 800a266:	bf18      	it	ne
 800a268:	4681      	movne	r9, r0
 800a26a:	f001 fe4f 	bl	800bf0c <lite_decompress_ilutof32>
 800a26e:	e7c1      	b.n	800a1f4 <forward_dw_if32of32wf32+0xe8>
 800a270:	4634      	mov	r4, r6
 800a272:	e76b      	b.n	800a14c <forward_dw_if32of32wf32+0x40>
 800a274:	2300      	movs	r3, #0
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	deff      	udf	#255	@ 0xff
 800a27a:	2600      	movs	r6, #0
 800a27c:	e766      	b.n	800a14c <forward_dw_if32of32wf32+0x40>
 800a27e:	2300      	movs	r3, #0
 800a280:	685b      	ldr	r3, [r3, #4]
 800a282:	deff      	udf	#255	@ 0xff

0800a284 <forward_conv2d_if32of32wf32_nl_pool>:
 800a284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a288:	f8d0 c018 	ldr.w	ip, [r0, #24]
 800a28c:	b0c3      	sub	sp, #268	@ 0x10c
 800a28e:	f8bc 3000 	ldrh.w	r3, [ip]
 800a292:	9321      	str	r3, [sp, #132]	@ 0x84
 800a294:	2b00      	cmp	r3, #0
 800a296:	f000 8137 	beq.w	800a508 <forward_conv2d_if32of32wf32_nl_pool+0x284>
 800a29a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800a29e:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800a2a2:	4604      	mov	r4, r0
 800a2a4:	f1b9 0f00 	cmp.w	r9, #0
 800a2a8:	d001      	beq.n	800a2ae <forward_conv2d_if32of32wf32_nl_pool+0x2a>
 800a2aa:	f8d9 9000 	ldr.w	r9, [r9]
 800a2ae:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a2b0:	2a01      	cmp	r2, #1
 800a2b2:	f000 8128 	beq.w	800a506 <forward_conv2d_if32of32wf32_nl_pool+0x282>
 800a2b6:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800a2ba:	f1b8 0f00 	cmp.w	r8, #0
 800a2be:	d001      	beq.n	800a2c4 <forward_conv2d_if32of32wf32_nl_pool+0x40>
 800a2c0:	f8d8 8000 	ldr.w	r8, [r8]
 800a2c4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a2c6:	2a02      	cmp	r2, #2
 800a2c8:	f000 811d 	beq.w	800a506 <forward_conv2d_if32of32wf32_nl_pool+0x282>
 800a2cc:	69da      	ldr	r2, [r3, #28]
 800a2ce:	2a00      	cmp	r2, #0
 800a2d0:	f000 8140 	beq.w	800a554 <forward_conv2d_if32of32wf32_nl_pool+0x2d0>
 800a2d4:	8b1b      	ldrh	r3, [r3, #24]
 800a2d6:	f8d2 b000 	ldr.w	fp, [r2]
 800a2da:	2b01      	cmp	r3, #1
 800a2dc:	f240 8128 	bls.w	800a530 <forward_conv2d_if32of32wf32_nl_pool+0x2ac>
 800a2e0:	6853      	ldr	r3, [r2, #4]
 800a2e2:	9341      	str	r3, [sp, #260]	@ 0x104
 800a2e4:	f8d2 a008 	ldr.w	sl, [r2, #8]
 800a2e8:	f8d9 200c 	ldr.w	r2, [r9, #12]
 800a2ec:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800a2f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a2f2:	f8db e00c 	ldr.w	lr, [fp, #12]
 800a2f6:	9022      	str	r0, [sp, #136]	@ 0x88
 800a2f8:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
 800a2fc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a2fe:	9031      	str	r0, [sp, #196]	@ 0xc4
 800a300:	f9b1 0004 	ldrsh.w	r0, [r1, #4]
 800a304:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 800a306:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a308:	f8de 7004 	ldr.w	r7, [lr, #4]
 800a30c:	9032      	str	r0, [sp, #200]	@ 0xc8
 800a30e:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800a312:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 800a316:	9527      	str	r5, [sp, #156]	@ 0x9c
 800a318:	9628      	str	r6, [sp, #160]	@ 0xa0
 800a31a:	681d      	ldr	r5, [r3, #0]
 800a31c:	685e      	ldr	r6, [r3, #4]
 800a31e:	972b      	str	r7, [sp, #172]	@ 0xac
 800a320:	9134      	str	r1, [sp, #208]	@ 0xd0
 800a322:	f8de 7008 	ldr.w	r7, [lr, #8]
 800a326:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 800a32a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800a32e:	9529      	str	r5, [sp, #164]	@ 0xa4
 800a330:	962a      	str	r6, [sp, #168]	@ 0xa8
 800a332:	9730      	str	r7, [sp, #192]	@ 0xc0
 800a334:	e9d4 560c 	ldrd	r5, r6, [r4, #48]	@ 0x30
 800a338:	9033      	str	r0, [sp, #204]	@ 0xcc
 800a33a:	9123      	str	r1, [sp, #140]	@ 0x8c
 800a33c:	9224      	str	r2, [sp, #144]	@ 0x90
 800a33e:	689a      	ldr	r2, [r3, #8]
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	932f      	str	r3, [sp, #188]	@ 0xbc
 800a344:	f9b4 301c 	ldrsh.w	r3, [r4, #28]
 800a348:	9339      	str	r3, [sp, #228]	@ 0xe4
 800a34a:	f9b4 3044 	ldrsh.w	r3, [r4, #68]	@ 0x44
 800a34e:	922e      	str	r2, [sp, #184]	@ 0xb8
 800a350:	933c      	str	r3, [sp, #240]	@ 0xf0
 800a352:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a354:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	@ 0x4c
 800a358:	933d      	str	r3, [sp, #244]	@ 0xf4
 800a35a:	f9b4 3050 	ldrsh.w	r3, [r4, #80]	@ 0x50
 800a35e:	933e      	str	r3, [sp, #248]	@ 0xf8
 800a360:	f9b2 3000 	ldrsh.w	r3, [r2]
 800a364:	933f      	str	r3, [sp, #252]	@ 0xfc
 800a366:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 800a36a:	9340      	str	r3, [sp, #256]	@ 0x100
 800a36c:	6a23      	ldr	r3, [r4, #32]
 800a36e:	9322      	str	r3, [sp, #136]	@ 0x88
 800a370:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 800a374:	9335      	str	r3, [sp, #212]	@ 0xd4
 800a376:	f8bd 30a0 	ldrh.w	r3, [sp, #160]	@ 0xa0
 800a37a:	9336      	str	r3, [sp, #216]	@ 0xd8
 800a37c:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	@ 0xa4
 800a380:	9337      	str	r3, [sp, #220]	@ 0xdc
 800a382:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800a386:	9338      	str	r3, [sp, #224]	@ 0xe0
 800a388:	b2ab      	uxth	r3, r5
 800a38a:	933a      	str	r3, [sp, #232]	@ 0xe8
 800a38c:	b2b3      	uxth	r3, r6
 800a38e:	933b      	str	r3, [sp, #236]	@ 0xec
 800a390:	f9bd 30ac 	ldrsh.w	r3, [sp, #172]	@ 0xac
 800a394:	9325      	str	r3, [sp, #148]	@ 0x94
 800a396:	b23b      	sxth	r3, r7
 800a398:	9326      	str	r3, [sp, #152]	@ 0x98
 800a39a:	f1ba 0f00 	cmp.w	sl, #0
 800a39e:	f000 80b5 	beq.w	800a50c <forward_conv2d_if32of32wf32_nl_pool+0x288>
 800a3a2:	f8da 2018 	ldr.w	r2, [sl, #24]
 800a3a6:	2a00      	cmp	r2, #0
 800a3a8:	f000 80b9 	beq.w	800a51e <forward_conv2d_if32of32wf32_nl_pool+0x29a>
 800a3ac:	6893      	ldr	r3, [r2, #8]
 800a3ae:	9322      	str	r3, [sp, #136]	@ 0x88
 800a3b0:	e9d2 0100 	ldrd	r0, r1, [r2]
 800a3b4:	f002 fb16 	bl	800c9e4 <ai_array_get_byte_size>
 800a3b8:	f8da 2018 	ldr.w	r2, [sl, #24]
 800a3bc:	902c      	str	r0, [sp, #176]	@ 0xb0
 800a3be:	2a00      	cmp	r2, #0
 800a3c0:	f000 80bd 	beq.w	800a53e <forward_conv2d_if32of32wf32_nl_pool+0x2ba>
 800a3c4:	e9d2 0100 	ldrd	r0, r1, [r2]
 800a3c8:	f002 fb0c 	bl	800c9e4 <ai_array_get_byte_size>
 800a3cc:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800a3d0:	902d      	str	r0, [sp, #180]	@ 0xb4
 800a3d2:	f8bc 3000 	ldrh.w	r3, [ip]
 800a3d6:	9321      	str	r3, [sp, #132]	@ 0x84
 800a3d8:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a3da:	f8d9 1018 	ldr.w	r1, [r9, #24]
 800a3de:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800a3e0:	f8d8 9018 	ldr.w	r9, [r8, #24]
 800a3e4:	f8d0 8018 	ldr.w	r8, [r0, #24]
 800a3e8:	6888      	ldr	r0, [r1, #8]
 800a3ea:	f8d9 1008 	ldr.w	r1, [r9, #8]
 800a3ee:	f8d8 9008 	ldr.w	r9, [r8, #8]
 800a3f2:	f8bd a09c 	ldrh.w	sl, [sp, #156]	@ 0x9c
 800a3f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a3f8:	f8db 2018 	ldr.w	r2, [fp, #24]
 800a3fc:	f8bd e0a0 	ldrh.w	lr, [sp, #160]	@ 0xa0
 800a400:	f8d4 b05c 	ldr.w	fp, [r4, #92]	@ 0x5c
 800a404:	6892      	ldr	r2, [r2, #8]
 800a406:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a40a:	b2ad      	uxth	r5, r5
 800a40c:	9f2b      	ldr	r7, [sp, #172]	@ 0xac
 800a40e:	3d01      	subs	r5, #1
 800a410:	fb15 7508 	smlabb	r5, r5, r8, r7
 800a414:	fa0f f885 	sxth.w	r8, r5
 800a418:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 800a41a:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 800a41c:	b2b6      	uxth	r6, r6
 800a41e:	3d01      	subs	r5, #1
 800a420:	3e01      	subs	r6, #1
 800a422:	fb16 7605 	smlabb	r6, r6, r5, r7
 800a426:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800a428:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 800a42a:	eba5 0508 	sub.w	r5, r5, r8
 800a42e:	fa15 f587 	uxtah	r5, r5, r7
 800a432:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 800a434:	fa15 f587 	uxtah	r5, r5, r7
 800a438:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 800a43a:	fb95 f5fa 	sdiv	r5, r5, sl
 800a43e:	b236      	sxth	r6, r6
 800a440:	eba7 0a06 	sub.w	sl, r7, r6
 800a444:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800a446:	fa1a fa87 	uxtah	sl, sl, r7
 800a44a:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 800a44c:	3501      	adds	r5, #1
 800a44e:	2b03      	cmp	r3, #3
 800a450:	fa1a fa87 	uxtah	sl, sl, r7
 800a454:	b22d      	sxth	r5, r5
 800a456:	fb9a fefe 	sdiv	lr, sl, lr
 800a45a:	f8d4 a024 	ldr.w	sl, [r4, #36]	@ 0x24
 800a45e:	f9b4 4048 	ldrsh.w	r4, [r4, #72]	@ 0x48
 800a462:	f10e 0e01 	add.w	lr, lr, #1
 800a466:	d94e      	bls.n	800a506 <forward_conv2d_if32of32wf32_nl_pool+0x282>
 800a468:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800a46c:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 800a470:	f1bc 0f00 	cmp.w	ip, #0
 800a474:	d06b      	beq.n	800a54e <forward_conv2d_if32of32wf32_nl_pool+0x2ca>
 800a476:	f8dc 7000 	ldr.w	r7, [ip]
 800a47a:	b10f      	cbz	r7, 800a480 <forward_conv2d_if32of32wf32_nl_pool+0x1fc>
 800a47c:	69bf      	ldr	r7, [r7, #24]
 800a47e:	68bf      	ldr	r7, [r7, #8]
 800a480:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 800a482:	931f      	str	r3, [sp, #124]	@ 0x7c
 800a484:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 800a486:	931e      	str	r3, [sp, #120]	@ 0x78
 800a488:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 800a48a:	931d      	str	r3, [sp, #116]	@ 0x74
 800a48c:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800a48e:	9513      	str	r5, [sp, #76]	@ 0x4c
 800a490:	e9cd 431b 	strd	r4, r3, [sp, #108]	@ 0x6c
 800a494:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 800a496:	960e      	str	r6, [sp, #56]	@ 0x38
 800a498:	e9cd b319 	strd	fp, r3, [sp, #100]	@ 0x64
 800a49c:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 800a49e:	9318      	str	r3, [sp, #96]	@ 0x60
 800a4a0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a4a2:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a4a4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a4a6:	e9cd a315 	strd	sl, r3, [sp, #84]	@ 0x54
 800a4aa:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800a4ac:	9312      	str	r3, [sp, #72]	@ 0x48
 800a4ae:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 800a4b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a4b2:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 800a4b4:	e9cd 830f 	strd	r8, r3, [sp, #60]	@ 0x3c
 800a4b8:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 800a4ba:	930d      	str	r3, [sp, #52]	@ 0x34
 800a4bc:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800a4be:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4c0:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800a4c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a4c4:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 800a4c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4c8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a4ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4cc:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800a4ce:	9308      	str	r3, [sp, #32]
 800a4d0:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800a4d2:	9307      	str	r3, [sp, #28]
 800a4d4:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800a4d6:	9306      	str	r3, [sp, #24]
 800a4d8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a4da:	9305      	str	r3, [sp, #20]
 800a4dc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a4de:	9304      	str	r3, [sp, #16]
 800a4e0:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800a4e2:	9303      	str	r3, [sp, #12]
 800a4e4:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800a4e6:	e9cd 7301 	strd	r7, r3, [sp, #4]
 800a4ea:	fa0f f38e 	sxth.w	r3, lr
 800a4ee:	9314      	str	r3, [sp, #80]	@ 0x50
 800a4f0:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800a4f4:	69a4      	ldr	r4, [r4, #24]
 800a4f6:	68a4      	ldr	r4, [r4, #8]
 800a4f8:	9400      	str	r4, [sp, #0]
 800a4fa:	464b      	mov	r3, r9
 800a4fc:	f000 fe20 	bl	800b140 <forward_lite_conv2d_if32of32wf32_pool>
 800a500:	b043      	add	sp, #268	@ 0x10c
 800a502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a506:	2300      	movs	r3, #0
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	deff      	udf	#255	@ 0xff
 800a50c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a50e:	b193      	cbz	r3, 800a536 <forward_conv2d_if32of32wf32_nl_pool+0x2b2>
 800a510:	689b      	ldr	r3, [r3, #8]
 800a512:	9322      	str	r3, [sp, #136]	@ 0x88
 800a514:	2301      	movs	r3, #1
 800a516:	f8cd a0b0 	str.w	sl, [sp, #176]	@ 0xb0
 800a51a:	932d      	str	r3, [sp, #180]	@ 0xb4
 800a51c:	e75c      	b.n	800a3d8 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 800a51e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a520:	b10b      	cbz	r3, 800a526 <forward_conv2d_if32of32wf32_nl_pool+0x2a2>
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	9322      	str	r3, [sp, #136]	@ 0x88
 800a526:	2200      	movs	r2, #0
 800a528:	2301      	movs	r3, #1
 800a52a:	e9cd 232c 	strd	r2, r3, [sp, #176]	@ 0xb0
 800a52e:	e753      	b.n	800a3d8 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 800a530:	2300      	movs	r3, #0
 800a532:	9341      	str	r3, [sp, #260]	@ 0x104
 800a534:	e6d6      	b.n	800a2e4 <forward_conv2d_if32of32wf32_nl_pool+0x60>
 800a536:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a538:	2301      	movs	r3, #1
 800a53a:	932d      	str	r3, [sp, #180]	@ 0xb4
 800a53c:	e74c      	b.n	800a3d8 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 800a53e:	2301      	movs	r3, #1
 800a540:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800a544:	932d      	str	r3, [sp, #180]	@ 0xb4
 800a546:	f8bc 3000 	ldrh.w	r3, [ip]
 800a54a:	9321      	str	r3, [sp, #132]	@ 0x84
 800a54c:	e744      	b.n	800a3d8 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 800a54e:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800a552:	deff      	udf	#255	@ 0xff
 800a554:	68d3      	ldr	r3, [r2, #12]
 800a556:	deff      	udf	#255	@ 0xff

0800a558 <forward_dense>:
 800a558:	6982      	ldr	r2, [r0, #24]
 800a55a:	8813      	ldrh	r3, [r2, #0]
 800a55c:	b90b      	cbnz	r3, 800a562 <forward_dense+0xa>
 800a55e:	685b      	ldr	r3, [r3, #4]
 800a560:	deff      	udf	#255	@ 0xff
 800a562:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a566:	f8d2 a004 	ldr.w	sl, [r2, #4]
 800a56a:	f8da 0004 	ldr.w	r0, [sl, #4]
 800a56e:	b08e      	sub	sp, #56	@ 0x38
 800a570:	b100      	cbz	r0, 800a574 <forward_dense+0x1c>
 800a572:	6800      	ldr	r0, [r0, #0]
 800a574:	2b01      	cmp	r3, #1
 800a576:	d061      	beq.n	800a63c <forward_dense+0xe4>
 800a578:	f8da 2010 	ldr.w	r2, [sl, #16]
 800a57c:	b102      	cbz	r2, 800a580 <forward_dense+0x28>
 800a57e:	6812      	ldr	r2, [r2, #0]
 800a580:	2b02      	cmp	r3, #2
 800a582:	d035      	beq.n	800a5f0 <forward_dense+0x98>
 800a584:	f8da 501c 	ldr.w	r5, [sl, #28]
 800a588:	2d00      	cmp	r5, #0
 800a58a:	d055      	beq.n	800a638 <forward_dense+0xe0>
 800a58c:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 800a590:	6829      	ldr	r1, [r5, #0]
 800a592:	2c01      	cmp	r4, #1
 800a594:	d955      	bls.n	800a642 <forward_dense+0xea>
 800a596:	686d      	ldr	r5, [r5, #4]
 800a598:	698e      	ldr	r6, [r1, #24]
 800a59a:	68c4      	ldr	r4, [r0, #12]
 800a59c:	68d1      	ldr	r1, [r2, #12]
 800a59e:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800a5a2:	f8d1 9004 	ldr.w	r9, [r1, #4]
 800a5a6:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 800a5aa:	6831      	ldr	r1, [r6, #0]
 800a5ac:	2b03      	cmp	r3, #3
 800a5ae:	fb07 f804 	mul.w	r8, r7, r4
 800a5b2:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 800a5b6:	d046      	beq.n	800a646 <forward_dense+0xee>
 800a5b8:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 800a5bc:	b11c      	cbz	r4, 800a5c6 <forward_dense+0x6e>
 800a5be:	6824      	ldr	r4, [r4, #0]
 800a5c0:	b10c      	cbz	r4, 800a5c6 <forward_dense+0x6e>
 800a5c2:	69a3      	ldr	r3, [r4, #24]
 800a5c4:	689c      	ldr	r4, [r3, #8]
 800a5c6:	6983      	ldr	r3, [r0, #24]
 800a5c8:	6992      	ldr	r2, [r2, #24]
 800a5ca:	6899      	ldr	r1, [r3, #8]
 800a5cc:	6890      	ldr	r0, [r2, #8]
 800a5ce:	b10d      	cbz	r5, 800a5d4 <forward_dense+0x7c>
 800a5d0:	69ab      	ldr	r3, [r5, #24]
 800a5d2:	689d      	ldr	r5, [r3, #8]
 800a5d4:	4f1d      	ldr	r7, [pc, #116]	@ (800a64c <forward_dense+0xf4>)
 800a5d6:	45bc      	cmp	ip, r7
 800a5d8:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 800a5dc:	d022      	beq.n	800a624 <forward_dense+0xcc>
 800a5de:	4e1c      	ldr	r6, [pc, #112]	@ (800a650 <forward_dense+0xf8>)
 800a5e0:	45b4      	cmp	ip, r6
 800a5e2:	d015      	beq.n	800a610 <forward_dense+0xb8>
 800a5e4:	4b1b      	ldr	r3, [pc, #108]	@ (800a654 <forward_dense+0xfc>)
 800a5e6:	459c      	cmp	ip, r3
 800a5e8:	d005      	beq.n	800a5f6 <forward_dense+0x9e>
 800a5ea:	b00e      	add	sp, #56	@ 0x38
 800a5ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	deff      	udf	#255	@ 0xff
 800a5f6:	e9cd 0107 	strd	r0, r1, [sp, #28]
 800a5fa:	a807      	add	r0, sp, #28
 800a5fc:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 800a600:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 800a604:	9209      	str	r2, [sp, #36]	@ 0x24
 800a606:	f001 fcd7 	bl	800bfb8 <forward_lite_dense_if32of32wf32>
 800a60a:	b00e      	add	sp, #56	@ 0x38
 800a60c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a610:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800a614:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 800a618:	9400      	str	r4, [sp, #0]
 800a61a:	f001 fe23 	bl	800c264 <forward_lite_dense_if32of32wf32_lut4>
 800a61e:	b00e      	add	sp, #56	@ 0x38
 800a620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a624:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800a628:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 800a62c:	9400      	str	r4, [sp, #0]
 800a62e:	f001 ff5d 	bl	800c4ec <forward_lite_dense_if32of32wf32_lut8>
 800a632:	b00e      	add	sp, #56	@ 0x38
 800a634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a638:	4629      	mov	r1, r5
 800a63a:	e7ad      	b.n	800a598 <forward_dense+0x40>
 800a63c:	2300      	movs	r3, #0
 800a63e:	685b      	ldr	r3, [r3, #4]
 800a640:	deff      	udf	#255	@ 0xff
 800a642:	2500      	movs	r5, #0
 800a644:	e7a8      	b.n	800a598 <forward_dense+0x40>
 800a646:	2300      	movs	r3, #0
 800a648:	685b      	ldr	r3, [r3, #4]
 800a64a:	deff      	udf	#255	@ 0xff
 800a64c:	00d01040 	.word	0x00d01040
 800a650:	00f01040 	.word	0x00f01040
 800a654:	00821040 	.word	0x00821040

0800a658 <forward_relu>:
 800a658:	6982      	ldr	r2, [r0, #24]
 800a65a:	8813      	ldrh	r3, [r2, #0]
 800a65c:	b90b      	cbnz	r3, 800a662 <forward_relu+0xa>
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	deff      	udf	#255	@ 0xff
 800a662:	b470      	push	{r4, r5, r6}
 800a664:	6852      	ldr	r2, [r2, #4]
 800a666:	6854      	ldr	r4, [r2, #4]
 800a668:	b104      	cbz	r4, 800a66c <forward_relu+0x14>
 800a66a:	6824      	ldr	r4, [r4, #0]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	f000 8088 	beq.w	800a782 <forward_relu+0x12a>
 800a672:	6913      	ldr	r3, [r2, #16]
 800a674:	b103      	cbz	r3, 800a678 <forward_relu+0x20>
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	6999      	ldr	r1, [r3, #24]
 800a67a:	69a2      	ldr	r2, [r4, #24]
 800a67c:	68a3      	ldr	r3, [r4, #8]
 800a67e:	69c6      	ldr	r6, [r0, #28]
 800a680:	6888      	ldr	r0, [r1, #8]
 800a682:	6891      	ldr	r1, [r2, #8]
 800a684:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800a688:	b196      	cbz	r6, 800a6b0 <forward_relu+0x58>
 800a68a:	6872      	ldr	r2, [r6, #4]
 800a68c:	2a01      	cmp	r2, #1
 800a68e:	d03b      	beq.n	800a708 <forward_relu+0xb0>
 800a690:	2b00      	cmp	r3, #0
 800a692:	d06d      	beq.n	800a770 <forward_relu+0x118>
 800a694:	68e5      	ldr	r5, [r4, #12]
 800a696:	2201      	movs	r2, #1
 800a698:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a69c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800a6a0:	429d      	cmp	r5, r3
 800a6a2:	fb04 f202 	mul.w	r2, r4, r2
 800a6a6:	d1f9      	bne.n	800a69c <forward_relu+0x44>
 800a6a8:	68b3      	ldr	r3, [r6, #8]
 800a6aa:	bc70      	pop	{r4, r5, r6}
 800a6ac:	f001 b960 	b.w	800b970 <forward_lite_nl_relu_generic_if32of32_kernel>
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d05f      	beq.n	800a774 <forward_relu+0x11c>
 800a6b4:	68e5      	ldr	r5, [r4, #12]
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a6bc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800a6c0:	429d      	cmp	r5, r3
 800a6c2:	fb04 f202 	mul.w	r2, r4, r2
 800a6c6:	d1f9      	bne.n	800a6bc <forward_relu+0x64>
 800a6c8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800a6cc:	3a01      	subs	r2, #1
 800a6ce:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 800a6d2:	428c      	cmp	r4, r1
 800a6d4:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800a6d8:	d314      	bcc.n	800a704 <forward_relu+0xac>
 800a6da:	1a61      	subs	r1, r4, r1
 800a6dc:	f021 0103 	bic.w	r1, r1, #3
 800a6e0:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800a788 <forward_relu+0x130>
 800a6e4:	1d23      	adds	r3, r4, #4
 800a6e6:	3004      	adds	r0, #4
 800a6e8:	1a62      	subs	r2, r4, r1
 800a6ea:	ed73 7a01 	vldmdb	r3!, {s15}
 800a6ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6f6:	bfb8      	it	lt
 800a6f8:	eef0 7a47 	vmovlt.f32	s15, s14
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	ed60 7a01 	vstmdb	r0!, {s15}
 800a702:	d1f2      	bne.n	800a6ea <forward_relu+0x92>
 800a704:	bc70      	pop	{r4, r5, r6}
 800a706:	4770      	bx	lr
 800a708:	b3b3      	cbz	r3, 800a778 <forward_relu+0x120>
 800a70a:	68e5      	ldr	r5, [r4, #12]
 800a70c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a710:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800a714:	429d      	cmp	r5, r3
 800a716:	fb04 f202 	mul.w	r2, r4, r2
 800a71a:	d1f9      	bne.n	800a710 <forward_relu+0xb8>
 800a71c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800a720:	3a01      	subs	r2, #1
 800a722:	68b3      	ldr	r3, [r6, #8]
 800a724:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 800a728:	428c      	cmp	r4, r1
 800a72a:	ed93 7a00 	vldr	s14, [r3]
 800a72e:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800a732:	d3e7      	bcc.n	800a704 <forward_relu+0xac>
 800a734:	1a61      	subs	r1, r4, r1
 800a736:	f021 0103 	bic.w	r1, r1, #3
 800a73a:	2500      	movs	r5, #0
 800a73c:	1d23      	adds	r3, r4, #4
 800a73e:	1a62      	subs	r2, r4, r1
 800a740:	3004      	adds	r0, #4
 800a742:	ed73 7a01 	vldmdb	r3!, {s15}
 800a746:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a74a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a74e:	d50a      	bpl.n	800a766 <forward_relu+0x10e>
 800a750:	429a      	cmp	r2, r3
 800a752:	ed60 7a01 	vstmdb	r0!, {s15}
 800a756:	d0d5      	beq.n	800a704 <forward_relu+0xac>
 800a758:	ed73 7a01 	vldmdb	r3!, {s15}
 800a75c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a764:	d4f4      	bmi.n	800a750 <forward_relu+0xf8>
 800a766:	429a      	cmp	r2, r3
 800a768:	f840 5d04 	str.w	r5, [r0, #-4]!
 800a76c:	d1e9      	bne.n	800a742 <forward_relu+0xea>
 800a76e:	e7c9      	b.n	800a704 <forward_relu+0xac>
 800a770:	2201      	movs	r2, #1
 800a772:	e799      	b.n	800a6a8 <forward_relu+0x50>
 800a774:	460c      	mov	r4, r1
 800a776:	e7b0      	b.n	800a6da <forward_relu+0x82>
 800a778:	68b3      	ldr	r3, [r6, #8]
 800a77a:	460c      	mov	r4, r1
 800a77c:	ed93 7a00 	vldr	s14, [r3]
 800a780:	e7d8      	b.n	800a734 <forward_relu+0xdc>
 800a782:	2300      	movs	r3, #0
 800a784:	685b      	ldr	r3, [r3, #4]
 800a786:	deff      	udf	#255	@ 0xff
 800a788:	00000000 	.word	0x00000000

0800a78c <forward_lite_conv2d_if32of32wf32>:
 800a78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a790:	ed2d 8b02 	vpush	{d8}
 800a794:	b0a1      	sub	sp, #132	@ 0x84
 800a796:	4680      	mov	r8, r0
 800a798:	9d32      	ldr	r5, [sp, #200]	@ 0xc8
 800a79a:	f8bd 60d4 	ldrh.w	r6, [sp, #212]	@ 0xd4
 800a79e:	f8bd 70dc 	ldrh.w	r7, [sp, #220]	@ 0xdc
 800a7a2:	9018      	str	r0, [sp, #96]	@ 0x60
 800a7a4:	460c      	mov	r4, r1
 800a7a6:	4694      	mov	ip, r2
 800a7a8:	9211      	str	r2, [sp, #68]	@ 0x44
 800a7aa:	930c      	str	r3, [sp, #48]	@ 0x30
 800a7ac:	f8bd 20d8 	ldrh.w	r2, [sp, #216]	@ 0xd8
 800a7b0:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 800a7b2:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800a7b4:	f8bd 10e0 	ldrh.w	r1, [sp, #224]	@ 0xe0
 800a7b8:	9612      	str	r6, [sp, #72]	@ 0x48
 800a7ba:	9705      	str	r7, [sp, #20]
 800a7bc:	2d00      	cmp	r5, #0
 800a7be:	f000 817e 	beq.w	800aabe <forward_lite_conv2d_if32of32wf32+0x332>
 800a7c2:	9d33      	ldr	r5, [sp, #204]	@ 0xcc
 800a7c4:	ed9f 8ac5 	vldr	s16, [pc, #788]	@ 800aadc <forward_lite_conv2d_if32of32wf32+0x350>
 800a7c8:	fb05 f303 	mul.w	r3, r5, r3
 800a7cc:	9d2d      	ldr	r5, [sp, #180]	@ 0xb4
 800a7ce:	fb05 f303 	mul.w	r3, r5, r3
 800a7d2:	009b      	lsls	r3, r3, #2
 800a7d4:	f1c2 0e00 	rsb	lr, r2, #0
 800a7d8:	930d      	str	r3, [sp, #52]	@ 0x34
 800a7da:	4615      	mov	r5, r2
 800a7dc:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800a7de:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800a7e0:	fb02 f303 	mul.w	r3, r2, r3
 800a7e4:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800a7e6:	fb02 f200 	mul.w	r2, r2, r0
 800a7ea:	0092      	lsls	r2, r2, #2
 800a7ec:	0080      	lsls	r0, r0, #2
 800a7ee:	9214      	str	r2, [sp, #80]	@ 0x50
 800a7f0:	fb01 f203 	mul.w	r2, r1, r3
 800a7f4:	fb03 f30e 	mul.w	r3, r3, lr
 800a7f8:	9002      	str	r0, [sp, #8]
 800a7fa:	eb08 0083 	add.w	r0, r8, r3, lsl #2
 800a7fe:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 800a800:	fb07 f303 	mul.w	r3, r7, r3
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	9304      	str	r3, [sp, #16]
 800a808:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 800a80a:	4276      	negs	r6, r6
 800a80c:	009b      	lsls	r3, r3, #2
 800a80e:	0092      	lsls	r2, r2, #2
 800a810:	9300      	str	r3, [sp, #0]
 800a812:	fb03 f306 	mul.w	r3, r3, r6
 800a816:	9216      	str	r2, [sp, #88]	@ 0x58
 800a818:	9310      	str	r3, [sp, #64]	@ 0x40
 800a81a:	f10c 4278 	add.w	r2, ip, #4160749568	@ 0xf8000000
 800a81e:	2300      	movs	r3, #0
 800a820:	960f      	str	r6, [sp, #60]	@ 0x3c
 800a822:	9213      	str	r2, [sp, #76]	@ 0x4c
 800a824:	930e      	str	r3, [sp, #56]	@ 0x38
 800a826:	4677      	mov	r7, lr
 800a828:	4606      	mov	r6, r0
 800a82a:	4688      	mov	r8, r1
 800a82c:	2f00      	cmp	r7, #0
 800a82e:	f2c0 827d 	blt.w	800ad2c <forward_lite_conv2d_if32of32wf32+0x5a0>
 800a832:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a834:	2300      	movs	r3, #0
 800a836:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 800a838:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 800a83a:	442a      	add	r2, r5
 800a83c:	428a      	cmp	r2, r1
 800a83e:	bf94      	ite	ls
 800a840:	ebc3 0202 	rsbls	r2, r3, r2
 800a844:	ebc3 0201 	rsbhi	r2, r3, r1
 800a848:	4610      	mov	r0, r2
 800a84a:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 800a84c:	2a00      	cmp	r2, #0
 800a84e:	f000 8147 	beq.w	800aae0 <forward_lite_conv2d_if32of32wf32+0x354>
 800a852:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a854:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800a858:	f0c0 8142 	bcc.w	800aae0 <forward_lite_conv2d_if32of32wf32+0x354>
 800a85c:	9a02      	ldr	r2, [sp, #8]
 800a85e:	18a2      	adds	r2, r4, r2
 800a860:	4294      	cmp	r4, r2
 800a862:	9215      	str	r2, [sp, #84]	@ 0x54
 800a864:	f080 811d 	bcs.w	800aaa2 <forward_lite_conv2d_if32of32wf32+0x316>
 800a868:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800a86a:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 800a86e:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
 800a872:	fb02 f303 	mul.w	r3, r2, r3
 800a876:	9309      	str	r3, [sp, #36]	@ 0x24
 800a878:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a87a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a87c:	e9cd 7619 	strd	r7, r6, [sp, #100]	@ 0x64
 800a880:	4413      	add	r3, r2
 800a882:	e9cd 541b 	strd	r5, r4, [sp, #108]	@ 0x6c
 800a886:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a888:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a88a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a88c:	46a1      	mov	r9, r4
 800a88e:	4680      	mov	r8, r0
 800a890:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a892:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800a894:	4650      	mov	r0, sl
 800a896:	f001 ff97 	bl	800c7c8 <st_int8_copy>
 800a89a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	f000 8119 	beq.w	800aad4 <forward_lite_conv2d_if32of32wf32+0x348>
 800a8a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8a4:	ecf3 6a01 	vldmia	r3!, {s13}
 800a8a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8aa:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	f000 80ea 	beq.w	800aa86 <forward_lite_conv2d_if32of32wf32+0x2fa>
 800a8b2:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a8b4:	9201      	str	r2, [sp, #4]
 800a8b6:	2000      	movs	r0, #0
 800a8b8:	e9cd a91e 	strd	sl, r9, [sp, #120]	@ 0x78
 800a8bc:	4602      	mov	r2, r0
 800a8be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a8c0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a8c2:	4648      	mov	r0, r9
 800a8c4:	4614      	mov	r4, r2
 800a8c6:	2d00      	cmp	r5, #0
 800a8c8:	f2c0 80fe 	blt.w	800aac8 <forward_lite_conv2d_if32of32wf32+0x33c>
 800a8cc:	9a01      	ldr	r2, [sp, #4]
 800a8ce:	9203      	str	r2, [sp, #12]
 800a8d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8d2:	2600      	movs	r6, #0
 800a8d4:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800a8d6:	9f00      	ldr	r7, [sp, #0]
 800a8d8:	fb02 1207 	mla	r2, r2, r7, r1
 800a8dc:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 800a8de:	18cf      	adds	r7, r1, r3
 800a8e0:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 800a8e2:	428f      	cmp	r7, r1
 800a8e4:	bf94      	ite	ls
 800a8e6:	ebc6 0607 	rsbls	r6, r6, r7
 800a8ea:	ebc6 0601 	rsbhi	r6, r6, r1
 800a8ee:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 800a8f0:	eba1 0b06 	sub.w	fp, r1, r6
 800a8f4:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 800a8f6:	eba1 0a06 	sub.w	sl, r1, r6
 800a8fa:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800a8fc:	f1b8 0f00 	cmp.w	r8, #0
 800a900:	fb01 f606 	mul.w	r6, r1, r6
 800a904:	eeb0 7a66 	vmov.f32	s14, s13
 800a908:	f340 80ab 	ble.w	800aa62 <forward_lite_conv2d_if32of32wf32+0x2d6>
 800a90c:	9f00      	ldr	r7, [sp, #0]
 800a90e:	9903      	ldr	r1, [sp, #12]
 800a910:	9408      	str	r4, [sp, #32]
 800a912:	fb07 fb0b 	mul.w	fp, r7, fp
 800a916:	fb07 fa0a 	mul.w	sl, r7, sl
 800a91a:	f026 070f 	bic.w	r7, r6, #15
 800a91e:	f107 39ff 	add.w	r9, r7, #4294967295	@ 0xffffffff
 800a922:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800a926:	e9cd 0506 	strd	r0, r5, [sp, #24]
 800a92a:	f109 0901 	add.w	r9, r9, #1
 800a92e:	ea4f 1e89 	mov.w	lr, r9, lsl #6
 800a932:	f04f 0c00 	mov.w	ip, #0
 800a936:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800a93a:	9303      	str	r3, [sp, #12]
 800a93c:	2f00      	cmp	r7, #0
 800a93e:	bfd8      	it	le
 800a940:	2000      	movle	r0, #0
 800a942:	dd70      	ble.n	800aa26 <forward_lite_conv2d_if32of32wf32+0x29a>
 800a944:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 800a948:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 800a94c:	2400      	movs	r4, #0
 800a94e:	ed50 5a0f 	vldr	s11, [r0, #-60]	@ 0xffffffc4
 800a952:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 800a956:	ed13 5a10 	vldr	s10, [r3, #-64]	@ 0xffffffc0
 800a95a:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 800a95e:	ed13 4a0d 	vldr	s8, [r3, #-52]	@ 0xffffffcc
 800a962:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 800a966:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 800a96a:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800a96e:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800a972:	ed10 1a06 	vldr	s2, [r0, #-24]	@ 0xffffffe8
 800a976:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800a97a:	ed10 2a05 	vldr	s4, [r0, #-20]	@ 0xffffffec
 800a97e:	ed53 0a01 	vldr	s1, [r3, #-4]
 800a982:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a986:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 800a98a:	eee5 7a06 	vfma.f32	s15, s10, s12
 800a98e:	3410      	adds	r4, #16
 800a990:	42bc      	cmp	r4, r7
 800a992:	ed13 5a0e 	vldr	s10, [r3, #-56]	@ 0xffffffc8
 800a996:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 800a99a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a99e:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800a9a2:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800a9a6:	ed10 5a1c 	vldr	s10, [r0, #-112]	@ 0xffffff90
 800a9aa:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 800a9ae:	eee4 7a06 	vfma.f32	s15, s8, s12
 800a9b2:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 800a9b6:	ed13 4a19 	vldr	s8, [r3, #-100]	@ 0xffffff9c
 800a9ba:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a9be:	ed53 4a18 	vldr	s9, [r3, #-96]	@ 0xffffffa0
 800a9c2:	ed10 5a18 	vldr	s10, [r0, #-96]	@ 0xffffffa0
 800a9c6:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a9ca:	ed50 5a17 	vldr	s11, [r0, #-92]	@ 0xffffffa4
 800a9ce:	ed13 6a17 	vldr	s12, [r3, #-92]	@ 0xffffffa4
 800a9d2:	eee2 7a83 	vfma.f32	s15, s5, s6
 800a9d6:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 800a9da:	ed13 3a14 	vldr	s6, [r3, #-80]	@ 0xffffffb0
 800a9de:	eee3 7a84 	vfma.f32	s15, s7, s8
 800a9e2:	ed50 3a14 	vldr	s7, [r0, #-80]	@ 0xffffffb0
 800a9e6:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800a9ea:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a9ee:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 800a9f2:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 800a9f6:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a9fa:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 800a9fe:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800aa02:	eee1 7a21 	vfma.f32	s15, s2, s3
 800aa06:	eee2 7a22 	vfma.f32	s15, s4, s5
 800aa0a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800aa0e:	eee4 7a24 	vfma.f32	s15, s8, s9
 800aa12:	eee5 7a25 	vfma.f32	s15, s10, s11
 800aa16:	eee6 7a20 	vfma.f32	s15, s12, s1
 800aa1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aa1e:	db96      	blt.n	800a94e <forward_lite_conv2d_if32of32wf32+0x1c2>
 800aa20:	4471      	add	r1, lr
 800aa22:	4472      	add	r2, lr
 800aa24:	4648      	mov	r0, r9
 800aa26:	4286      	cmp	r6, r0
 800aa28:	dd10      	ble.n	800aa4c <forward_lite_conv2d_if32of32wf32+0x2c0>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	460d      	mov	r5, r1
 800aa2e:	4614      	mov	r4, r2
 800aa30:	ecb4 6a01 	vldmia	r4!, {s12}
 800aa34:	ecf5 7a01 	vldmia	r5!, {s15}
 800aa38:	3301      	adds	r3, #1
 800aa3a:	429e      	cmp	r6, r3
 800aa3c:	eea6 7a27 	vfma.f32	s14, s12, s15
 800aa40:	d1f6      	bne.n	800aa30 <forward_lite_conv2d_if32of32wf32+0x2a4>
 800aa42:	1a30      	subs	r0, r6, r0
 800aa44:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800aa48:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800aa4c:	f10c 0c01 	add.w	ip, ip, #1
 800aa50:	45e0      	cmp	r8, ip
 800aa52:	4459      	add	r1, fp
 800aa54:	4452      	add	r2, sl
 800aa56:	f47f af71 	bne.w	800a93c <forward_lite_conv2d_if32of32wf32+0x1b0>
 800aa5a:	e9dd 0506 	ldrd	r0, r5, [sp, #24]
 800aa5e:	9c08      	ldr	r4, [sp, #32]
 800aa60:	9b03      	ldr	r3, [sp, #12]
 800aa62:	9a05      	ldr	r2, [sp, #20]
 800aa64:	9902      	ldr	r1, [sp, #8]
 800aa66:	ed80 7a00 	vstr	s14, [r0]
 800aa6a:	4415      	add	r5, r2
 800aa6c:	4408      	add	r0, r1
 800aa6e:	1a9b      	subs	r3, r3, r2
 800aa70:	9904      	ldr	r1, [sp, #16]
 800aa72:	9a01      	ldr	r2, [sp, #4]
 800aa74:	440a      	add	r2, r1
 800aa76:	9201      	str	r2, [sp, #4]
 800aa78:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800aa7a:	3401      	adds	r4, #1
 800aa7c:	42a2      	cmp	r2, r4
 800aa7e:	f47f af22 	bne.w	800a8c6 <forward_lite_conv2d_if32of32wf32+0x13a>
 800aa82:	e9dd a91e 	ldrd	sl, r9, [sp, #120]	@ 0x78
 800aa86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa88:	449a      	add	sl, r3
 800aa8a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800aa8c:	f109 0904 	add.w	r9, r9, #4
 800aa90:	4599      	cmp	r9, r3
 800aa92:	f4ff aefd 	bcc.w	800a890 <forward_lite_conv2d_if32of32wf32+0x104>
 800aa96:	e9dd 7619 	ldrd	r7, r6, [sp, #100]	@ 0x64
 800aa9a:	e9dd 541b 	ldrd	r5, r4, [sp, #108]	@ 0x6c
 800aa9e:	f8dd 8074 	ldr.w	r8, [sp, #116]	@ 0x74
 800aaa2:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800aaa4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aaa6:	4414      	add	r4, r2
 800aaa8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aaaa:	4416      	add	r6, r2
 800aaac:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800aaae:	3301      	adds	r3, #1
 800aab0:	429a      	cmp	r2, r3
 800aab2:	930e      	str	r3, [sp, #56]	@ 0x38
 800aab4:	4447      	add	r7, r8
 800aab6:	eba5 0508 	sub.w	r5, r5, r8
 800aaba:	f47f aeb7 	bne.w	800a82c <forward_lite_conv2d_if32of32wf32+0xa0>
 800aabe:	b021      	add	sp, #132	@ 0x84
 800aac0:	ecbd 8b02 	vpop	{d8}
 800aac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aaca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aacc:	9103      	str	r1, [sp, #12]
 800aace:	461e      	mov	r6, r3
 800aad0:	441a      	add	r2, r3
 800aad2:	e6ff      	b.n	800a8d4 <forward_lite_conv2d_if32of32wf32+0x148>
 800aad4:	eef0 6a48 	vmov.f32	s13, s16
 800aad8:	e6e7      	b.n	800a8aa <forward_lite_conv2d_if32of32wf32+0x11e>
 800aada:	bf00      	nop
 800aadc:	00000000 	.word	0x00000000
 800aae0:	9a02      	ldr	r2, [sp, #8]
 800aae2:	eb04 0c02 	add.w	ip, r4, r2
 800aae6:	4564      	cmp	r4, ip
 800aae8:	d2db      	bcs.n	800aaa2 <forward_lite_conv2d_if32of32wf32+0x316>
 800aaea:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800aaec:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800aaee:	9109      	str	r1, [sp, #36]	@ 0x24
 800aaf0:	fb02 f303 	mul.w	r3, r2, r3
 800aaf4:	930a      	str	r3, [sp, #40]	@ 0x28
 800aaf6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800aaf8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aafa:	9615      	str	r6, [sp, #84]	@ 0x54
 800aafc:	eb03 0e02 	add.w	lr, r3, r2
 800ab00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab02:	9517      	str	r5, [sp, #92]	@ 0x5c
 800ab04:	4622      	mov	r2, r4
 800ab06:	4683      	mov	fp, r0
 800ab08:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ab0a:	2900      	cmp	r1, #0
 800ab0c:	f000 810b 	beq.w	800ad26 <forward_lite_conv2d_if32of32wf32+0x59a>
 800ab10:	ecf3 6a01 	vldmia	r3!, {s13}
 800ab14:	9931      	ldr	r1, [sp, #196]	@ 0xc4
 800ab16:	2900      	cmp	r1, #0
 800ab18:	f000 80f4 	beq.w	800ad04 <forward_lite_conv2d_if32of32wf32+0x578>
 800ab1c:	2100      	movs	r1, #0
 800ab1e:	e9cd ce1c 	strd	ip, lr, [sp, #112]	@ 0x70
 800ab22:	e9cd 481e 	strd	r4, r8, [sp, #120]	@ 0x78
 800ab26:	e9cd 3219 	strd	r3, r2, [sp, #100]	@ 0x64
 800ab2a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ab2c:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 800ab2e:	f8cd e004 	str.w	lr, [sp, #4]
 800ab32:	460b      	mov	r3, r1
 800ab34:	971b      	str	r7, [sp, #108]	@ 0x6c
 800ab36:	4611      	mov	r1, r2
 800ab38:	461d      	mov	r5, r3
 800ab3a:	2e00      	cmp	r6, #0
 800ab3c:	f2c0 80ed 	blt.w	800ad1a <forward_lite_conv2d_if32of32wf32+0x58e>
 800ab40:	9b01      	ldr	r3, [sp, #4]
 800ab42:	9303      	str	r3, [sp, #12]
 800ab44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab46:	2400      	movs	r4, #0
 800ab48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab4a:	9f00      	ldr	r7, [sp, #0]
 800ab4c:	fb03 2307 	mla	r3, r3, r7, r2
 800ab50:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 800ab52:	1817      	adds	r7, r2, r0
 800ab54:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800ab56:	4297      	cmp	r7, r2
 800ab58:	bf94      	ite	ls
 800ab5a:	ebc4 0407 	rsbls	r4, r4, r7
 800ab5e:	ebc4 0402 	rsbhi	r4, r4, r2
 800ab62:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 800ab64:	eba2 0a04 	sub.w	sl, r2, r4
 800ab68:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800ab6a:	eba2 0904 	sub.w	r9, r2, r4
 800ab6e:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800ab70:	f1bb 0f00 	cmp.w	fp, #0
 800ab74:	fb02 f404 	mul.w	r4, r2, r4
 800ab78:	eeb0 7a66 	vmov.f32	s14, s13
 800ab7c:	f340 80aa 	ble.w	800acd4 <forward_lite_conv2d_if32of32wf32+0x548>
 800ab80:	f024 0c0f 	bic.w	ip, r4, #15
 800ab84:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800ab88:	9f00      	ldr	r7, [sp, #0]
 800ab8a:	9a03      	ldr	r2, [sp, #12]
 800ab8c:	9508      	str	r5, [sp, #32]
 800ab8e:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800ab92:	e9cd 1606 	strd	r1, r6, [sp, #24]
 800ab96:	f108 0801 	add.w	r8, r8, #1
 800ab9a:	fb07 fa0a 	mul.w	sl, r7, sl
 800ab9e:	fb07 f909 	mul.w	r9, r7, r9
 800aba2:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800aba6:	2700      	movs	r7, #0
 800aba8:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800abac:	9003      	str	r0, [sp, #12]
 800abae:	f1bc 0f00 	cmp.w	ip, #0
 800abb2:	bfd8      	it	le
 800abb4:	2100      	movle	r1, #0
 800abb6:	dd70      	ble.n	800ac9a <forward_lite_conv2d_if32of32wf32+0x50e>
 800abb8:	f102 0040 	add.w	r0, r2, #64	@ 0x40
 800abbc:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800abc0:	2500      	movs	r5, #0
 800abc2:	ed51 5a0f 	vldr	s11, [r1, #-60]	@ 0xffffffc4
 800abc6:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800abca:	ed11 5a10 	vldr	s10, [r1, #-64]	@ 0xffffffc0
 800abce:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 800abd2:	ed11 4a0d 	vldr	s8, [r1, #-52]	@ 0xffffffcc
 800abd6:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 800abda:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 800abde:	ed11 3a0a 	vldr	s6, [r1, #-40]	@ 0xffffffd8
 800abe2:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800abe6:	ed50 1a06 	vldr	s3, [r0, #-24]	@ 0xffffffe8
 800abea:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800abee:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800abf2:	ed51 0a01 	vldr	s1, [r1, #-4]
 800abf6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800abfa:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 800abfe:	eee5 7a06 	vfma.f32	s15, s10, s12
 800ac02:	3510      	adds	r5, #16
 800ac04:	4565      	cmp	r5, ip
 800ac06:	ed11 5a0e 	vldr	s10, [r1, #-56]	@ 0xffffffc8
 800ac0a:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 800ac0e:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ac12:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800ac16:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800ac1a:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
 800ac1e:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 800ac22:	eee4 7a06 	vfma.f32	s15, s8, s12
 800ac26:	ed11 6a1b 	vldr	s12, [r1, #-108]	@ 0xffffff94
 800ac2a:	ed11 4a19 	vldr	s8, [r1, #-100]	@ 0xffffff9c
 800ac2e:	eee4 7a85 	vfma.f32	s15, s9, s10
 800ac32:	ed51 4a18 	vldr	s9, [r1, #-96]	@ 0xffffffa0
 800ac36:	ed11 5a17 	vldr	s10, [r1, #-92]	@ 0xffffffa4
 800ac3a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800ac3e:	ed50 5a18 	vldr	s11, [r0, #-96]	@ 0xffffffa0
 800ac42:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 800ac46:	eee2 7a83 	vfma.f32	s15, s5, s6
 800ac4a:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 800ac4e:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800ac52:	eee3 7a84 	vfma.f32	s15, s7, s8
 800ac56:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 800ac5a:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 800ac5e:	eee4 7aa5 	vfma.f32	s15, s9, s11
 800ac62:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 800ac66:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 800ac6a:	eee5 7a06 	vfma.f32	s15, s10, s12
 800ac6e:	ed11 5a12 	vldr	s10, [r1, #-72]	@ 0xffffffb8
 800ac72:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800ac76:	eee1 7a21 	vfma.f32	s15, s2, s3
 800ac7a:	eee2 7a22 	vfma.f32	s15, s4, s5
 800ac7e:	eee3 7a23 	vfma.f32	s15, s6, s7
 800ac82:	eee4 7a24 	vfma.f32	s15, s8, s9
 800ac86:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ac8a:	eee6 7a20 	vfma.f32	s15, s12, s1
 800ac8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ac92:	db96      	blt.n	800abc2 <forward_lite_conv2d_if32of32wf32+0x436>
 800ac94:	4472      	add	r2, lr
 800ac96:	4473      	add	r3, lr
 800ac98:	4641      	mov	r1, r8
 800ac9a:	428c      	cmp	r4, r1
 800ac9c:	dd10      	ble.n	800acc0 <forward_lite_conv2d_if32of32wf32+0x534>
 800ac9e:	4608      	mov	r0, r1
 800aca0:	4616      	mov	r6, r2
 800aca2:	461d      	mov	r5, r3
 800aca4:	ecb5 6a01 	vldmia	r5!, {s12}
 800aca8:	ecf6 7a01 	vldmia	r6!, {s15}
 800acac:	3001      	adds	r0, #1
 800acae:	4284      	cmp	r4, r0
 800acb0:	eea6 7a27 	vfma.f32	s14, s12, s15
 800acb4:	d1f6      	bne.n	800aca4 <forward_lite_conv2d_if32of32wf32+0x518>
 800acb6:	1a61      	subs	r1, r4, r1
 800acb8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800acbc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800acc0:	3701      	adds	r7, #1
 800acc2:	45bb      	cmp	fp, r7
 800acc4:	4452      	add	r2, sl
 800acc6:	444b      	add	r3, r9
 800acc8:	f47f af71 	bne.w	800abae <forward_lite_conv2d_if32of32wf32+0x422>
 800accc:	e9dd 1606 	ldrd	r1, r6, [sp, #24]
 800acd0:	9d08      	ldr	r5, [sp, #32]
 800acd2:	9803      	ldr	r0, [sp, #12]
 800acd4:	9b05      	ldr	r3, [sp, #20]
 800acd6:	9a02      	ldr	r2, [sp, #8]
 800acd8:	ed81 7a00 	vstr	s14, [r1]
 800acdc:	441e      	add	r6, r3
 800acde:	4411      	add	r1, r2
 800ace0:	1ac0      	subs	r0, r0, r3
 800ace2:	9a04      	ldr	r2, [sp, #16]
 800ace4:	9b01      	ldr	r3, [sp, #4]
 800ace6:	4413      	add	r3, r2
 800ace8:	9301      	str	r3, [sp, #4]
 800acea:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800acec:	3501      	adds	r5, #1
 800acee:	42ab      	cmp	r3, r5
 800acf0:	f47f af23 	bne.w	800ab3a <forward_lite_conv2d_if32of32wf32+0x3ae>
 800acf4:	e9dd 3219 	ldrd	r3, r2, [sp, #100]	@ 0x64
 800acf8:	e9dd 7c1b 	ldrd	r7, ip, [sp, #108]	@ 0x6c
 800acfc:	e9dd e41d 	ldrd	lr, r4, [sp, #116]	@ 0x74
 800ad00:	f8dd 807c 	ldr.w	r8, [sp, #124]	@ 0x7c
 800ad04:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad06:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ad08:	3204      	adds	r2, #4
 800ad0a:	4401      	add	r1, r0
 800ad0c:	4562      	cmp	r2, ip
 800ad0e:	9109      	str	r1, [sp, #36]	@ 0x24
 800ad10:	f4ff aefa 	bcc.w	800ab08 <forward_lite_conv2d_if32of32wf32+0x37c>
 800ad14:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ad16:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800ad18:	e6c3      	b.n	800aaa2 <forward_lite_conv2d_if32of32wf32+0x316>
 800ad1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad1c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ad1e:	9203      	str	r2, [sp, #12]
 800ad20:	4604      	mov	r4, r0
 800ad22:	4403      	add	r3, r0
 800ad24:	e710      	b.n	800ab48 <forward_lite_conv2d_if32of32wf32+0x3bc>
 800ad26:	eef0 6a48 	vmov.f32	s13, s16
 800ad2a:	e6f3      	b.n	800ab14 <forward_lite_conv2d_if32of32wf32+0x388>
 800ad2c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800ad2e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ad30:	462b      	mov	r3, r5
 800ad32:	e580      	b.n	800a836 <forward_lite_conv2d_if32of32wf32+0xaa>

0800ad34 <forward_lite_dw_if32of32wf32>:
 800ad34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad38:	b0a5      	sub	sp, #148	@ 0x94
 800ad3a:	460c      	mov	r4, r1
 800ad3c:	9016      	str	r0, [sp, #88]	@ 0x58
 800ad3e:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 800ad40:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ad42:	4619      	mov	r1, r3
 800ad44:	f8bd 30e0 	ldrh.w	r3, [sp, #224]	@ 0xe0
 800ad48:	f8bd b0d8 	ldrh.w	fp, [sp, #216]	@ 0xd8
 800ad4c:	f8bd 70e4 	ldrh.w	r7, [sp, #228]	@ 0xe4
 800ad50:	9318      	str	r3, [sp, #96]	@ 0x60
 800ad52:	4615      	mov	r5, r2
 800ad54:	f8bd 20dc 	ldrh.w	r2, [sp, #220]	@ 0xdc
 800ad58:	2800      	cmp	r0, #0
 800ad5a:	f000 814a 	beq.w	800aff2 <forward_lite_dw_if32of32wf32+0x2be>
 800ad5e:	2900      	cmp	r1, #0
 800ad60:	bf08      	it	eq
 800ad62:	4629      	moveq	r1, r5
 800ad64:	9110      	str	r1, [sp, #64]	@ 0x40
 800ad66:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800ad68:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 800b008 <forward_lite_dw_if32of32wf32+0x2d4>
 800ad6c:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800ad70:	9114      	str	r1, [sp, #80]	@ 0x50
 800ad72:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800ad74:	f1c2 0300 	rsb	r3, r2, #0
 800ad78:	ea4f 1801 	mov.w	r8, r1, lsl #4
 800ad7c:	4610      	mov	r0, r2
 800ad7e:	ea4f 01c1 	mov.w	r1, r1, lsl #3
 800ad82:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 800ad84:	9101      	str	r1, [sp, #4]
 800ad86:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 800ad88:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800ad8c:	f1cb 0a00 	rsb	sl, fp, #0
 800ad90:	fb01 fc02 	mul.w	ip, r1, r2
 800ad94:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ad98:	f04f 0500 	mov.w	r5, #0
 800ad9c:	4656      	mov	r6, sl
 800ad9e:	bf18      	it	ne
 800ada0:	eef0 6a67 	vmovne.f32	s13, s15
 800ada4:	9213      	str	r2, [sp, #76]	@ 0x4c
 800ada6:	4629      	mov	r1, r5
 800ada8:	46c6      	mov	lr, r8
 800adaa:	46a1      	mov	r9, r4
 800adac:	46e2      	mov	sl, ip
 800adae:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800adb0:	9c3a      	ldr	r4, [sp, #232]	@ 0xe8
 800adb2:	1815      	adds	r5, r2, r0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	bfb4      	ite	lt
 800adb8:	4602      	movlt	r2, r0
 800adba:	2200      	movge	r2, #0
 800adbc:	42a5      	cmp	r5, r4
 800adbe:	bf28      	it	cs
 800adc0:	4625      	movcs	r5, r4
 800adc2:	9c32      	ldr	r4, [sp, #200]	@ 0xc8
 800adc4:	2c00      	cmp	r4, #0
 800adc6:	f000 810c 	beq.w	800afe2 <forward_lite_dw_if32of32wf32+0x2ae>
 800adca:	9c35      	ldr	r4, [sp, #212]	@ 0xd4
 800adcc:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 800add0:	eba5 0c02 	sub.w	ip, r5, r2
 800add4:	eba4 050c 	sub.w	r5, r4, ip
 800add8:	9c34      	ldr	r4, [sp, #208]	@ 0xd0
 800adda:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 800adde:	fb04 f505 	mul.w	r5, r4, r5
 800ade2:	00ac      	lsls	r4, r5, #2
 800ade4:	9408      	str	r4, [sp, #32]
 800ade6:	9c30      	ldr	r4, [sp, #192]	@ 0xc0
 800ade8:	f8cd b07c 	str.w	fp, [sp, #124]	@ 0x7c
 800adec:	18d5      	adds	r5, r2, r3
 800adee:	fb04 f405 	mul.w	r4, r4, r5
 800adf2:	9415      	str	r4, [sp, #84]	@ 0x54
 800adf4:	9c34      	ldr	r4, [sp, #208]	@ 0xd0
 800adf6:	fb02 f204 	mul.w	r2, r2, r4
 800adfa:	920f      	str	r2, [sp, #60]	@ 0x3c
 800adfc:	e9dd 422e 	ldrd	r4, r2, [sp, #184]	@ 0xb8
 800ae00:	e9cd 3119 	strd	r3, r1, [sp, #100]	@ 0x64
 800ae04:	fbb2 f2f4 	udiv	r2, r2, r4
 800ae08:	e9cd 6a1b 	strd	r6, sl, [sp, #108]	@ 0x6c
 800ae0c:	e9cd 091d 	strd	r0, r9, [sp, #116]	@ 0x74
 800ae10:	9207      	str	r2, [sp, #28]
 800ae12:	2400      	movs	r4, #0
 800ae14:	3a01      	subs	r2, #1
 800ae16:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 800ae1a:	940e      	str	r4, [sp, #56]	@ 0x38
 800ae1c:	46bc      	mov	ip, r7
 800ae1e:	465d      	mov	r5, fp
 800ae20:	9211      	str	r2, [sp, #68]	@ 0x44
 800ae22:	4637      	mov	r7, r6
 800ae24:	2f00      	cmp	r7, #0
 800ae26:	f2c0 80e9 	blt.w	800affc <forward_lite_dw_if32of32wf32+0x2c8>
 800ae2a:	2100      	movs	r1, #0
 800ae2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae2e:	4608      	mov	r0, r1
 800ae30:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ae32:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae36:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ae38:	18ba      	adds	r2, r7, r2
 800ae3a:	440a      	add	r2, r1
 800ae3c:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800ae3e:	fb09 1802 	mla	r8, r9, r2, r1
 800ae42:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 800ae44:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800ae46:	442a      	add	r2, r5
 800ae48:	428a      	cmp	r2, r1
 800ae4a:	bf94      	ite	ls
 800ae4c:	ebc0 0002 	rsbls	r0, r0, r2
 800ae50:	ebc0 0001 	rsbhi	r0, r0, r1
 800ae54:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 800ae56:	eb08 0409 	add.w	r4, r8, r9
 800ae5a:	1a11      	subs	r1, r2, r0
 800ae5c:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 800ae5e:	940d      	str	r4, [sp, #52]	@ 0x34
 800ae60:	4544      	cmp	r4, r8
 800ae62:	eba2 0200 	sub.w	r2, r2, r0
 800ae66:	f240 80a4 	bls.w	800afb2 <forward_lite_dw_if32of32wf32+0x27e>
 800ae6a:	fb09 f101 	mul.w	r1, r9, r1
 800ae6e:	0092      	lsls	r2, r2, #2
 800ae70:	9102      	str	r1, [sp, #8]
 800ae72:	4614      	mov	r4, r2
 800ae74:	e9dd 212e 	ldrd	r2, r1, [sp, #184]	@ 0xb8
 800ae78:	428a      	cmp	r2, r1
 800ae7a:	f020 0603 	bic.w	r6, r0, #3
 800ae7e:	f200 8098 	bhi.w	800afb2 <forward_lite_dw_if32of32wf32+0x27e>
 800ae82:	2a01      	cmp	r2, #1
 800ae84:	f040 80c2 	bne.w	800b00c <forward_lite_dw_if32of32wf32+0x2d8>
 800ae88:	1e71      	subs	r1, r6, #1
 800ae8a:	0889      	lsrs	r1, r1, #2
 800ae8c:	1c4a      	adds	r2, r1, #1
 800ae8e:	fb01 e10e 	mla	r1, r1, lr, lr
 800ae92:	e9cd 5c20 	strd	r5, ip, [sp, #128]	@ 0x80
 800ae96:	9105      	str	r1, [sp, #20]
 800ae98:	46c3      	mov	fp, r8
 800ae9a:	0111      	lsls	r1, r2, #4
 800ae9c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800aea0:	f8dd c048 	ldr.w	ip, [sp, #72]	@ 0x48
 800aea4:	9104      	str	r1, [sp, #16]
 800aea6:	0092      	lsls	r2, r2, #2
 800aea8:	e9cd 790b 	strd	r7, r9, [sp, #44]	@ 0x2c
 800aeac:	9203      	str	r2, [sp, #12]
 800aeae:	2100      	movs	r1, #0
 800aeb0:	46a1      	mov	r9, r4
 800aeb2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800aeb4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800aeb8:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 800aebc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aebe:	9122      	str	r1, [sp, #136]	@ 0x88
 800aec0:	eb02 0a81 	add.w	sl, r2, r1, lsl #2
 800aec4:	462f      	mov	r7, r5
 800aec6:	2400      	movs	r4, #0
 800aec8:	4655      	mov	r5, sl
 800aeca:	ecb7 7a01 	vldmia	r7!, {s14}
 800aece:	f1bc 0f00 	cmp.w	ip, #0
 800aed2:	ee26 7a87 	vmul.f32	s14, s13, s14
 800aed6:	dd50      	ble.n	800af7a <forward_lite_dw_if32of32wf32+0x246>
 800aed8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aeda:	9402      	str	r4, [sp, #8]
 800aedc:	f04f 0a00 	mov.w	sl, #0
 800aee0:	9706      	str	r7, [sp, #24]
 800aee2:	2e00      	cmp	r6, #0
 800aee4:	f340 8088 	ble.w	800aff8 <forward_lite_dw_if32of32wf32+0x2c4>
 800aee8:	9c01      	ldr	r4, [sp, #4]
 800aeea:	f103 0110 	add.w	r1, r3, #16
 800aeee:	1917      	adds	r7, r2, r4
 800aef0:	f04f 0b00 	mov.w	fp, #0
 800aef4:	4614      	mov	r4, r2
 800aef6:	ed51 5a03 	vldr	s11, [r1, #-12]
 800aefa:	edd4 7a01 	vldr	s15, [r4, #4]
 800aefe:	ed94 6a00 	vldr	s12, [r4]
 800af02:	ed11 5a04 	vldr	s10, [r1, #-16]
 800af06:	ed51 4a01 	vldr	s9, [r1, #-4]
 800af0a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800af0e:	ed51 5a02 	vldr	s11, [r1, #-8]
 800af12:	eee6 7a05 	vfma.f32	s15, s12, s10
 800af16:	f10b 0b04 	add.w	fp, fp, #4
 800af1a:	45b3      	cmp	fp, r6
 800af1c:	ed97 5a00 	vldr	s10, [r7]
 800af20:	ed97 6a01 	vldr	s12, [r7, #4]
 800af24:	eee5 7a25 	vfma.f32	s15, s10, s11
 800af28:	4474      	add	r4, lr
 800af2a:	f101 0110 	add.w	r1, r1, #16
 800af2e:	4477      	add	r7, lr
 800af30:	eee6 7a24 	vfma.f32	s15, s12, s9
 800af34:	ee37 7a27 	vadd.f32	s14, s14, s15
 800af38:	dbdd      	blt.n	800aef6 <forward_lite_dw_if32of32wf32+0x1c2>
 800af3a:	9905      	ldr	r1, [sp, #20]
 800af3c:	440a      	add	r2, r1
 800af3e:	9904      	ldr	r1, [sp, #16]
 800af40:	440b      	add	r3, r1
 800af42:	9903      	ldr	r1, [sp, #12]
 800af44:	4288      	cmp	r0, r1
 800af46:	dd10      	ble.n	800af6a <forward_lite_dw_if32of32wf32+0x236>
 800af48:	460c      	mov	r4, r1
 800af4a:	4693      	mov	fp, r2
 800af4c:	461f      	mov	r7, r3
 800af4e:	ecbb 6a01 	vldmia	fp!, {s12}
 800af52:	ecf7 7a01 	vldmia	r7!, {s15}
 800af56:	3401      	adds	r4, #1
 800af58:	42a0      	cmp	r0, r4
 800af5a:	eea6 7a27 	vfma.f32	s14, s12, s15
 800af5e:	d1f6      	bne.n	800af4e <forward_lite_dw_if32of32wf32+0x21a>
 800af60:	1a41      	subs	r1, r0, r1
 800af62:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800af66:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800af6a:	f10a 0a01 	add.w	sl, sl, #1
 800af6e:	45d4      	cmp	ip, sl
 800af70:	4442      	add	r2, r8
 800af72:	444b      	add	r3, r9
 800af74:	d1b5      	bne.n	800aee2 <forward_lite_dw_if32of32wf32+0x1ae>
 800af76:	9c02      	ldr	r4, [sp, #8]
 800af78:	9f06      	ldr	r7, [sp, #24]
 800af7a:	9a08      	ldr	r2, [sp, #32]
 800af7c:	eca5 7a01 	vstmia	r5!, {s14}
 800af80:	4413      	add	r3, r2
 800af82:	9a07      	ldr	r2, [sp, #28]
 800af84:	3401      	adds	r4, #1
 800af86:	4294      	cmp	r4, r2
 800af88:	d39f      	bcc.n	800aeca <forward_lite_dw_if32of32wf32+0x196>
 800af8a:	e9dd 452e 	ldrd	r4, r5, [sp, #184]	@ 0xb8
 800af8e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800af90:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800af92:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800af96:	42ac      	cmp	r4, r5
 800af98:	bf88      	it	hi
 800af9a:	2200      	movhi	r2, #0
 800af9c:	3201      	adds	r2, #1
 800af9e:	4411      	add	r1, r2
 800afa0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800afa2:	f10b 0b04 	add.w	fp, fp, #4
 800afa6:	455a      	cmp	r2, fp
 800afa8:	d883      	bhi.n	800aeb2 <forward_lite_dw_if32of32wf32+0x17e>
 800afaa:	e9dd 790b 	ldrd	r7, r9, [sp, #44]	@ 0x2c
 800afae:	e9dd 5c20 	ldrd	r5, ip, [sp, #128]	@ 0x80
 800afb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800afb4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800afb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afb8:	440a      	add	r2, r1
 800afba:	920a      	str	r2, [sp, #40]	@ 0x28
 800afbc:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800afbe:	4417      	add	r7, r2
 800afc0:	1aad      	subs	r5, r5, r2
 800afc2:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800afc4:	3301      	adds	r3, #1
 800afc6:	429a      	cmp	r2, r3
 800afc8:	930e      	str	r3, [sp, #56]	@ 0x38
 800afca:	f47f af2b 	bne.w	800ae24 <forward_lite_dw_if32of32wf32+0xf0>
 800afce:	e9dd 6a1b 	ldrd	r6, sl, [sp, #108]	@ 0x6c
 800afd2:	e9dd 091d 	ldrd	r0, r9, [sp, #116]	@ 0x74
 800afd6:	e9dd 3119 	ldrd	r3, r1, [sp, #100]	@ 0x64
 800afda:	f8dd b07c 	ldr.w	fp, [sp, #124]	@ 0x7c
 800afde:	4667      	mov	r7, ip
 800afe0:	44d1      	add	r9, sl
 800afe2:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800afe4:	3101      	adds	r1, #1
 800afe6:	428a      	cmp	r2, r1
 800afe8:	443b      	add	r3, r7
 800afea:	eba0 0007 	sub.w	r0, r0, r7
 800afee:	f47f aede 	bne.w	800adae <forward_lite_dw_if32of32wf32+0x7a>
 800aff2:	b025      	add	sp, #148	@ 0x94
 800aff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff8:	2100      	movs	r1, #0
 800affa:	e7a3      	b.n	800af44 <forward_lite_dw_if32of32wf32+0x210>
 800affc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800affe:	4628      	mov	r0, r5
 800b000:	442b      	add	r3, r5
 800b002:	4629      	mov	r1, r5
 800b004:	e714      	b.n	800ae30 <forward_lite_dw_if32of32wf32+0xfc>
 800b006:	bf00      	nop
 800b008:	00000000 	.word	0x00000000
 800b00c:	1e71      	subs	r1, r6, #1
 800b00e:	0889      	lsrs	r1, r1, #2
 800b010:	1c4a      	adds	r2, r1, #1
 800b012:	fb01 e10e 	mla	r1, r1, lr, lr
 800b016:	9104      	str	r1, [sp, #16]
 800b018:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 800b01c:	9720      	str	r7, [sp, #128]	@ 0x80
 800b01e:	0111      	lsls	r1, r2, #4
 800b020:	0092      	lsls	r2, r2, #2
 800b022:	9103      	str	r1, [sp, #12]
 800b024:	9205      	str	r2, [sp, #20]
 800b026:	2100      	movs	r1, #0
 800b028:	46a3      	mov	fp, r4
 800b02a:	9521      	str	r5, [sp, #132]	@ 0x84
 800b02c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b02e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b030:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 800b034:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800b038:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b03c:	9406      	str	r4, [sp, #24]
 800b03e:	9122      	str	r1, [sp, #136]	@ 0x88
 800b040:	2400      	movs	r4, #0
 800b042:	4615      	mov	r5, r2
 800b044:	f8cd c08c 	str.w	ip, [sp, #140]	@ 0x8c
 800b048:	ecb5 7a01 	vldmia	r5!, {s14}
 800b04c:	f1ba 0f00 	cmp.w	sl, #0
 800b050:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b054:	dd55      	ble.n	800b102 <forward_lite_dw_if32of32wf32+0x3ce>
 800b056:	e9cd 450b 	strd	r4, r5, [sp, #44]	@ 0x2c
 800b05a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b05c:	f04f 0c00 	mov.w	ip, #0
 800b060:	2e00      	cmp	r6, #0
 800b062:	bfd8      	it	le
 800b064:	2200      	movle	r2, #0
 800b066:	dd2f      	ble.n	800b0c8 <forward_lite_dw_if32of32wf32+0x394>
 800b068:	9c01      	ldr	r4, [sp, #4]
 800b06a:	f103 0210 	add.w	r2, r3, #16
 800b06e:	190d      	adds	r5, r1, r4
 800b070:	2700      	movs	r7, #0
 800b072:	460c      	mov	r4, r1
 800b074:	eb04 0809 	add.w	r8, r4, r9
 800b078:	ed12 4a03 	vldr	s8, [r2, #-12]
 800b07c:	edd8 7a00 	vldr	s15, [r8]
 800b080:	edd4 4a00 	vldr	s9, [r4]
 800b084:	ed12 5a04 	vldr	s10, [r2, #-16]
 800b088:	ed12 6a02 	vldr	s12, [r2, #-8]
 800b08c:	edd5 5a00 	vldr	s11, [r5]
 800b090:	ed52 3a01 	vldr	s7, [r2, #-4]
 800b094:	ee67 7a84 	vmul.f32	s15, s15, s8
 800b098:	eb05 0809 	add.w	r8, r5, r9
 800b09c:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b0a0:	3704      	adds	r7, #4
 800b0a2:	42b7      	cmp	r7, r6
 800b0a4:	f102 0210 	add.w	r2, r2, #16
 800b0a8:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b0ac:	4474      	add	r4, lr
 800b0ae:	4475      	add	r5, lr
 800b0b0:	ed98 6a00 	vldr	s12, [r8]
 800b0b4:	eee6 7a23 	vfma.f32	s15, s12, s7
 800b0b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b0bc:	dbda      	blt.n	800b074 <forward_lite_dw_if32of32wf32+0x340>
 800b0be:	9a04      	ldr	r2, [sp, #16]
 800b0c0:	4411      	add	r1, r2
 800b0c2:	9a03      	ldr	r2, [sp, #12]
 800b0c4:	4413      	add	r3, r2
 800b0c6:	9a05      	ldr	r2, [sp, #20]
 800b0c8:	4290      	cmp	r0, r2
 800b0ca:	dd11      	ble.n	800b0f0 <forward_lite_dw_if32of32wf32+0x3bc>
 800b0cc:	4615      	mov	r5, r2
 800b0ce:	460c      	mov	r4, r1
 800b0d0:	461f      	mov	r7, r3
 800b0d2:	edd4 7a00 	vldr	s15, [r4]
 800b0d6:	ecb7 6a01 	vldmia	r7!, {s12}
 800b0da:	3501      	adds	r5, #1
 800b0dc:	42a8      	cmp	r0, r5
 800b0de:	eea6 7a27 	vfma.f32	s14, s12, s15
 800b0e2:	444c      	add	r4, r9
 800b0e4:	d1f5      	bne.n	800b0d2 <forward_lite_dw_if32of32wf32+0x39e>
 800b0e6:	1a82      	subs	r2, r0, r2
 800b0e8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800b0ec:	fb02 1109 	mla	r1, r2, r9, r1
 800b0f0:	9a02      	ldr	r2, [sp, #8]
 800b0f2:	f10c 0c01 	add.w	ip, ip, #1
 800b0f6:	45e2      	cmp	sl, ip
 800b0f8:	4411      	add	r1, r2
 800b0fa:	445b      	add	r3, fp
 800b0fc:	d1b0      	bne.n	800b060 <forward_lite_dw_if32of32wf32+0x32c>
 800b0fe:	e9dd 450b 	ldrd	r4, r5, [sp, #44]	@ 0x2c
 800b102:	9a06      	ldr	r2, [sp, #24]
 800b104:	eca2 7a01 	vstmia	r2!, {s14}
 800b108:	9206      	str	r2, [sp, #24]
 800b10a:	9a08      	ldr	r2, [sp, #32]
 800b10c:	4413      	add	r3, r2
 800b10e:	9a07      	ldr	r2, [sp, #28]
 800b110:	3401      	adds	r4, #1
 800b112:	42a2      	cmp	r2, r4
 800b114:	d898      	bhi.n	800b048 <forward_lite_dw_if32of32wf32+0x314>
 800b116:	e9dd 452e 	ldrd	r4, r5, [sp, #184]	@ 0xb8
 800b11a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b11c:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 800b120:	e9dd 1c22 	ldrd	r1, ip, [sp, #136]	@ 0x88
 800b124:	42ac      	cmp	r4, r5
 800b126:	bf88      	it	hi
 800b128:	2200      	movhi	r2, #0
 800b12a:	3201      	adds	r2, #1
 800b12c:	4411      	add	r1, r2
 800b12e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b130:	f108 0804 	add.w	r8, r8, #4
 800b134:	4542      	cmp	r2, r8
 800b136:	f63f af79 	bhi.w	800b02c <forward_lite_dw_if32of32wf32+0x2f8>
 800b13a:	e9dd 7520 	ldrd	r7, r5, [sp, #128]	@ 0x80
 800b13e:	e738      	b.n	800afb2 <forward_lite_dw_if32of32wf32+0x27e>

0800b140 <forward_lite_conv2d_if32of32wf32_pool>:
 800b140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b144:	ed2d 8b02 	vpush	{d8}
 800b148:	b0c5      	sub	sp, #276	@ 0x114
 800b14a:	4696      	mov	lr, r2
 800b14c:	f9bd 518c 	ldrsh.w	r5, [sp, #396]	@ 0x18c
 800b150:	f9bd 4148 	ldrsh.w	r4, [sp, #328]	@ 0x148
 800b154:	9320      	str	r3, [sp, #128]	@ 0x80
 800b156:	f9bd 31ac 	ldrsh.w	r3, [sp, #428]	@ 0x1ac
 800b15a:	9412      	str	r4, [sp, #72]	@ 0x48
 800b15c:	f8bd 4170 	ldrh.w	r4, [sp, #368]	@ 0x170
 800b160:	912f      	str	r1, [sp, #188]	@ 0xbc
 800b162:	9230      	str	r2, [sp, #192]	@ 0xc0
 800b164:	f9bd 1160 	ldrsh.w	r1, [sp, #352]	@ 0x160
 800b168:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b16a:	fb05 f203 	mul.w	r2, r5, r3
 800b16e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b170:	f9bd 3154 	ldrsh.w	r3, [sp, #340]	@ 0x154
 800b174:	f8bd 4174 	ldrh.w	r4, [sp, #372]	@ 0x174
 800b178:	f9bd 715c 	ldrsh.w	r7, [sp, #348]	@ 0x15c
 800b17c:	f9bd 6150 	ldrsh.w	r6, [sp, #336]	@ 0x150
 800b180:	933a      	str	r3, [sp, #232]	@ 0xe8
 800b182:	910a      	str	r1, [sp, #40]	@ 0x28
 800b184:	f9bd 3158 	ldrsh.w	r3, [sp, #344]	@ 0x158
 800b188:	f8bd 1168 	ldrh.w	r1, [sp, #360]	@ 0x168
 800b18c:	9426      	str	r4, [sp, #152]	@ 0x98
 800b18e:	f9bd 4178 	ldrsh.w	r4, [sp, #376]	@ 0x178
 800b192:	f9bd c14c 	ldrsh.w	ip, [sp, #332]	@ 0x14c
 800b196:	9039      	str	r0, [sp, #228]	@ 0xe4
 800b198:	9331      	str	r3, [sp, #196]	@ 0xc4
 800b19a:	9125      	str	r1, [sp, #148]	@ 0x94
 800b19c:	f9bd 3164 	ldrsh.w	r3, [sp, #356]	@ 0x164
 800b1a0:	950e      	str	r5, [sp, #56]	@ 0x38
 800b1a2:	4680      	mov	r8, r0
 800b1a4:	9732      	str	r7, [sp, #200]	@ 0xc8
 800b1a6:	f8bd 016c 	ldrh.w	r0, [sp, #364]	@ 0x16c
 800b1aa:	9610      	str	r6, [sp, #64]	@ 0x40
 800b1ac:	943b      	str	r4, [sp, #236]	@ 0xec
 800b1ae:	f9bd 41a8 	ldrsh.w	r4, [sp, #424]	@ 0x1a8
 800b1b2:	943c      	str	r4, [sp, #240]	@ 0xf0
 800b1b4:	f9bd 41b0 	ldrsh.w	r4, [sp, #432]	@ 0x1b0
 800b1b8:	943d      	str	r4, [sp, #244]	@ 0xf4
 800b1ba:	f9bd 41b4 	ldrsh.w	r4, [sp, #436]	@ 0x1b4
 800b1be:	9428      	str	r4, [sp, #160]	@ 0xa0
 800b1c0:	f9bd 41b8 	ldrsh.w	r4, [sp, #440]	@ 0x1b8
 800b1c4:	943e      	str	r4, [sp, #248]	@ 0xf8
 800b1c6:	f9bd 41bc 	ldrsh.w	r4, [sp, #444]	@ 0x1bc
 800b1ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b1cc:	2f00      	cmp	r7, #0
 800b1ce:	f1c0 0400 	rsb	r4, r0, #0
 800b1d2:	f9bd 1190 	ldrsh.w	r1, [sp, #400]	@ 0x190
 800b1d6:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 800b1da:	941d      	str	r4, [sp, #116]	@ 0x74
 800b1dc:	fb0c f202 	mul.w	r2, ip, r2
 800b1e0:	f340 826d 	ble.w	800b6be <forward_lite_conv2d_if32of32wf32_pool+0x57e>
 800b1e4:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800b1e6:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800b1e8:	901e      	str	r0, [sp, #120]	@ 0x78
 800b1ea:	fb07 f303 	mul.w	r3, r7, r3
 800b1ee:	9828      	ldr	r0, [sp, #160]	@ 0xa0
 800b1f0:	ed9f 8a6d 	vldr	s16, [pc, #436]	@ 800b3a8 <forward_lite_conv2d_if32of32wf32_pool+0x268>
 800b1f4:	fb04 f303 	mul.w	r3, r4, r3
 800b1f8:	009f      	lsls	r7, r3, #2
 800b1fa:	fb0c f300 	mul.w	r3, ip, r0
 800b1fe:	fb05 f303 	mul.w	r3, r5, r3
 800b202:	0098      	lsls	r0, r3, #2
 800b204:	9036      	str	r0, [sp, #216]	@ 0xd8
 800b206:	9826      	ldr	r0, [sp, #152]	@ 0x98
 800b208:	9721      	str	r7, [sp, #132]	@ 0x84
 800b20a:	fb00 f306 	mul.w	r3, r0, r6
 800b20e:	fb04 f303 	mul.w	r3, r4, r3
 800b212:	0098      	lsls	r0, r3, #2
 800b214:	902d      	str	r0, [sp, #180]	@ 0xb4
 800b216:	0090      	lsls	r0, r2, #2
 800b218:	902c      	str	r0, [sp, #176]	@ 0xb0
 800b21a:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800b21c:	9850      	ldr	r0, [sp, #320]	@ 0x140
 800b21e:	00a7      	lsls	r7, r4, #2
 800b220:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b224:	fb0c f303 	mul.w	r3, ip, r3
 800b228:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800b22a:	921c      	str	r2, [sp, #112]	@ 0x70
 800b22c:	009a      	lsls	r2, r3, #2
 800b22e:	fb06 f307 	mul.w	r3, r6, r7
 800b232:	fb00 8603 	mla	r6, r0, r3, r8
 800b236:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800b238:	961f      	str	r6, [sp, #124]	@ 0x7c
 800b23a:	425e      	negs	r6, r3
 800b23c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b23e:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 800b240:	9234      	str	r2, [sp, #208]	@ 0xd0
 800b242:	fb03 f304 	mul.w	r3, r3, r4
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	9314      	str	r3, [sp, #80]	@ 0x50
 800b24a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b24c:	9329      	str	r3, [sp, #164]	@ 0xa4
 800b24e:	fb0c f505 	mul.w	r5, ip, r5
 800b252:	4240      	negs	r0, r0
 800b254:	9535      	str	r5, [sp, #212]	@ 0xd4
 800b256:	9023      	str	r0, [sp, #140]	@ 0x8c
 800b258:	f10e 4578 	add.w	r5, lr, #4160749568	@ 0xf8000000
 800b25c:	fb06 f007 	mul.w	r0, r6, r7
 800b260:	469b      	mov	fp, r3
 800b262:	1e4b      	subs	r3, r1, #1
 800b264:	2200      	movs	r2, #0
 800b266:	9533      	str	r5, [sp, #204]	@ 0xcc
 800b268:	902e      	str	r0, [sp, #184]	@ 0xb8
 800b26a:	ea4f 058c 	mov.w	r5, ip, lsl #2
 800b26e:	9850      	ldr	r0, [sp, #320]	@ 0x140
 800b270:	962b      	str	r6, [sp, #172]	@ 0xac
 800b272:	b21b      	sxth	r3, r3
 800b274:	2900      	cmp	r1, #0
 800b276:	970c      	str	r7, [sp, #48]	@ 0x30
 800b278:	9224      	str	r2, [sp, #144]	@ 0x90
 800b27a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b27c:	901a      	str	r0, [sp, #104]	@ 0x68
 800b27e:	46c8      	mov	r8, r9
 800b280:	4614      	mov	r4, r2
 800b282:	4666      	mov	r6, ip
 800b284:	9322      	str	r3, [sp, #136]	@ 0x88
 800b286:	f300 8091 	bgt.w	800b3ac <forward_lite_conv2d_if32of32wf32_pool+0x26c>
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	f280 8226 	bge.w	800b6dc <forward_lite_conv2d_if32of32wf32_pool+0x59c>
 800b290:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800b292:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b294:	fb03 f30b 	mul.w	r3, r3, fp
 800b298:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 800b29c:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 800b29e:	429a      	cmp	r2, r3
 800b2a0:	bf84      	itt	hi
 800b2a2:	9a2c      	ldrhi	r2, [sp, #176]	@ 0xb0
 800b2a4:	189b      	addhi	r3, r3, r2
 800b2a6:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d216      	bcs.n	800b2da <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 800b2ac:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800b2ae:	455a      	cmp	r2, fp
 800b2b0:	d013      	beq.n	800b2da <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 800b2b2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d910      	bls.n	800b2da <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 800b2b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	f852 0b04 	ldr.w	r0, [r2], #4
 800b2c0:	f841 0b04 	str.w	r0, [r1], #4
 800b2c4:	981c      	ldr	r0, [sp, #112]	@ 0x70
 800b2c6:	4282      	cmp	r2, r0
 800b2c8:	d3f8      	bcc.n	800b2bc <forward_lite_conv2d_if32of32wf32_pool+0x17c>
 800b2ca:	1e42      	subs	r2, r0, #1
 800b2cc:	1ad3      	subs	r3, r2, r3
 800b2ce:	f023 0303 	bic.w	r3, r3, #3
 800b2d2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b2d4:	3304      	adds	r3, #4
 800b2d6:	441a      	add	r2, r3
 800b2d8:	921a      	str	r2, [sp, #104]	@ 0x68
 800b2da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b2dc:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800b2de:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 800b2e0:	440a      	add	r2, r1
 800b2e2:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 800b2e4:	fa1f f38b 	uxth.w	r3, fp
 800b2e8:	1ad2      	subs	r2, r2, r3
 800b2ea:	440b      	add	r3, r1
 800b2ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2ee:	4401      	add	r1, r0
 800b2f0:	911a      	str	r1, [sp, #104]	@ 0x68
 800b2f2:	fa0f fb83 	sxth.w	fp, r3
 800b2f6:	460b      	mov	r3, r1
 800b2f8:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800b2fa:	b212      	sxth	r2, r2
 800b2fc:	428b      	cmp	r3, r1
 800b2fe:	9224      	str	r2, [sp, #144]	@ 0x90
 800b300:	d304      	bcc.n	800b30c <forward_lite_conv2d_if32of32wf32_pool+0x1cc>
 800b302:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b304:	4413      	add	r3, r2
 800b306:	428b      	cmp	r3, r1
 800b308:	d2fc      	bcs.n	800b304 <forward_lite_conv2d_if32of32wf32_pool+0x1c4>
 800b30a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b30c:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800b30e:	455a      	cmp	r2, fp
 800b310:	f300 81c6 	bgt.w	800b6a0 <forward_lite_conv2d_if32of32wf32_pool+0x560>
 800b314:	1c63      	adds	r3, r4, #1
 800b316:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 800b318:	9108      	str	r1, [sp, #32]
 800b31a:	b21c      	sxth	r4, r3
 800b31c:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800b31e:	f8dd a0a0 	ldr.w	sl, [sp, #160]	@ 0xa0
 800b322:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800b324:	9850      	ldr	r0, [sp, #320]	@ 0x140
 800b326:	9d69      	ldr	r5, [sp, #420]	@ 0x1a4
 800b328:	18cb      	adds	r3, r1, r3
 800b32a:	932f      	str	r3, [sp, #188]	@ 0xbc
 800b32c:	9926      	ldr	r1, [sp, #152]	@ 0x98
 800b32e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b330:	440b      	add	r3, r1
 800b332:	931d      	str	r3, [sp, #116]	@ 0x74
 800b334:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b336:	1a5b      	subs	r3, r3, r1
 800b338:	931e      	str	r3, [sp, #120]	@ 0x78
 800b33a:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800b33c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b33e:	440b      	add	r3, r1
 800b340:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b342:	b293      	uxth	r3, r2
 800b344:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b346:	9301      	str	r3, [sp, #4]
 800b348:	1a9b      	subs	r3, r3, r2
 800b34a:	b29a      	uxth	r2, r3
 800b34c:	fa1f f38a 	uxth.w	r3, sl
 800b350:	ebab 0103 	sub.w	r1, fp, r3
 800b354:	9305      	str	r3, [sp, #20]
 800b356:	b2bb      	uxth	r3, r7
 800b358:	9303      	str	r3, [sp, #12]
 800b35a:	2301      	movs	r3, #1
 800b35c:	9307      	str	r3, [sp, #28]
 800b35e:	f8bd 30c4 	ldrh.w	r3, [sp, #196]	@ 0xc4
 800b362:	9306      	str	r3, [sp, #24]
 800b364:	f8bd 30f4 	ldrh.w	r3, [sp, #244]	@ 0xf4
 800b368:	9304      	str	r3, [sp, #16]
 800b36a:	f8bd 30f8 	ldrh.w	r3, [sp, #248]	@ 0xf8
 800b36e:	9302      	str	r3, [sp, #8]
 800b370:	f8bd 30f0 	ldrh.w	r3, [sp, #240]	@ 0xf0
 800b374:	9300      	str	r3, [sp, #0]
 800b376:	fa0f fb81 	sxth.w	fp, r1
 800b37a:	b2b3      	uxth	r3, r6
 800b37c:	f8bd 1038 	ldrh.w	r1, [sp, #56]	@ 0x38
 800b380:	47a8      	blx	r5
 800b382:	4652      	mov	r2, sl
 800b384:	1abb      	subs	r3, r7, r2
 800b386:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b38a:	b21b      	sxth	r3, r3
 800b38c:	9329      	str	r3, [sp, #164]	@ 0xa4
 800b38e:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800b390:	42a3      	cmp	r3, r4
 800b392:	f340 8194 	ble.w	800b6be <forward_lite_conv2d_if32of32wf32_pool+0x57e>
 800b396:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800b398:	1e4b      	subs	r3, r1, #1
 800b39a:	b21b      	sxth	r3, r3
 800b39c:	2900      	cmp	r1, #0
 800b39e:	9322      	str	r3, [sp, #136]	@ 0x88
 800b3a0:	f77f af73 	ble.w	800b28a <forward_lite_conv2d_if32of32wf32_pool+0x14a>
 800b3a4:	e002      	b.n	800b3ac <forward_lite_conv2d_if32of32wf32_pool+0x26c>
 800b3a6:	bf00      	nop
 800b3a8:	00000000 	.word	0x00000000
 800b3ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	f2c0 82cb 	blt.w	800b94a <forward_lite_conv2d_if32of32wf32_pool+0x80a>
 800b3b4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b3b6:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800b3bc:	9a3a      	ldr	r2, [sp, #232]	@ 0xe8
 800b3be:	440a      	add	r2, r1
 800b3c0:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800b3c2:	428a      	cmp	r2, r1
 800b3c4:	bfd4      	ite	le
 800b3c6:	ebc3 0702 	rsble	r7, r3, r2
 800b3ca:	ebc3 0701 	rsbgt	r7, r3, r1
 800b3ce:	9a51      	ldr	r2, [sp, #324]	@ 0x144
 800b3d0:	2a00      	cmp	r2, #0
 800b3d2:	f000 8187 	beq.w	800b6e4 <forward_lite_conv2d_if32of32wf32_pool+0x5a4>
 800b3d6:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800b3d8:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800b3dc:	f0c0 8182 	bcc.w	800b6e4 <forward_lite_conv2d_if32of32wf32_pool+0x5a4>
 800b3e0:	2e00      	cmp	r6, #0
 800b3e2:	f340 812b 	ble.w	800b63c <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800b3e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b3e8:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800b3ea:	fb02 f303 	mul.w	r3, r2, r3
 800b3ee:	9318      	str	r3, [sp, #96]	@ 0x60
 800b3f0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b3f2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b3f4:	189a      	adds	r2, r3, r2
 800b3f6:	9237      	str	r2, [sp, #220]	@ 0xdc
 800b3f8:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b3fa:	469a      	mov	sl, r3
 800b3fc:	e9cd 843f 	strd	r8, r4, [sp, #252]	@ 0xfc
 800b400:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b402:	932a      	str	r3, [sp, #168]	@ 0xa8
 800b404:	440a      	add	r2, r1
 800b406:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800b408:	9238      	str	r2, [sp, #224]	@ 0xe0
 800b40a:	9319      	str	r3, [sp, #100]	@ 0x64
 800b40c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b40e:	9951      	ldr	r1, [sp, #324]	@ 0x144
 800b410:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b412:	f001 f9d9 	bl	800c7c8 <st_int8_copy>
 800b416:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b418:	2b00      	cmp	r3, #0
 800b41a:	f000 815c 	beq.w	800b6d6 <forward_lite_conv2d_if32of32wf32_pool+0x596>
 800b41e:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800b420:	ecf3 6a01 	vldmia	r3!, {s13}
 800b424:	932a      	str	r3, [sp, #168]	@ 0xa8
 800b426:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b428:	2b00      	cmp	r3, #0
 800b42a:	f000 80fb 	beq.w	800b624 <forward_lite_conv2d_if32of32wf32_pool+0x4e4>
 800b42e:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 800b430:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b432:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 800b434:	920d      	str	r2, [sp, #52]	@ 0x34
 800b436:	2500      	movs	r5, #0
 800b438:	4413      	add	r3, r2
 800b43a:	9c2b      	ldr	r4, [sp, #172]	@ 0xac
 800b43c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b43e:	462a      	mov	r2, r5
 800b440:	46bc      	mov	ip, r7
 800b442:	f8cd a104 	str.w	sl, [sp, #260]	@ 0x104
 800b446:	4655      	mov	r5, sl
 800b448:	9642      	str	r6, [sp, #264]	@ 0x108
 800b44a:	f8cd 9198 	str.w	r9, [sp, #408]	@ 0x198
 800b44e:	f8cd b10c 	str.w	fp, [sp, #268]	@ 0x10c
 800b452:	4610      	mov	r0, r2
 800b454:	2c00      	cmp	r4, #0
 800b456:	f2c0 8137 	blt.w	800b6c8 <forward_lite_conv2d_if32of32wf32_pool+0x588>
 800b45a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b45c:	9211      	str	r2, [sp, #68]	@ 0x44
 800b45e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b460:	2600      	movs	r6, #0
 800b462:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b464:	9f51      	ldr	r7, [sp, #324]	@ 0x144
 800b466:	4299      	cmp	r1, r3
 800b468:	bf94      	ite	ls
 800b46a:	ebc6 0601 	rsbls	r6, r6, r1
 800b46e:	ebc6 0603 	rsbhi	r6, r6, r3
 800b472:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b474:	fb02 7201 	mla	r2, r2, r1, r7
 800b478:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800b47a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b47c:	eba7 0b06 	sub.w	fp, r7, r6
 800b480:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800b482:	eba1 0a06 	sub.w	sl, r1, r6
 800b486:	fb07 f606 	mul.w	r6, r7, r6
 800b48a:	4667      	mov	r7, ip
 800b48c:	2f00      	cmp	r7, #0
 800b48e:	eeb0 7a66 	vmov.f32	s14, s13
 800b492:	f340 80ad 	ble.w	800b5f0 <forward_lite_conv2d_if32of32wf32_pool+0x4b0>
 800b496:	f026 0c0f 	bic.w	ip, r6, #15
 800b49a:	f10c 39ff 	add.w	r9, ip, #4294967295	@ 0xffffffff
 800b49e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b4a0:	9317      	str	r3, [sp, #92]	@ 0x5c
 800b4a2:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800b4a6:	e9cd 4015 	strd	r4, r0, [sp, #84]	@ 0x54
 800b4aa:	f109 0901 	add.w	r9, r9, #1
 800b4ae:	fb01 fb0b 	mul.w	fp, r1, fp
 800b4b2:	fb01 fa0a 	mul.w	sl, r1, sl
 800b4b6:	ea4f 1889 	mov.w	r8, r9, lsl #6
 800b4ba:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b4bc:	9511      	str	r5, [sp, #68]	@ 0x44
 800b4be:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800b4c2:	f04f 0e00 	mov.w	lr, #0
 800b4c6:	f1bc 0f00 	cmp.w	ip, #0
 800b4ca:	bfd8      	it	le
 800b4cc:	2500      	movle	r5, #0
 800b4ce:	dd70      	ble.n	800b5b2 <forward_lite_conv2d_if32of32wf32_pool+0x472>
 800b4d0:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 800b4d4:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 800b4d8:	2400      	movs	r4, #0
 800b4da:	ed13 6a0f 	vldr	s12, [r3, #-60]	@ 0xffffffc4
 800b4de:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800b4e2:	ed10 5a10 	vldr	s10, [r0, #-64]	@ 0xffffffc0
 800b4e6:	ed53 5a10 	vldr	s11, [r3, #-64]	@ 0xffffffc0
 800b4ea:	ed10 4a0d 	vldr	s8, [r0, #-52]	@ 0xffffffcc
 800b4ee:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 800b4f2:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 800b4f6:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800b4fa:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800b4fe:	ed50 1a06 	vldr	s3, [r0, #-24]	@ 0xffffffe8
 800b502:	ed13 1a06 	vldr	s2, [r3, #-24]	@ 0xffffffe8
 800b506:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 800b50a:	ed50 0a01 	vldr	s1, [r0, #-4]
 800b50e:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b512:	ed10 6a0e 	vldr	s12, [r0, #-56]	@ 0xffffffc8
 800b516:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b51a:	3410      	adds	r4, #16
 800b51c:	4564      	cmp	r4, ip
 800b51e:	ed13 5a0e 	vldr	s10, [r3, #-56]	@ 0xffffffc8
 800b522:	ed53 5a0d 	vldr	s11, [r3, #-52]	@ 0xffffffcc
 800b526:	eee5 7a06 	vfma.f32	s15, s10, s12
 800b52a:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800b52e:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800b532:	ed13 5a1c 	vldr	s10, [r3, #-112]	@ 0xffffff90
 800b536:	ed10 6a1b 	vldr	s12, [r0, #-108]	@ 0xffffff94
 800b53a:	eee4 7a25 	vfma.f32	s15, s8, s11
 800b53e:	ed53 5a1b 	vldr	s11, [r3, #-108]	@ 0xffffff94
 800b542:	ed13 4a19 	vldr	s8, [r3, #-100]	@ 0xffffff9c
 800b546:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b54a:	ed53 4a18 	vldr	s9, [r3, #-96]	@ 0xffffffa0
 800b54e:	ed13 5a17 	vldr	s10, [r3, #-92]	@ 0xffffffa4
 800b552:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b556:	ed50 5a18 	vldr	s11, [r0, #-96]	@ 0xffffffa0
 800b55a:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 800b55e:	eee2 7a83 	vfma.f32	s15, s5, s6
 800b562:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 800b566:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800b56a:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b56e:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800b572:	ed10 4a13 	vldr	s8, [r0, #-76]	@ 0xffffffb4
 800b576:	eee4 7aa5 	vfma.f32	s15, s9, s11
 800b57a:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 800b57e:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 800b582:	eee5 7a06 	vfma.f32	s15, s10, s12
 800b586:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800b58a:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800b58e:	eee1 7a21 	vfma.f32	s15, s2, s3
 800b592:	eee2 7a22 	vfma.f32	s15, s4, s5
 800b596:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b59a:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b59e:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b5a2:	eee6 7a20 	vfma.f32	s15, s12, s1
 800b5a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b5aa:	db96      	blt.n	800b4da <forward_lite_conv2d_if32of32wf32_pool+0x39a>
 800b5ac:	4441      	add	r1, r8
 800b5ae:	4442      	add	r2, r8
 800b5b0:	464d      	mov	r5, r9
 800b5b2:	42ae      	cmp	r6, r5
 800b5b4:	dd10      	ble.n	800b5d8 <forward_lite_conv2d_if32of32wf32_pool+0x498>
 800b5b6:	462b      	mov	r3, r5
 800b5b8:	460c      	mov	r4, r1
 800b5ba:	4610      	mov	r0, r2
 800b5bc:	ecb0 6a01 	vldmia	r0!, {s12}
 800b5c0:	ecf4 7a01 	vldmia	r4!, {s15}
 800b5c4:	3301      	adds	r3, #1
 800b5c6:	429e      	cmp	r6, r3
 800b5c8:	eea6 7a27 	vfma.f32	s14, s12, s15
 800b5cc:	d1f6      	bne.n	800b5bc <forward_lite_conv2d_if32of32wf32_pool+0x47c>
 800b5ce:	1b75      	subs	r5, r6, r5
 800b5d0:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800b5d4:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800b5d8:	f10e 0e01 	add.w	lr, lr, #1
 800b5dc:	4577      	cmp	r7, lr
 800b5de:	4459      	add	r1, fp
 800b5e0:	4452      	add	r2, sl
 800b5e2:	f47f af70 	bne.w	800b4c6 <forward_lite_conv2d_if32of32wf32_pool+0x386>
 800b5e6:	e9dd 4015 	ldrd	r4, r0, [sp, #84]	@ 0x54
 800b5ea:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800b5ec:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b5ee:	46bc      	mov	ip, r7
 800b5f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b5f2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b5f4:	ed85 7a00 	vstr	s14, [r5]
 800b5f8:	440d      	add	r5, r1
 800b5fa:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b5fc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b5fe:	1a89      	subs	r1, r1, r2
 800b600:	4414      	add	r4, r2
 800b602:	910d      	str	r1, [sp, #52]	@ 0x34
 800b604:	1a9b      	subs	r3, r3, r2
 800b606:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b608:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b60a:	3001      	adds	r0, #1
 800b60c:	4431      	add	r1, r6
 800b60e:	4282      	cmp	r2, r0
 800b610:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b612:	f47f af1f 	bne.w	800b454 <forward_lite_conv2d_if32of32wf32_pool+0x314>
 800b616:	e9dd a641 	ldrd	sl, r6, [sp, #260]	@ 0x104
 800b61a:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 800b61e:	f8dd b10c 	ldr.w	fp, [sp, #268]	@ 0x10c
 800b622:	4667      	mov	r7, ip
 800b624:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b626:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b628:	4413      	add	r3, r2
 800b62a:	9319      	str	r3, [sp, #100]	@ 0x64
 800b62c:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800b62e:	f10a 0a04 	add.w	sl, sl, #4
 800b632:	459a      	cmp	sl, r3
 800b634:	f47f aeea 	bne.w	800b40c <forward_lite_conv2d_if32of32wf32_pool+0x2cc>
 800b638:	e9dd 843f 	ldrd	r8, r4, [sp, #252]	@ 0xfc
 800b63c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b63e:	2b00      	cmp	r3, #0
 800b640:	dd26      	ble.n	800b690 <forward_lite_conv2d_if32of32wf32_pool+0x550>
 800b642:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800b644:	2b00      	cmp	r3, #0
 800b646:	f000 8184 	beq.w	800b952 <forward_lite_conv2d_if32of32wf32_pool+0x812>
 800b64a:	46b2      	mov	sl, r6
 800b64c:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 800b64e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b650:	465e      	mov	r6, fp
 800b652:	f8dd b19c 	ldr.w	fp, [sp, #412]	@ 0x19c
 800b656:	2500      	movs	r5, #0
 800b658:	4643      	mov	r3, r8
 800b65a:	4652      	mov	r2, sl
 800b65c:	4639      	mov	r1, r7
 800b65e:	4638      	mov	r0, r7
 800b660:	9c65      	ldr	r4, [sp, #404]	@ 0x194
 800b662:	47a0      	blx	r4
 800b664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b666:	9a68      	ldr	r2, [sp, #416]	@ 0x1a0
 800b668:	44d8      	add	r8, fp
 800b66a:	441f      	add	r7, r3
 800b66c:	eba8 0309 	sub.w	r3, r8, r9
 800b670:	4293      	cmp	r3, r2
 800b672:	bfa8      	it	ge
 800b674:	46c8      	movge	r8, r9
 800b676:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800b678:	429f      	cmp	r7, r3
 800b67a:	bf24      	itt	cs
 800b67c:	9b23      	ldrcs	r3, [sp, #140]	@ 0x8c
 800b67e:	18ff      	addcs	r7, r7, r3
 800b680:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b682:	3501      	adds	r5, #1
 800b684:	42ab      	cmp	r3, r5
 800b686:	d1e7      	bne.n	800b658 <forward_lite_conv2d_if32of32wf32_pool+0x518>
 800b688:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b68a:	971a      	str	r7, [sp, #104]	@ 0x68
 800b68c:	46b3      	mov	fp, r6
 800b68e:	4656      	mov	r6, sl
 800b690:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800b692:	f10b 0301 	add.w	r3, fp, #1
 800b696:	fa0f fb83 	sxth.w	fp, r3
 800b69a:	455a      	cmp	r2, fp
 800b69c:	f77f ae3a 	ble.w	800b314 <forward_lite_conv2d_if32of32wf32_pool+0x1d4>
 800b6a0:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b6a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b6a4:	4413      	add	r3, r2
 800b6a6:	931d      	str	r3, [sp, #116]	@ 0x74
 800b6a8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b6aa:	1a9b      	subs	r3, r3, r2
 800b6ac:	931e      	str	r3, [sp, #120]	@ 0x78
 800b6ae:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800b6b0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b6b2:	4413      	add	r3, r2
 800b6b4:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b6b6:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800b6b8:	42a3      	cmp	r3, r4
 800b6ba:	f73f ae6c 	bgt.w	800b396 <forward_lite_conv2d_if32of32wf32_pool+0x256>
 800b6be:	b045      	add	sp, #276	@ 0x114
 800b6c0:	ecbd 8b02 	vpop	{d8}
 800b6c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6c8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b6ca:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b6cc:	460e      	mov	r6, r1
 800b6ce:	440a      	add	r2, r1
 800b6d0:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800b6d2:	9111      	str	r1, [sp, #68]	@ 0x44
 800b6d4:	e6c5      	b.n	800b462 <forward_lite_conv2d_if32of32wf32_pool+0x322>
 800b6d6:	eef0 6a48 	vmov.f32	s13, s16
 800b6da:	e6a4      	b.n	800b426 <forward_lite_conv2d_if32of32wf32_pool+0x2e6>
 800b6dc:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800b6e0:	9322      	str	r3, [sp, #136]	@ 0x88
 800b6e2:	e613      	b.n	800b30c <forward_lite_conv2d_if32of32wf32_pool+0x1cc>
 800b6e4:	2e00      	cmp	r6, #0
 800b6e6:	dda9      	ble.n	800b63c <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800b6e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b6ea:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800b6ec:	f8cd 80a8 	str.w	r8, [sp, #168]	@ 0xa8
 800b6f0:	fb02 f303 	mul.w	r3, r2, r3
 800b6f4:	9319      	str	r3, [sp, #100]	@ 0x64
 800b6f6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b6f8:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b6fa:	9437      	str	r4, [sp, #220]	@ 0xdc
 800b6fc:	1898      	adds	r0, r3, r2
 800b6fe:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b700:	eb02 0a01 	add.w	sl, r2, r1
 800b704:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 800b706:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b708:	9118      	str	r1, [sp, #96]	@ 0x60
 800b70a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800b70c:	2900      	cmp	r1, #0
 800b70e:	f000 8119 	beq.w	800b944 <forward_lite_conv2d_if32of32wf32_pool+0x804>
 800b712:	ecf2 6a01 	vldmia	r2!, {s13}
 800b716:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b718:	2900      	cmp	r1, #0
 800b71a:	f000 8100 	beq.w	800b91e <forward_lite_conv2d_if32of32wf32_pool+0x7de>
 800b71e:	9925      	ldr	r1, [sp, #148]	@ 0x94
 800b720:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800b722:	910d      	str	r1, [sp, #52]	@ 0x34
 800b724:	1865      	adds	r5, r4, r1
 800b726:	e9cd 0a40 	strd	r0, sl, [sp, #256]	@ 0x100
 800b72a:	2100      	movs	r1, #0
 800b72c:	469e      	mov	lr, r3
 800b72e:	933f      	str	r3, [sp, #252]	@ 0xfc
 800b730:	f8dd 80ac 	ldr.w	r8, [sp, #172]	@ 0xac
 800b734:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
 800b738:	460b      	mov	r3, r1
 800b73a:	9238      	str	r2, [sp, #224]	@ 0xe0
 800b73c:	4671      	mov	r1, lr
 800b73e:	9642      	str	r6, [sp, #264]	@ 0x108
 800b740:	f8cd 9198 	str.w	r9, [sp, #408]	@ 0x198
 800b744:	f8cd b10c 	str.w	fp, [sp, #268]	@ 0x10c
 800b748:	469e      	mov	lr, r3
 800b74a:	f1b8 0f00 	cmp.w	r8, #0
 800b74e:	f2c0 80f2 	blt.w	800b936 <forward_lite_conv2d_if32of32wf32_pool+0x7f6>
 800b752:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b754:	9311      	str	r3, [sp, #68]	@ 0x44
 800b756:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b758:	2000      	movs	r0, #0
 800b75a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b75c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800b75e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b760:	fb03 2304 	mla	r3, r3, r4, r2
 800b764:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b766:	42ae      	cmp	r6, r5
 800b768:	bf94      	ite	ls
 800b76a:	ebc0 0006 	rsbls	r0, r0, r6
 800b76e:	ebc0 0005 	rsbhi	r0, r0, r5
 800b772:	eba2 0b00 	sub.w	fp, r2, r0
 800b776:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b778:	2f00      	cmp	r7, #0
 800b77a:	eba6 0a00 	sub.w	sl, r6, r0
 800b77e:	eeb0 7a66 	vmov.f32	s14, s13
 800b782:	fb02 f000 	mul.w	r0, r2, r0
 800b786:	f340 80ad 	ble.w	800b8e4 <forward_lite_conv2d_if32of32wf32_pool+0x7a4>
 800b78a:	f020 090f 	bic.w	r9, r0, #15
 800b78e:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 800b792:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 800b796:	e9cd 1815 	strd	r1, r8, [sp, #84]	@ 0x54
 800b79a:	f10c 0c01 	add.w	ip, ip, #1
 800b79e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b7a0:	f8cd e05c 	str.w	lr, [sp, #92]	@ 0x5c
 800b7a4:	fb04 fb0b 	mul.w	fp, r4, fp
 800b7a8:	fb04 fa0a 	mul.w	sl, r4, sl
 800b7ac:	ea4f 168c 	mov.w	r6, ip, lsl #6
 800b7b0:	2400      	movs	r4, #0
 800b7b2:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800b7b6:	9511      	str	r5, [sp, #68]	@ 0x44
 800b7b8:	f1b9 0f00 	cmp.w	r9, #0
 800b7bc:	bfd8      	it	le
 800b7be:	2100      	movle	r1, #0
 800b7c0:	dd72      	ble.n	800b8a8 <forward_lite_conv2d_if32of32wf32_pool+0x768>
 800b7c2:	f102 0540 	add.w	r5, r2, #64	@ 0x40
 800b7c6:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800b7ca:	f04f 0e00 	mov.w	lr, #0
 800b7ce:	ed55 5a0f 	vldr	s11, [r5, #-60]	@ 0xffffffc4
 800b7d2:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800b7d6:	ed11 5a10 	vldr	s10, [r1, #-64]	@ 0xffffffc0
 800b7da:	ed15 6a10 	vldr	s12, [r5, #-64]	@ 0xffffffc0
 800b7de:	ed11 4a0d 	vldr	s8, [r1, #-52]	@ 0xffffffcc
 800b7e2:	ed55 4a0c 	vldr	s9, [r5, #-48]	@ 0xffffffd0
 800b7e6:	ed55 2a0a 	vldr	s5, [r5, #-40]	@ 0xffffffd8
 800b7ea:	ed11 3a0a 	vldr	s6, [r1, #-40]	@ 0xffffffd8
 800b7ee:	ed55 3a09 	vldr	s7, [r5, #-36]	@ 0xffffffdc
 800b7f2:	ed55 1a06 	vldr	s3, [r5, #-24]	@ 0xffffffe8
 800b7f6:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800b7fa:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800b7fe:	ed51 0a01 	vldr	s1, [r1, #-4]
 800b802:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b806:	ed55 5a0e 	vldr	s11, [r5, #-56]	@ 0xffffffc8
 800b80a:	eee5 7a06 	vfma.f32	s15, s10, s12
 800b80e:	f10e 0e10 	add.w	lr, lr, #16
 800b812:	45ce      	cmp	lr, r9
 800b814:	ed11 5a0e 	vldr	s10, [r1, #-56]	@ 0xffffffc8
 800b818:	ed15 6a0d 	vldr	s12, [r5, #-52]	@ 0xffffffcc
 800b81c:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b820:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 800b824:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800b828:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
 800b82c:	ed55 5a1b 	vldr	s11, [r5, #-108]	@ 0xffffff94
 800b830:	eee4 7a06 	vfma.f32	s15, s8, s12
 800b834:	ed11 6a1b 	vldr	s12, [r1, #-108]	@ 0xffffff94
 800b838:	ed11 4a19 	vldr	s8, [r1, #-100]	@ 0xffffff9c
 800b83c:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b840:	ed51 4a18 	vldr	s9, [r1, #-96]	@ 0xffffffa0
 800b844:	ed15 5a18 	vldr	s10, [r5, #-96]	@ 0xffffffa0
 800b848:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b84c:	ed15 6a17 	vldr	s12, [r5, #-92]	@ 0xffffffa4
 800b850:	ed51 5a17 	vldr	s11, [r1, #-92]	@ 0xffffffa4
 800b854:	eee2 7a83 	vfma.f32	s15, s5, s6
 800b858:	ed55 2a15 	vldr	s5, [r5, #-84]	@ 0xffffffac
 800b85c:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 800b860:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b864:	ed55 3a14 	vldr	s7, [r5, #-80]	@ 0xffffffb0
 800b868:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 800b86c:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b870:	ed55 4a13 	vldr	s9, [r5, #-76]	@ 0xffffffb4
 800b874:	ed15 5a12 	vldr	s10, [r5, #-72]	@ 0xffffffb8
 800b878:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b87c:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800b880:	ed15 6a11 	vldr	s12, [r5, #-68]	@ 0xffffffbc
 800b884:	eee1 7a21 	vfma.f32	s15, s2, s3
 800b888:	eee2 7a22 	vfma.f32	s15, s4, s5
 800b88c:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b890:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b894:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b898:	eee6 7a20 	vfma.f32	s15, s12, s1
 800b89c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b8a0:	db95      	blt.n	800b7ce <forward_lite_conv2d_if32of32wf32_pool+0x68e>
 800b8a2:	4432      	add	r2, r6
 800b8a4:	4433      	add	r3, r6
 800b8a6:	4661      	mov	r1, ip
 800b8a8:	4288      	cmp	r0, r1
 800b8aa:	dd10      	ble.n	800b8ce <forward_lite_conv2d_if32of32wf32_pool+0x78e>
 800b8ac:	460d      	mov	r5, r1
 800b8ae:	4690      	mov	r8, r2
 800b8b0:	469e      	mov	lr, r3
 800b8b2:	ecbe 6a01 	vldmia	lr!, {s12}
 800b8b6:	ecf8 7a01 	vldmia	r8!, {s15}
 800b8ba:	3501      	adds	r5, #1
 800b8bc:	42a8      	cmp	r0, r5
 800b8be:	eea6 7a27 	vfma.f32	s14, s12, s15
 800b8c2:	d1f6      	bne.n	800b8b2 <forward_lite_conv2d_if32of32wf32_pool+0x772>
 800b8c4:	1a41      	subs	r1, r0, r1
 800b8c6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800b8ca:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b8ce:	3401      	adds	r4, #1
 800b8d0:	42a7      	cmp	r7, r4
 800b8d2:	445a      	add	r2, fp
 800b8d4:	4453      	add	r3, sl
 800b8d6:	f47f af6f 	bne.w	800b7b8 <forward_lite_conv2d_if32of32wf32_pool+0x678>
 800b8da:	e9dd 1815 	ldrd	r1, r8, [sp, #84]	@ 0x54
 800b8de:	f8dd e05c 	ldr.w	lr, [sp, #92]	@ 0x5c
 800b8e2:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800b8e4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b8e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b8e8:	ed81 7a00 	vstr	s14, [r1]
 800b8ec:	4411      	add	r1, r2
 800b8ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b8f0:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800b8f2:	1ad2      	subs	r2, r2, r3
 800b8f4:	4498      	add	r8, r3
 800b8f6:	920d      	str	r2, [sp, #52]	@ 0x34
 800b8f8:	1aed      	subs	r5, r5, r3
 800b8fa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b8fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8fe:	f10e 0e01 	add.w	lr, lr, #1
 800b902:	4402      	add	r2, r0
 800b904:	4573      	cmp	r3, lr
 800b906:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b908:	f47f af1f 	bne.w	800b74a <forward_lite_conv2d_if32of32wf32_pool+0x60a>
 800b90c:	e9dd 303f 	ldrd	r3, r0, [sp, #252]	@ 0xfc
 800b910:	e9dd a641 	ldrd	sl, r6, [sp, #260]	@ 0x104
 800b914:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 800b916:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 800b91a:	f8dd b10c 	ldr.w	fp, [sp, #268]	@ 0x10c
 800b91e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800b920:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 800b922:	3304      	adds	r3, #4
 800b924:	4421      	add	r1, r4
 800b926:	4283      	cmp	r3, r0
 800b928:	9118      	str	r1, [sp, #96]	@ 0x60
 800b92a:	f47f aeee 	bne.w	800b70a <forward_lite_conv2d_if32of32wf32_pool+0x5ca>
 800b92e:	f8dd 80a8 	ldr.w	r8, [sp, #168]	@ 0xa8
 800b932:	9c37      	ldr	r4, [sp, #220]	@ 0xdc
 800b934:	e682      	b.n	800b63c <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800b936:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b938:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b93a:	4610      	mov	r0, r2
 800b93c:	4413      	add	r3, r2
 800b93e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b940:	9211      	str	r2, [sp, #68]	@ 0x44
 800b942:	e70a      	b.n	800b75a <forward_lite_conv2d_if32of32wf32_pool+0x61a>
 800b944:	eef0 6a48 	vmov.f32	s13, s16
 800b948:	e6e5      	b.n	800b716 <forward_lite_conv2d_if32of32wf32_pool+0x5d6>
 800b94a:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 800b94c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b94e:	921b      	str	r2, [sp, #108]	@ 0x6c
 800b950:	e533      	b.n	800b3ba <forward_lite_conv2d_if32of32wf32_pool+0x27a>
 800b952:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b954:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b956:	440a      	add	r2, r1
 800b958:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800b95a:	4291      	cmp	r1, r2
 800b95c:	bf9c      	itt	ls
 800b95e:	9923      	ldrls	r1, [sp, #140]	@ 0x8c
 800b960:	1852      	addls	r2, r2, r1
 800b962:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b964:	3301      	adds	r3, #1
 800b966:	4299      	cmp	r1, r3
 800b968:	d1f4      	bne.n	800b954 <forward_lite_conv2d_if32of32wf32_pool+0x814>
 800b96a:	921a      	str	r2, [sp, #104]	@ 0x68
 800b96c:	e690      	b.n	800b690 <forward_lite_conv2d_if32of32wf32_pool+0x550>
 800b96e:	bf00      	nop

0800b970 <forward_lite_nl_relu_generic_if32of32_kernel>:
 800b970:	b500      	push	{lr}
 800b972:	edd3 6a02 	vldr	s13, [r3, #8]
 800b976:	ed93 7a00 	vldr	s14, [r3]
 800b97a:	ed93 6a01 	vldr	s12, [r3, #4]
 800b97e:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 800b982:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800b986:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b98a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b98e:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 800b992:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 800b996:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 800b99a:	d422      	bmi.n	800b9e2 <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 800b99c:	428a      	cmp	r2, r1
 800b99e:	d31e      	bcc.n	800b9de <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800b9a0:	1d13      	adds	r3, r2, #4
 800b9a2:	3004      	adds	r0, #4
 800b9a4:	eba2 020e 	sub.w	r2, r2, lr
 800b9a8:	e00c      	b.n	800b9c4 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 800b9aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b9ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9b2:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800b9b6:	db01      	blt.n	800b9bc <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 800b9b8:	ee65 7a86 	vmul.f32	s15, s11, s12
 800b9bc:	4293      	cmp	r3, r2
 800b9be:	ed60 7a01 	vstmdb	r0!, {s15}
 800b9c2:	d00c      	beq.n	800b9de <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800b9c4:	ed73 7a01 	vldmdb	r3!, {s15}
 800b9c8:	eef4 6ae7 	vcmpe.f32	s13, s15
 800b9cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9d0:	daeb      	bge.n	800b9aa <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 800b9d2:	eef0 7a66 	vmov.f32	s15, s13
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	ed60 7a01 	vstmdb	r0!, {s15}
 800b9dc:	d1f2      	bne.n	800b9c4 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 800b9de:	f85d fb04 	ldr.w	pc, [sp], #4
 800b9e2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800b9e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9ea:	d015      	beq.n	800ba18 <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 800b9ec:	428a      	cmp	r2, r1
 800b9ee:	d3f6      	bcc.n	800b9de <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800b9f0:	1d13      	adds	r3, r2, #4
 800b9f2:	3004      	adds	r0, #4
 800b9f4:	eba2 020e 	sub.w	r2, r2, lr
 800b9f8:	ed73 7a01 	vldmdb	r3!, {s15}
 800b9fc:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800ba00:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba08:	ee66 6a86 	vmul.f32	s13, s13, s12
 800ba0c:	d822      	bhi.n	800ba54 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	ed60 6a01 	vstmdb	r0!, {s13}
 800ba14:	d1f0      	bne.n	800b9f8 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 800ba16:	e7e2      	b.n	800b9de <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800ba18:	428a      	cmp	r2, r1
 800ba1a:	d3e0      	bcc.n	800b9de <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800ba1c:	1d13      	adds	r3, r2, #4
 800ba1e:	2100      	movs	r1, #0
 800ba20:	3004      	adds	r0, #4
 800ba22:	eba2 020e 	sub.w	r2, r2, lr
 800ba26:	ed73 7a01 	vldmdb	r3!, {s15}
 800ba2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba32:	dd0a      	ble.n	800ba4a <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 800ba34:	429a      	cmp	r2, r3
 800ba36:	ed60 7a01 	vstmdb	r0!, {s15}
 800ba3a:	d0d0      	beq.n	800b9de <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800ba3c:	ed73 7a01 	vldmdb	r3!, {s15}
 800ba40:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba48:	dcf4      	bgt.n	800ba34 <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	f840 1d04 	str.w	r1, [r0, #-4]!
 800ba50:	d1e9      	bne.n	800ba26 <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 800ba52:	e7c4      	b.n	800b9de <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800ba54:	4293      	cmp	r3, r2
 800ba56:	ed60 7a01 	vstmdb	r0!, {s15}
 800ba5a:	d1cd      	bne.n	800b9f8 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 800ba5c:	e7bf      	b.n	800b9de <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800ba5e:	bf00      	nop

0800ba60 <pool_func_ap_array_f32>:
 800ba60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba64:	b091      	sub	sp, #68	@ 0x44
 800ba66:	4682      	mov	sl, r0
 800ba68:	f8bd 4068 	ldrh.w	r4, [sp, #104]	@ 0x68
 800ba6c:	f8bd 006c 	ldrh.w	r0, [sp, #108]	@ 0x6c
 800ba70:	9402      	str	r4, [sp, #8]
 800ba72:	468b      	mov	fp, r1
 800ba74:	fb00 f104 	mul.w	r1, r0, r4
 800ba78:	ee07 1a90 	vmov	s15, r1
 800ba7c:	f8bd 1078 	ldrh.w	r1, [sp, #120]	@ 0x78
 800ba80:	9104      	str	r1, [sp, #16]
 800ba82:	4691      	mov	r9, r2
 800ba84:	f8bd 107c 	ldrh.w	r1, [sp, #124]	@ 0x7c
 800ba88:	f8bd 2074 	ldrh.w	r2, [sp, #116]	@ 0x74
 800ba8c:	9105      	str	r1, [sp, #20]
 800ba8e:	4698      	mov	r8, r3
 800ba90:	f8bd 3070 	ldrh.w	r3, [sp, #112]	@ 0x70
 800ba94:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 800ba98:	9101      	str	r1, [sp, #4]
 800ba9a:	ea52 0c03 	orrs.w	ip, r2, r3
 800ba9e:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 800baa2:	9103      	str	r1, [sp, #12]
 800baa4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800baa8:	d10a      	bne.n	800bac0 <pool_func_ap_array_f32+0x60>
 800baaa:	9e01      	ldr	r6, [sp, #4]
 800baac:	9f04      	ldr	r7, [sp, #16]
 800baae:	eba4 040b 	sub.w	r4, r4, fp
 800bab2:	3c01      	subs	r4, #1
 800bab4:	1e71      	subs	r1, r6, #1
 800bab6:	fb11 4107 	smlabb	r1, r1, r7, r4
 800baba:	040c      	lsls	r4, r1, #16
 800babc:	f100 808b 	bmi.w	800bbd6 <pool_func_ap_array_f32+0x176>
 800bac0:	9903      	ldr	r1, [sp, #12]
 800bac2:	2900      	cmp	r1, #0
 800bac4:	f000 8081 	beq.w	800bbca <pool_func_ap_array_f32+0x16a>
 800bac8:	9901      	ldr	r1, [sp, #4]
 800baca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bace:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800bad2:	2900      	cmp	r1, #0
 800bad4:	d079      	beq.n	800bbca <pool_func_ap_array_f32+0x16a>
 800bad6:	f1b8 0f00 	cmp.w	r8, #0
 800bada:	d076      	beq.n	800bbca <pool_func_ap_array_f32+0x16a>
 800badc:	f1b8 0f01 	cmp.w	r8, #1
 800bae0:	f040 80f0 	bne.w	800bcc4 <pool_func_ap_array_f32+0x264>
 800bae4:	9902      	ldr	r1, [sp, #8]
 800bae6:	1a82      	subs	r2, r0, r2
 800bae8:	1ac9      	subs	r1, r1, r3
 800baea:	b292      	uxth	r2, r2
 800baec:	425b      	negs	r3, r3
 800baee:	4617      	mov	r7, r2
 800baf0:	b29c      	uxth	r4, r3
 800baf2:	4605      	mov	r5, r0
 800baf4:	2300      	movs	r3, #0
 800baf6:	ed9f 6a72 	vldr	s12, [pc, #456]	@ 800bcc0 <pool_func_ap_array_f32+0x260>
 800bafa:	9804      	ldr	r0, [sp, #16]
 800bafc:	461e      	mov	r6, r3
 800bafe:	461a      	mov	r2, r3
 800bb00:	b289      	uxth	r1, r1
 800bb02:	463b      	mov	r3, r7
 800bb04:	9f01      	ldr	r7, [sp, #4]
 800bb06:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bb08:	fb07 f606 	mul.w	r6, r7, r6
 800bb0c:	9604      	str	r6, [sp, #16]
 800bb0e:	e9cd 2307 	strd	r2, r3, [sp, #28]
 800bb12:	1b5e      	subs	r6, r3, r5
 800bb14:	e9cd 5109 	strd	r5, r1, [sp, #36]	@ 0x24
 800bb18:	b236      	sxth	r6, r6
 800bb1a:	2700      	movs	r7, #0
 800bb1c:	9606      	str	r6, [sp, #24]
 800bb1e:	4688      	mov	r8, r1
 800bb20:	46a6      	mov	lr, r4
 800bb22:	b21e      	sxth	r6, r3
 800bb24:	46bc      	mov	ip, r7
 800bb26:	9a06      	ldr	r2, [sp, #24]
 800bb28:	9b04      	ldr	r3, [sp, #16]
 800bb2a:	42b2      	cmp	r2, r6
 800bb2c:	eb0c 0403 	add.w	r4, ip, r3
 800bb30:	fa0f f58e 	sxth.w	r5, lr
 800bb34:	fa0f f188 	sxth.w	r1, r8
 800bb38:	da4a      	bge.n	800bbd0 <pool_func_ap_array_f32+0x170>
 800bb3a:	eddf 7a61 	vldr	s15, [pc, #388]	@ 800bcc0 <pool_func_ap_array_f32+0x260>
 800bb3e:	9402      	str	r4, [sp, #8]
 800bb40:	ea01 7ce1 	and.w	ip, r1, r1, asr #31
 800bb44:	428d      	cmp	r5, r1
 800bb46:	da1a      	bge.n	800bb7e <pool_func_ap_array_f32+0x11e>
 800bb48:	2a00      	cmp	r2, #0
 800bb4a:	db18      	blt.n	800bb7e <pool_func_ap_array_f32+0x11e>
 800bb4c:	454a      	cmp	r2, r9
 800bb4e:	da16      	bge.n	800bb7e <pool_func_ap_array_f32+0x11e>
 800bb50:	2d00      	cmp	r5, #0
 800bb52:	462b      	mov	r3, r5
 800bb54:	da05      	bge.n	800bb62 <pool_func_ap_array_f32+0x102>
 800bb56:	3301      	adds	r3, #1
 800bb58:	b21b      	sxth	r3, r3
 800bb5a:	459c      	cmp	ip, r3
 800bb5c:	dcfb      	bgt.n	800bb56 <pool_func_ap_array_f32+0xf6>
 800bb5e:	428b      	cmp	r3, r1
 800bb60:	da0d      	bge.n	800bb7e <pool_func_ap_array_f32+0x11e>
 800bb62:	fb0b 3402 	mla	r4, fp, r2, r3
 800bb66:	455b      	cmp	r3, fp
 800bb68:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
 800bb6c:	da03      	bge.n	800bb76 <pool_func_ap_array_f32+0x116>
 800bb6e:	ed94 7a00 	vldr	s14, [r4]
 800bb72:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bb76:	3301      	adds	r3, #1
 800bb78:	b21b      	sxth	r3, r3
 800bb7a:	428b      	cmp	r3, r1
 800bb7c:	dbf1      	blt.n	800bb62 <pool_func_ap_array_f32+0x102>
 800bb7e:	3201      	adds	r2, #1
 800bb80:	b212      	sxth	r2, r2
 800bb82:	42b2      	cmp	r2, r6
 800bb84:	dbde      	blt.n	800bb44 <pool_func_ap_array_f32+0xe4>
 800bb86:	9c02      	ldr	r4, [sp, #8]
 800bb88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bb8c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bb8e:	3701      	adds	r7, #1
 800bb90:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bb94:	9b01      	ldr	r3, [sp, #4]
 800bb96:	edc4 7a00 	vstr	s15, [r4]
 800bb9a:	b23f      	sxth	r7, r7
 800bb9c:	4480      	add	r8, r0
 800bb9e:	4486      	add	lr, r0
 800bba0:	42bb      	cmp	r3, r7
 800bba2:	fa1f f888 	uxth.w	r8, r8
 800bba6:	fa1f fe8e 	uxth.w	lr, lr
 800bbaa:	46bc      	mov	ip, r7
 800bbac:	dcbb      	bgt.n	800bb26 <pool_func_ap_array_f32+0xc6>
 800bbae:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800bbb2:	9e05      	ldr	r6, [sp, #20]
 800bbb4:	9f03      	ldr	r7, [sp, #12]
 800bbb6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800bbb8:	3201      	adds	r2, #1
 800bbba:	b212      	sxth	r2, r2
 800bbbc:	4433      	add	r3, r6
 800bbbe:	4297      	cmp	r7, r2
 800bbc0:	e9dd 5109 	ldrd	r5, r1, [sp, #36]	@ 0x24
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	4616      	mov	r6, r2
 800bbc8:	dc9c      	bgt.n	800bb04 <pool_func_ap_array_f32+0xa4>
 800bbca:	b011      	add	sp, #68	@ 0x44
 800bbcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbd0:	eef0 7a46 	vmov.f32	s15, s12
 800bbd4:	e7da      	b.n	800bb8c <pool_func_ap_array_f32+0x12c>
 800bbd6:	9f03      	ldr	r7, [sp, #12]
 800bbd8:	9d05      	ldr	r5, [sp, #20]
 800bbda:	eba0 0409 	sub.w	r4, r0, r9
 800bbde:	3c01      	subs	r4, #1
 800bbe0:	1e79      	subs	r1, r7, #1
 800bbe2:	fb11 4105 	smlabb	r1, r1, r5, r4
 800bbe6:	0409      	lsls	r1, r1, #16
 800bbe8:	f57f af6a 	bpl.w	800bac0 <pool_func_ap_array_f32+0x60>
 800bbec:	2f00      	cmp	r7, #0
 800bbee:	d0ec      	beq.n	800bbca <pool_func_ap_array_f32+0x16a>
 800bbf0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bbf4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800bbf8:	2e00      	cmp	r6, #0
 800bbfa:	d0e6      	beq.n	800bbca <pool_func_ap_array_f32+0x16a>
 800bbfc:	f1b8 0f00 	cmp.w	r8, #0
 800bc00:	d0e3      	beq.n	800bbca <pool_func_ap_array_f32+0x16a>
 800bc02:	f1b8 0f01 	cmp.w	r8, #1
 800bc06:	f040 80fb 	bne.w	800be00 <pool_func_ap_array_f32+0x3a0>
 800bc0a:	462e      	mov	r6, r5
 800bc0c:	4663      	mov	r3, ip
 800bc0e:	4662      	mov	r2, ip
 800bc10:	46e6      	mov	lr, ip
 800bc12:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800bcc0 <pool_func_ap_array_f32+0x260>
 800bc16:	9901      	ldr	r1, [sp, #4]
 800bc18:	9c02      	ldr	r4, [sp, #8]
 800bc1a:	9207      	str	r2, [sp, #28]
 800bc1c:	fb0e f101 	mul.w	r1, lr, r1
 800bc20:	2500      	movs	r5, #0
 800bc22:	9105      	str	r1, [sp, #20]
 800bc24:	fa0f f880 	sxth.w	r8, r0
 800bc28:	b219      	sxth	r1, r3
 800bc2a:	46a9      	mov	r9, r5
 800bc2c:	46ae      	mov	lr, r5
 800bc2e:	461a      	mov	r2, r3
 800bc30:	9b05      	ldr	r3, [sp, #20]
 800bc32:	4541      	cmp	r1, r8
 800bc34:	4473      	add	r3, lr
 800bc36:	9306      	str	r3, [sp, #24]
 800bc38:	fa0f fe85 	sxth.w	lr, r5
 800bc3c:	b227      	sxth	r7, r4
 800bc3e:	f280 80dc 	bge.w	800bdfa <pool_func_ap_array_f32+0x39a>
 800bc42:	e9cd 1908 	strd	r1, r9, [sp, #32]
 800bc46:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800bcc0 <pool_func_ap_array_f32+0x260>
 800bc4a:	468c      	mov	ip, r1
 800bc4c:	45be      	cmp	lr, r7
 800bc4e:	da0d      	bge.n	800bc6c <pool_func_ap_array_f32+0x20c>
 800bc50:	fb0c e10b 	mla	r1, ip, fp, lr
 800bc54:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bc58:	4673      	mov	r3, lr
 800bc5a:	3301      	adds	r3, #1
 800bc5c:	ecb1 7a01 	vldmia	r1!, {s14}
 800bc60:	fa0f f983 	sxth.w	r9, r3
 800bc64:	45b9      	cmp	r9, r7
 800bc66:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc6a:	dbf6      	blt.n	800bc5a <pool_func_ap_array_f32+0x1fa>
 800bc6c:	f10c 0c01 	add.w	ip, ip, #1
 800bc70:	fa0f fc8c 	sxth.w	ip, ip
 800bc74:	45c4      	cmp	ip, r8
 800bc76:	dbe9      	blt.n	800bc4c <pool_func_ap_array_f32+0x1ec>
 800bc78:	e9dd 1908 	ldrd	r1, r9, [sp, #32]
 800bc7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bc80:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bc82:	9f06      	ldr	r7, [sp, #24]
 800bc84:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bc88:	9b04      	ldr	r3, [sp, #16]
 800bc8a:	edc7 7a00 	vstr	s15, [r7]
 800bc8e:	441c      	add	r4, r3
 800bc90:	441d      	add	r5, r3
 800bc92:	f109 0901 	add.w	r9, r9, #1
 800bc96:	9b01      	ldr	r3, [sp, #4]
 800bc98:	fa0f f989 	sxth.w	r9, r9
 800bc9c:	454b      	cmp	r3, r9
 800bc9e:	b2a4      	uxth	r4, r4
 800bca0:	b2ad      	uxth	r5, r5
 800bca2:	46ce      	mov	lr, r9
 800bca4:	dcc4      	bgt.n	800bc30 <pool_func_ap_array_f32+0x1d0>
 800bca6:	4613      	mov	r3, r2
 800bca8:	9a07      	ldr	r2, [sp, #28]
 800bcaa:	9903      	ldr	r1, [sp, #12]
 800bcac:	3201      	adds	r2, #1
 800bcae:	b212      	sxth	r2, r2
 800bcb0:	4430      	add	r0, r6
 800bcb2:	4433      	add	r3, r6
 800bcb4:	4291      	cmp	r1, r2
 800bcb6:	b280      	uxth	r0, r0
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	4696      	mov	lr, r2
 800bcbc:	dcab      	bgt.n	800bc16 <pool_func_ap_array_f32+0x1b6>
 800bcbe:	e784      	b.n	800bbca <pool_func_ap_array_f32+0x16a>
 800bcc0:	00000000 	.word	0x00000000
 800bcc4:	9902      	ldr	r1, [sp, #8]
 800bcc6:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 800bcc0 <pool_func_ap_array_f32+0x260>
 800bcca:	1ac9      	subs	r1, r1, r3
 800bccc:	1a80      	subs	r0, r0, r2
 800bcce:	4252      	negs	r2, r2
 800bcd0:	425b      	negs	r3, r3
 800bcd2:	b280      	uxth	r0, r0
 800bcd4:	fa1f fc82 	uxth.w	ip, r2
 800bcd8:	fa1f fe81 	uxth.w	lr, r1
 800bcdc:	2100      	movs	r1, #0
 800bcde:	b29e      	uxth	r6, r3
 800bce0:	4602      	mov	r2, r0
 800bce2:	460b      	mov	r3, r1
 800bce4:	4660      	mov	r0, ip
 800bce6:	9c01      	ldr	r4, [sp, #4]
 800bce8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bcea:	fb03 f304 	mul.w	r3, r3, r4
 800bcee:	e9cd e606 	strd	lr, r6, [sp, #24]
 800bcf2:	e9cd 200c 	strd	r2, r0, [sp, #48]	@ 0x30
 800bcf6:	b204      	sxth	r4, r0
 800bcf8:	930a      	str	r3, [sp, #40]	@ 0x28
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	9409      	str	r4, [sp, #36]	@ 0x24
 800bcfe:	4619      	mov	r1, r3
 800bd00:	461c      	mov	r4, r3
 800bd02:	fa0f fc82 	sxth.w	ip, r2
 800bd06:	4673      	mov	r3, lr
 800bd08:	960e      	str	r6, [sp, #56]	@ 0x38
 800bd0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bd0c:	f9bd 0018 	ldrsh.w	r0, [sp, #24]
 800bd10:	f9bd 601c 	ldrsh.w	r6, [sp, #28]
 800bd14:	910f      	str	r1, [sp, #60]	@ 0x3c
 800bd16:	4414      	add	r4, r2
 800bd18:	fb08 fe04 	mul.w	lr, r8, r4
 800bd1c:	2400      	movs	r4, #0
 800bd1e:	4625      	mov	r5, r4
 800bd20:	ea00 77e0 	and.w	r7, r0, r0, asr #31
 800bd24:	4619      	mov	r1, r3
 800bd26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd28:	4562      	cmp	r2, ip
 800bd2a:	da63      	bge.n	800bdf4 <pool_func_ap_array_f32+0x394>
 800bd2c:	ed5f 7a1c 	vldr	s15, [pc, #-112]	@ 800bcc0 <pool_func_ap_array_f32+0x260>
 800bd30:	f8cd e020 	str.w	lr, [sp, #32]
 800bd34:	46a6      	mov	lr, r4
 800bd36:	4286      	cmp	r6, r0
 800bd38:	da23      	bge.n	800bd82 <pool_func_ap_array_f32+0x322>
 800bd3a:	2a00      	cmp	r2, #0
 800bd3c:	db21      	blt.n	800bd82 <pool_func_ap_array_f32+0x322>
 800bd3e:	454a      	cmp	r2, r9
 800bd40:	da1f      	bge.n	800bd82 <pool_func_ap_array_f32+0x322>
 800bd42:	2e00      	cmp	r6, #0
 800bd44:	4633      	mov	r3, r6
 800bd46:	da05      	bge.n	800bd54 <pool_func_ap_array_f32+0x2f4>
 800bd48:	3301      	adds	r3, #1
 800bd4a:	b21b      	sxth	r3, r3
 800bd4c:	42bb      	cmp	r3, r7
 800bd4e:	dbfb      	blt.n	800bd48 <pool_func_ap_array_f32+0x2e8>
 800bd50:	4283      	cmp	r3, r0
 800bd52:	da16      	bge.n	800bd82 <pool_func_ap_array_f32+0x322>
 800bd54:	f8cd e008 	str.w	lr, [sp, #8]
 800bd58:	fb0b 3402 	mla	r4, fp, r2, r3
 800bd5c:	fb08 5404 	mla	r4, r8, r4, r5
 800bd60:	459b      	cmp	fp, r3
 800bd62:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
 800bd66:	bfc8      	it	gt
 800bd68:	ed94 6a00 	vldrgt	s12, [r4]
 800bd6c:	f103 0e01 	add.w	lr, r3, #1
 800bd70:	fa0f f38e 	sxth.w	r3, lr
 800bd74:	bfc8      	it	gt
 800bd76:	ee77 7a86 	vaddgt.f32	s15, s15, s12
 800bd7a:	4283      	cmp	r3, r0
 800bd7c:	dbec      	blt.n	800bd58 <pool_func_ap_array_f32+0x2f8>
 800bd7e:	f8dd e008 	ldr.w	lr, [sp, #8]
 800bd82:	3201      	adds	r2, #1
 800bd84:	b212      	sxth	r2, r2
 800bd86:	4562      	cmp	r2, ip
 800bd88:	dbd5      	blt.n	800bd36 <pool_func_ap_array_f32+0x2d6>
 800bd8a:	4674      	mov	r4, lr
 800bd8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd90:	f8dd e020 	ldr.w	lr, [sp, #32]
 800bd94:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bd96:	3401      	adds	r4, #1
 800bd98:	b224      	sxth	r4, r4
 800bd9a:	4475      	add	r5, lr
 800bd9c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800bda0:	4544      	cmp	r4, r8
 800bda2:	edc5 7a00 	vstr	s15, [r5]
 800bda6:	4625      	mov	r5, r4
 800bda8:	dbbd      	blt.n	800bd26 <pool_func_ap_array_f32+0x2c6>
 800bdaa:	9a04      	ldr	r2, [sp, #16]
 800bdac:	9c06      	ldr	r4, [sp, #24]
 800bdae:	9807      	ldr	r0, [sp, #28]
 800bdb0:	4414      	add	r4, r2
 800bdb2:	4410      	add	r0, r2
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	b2a2      	uxth	r2, r4
 800bdb8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bdba:	9206      	str	r2, [sp, #24]
 800bdbc:	b282      	uxth	r2, r0
 800bdbe:	3101      	adds	r1, #1
 800bdc0:	9207      	str	r2, [sp, #28]
 800bdc2:	9a01      	ldr	r2, [sp, #4]
 800bdc4:	b209      	sxth	r1, r1
 800bdc6:	428a      	cmp	r2, r1
 800bdc8:	460c      	mov	r4, r1
 800bdca:	dc9e      	bgt.n	800bd0a <pool_func_ap_array_f32+0x2aa>
 800bdcc:	e9dd 120b 	ldrd	r1, r2, [sp, #44]	@ 0x2c
 800bdd0:	469e      	mov	lr, r3
 800bdd2:	1c4b      	adds	r3, r1, #1
 800bdd4:	b219      	sxth	r1, r3
 800bdd6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800bdd8:	9b05      	ldr	r3, [sp, #20]
 800bdda:	9c03      	ldr	r4, [sp, #12]
 800bddc:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800bdde:	441a      	add	r2, r3
 800bde0:	428c      	cmp	r4, r1
 800bde2:	4403      	add	r3, r0
 800bde4:	b298      	uxth	r0, r3
 800bde6:	b292      	uxth	r2, r2
 800bde8:	460b      	mov	r3, r1
 800bdea:	f73f af7c 	bgt.w	800bce6 <pool_func_ap_array_f32+0x286>
 800bdee:	b011      	add	sp, #68	@ 0x44
 800bdf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdf4:	eef0 7a47 	vmov.f32	s15, s14
 800bdf8:	e7cc      	b.n	800bd94 <pool_func_ap_array_f32+0x334>
 800bdfa:	eef0 7a46 	vmov.f32	s15, s12
 800bdfe:	e73f      	b.n	800bc80 <pool_func_ap_array_f32+0x220>
 800be00:	ed1f 6a51 	vldr	s12, [pc, #-324]	@ 800bcc0 <pool_func_ap_array_f32+0x260>
 800be04:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800be08:	462c      	mov	r4, r5
 800be0a:	4667      	mov	r7, ip
 800be0c:	4665      	mov	r5, ip
 800be0e:	4663      	mov	r3, ip
 800be10:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800be14:	46d4      	mov	ip, sl
 800be16:	9a01      	ldr	r2, [sp, #4]
 800be18:	970a      	str	r7, [sp, #40]	@ 0x28
 800be1a:	fb03 fe02 	mul.w	lr, r3, r2
 800be1e:	b22b      	sxth	r3, r5
 800be20:	9308      	str	r3, [sp, #32]
 800be22:	b203      	sxth	r3, r0
 800be24:	2200      	movs	r2, #0
 800be26:	9305      	str	r3, [sp, #20]
 800be28:	462e      	mov	r6, r5
 800be2a:	9b02      	ldr	r3, [sp, #8]
 800be2c:	4625      	mov	r5, r4
 800be2e:	4601      	mov	r1, r0
 800be30:	4693      	mov	fp, r2
 800be32:	4614      	mov	r4, r2
 800be34:	4628      	mov	r0, r5
 800be36:	4474      	add	r4, lr
 800be38:	fb08 f404 	mul.w	r4, r8, r4
 800be3c:	9407      	str	r4, [sp, #28]
 800be3e:	b21d      	sxth	r5, r3
 800be40:	2400      	movs	r4, #0
 800be42:	e9cd eb0b 	strd	lr, fp, [sp, #44]	@ 0x2c
 800be46:	b217      	sxth	r7, r2
 800be48:	46a2      	mov	sl, r4
 800be4a:	4696      	mov	lr, r2
 800be4c:	9506      	str	r5, [sp, #24]
 800be4e:	9a08      	ldr	r2, [sp, #32]
 800be50:	9d05      	ldr	r5, [sp, #20]
 800be52:	42aa      	cmp	r2, r5
 800be54:	da56      	bge.n	800bf04 <pool_func_ap_array_f32+0x4a4>
 800be56:	ed5f 7a66 	vldr	s15, [pc, #-408]	@ 800bcc0 <pool_func_ap_array_f32+0x260>
 800be5a:	9d06      	ldr	r5, [sp, #24]
 800be5c:	940d      	str	r4, [sp, #52]	@ 0x34
 800be5e:	4693      	mov	fp, r2
 800be60:	461c      	mov	r4, r3
 800be62:	42af      	cmp	r7, r5
 800be64:	da15      	bge.n	800be92 <pool_func_ap_array_f32+0x432>
 800be66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be68:	f8cd a018 	str.w	sl, [sp, #24]
 800be6c:	fb03 730b 	mla	r3, r3, fp, r7
 800be70:	fb08 a303 	mla	r3, r8, r3, sl
 800be74:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800be78:	463a      	mov	r2, r7
 800be7a:	3201      	adds	r2, #1
 800be7c:	ed93 7a00 	vldr	s14, [r3]
 800be80:	fa0f fa82 	sxth.w	sl, r2
 800be84:	45aa      	cmp	sl, r5
 800be86:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be8a:	444b      	add	r3, r9
 800be8c:	dbf5      	blt.n	800be7a <pool_func_ap_array_f32+0x41a>
 800be8e:	f8dd a018 	ldr.w	sl, [sp, #24]
 800be92:	9b05      	ldr	r3, [sp, #20]
 800be94:	f10b 0b01 	add.w	fp, fp, #1
 800be98:	fa0f fb8b 	sxth.w	fp, fp
 800be9c:	459b      	cmp	fp, r3
 800be9e:	dbe0      	blt.n	800be62 <pool_func_ap_array_f32+0x402>
 800bea0:	4623      	mov	r3, r4
 800bea2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bea6:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800bea8:	9506      	str	r5, [sp, #24]
 800beaa:	9a07      	ldr	r2, [sp, #28]
 800beac:	3401      	adds	r4, #1
 800beae:	4492      	add	sl, r2
 800beb0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800beb2:	b224      	sxth	r4, r4
 800beb4:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800beb8:	4544      	cmp	r4, r8
 800beba:	edca 7a00 	vstr	s15, [sl]
 800bebe:	46a2      	mov	sl, r4
 800bec0:	dbc5      	blt.n	800be4e <pool_func_ap_array_f32+0x3ee>
 800bec2:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800bec6:	9c04      	ldr	r4, [sp, #16]
 800bec8:	9d01      	ldr	r5, [sp, #4]
 800beca:	f10b 0b01 	add.w	fp, fp, #1
 800bece:	4672      	mov	r2, lr
 800bed0:	fa0f fb8b 	sxth.w	fp, fp
 800bed4:	4423      	add	r3, r4
 800bed6:	4422      	add	r2, r4
 800bed8:	455d      	cmp	r5, fp
 800beda:	f8dd e02c 	ldr.w	lr, [sp, #44]	@ 0x2c
 800bede:	b29b      	uxth	r3, r3
 800bee0:	b292      	uxth	r2, r2
 800bee2:	465c      	mov	r4, fp
 800bee4:	dca7      	bgt.n	800be36 <pool_func_ap_array_f32+0x3d6>
 800bee6:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800bee8:	9a03      	ldr	r2, [sp, #12]
 800beea:	3701      	adds	r7, #1
 800beec:	4604      	mov	r4, r0
 800beee:	b23f      	sxth	r7, r7
 800bef0:	4635      	mov	r5, r6
 800bef2:	4608      	mov	r0, r1
 800bef4:	4420      	add	r0, r4
 800bef6:	4425      	add	r5, r4
 800bef8:	42ba      	cmp	r2, r7
 800befa:	b280      	uxth	r0, r0
 800befc:	b2ad      	uxth	r5, r5
 800befe:	463b      	mov	r3, r7
 800bf00:	dc89      	bgt.n	800be16 <pool_func_ap_array_f32+0x3b6>
 800bf02:	e662      	b.n	800bbca <pool_func_ap_array_f32+0x16a>
 800bf04:	eef0 7a46 	vmov.f32	s15, s12
 800bf08:	e7cf      	b.n	800beaa <pool_func_ap_array_f32+0x44a>
 800bf0a:	bf00      	nop

0800bf0c <lite_decompress_ilutof32>:
 800bf0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bf10:	9d08      	ldr	r5, [sp, #32]
 800bf12:	4604      	mov	r4, r0
 800bf14:	2b04      	cmp	r3, #4
 800bf16:	ea4f 0685 	mov.w	r6, r5, lsl #2
 800bf1a:	4608      	mov	r0, r1
 800bf1c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800bf20:	d012      	beq.n	800bf48 <lite_decompress_ilutof32+0x3c>
 800bf22:	2b08      	cmp	r3, #8
 800bf24:	d10e      	bne.n	800bf44 <lite_decompress_ilutof32+0x38>
 800bf26:	42ac      	cmp	r4, r5
 800bf28:	d20c      	bcs.n	800bf44 <lite_decompress_ilutof32+0x38>
 800bf2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf2e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	f844 3b04 	str.w	r3, [r4], #4
 800bf38:	42a5      	cmp	r5, r4
 800bf3a:	d8f6      	bhi.n	800bf2a <lite_decompress_ilutof32+0x1e>
 800bf3c:	3e01      	subs	r6, #1
 800bf3e:	eb00 0696 	add.w	r6, r0, r6, lsr #2
 800bf42:	1c70      	adds	r0, r6, #1
 800bf44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf48:	9b07      	ldr	r3, [sp, #28]
 800bf4a:	085f      	lsrs	r7, r3, #1
 800bf4c:	f003 0601 	and.w	r6, r3, #1
 800bf50:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800bf54:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800bf58:	42ac      	cmp	r4, r5
 800bf5a:	d2f3      	bcs.n	800bf44 <lite_decompress_ilutof32+0x38>
 800bf5c:	b30f      	cbz	r7, 800bfa2 <lite_decompress_ilutof32+0x96>
 800bf5e:	f104 0e08 	add.w	lr, r4, #8
 800bf62:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800bf66:	eb00 0108 	add.w	r1, r0, r8
 800bf6a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800bf6e:	091b      	lsrs	r3, r3, #4
 800bf70:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bf74:	f10e 0e08 	add.w	lr, lr, #8
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f84e 3c10 	str.w	r3, [lr, #-16]
 800bf7e:	f89c 3000 	ldrb.w	r3, [ip]
 800bf82:	f003 030f 	and.w	r3, r3, #15
 800bf86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bf8a:	4561      	cmp	r1, ip
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800bf92:	d1ea      	bne.n	800bf6a <lite_decompress_ilutof32+0x5e>
 800bf94:	4438      	add	r0, r7
 800bf96:	444c      	add	r4, r9
 800bf98:	b92e      	cbnz	r6, 800bfa6 <lite_decompress_ilutof32+0x9a>
 800bf9a:	42a5      	cmp	r5, r4
 800bf9c:	d8df      	bhi.n	800bf5e <lite_decompress_ilutof32+0x52>
 800bf9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bfa2:	b906      	cbnz	r6, 800bfa6 <lite_decompress_ilutof32+0x9a>
 800bfa4:	e7fe      	b.n	800bfa4 <lite_decompress_ilutof32+0x98>
 800bfa6:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bfaa:	091b      	lsrs	r3, r3, #4
 800bfac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	f844 3b04 	str.w	r3, [r4], #4
 800bfb6:	e7cf      	b.n	800bf58 <lite_decompress_ilutof32+0x4c>

0800bfb8 <forward_lite_dense_if32of32wf32>:
 800bfb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfbc:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 800bfc0:	6801      	ldr	r1, [r0, #0]
 800bfc2:	fb03 f30c 	mul.w	r3, r3, ip
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800bfcc:	4281      	cmp	r1, r0
 800bfce:	6857      	ldr	r7, [r2, #4]
 800bfd0:	b083      	sub	sp, #12
 800bfd2:	f080 811f 	bcs.w	800c214 <forward_lite_dense_if32of32wf32+0x25c>
 800bfd6:	6915      	ldr	r5, [r2, #16]
 800bfd8:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800bfdc:	4664      	mov	r4, ip
 800bfde:	eb01 0806 	add.w	r8, r1, r6
 800bfe2:	4588      	cmp	r8, r1
 800bfe4:	6896      	ldr	r6, [r2, #8]
 800bfe6:	f240 8109 	bls.w	800c1fc <forward_lite_dense_if32of32wf32+0x244>
 800bfea:	f1a5 0e10 	sub.w	lr, r5, #16
 800bfee:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800bff2:	e9cd 0100 	strd	r0, r1, [sp]
 800bff6:	f10e 0e01 	add.w	lr, lr, #1
 800bffa:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800bffe:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800c002:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800c006:	468c      	mov	ip, r1
 800c008:	2d0f      	cmp	r5, #15
 800c00a:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 800c260 <forward_lite_dense_if32of32wf32+0x2a8>
 800c00e:	f240 8104 	bls.w	800c21a <forward_lite_dense_if32of32wf32+0x262>
 800c012:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800c016:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800c01a:	4628      	mov	r0, r5
 800c01c:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 800c020:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800c024:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 800c028:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 800c02c:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 800c030:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 800c034:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 800c038:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800c03c:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 800c040:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800c044:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800c048:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800c04c:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 800c050:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c054:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 800c058:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c05c:	3810      	subs	r0, #16
 800c05e:	280f      	cmp	r0, #15
 800c060:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 800c064:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 800c068:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800c06c:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800c070:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800c074:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 800c078:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 800c07c:	eee4 7a86 	vfma.f32	s15, s9, s12
 800c080:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 800c084:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 800c088:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c08c:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 800c090:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 800c094:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c098:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 800c09c:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 800c0a0:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c0a4:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 800c0a8:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800c0ac:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c0b0:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 800c0b4:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800c0b8:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c0bc:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800c0c0:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800c0c4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c0c8:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800c0cc:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800c0d0:	eee1 7a21 	vfma.f32	s15, s2, s3
 800c0d4:	eee2 7a22 	vfma.f32	s15, s4, s5
 800c0d8:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c0dc:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c0e0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c0e4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c0e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c0ec:	d896      	bhi.n	800c01c <forward_lite_dense_if32of32wf32+0x64>
 800c0ee:	eb06 010b 	add.w	r1, r6, fp
 800c0f2:	f005 000f 	and.w	r0, r5, #15
 800c0f6:	4673      	mov	r3, lr
 800c0f8:	2803      	cmp	r0, #3
 800c0fa:	d95f      	bls.n	800c1bc <forward_lite_dense_if32of32wf32+0x204>
 800c0fc:	edd1 6a01 	vldr	s13, [r1, #4]
 800c100:	edd3 7a01 	vldr	s15, [r3, #4]
 800c104:	ed93 6a00 	vldr	s12, [r3]
 800c108:	ed93 5a02 	vldr	s10, [r3, #8]
 800c10c:	edd1 5a02 	vldr	s11, [r1, #8]
 800c110:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c114:	edd1 6a00 	vldr	s13, [r1]
 800c118:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c11c:	1f04      	subs	r4, r0, #4
 800c11e:	2c03      	cmp	r4, #3
 800c120:	ed93 6a03 	vldr	s12, [r3, #12]
 800c124:	edd1 6a03 	vldr	s13, [r1, #12]
 800c128:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c12c:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c130:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c134:	eeb0 7a67 	vmov.f32	s14, s15
 800c138:	d938      	bls.n	800c1ac <forward_lite_dense_if32of32wf32+0x1f4>
 800c13a:	edd1 6a05 	vldr	s13, [r1, #20]
 800c13e:	edd3 7a05 	vldr	s15, [r3, #20]
 800c142:	ed93 6a04 	vldr	s12, [r3, #16]
 800c146:	ed93 5a06 	vldr	s10, [r3, #24]
 800c14a:	edd1 5a06 	vldr	s11, [r1, #24]
 800c14e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c152:	edd1 6a04 	vldr	s13, [r1, #16]
 800c156:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c15a:	f1a0 0a08 	sub.w	sl, r0, #8
 800c15e:	f1ba 0f03 	cmp.w	sl, #3
 800c162:	ed93 6a07 	vldr	s12, [r3, #28]
 800c166:	edd1 6a07 	vldr	s13, [r1, #28]
 800c16a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c16e:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c172:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c176:	d919      	bls.n	800c1ac <forward_lite_dense_if32of32wf32+0x1f4>
 800c178:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800c17c:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 800c180:	ed91 6a08 	vldr	s12, [r1, #32]
 800c184:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 800c188:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 800c18c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c190:	edd3 6a08 	vldr	s13, [r3, #32]
 800c194:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c198:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 800c19c:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800c1a0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c1a4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c1a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c1ac:	08a4      	lsrs	r4, r4, #2
 800c1ae:	3401      	adds	r4, #1
 800c1b0:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800c1b4:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 800c1b8:	f000 0003 	and.w	r0, r0, #3
 800c1bc:	b1a8      	cbz	r0, 800c1ea <forward_lite_dense_if32of32wf32+0x232>
 800c1be:	edd3 6a00 	vldr	s13, [r3]
 800c1c2:	edd1 7a00 	vldr	s15, [r1]
 800c1c6:	2801      	cmp	r0, #1
 800c1c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c1cc:	d00d      	beq.n	800c1ea <forward_lite_dense_if32of32wf32+0x232>
 800c1ce:	edd3 6a01 	vldr	s13, [r3, #4]
 800c1d2:	edd1 7a01 	vldr	s15, [r1, #4]
 800c1d6:	2802      	cmp	r0, #2
 800c1d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c1dc:	d005      	beq.n	800c1ea <forward_lite_dense_if32of32wf32+0x232>
 800c1de:	edd1 6a02 	vldr	s13, [r1, #8]
 800c1e2:	edd3 7a02 	vldr	s15, [r3, #8]
 800c1e6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c1ea:	444e      	add	r6, r9
 800c1ec:	ecac 7a01 	vstmia	ip!, {s14}
 800c1f0:	45e0      	cmp	r8, ip
 800c1f2:	f63f af09 	bhi.w	800c008 <forward_lite_dense_if32of32wf32+0x50>
 800c1f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1fa:	6954      	ldr	r4, [r2, #20]
 800c1fc:	68d3      	ldr	r3, [r2, #12]
 800c1fe:	b983      	cbnz	r3, 800c222 <forward_lite_dense_if32of32wf32+0x26a>
 800c200:	6915      	ldr	r5, [r2, #16]
 800c202:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c206:	4288      	cmp	r0, r1
 800c208:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 800c20c:	ea4f 0684 	mov.w	r6, r4, lsl #2
 800c210:	f63f aee5 	bhi.w	800bfde <forward_lite_dense_if32of32wf32+0x26>
 800c214:	b003      	add	sp, #12
 800c216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c21a:	4628      	mov	r0, r5
 800c21c:	4631      	mov	r1, r6
 800c21e:	463b      	mov	r3, r7
 800c220:	e76a      	b.n	800c0f8 <forward_lite_dense_if32of32wf32+0x140>
 800c222:	2c00      	cmp	r4, #0
 800c224:	d0ec      	beq.n	800c200 <forward_lite_dense_if32of32wf32+0x248>
 800c226:	edd1 7a00 	vldr	s15, [r1]
 800c22a:	ed93 7a00 	vldr	s14, [r3]
 800c22e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c232:	edc1 7a00 	vstr	s15, [r1]
 800c236:	6954      	ldr	r4, [r2, #20]
 800c238:	2c01      	cmp	r4, #1
 800c23a:	d9e1      	bls.n	800c200 <forward_lite_dense_if32of32wf32+0x248>
 800c23c:	1d0d      	adds	r5, r1, #4
 800c23e:	2301      	movs	r3, #1
 800c240:	68d4      	ldr	r4, [r2, #12]
 800c242:	ed95 7a00 	vldr	s14, [r5]
 800c246:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800c24a:	edd4 7a00 	vldr	s15, [r4]
 800c24e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c252:	3301      	adds	r3, #1
 800c254:	ece5 7a01 	vstmia	r5!, {s15}
 800c258:	6954      	ldr	r4, [r2, #20]
 800c25a:	429c      	cmp	r4, r3
 800c25c:	d8f0      	bhi.n	800c240 <forward_lite_dense_if32of32wf32+0x288>
 800c25e:	e7cf      	b.n	800c200 <forward_lite_dense_if32of32wf32+0x248>
 800c260:	00000000 	.word	0x00000000

0800c264 <forward_lite_dense_if32of32wf32_lut4>:
 800c264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c268:	b08d      	sub	sp, #52	@ 0x34
 800c26a:	4604      	mov	r4, r0
 800c26c:	920a      	str	r2, [sp, #40]	@ 0x28
 800c26e:	4618      	mov	r0, r3
 800c270:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 800c274:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c278:	fb02 f303 	mul.w	r3, r2, r3
 800c27c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c280:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 800c284:	460d      	mov	r5, r1
 800c286:	9308      	str	r3, [sp, #32]
 800c288:	f1b8 0f00 	cmp.w	r8, #0
 800c28c:	d004      	beq.n	800c298 <forward_lite_dense_if32of32wf32_lut4+0x34>
 800c28e:	2240      	movs	r2, #64	@ 0x40
 800c290:	4641      	mov	r1, r8
 800c292:	f000 fa99 	bl	800c7c8 <st_int8_copy>
 800c296:	4640      	mov	r0, r8
 800c298:	9b08      	ldr	r3, [sp, #32]
 800c29a:	429c      	cmp	r4, r3
 800c29c:	f080 8108 	bcs.w	800c4b0 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800c2a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c2a2:	9405      	str	r4, [sp, #20]
 800c2a4:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800c2a8:	f007 0301 	and.w	r3, r7, #1
 800c2ac:	08fa      	lsrs	r2, r7, #3
 800c2ae:	9303      	str	r3, [sp, #12]
 800c2b0:	00bb      	lsls	r3, r7, #2
 800c2b2:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 800c2b6:	9202      	str	r2, [sp, #8]
 800c2b8:	f027 0901 	bic.w	r9, r7, #1
 800c2bc:	0092      	lsls	r2, r2, #2
 800c2be:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c2c0:	9b05      	ldr	r3, [sp, #20]
 800c2c2:	9204      	str	r2, [sp, #16]
 800c2c4:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 800c2c8:	f105 0120 	add.w	r1, r5, #32
 800c2cc:	46e6      	mov	lr, ip
 800c2ce:	f8cd c01c 	str.w	ip, [sp, #28]
 800c2d2:	465c      	mov	r4, fp
 800c2d4:	9617      	str	r6, [sp, #92]	@ 0x5c
 800c2d6:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800c2da:	9a07      	ldr	r2, [sp, #28]
 800c2dc:	eb03 0a02 	add.w	sl, r3, r2
 800c2e0:	459a      	cmp	sl, r3
 800c2e2:	f1a1 0220 	sub.w	r2, r1, #32
 800c2e6:	9206      	str	r2, [sp, #24]
 800c2e8:	f240 80e5 	bls.w	800c4b6 <forward_lite_dense_if32of32wf32_lut4+0x252>
 800c2ec:	f109 3bff 	add.w	fp, r9, #4294967295	@ 0xffffffff
 800c2f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c2f2:	4698      	mov	r8, r3
 800c2f4:	465d      	mov	r5, fp
 800c2f6:	9b02      	ldr	r3, [sp, #8]
 800c2f8:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 800c4e8 <forward_lite_dense_if32of32wf32_lut4+0x284>
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	f000 80bc 	beq.w	800c47a <forward_lite_dense_if32of32wf32_lut4+0x216>
 800c302:	9b04      	ldr	r3, [sp, #16]
 800c304:	eb02 0c03 	add.w	ip, r2, r3
 800c308:	460b      	mov	r3, r1
 800c30a:	7817      	ldrb	r7, [r2, #0]
 800c30c:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 800c310:	7856      	ldrb	r6, [r2, #1]
 800c312:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 800c316:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 800c31a:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 800c31e:	ed13 5a04 	vldr	s10, [r3, #-16]
 800c322:	ed53 5a03 	vldr	s11, [r3, #-12]
 800c326:	ed13 6a02 	vldr	s12, [r3, #-8]
 800c32a:	ed53 6a01 	vldr	s13, [r3, #-4]
 800c32e:	f007 0e0f 	and.w	lr, r7, #15
 800c332:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c336:	edde 7a00 	vldr	s15, [lr]
 800c33a:	093f      	lsrs	r7, r7, #4
 800c33c:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800c340:	ed97 3a00 	vldr	s6, [r7]
 800c344:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800c348:	0937      	lsrs	r7, r6, #4
 800c34a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c34e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800c352:	f006 060f 	and.w	r6, r6, #15
 800c356:	edd7 3a00 	vldr	s7, [r7]
 800c35a:	7897      	ldrb	r7, [r2, #2]
 800c35c:	eee3 7a84 	vfma.f32	s15, s7, s8
 800c360:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c364:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 800c368:	ed96 4a00 	vldr	s8, [r6]
 800c36c:	78d6      	ldrb	r6, [r2, #3]
 800c36e:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c372:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c376:	f007 070f 	and.w	r7, r7, #15
 800c37a:	edde 4a00 	vldr	s9, [lr]
 800c37e:	eee4 7a85 	vfma.f32	s15, s9, s10
 800c382:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800c386:	3204      	adds	r2, #4
 800c388:	ed97 5a00 	vldr	s10, [r7]
 800c38c:	0937      	lsrs	r7, r6, #4
 800c38e:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c392:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800c396:	f006 060f 	and.w	r6, r6, #15
 800c39a:	edd7 5a00 	vldr	s11, [r7]
 800c39e:	eee5 7a86 	vfma.f32	s15, s11, s12
 800c3a2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c3a6:	4562      	cmp	r2, ip
 800c3a8:	ed96 6a00 	vldr	s12, [r6]
 800c3ac:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c3b0:	f103 0320 	add.w	r3, r3, #32
 800c3b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c3b8:	d1a7      	bne.n	800c30a <forward_lite_dense_if32of32wf32_lut4+0xa6>
 800c3ba:	46a6      	mov	lr, r4
 800c3bc:	45ce      	cmp	lr, r9
 800c3be:	d261      	bcs.n	800c484 <forward_lite_dense_if32of32wf32_lut4+0x220>
 800c3c0:	eba5 070e 	sub.w	r7, r5, lr
 800c3c4:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 800c3c8:	f10e 0208 	add.w	r2, lr, #8
 800c3cc:	f10c 36ff 	add.w	r6, ip, #4294967295	@ 0xffffffff
 800c3d0:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 800c3d4:	f8cd a004 	str.w	sl, [sp, #4]
 800c3d8:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 800c3dc:	ed52 5a01 	vldr	s11, [r2, #-4]
 800c3e0:	ed52 6a02 	vldr	s13, [r2, #-8]
 800c3e4:	f003 0a0f 	and.w	sl, r3, #15
 800c3e8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800c3ec:	edda 7a00 	vldr	s15, [sl]
 800c3f0:	091b      	lsrs	r3, r3, #4
 800c3f2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c3f6:	ed93 6a00 	vldr	s12, [r3]
 800c3fa:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c3fe:	42b7      	cmp	r7, r6
 800c400:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c404:	f102 0208 	add.w	r2, r2, #8
 800c408:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c40c:	d1e4      	bne.n	800c3d8 <forward_lite_dense_if32of32wf32_lut4+0x174>
 800c40e:	f10b 0b01 	add.w	fp, fp, #1
 800c412:	f8dd a004 	ldr.w	sl, [sp, #4]
 800c416:	eb0c 020b 	add.w	r2, ip, fp
 800c41a:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 800c41e:	9b03      	ldr	r3, [sp, #12]
 800c420:	b30b      	cbz	r3, 800c466 <forward_lite_dense_if32of32wf32_lut4+0x202>
 800c422:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c426:	edde 7a00 	vldr	s15, [lr]
 800c42a:	091b      	lsrs	r3, r3, #4
 800c42c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c430:	edd3 6a00 	vldr	s13, [r3]
 800c434:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c438:	eca8 7a01 	vstmia	r8!, {s14}
 800c43c:	45c2      	cmp	sl, r8
 800c43e:	f63f af5a 	bhi.w	800c2f6 <forward_lite_dense_if32of32wf32_lut4+0x92>
 800c442:	9b05      	ldr	r3, [sp, #20]
 800c444:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c446:	189d      	adds	r5, r3, r2
 800c448:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c44a:	b9eb      	cbnz	r3, 800c488 <forward_lite_dense_if32of32wf32_lut4+0x224>
 800c44c:	9b08      	ldr	r3, [sp, #32]
 800c44e:	42ab      	cmp	r3, r5
 800c450:	d92e      	bls.n	800c4b0 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800c452:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c454:	4499      	add	r9, r3
 800c456:	441c      	add	r4, r3
 800c458:	4419      	add	r1, r3
 800c45a:	9b05      	ldr	r3, [sp, #20]
 800c45c:	459a      	cmp	sl, r3
 800c45e:	d92c      	bls.n	800c4ba <forward_lite_dense_if32of32wf32_lut4+0x256>
 800c460:	9505      	str	r5, [sp, #20]
 800c462:	462b      	mov	r3, r5
 800c464:	e739      	b.n	800c2da <forward_lite_dense_if32of32wf32_lut4+0x76>
 800c466:	eca8 7a01 	vstmia	r8!, {s14}
 800c46a:	45c2      	cmp	sl, r8
 800c46c:	d9e9      	bls.n	800c442 <forward_lite_dense_if32of32wf32_lut4+0x1de>
 800c46e:	9b02      	ldr	r3, [sp, #8]
 800c470:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800c4e8 <forward_lite_dense_if32of32wf32_lut4+0x284>
 800c474:	2b00      	cmp	r3, #0
 800c476:	f47f af44 	bne.w	800c302 <forward_lite_dense_if32of32wf32_lut4+0x9e>
 800c47a:	f8dd e018 	ldr.w	lr, [sp, #24]
 800c47e:	45ce      	cmp	lr, r9
 800c480:	4694      	mov	ip, r2
 800c482:	d39d      	bcc.n	800c3c0 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 800c484:	4662      	mov	r2, ip
 800c486:	e7ca      	b.n	800c41e <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 800c488:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d0de      	beq.n	800c44c <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 800c48e:	9b07      	ldr	r3, [sp, #28]
 800c490:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800c494:	1aea      	subs	r2, r5, r3
 800c496:	edd2 7a00 	vldr	s15, [r2]
 800c49a:	ecbc 7a01 	vldmia	ip!, {s14}
 800c49e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c4a2:	ece2 7a01 	vstmia	r2!, {s15}
 800c4a6:	42aa      	cmp	r2, r5
 800c4a8:	d1f5      	bne.n	800c496 <forward_lite_dense_if32of32wf32_lut4+0x232>
 800c4aa:	9b08      	ldr	r3, [sp, #32]
 800c4ac:	42ab      	cmp	r3, r5
 800c4ae:	d8d0      	bhi.n	800c452 <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 800c4b0:	b00d      	add	sp, #52	@ 0x34
 800c4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b6:	461d      	mov	r5, r3
 800c4b8:	e7c6      	b.n	800c448 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 800c4ba:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800c4be:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800c4c0:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 800c4c2:	eba5 0c0c 	sub.w	ip, r5, ip
 800c4c6:	b169      	cbz	r1, 800c4e4 <forward_lite_dense_if32of32wf32_lut4+0x280>
 800c4c8:	4663      	mov	r3, ip
 800c4ca:	4632      	mov	r2, r6
 800c4cc:	ed93 7a00 	vldr	s14, [r3]
 800c4d0:	ecf2 7a01 	vldmia	r2!, {s15}
 800c4d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c4d8:	ece3 7a01 	vstmia	r3!, {s15}
 800c4dc:	429d      	cmp	r5, r3
 800c4de:	d1f5      	bne.n	800c4cc <forward_lite_dense_if32of32wf32_lut4+0x268>
 800c4e0:	2900      	cmp	r1, #0
 800c4e2:	d1f1      	bne.n	800c4c8 <forward_lite_dense_if32of32wf32_lut4+0x264>
 800c4e4:	e7fe      	b.n	800c4e4 <forward_lite_dense_if32of32wf32_lut4+0x280>
 800c4e6:	bf00      	nop
 800c4e8:	00000000 	.word	0x00000000

0800c4ec <forward_lite_dense_if32of32wf32_lut8>:
 800c4ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4f0:	b087      	sub	sp, #28
 800c4f2:	4605      	mov	r5, r0
 800c4f4:	9205      	str	r2, [sp, #20]
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 800c4fc:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800c4fe:	fb02 f303 	mul.w	r3, r2, r3
 800c502:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800c506:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 800c50a:	460f      	mov	r7, r1
 800c50c:	9303      	str	r3, [sp, #12]
 800c50e:	b12c      	cbz	r4, 800c51c <forward_lite_dense_if32of32wf32_lut8+0x30>
 800c510:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c514:	4621      	mov	r1, r4
 800c516:	f000 f957 	bl	800c7c8 <st_int8_copy>
 800c51a:	4620      	mov	r0, r4
 800c51c:	9b03      	ldr	r3, [sp, #12]
 800c51e:	429d      	cmp	r5, r3
 800c520:	f080 8115 	bcs.w	800c74e <forward_lite_dense_if32of32wf32_lut8+0x262>
 800c524:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c526:	9500      	str	r5, [sp, #0]
 800c528:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 800c52c:	0099      	lsls	r1, r3, #2
 800c52e:	9b00      	ldr	r3, [sp, #0]
 800c530:	9104      	str	r1, [sp, #16]
 800c532:	00b2      	lsls	r2, r6, #2
 800c534:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 800c538:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 800c53c:	464d      	mov	r5, r9
 800c53e:	4689      	mov	r9, r1
 800c540:	4611      	mov	r1, r2
 800c542:	465a      	mov	r2, fp
 800c544:	eb03 0b09 	add.w	fp, r3, r9
 800c548:	3720      	adds	r7, #32
 800c54a:	459b      	cmp	fp, r3
 800c54c:	f006 0407 	and.w	r4, r6, #7
 800c550:	f1a7 0e20 	sub.w	lr, r7, #32
 800c554:	f240 80d6 	bls.w	800c704 <forward_lite_dense_if32of32wf32_lut8+0x218>
 800c558:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 800c55c:	469c      	mov	ip, r3
 800c55e:	9b05      	ldr	r3, [sp, #20]
 800c560:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 800c780 <forward_lite_dense_if32of32wf32_lut8+0x294>
 800c564:	2d00      	cmp	r5, #0
 800c566:	f000 80db 	beq.w	800c720 <forward_lite_dense_if32of32wf32_lut8+0x234>
 800c56a:	eb03 090a 	add.w	r9, r3, sl
 800c56e:	463e      	mov	r6, r7
 800c570:	f893 e001 	ldrb.w	lr, [r3, #1]
 800c574:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 800c578:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 800c57c:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 800c580:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 800c584:	ed16 5a04 	vldr	s10, [r6, #-16]
 800c588:	ed56 5a03 	vldr	s11, [r6, #-12]
 800c58c:	ed16 6a02 	vldr	s12, [r6, #-8]
 800c590:	ed56 6a01 	vldr	s13, [r6, #-4]
 800c594:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c598:	edde 7a00 	vldr	s15, [lr]
 800c59c:	f893 e000 	ldrb.w	lr, [r3]
 800c5a0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c5a4:	ee67 7a83 	vmul.f32	s15, s15, s6
 800c5a8:	ed9e 3a00 	vldr	s6, [lr]
 800c5ac:	f893 e002 	ldrb.w	lr, [r3, #2]
 800c5b0:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c5b4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c5b8:	3308      	adds	r3, #8
 800c5ba:	edde 3a00 	vldr	s7, [lr]
 800c5be:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 800c5c2:	eee3 7a84 	vfma.f32	s15, s7, s8
 800c5c6:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c5ca:	3620      	adds	r6, #32
 800c5cc:	ed9e 4a00 	vldr	s8, [lr]
 800c5d0:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 800c5d4:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c5d8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c5dc:	edde 4a00 	vldr	s9, [lr]
 800c5e0:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 800c5e4:	eee4 7a85 	vfma.f32	s15, s9, s10
 800c5e8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c5ec:	ed9e 5a00 	vldr	s10, [lr]
 800c5f0:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 800c5f4:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c5f8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c5fc:	edde 5a00 	vldr	s11, [lr]
 800c600:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 800c604:	eee5 7a86 	vfma.f32	s15, s11, s12
 800c608:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c60c:	454b      	cmp	r3, r9
 800c60e:	ed9e 6a00 	vldr	s12, [lr]
 800c612:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c616:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c61a:	d1a9      	bne.n	800c570 <forward_lite_dense_if32of32wf32_lut8+0x84>
 800c61c:	4643      	mov	r3, r8
 800c61e:	2c00      	cmp	r4, #0
 800c620:	d07c      	beq.n	800c71c <forward_lite_dense_if32of32wf32_lut8+0x230>
 800c622:	f899 6000 	ldrb.w	r6, [r9]
 800c626:	edd3 7a00 	vldr	s15, [r3]
 800c62a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c62e:	edd6 6a00 	vldr	s13, [r6]
 800c632:	2c01      	cmp	r4, #1
 800c634:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c638:	d045      	beq.n	800c6c6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800c63a:	f899 6001 	ldrb.w	r6, [r9, #1]
 800c63e:	edd3 7a01 	vldr	s15, [r3, #4]
 800c642:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c646:	edd6 6a00 	vldr	s13, [r6]
 800c64a:	2c02      	cmp	r4, #2
 800c64c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c650:	d039      	beq.n	800c6c6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800c652:	f899 6002 	ldrb.w	r6, [r9, #2]
 800c656:	edd3 7a02 	vldr	s15, [r3, #8]
 800c65a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c65e:	edd6 6a00 	vldr	s13, [r6]
 800c662:	2c03      	cmp	r4, #3
 800c664:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c668:	d02d      	beq.n	800c6c6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800c66a:	f899 6003 	ldrb.w	r6, [r9, #3]
 800c66e:	edd3 6a03 	vldr	s13, [r3, #12]
 800c672:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c676:	edd6 7a00 	vldr	s15, [r6]
 800c67a:	2c04      	cmp	r4, #4
 800c67c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c680:	d021      	beq.n	800c6c6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800c682:	f899 6004 	ldrb.w	r6, [r9, #4]
 800c686:	edd3 6a04 	vldr	s13, [r3, #16]
 800c68a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c68e:	edd6 7a00 	vldr	s15, [r6]
 800c692:	2c05      	cmp	r4, #5
 800c694:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c698:	d015      	beq.n	800c6c6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800c69a:	f899 6005 	ldrb.w	r6, [r9, #5]
 800c69e:	edd3 6a05 	vldr	s13, [r3, #20]
 800c6a2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c6a6:	edd6 7a00 	vldr	s15, [r6]
 800c6aa:	2c06      	cmp	r4, #6
 800c6ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c6b0:	d009      	beq.n	800c6c6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800c6b2:	edd3 7a06 	vldr	s15, [r3, #24]
 800c6b6:	f899 3006 	ldrb.w	r3, [r9, #6]
 800c6ba:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c6be:	edd3 6a00 	vldr	s13, [r3]
 800c6c2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c6c6:	eb09 0304 	add.w	r3, r9, r4
 800c6ca:	ecac 7a01 	vstmia	ip!, {s14}
 800c6ce:	45e3      	cmp	fp, ip
 800c6d0:	f63f af46 	bhi.w	800c560 <forward_lite_dense_if32of32wf32_lut8+0x74>
 800c6d4:	e9dd 3900 	ldrd	r3, r9, [sp]
 800c6d8:	9e04      	ldr	r6, [sp, #16]
 800c6da:	eb03 0e06 	add.w	lr, r3, r6
 800c6de:	bb1a      	cbnz	r2, 800c728 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 800c6e0:	9b03      	ldr	r3, [sp, #12]
 800c6e2:	4573      	cmp	r3, lr
 800c6e4:	d933      	bls.n	800c74e <forward_lite_dense_if32of32wf32_lut8+0x262>
 800c6e6:	9b00      	ldr	r3, [sp, #0]
 800c6e8:	459b      	cmp	fp, r3
 800c6ea:	4488      	add	r8, r1
 800c6ec:	440f      	add	r7, r1
 800c6ee:	d942      	bls.n	800c776 <forward_lite_dense_if32of32wf32_lut8+0x28a>
 800c6f0:	4673      	mov	r3, lr
 800c6f2:	eb03 0b09 	add.w	fp, r3, r9
 800c6f6:	459b      	cmp	fp, r3
 800c6f8:	f8cd e000 	str.w	lr, [sp]
 800c6fc:	f1a7 0e20 	sub.w	lr, r7, #32
 800c700:	f63f af2a 	bhi.w	800c558 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 800c704:	b97a      	cbnz	r2, 800c726 <forward_lite_dense_if32of32wf32_lut8+0x23a>
 800c706:	461d      	mov	r5, r3
 800c708:	9b03      	ldr	r3, [sp, #12]
 800c70a:	42ab      	cmp	r3, r5
 800c70c:	4649      	mov	r1, r9
 800c70e:	4693      	mov	fp, r2
 800c710:	d91d      	bls.n	800c74e <forward_lite_dense_if32of32wf32_lut8+0x262>
 800c712:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c714:	4249      	negs	r1, r1
 800c716:	465b      	mov	r3, fp
 800c718:	b9e3      	cbnz	r3, 800c754 <forward_lite_dense_if32of32wf32_lut8+0x268>
 800c71a:	e7fe      	b.n	800c71a <forward_lite_dense_if32of32wf32_lut8+0x22e>
 800c71c:	464b      	mov	r3, r9
 800c71e:	e7d4      	b.n	800c6ca <forward_lite_dense_if32of32wf32_lut8+0x1de>
 800c720:	4699      	mov	r9, r3
 800c722:	9b02      	ldr	r3, [sp, #8]
 800c724:	e77b      	b.n	800c61e <forward_lite_dense_if32of32wf32_lut8+0x132>
 800c726:	469e      	mov	lr, r3
 800c728:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d0d8      	beq.n	800c6e0 <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 800c72e:	ebae 0309 	sub.w	r3, lr, r9
 800c732:	4616      	mov	r6, r2
 800c734:	edd3 7a00 	vldr	s15, [r3]
 800c738:	ecb6 7a01 	vldmia	r6!, {s14}
 800c73c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c740:	ece3 7a01 	vstmia	r3!, {s15}
 800c744:	4573      	cmp	r3, lr
 800c746:	d1f5      	bne.n	800c734 <forward_lite_dense_if32of32wf32_lut8+0x248>
 800c748:	9b03      	ldr	r3, [sp, #12]
 800c74a:	4573      	cmp	r3, lr
 800c74c:	d8cb      	bhi.n	800c6e6 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 800c74e:	b007      	add	sp, #28
 800c750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c754:	2a00      	cmp	r2, #0
 800c756:	d0df      	beq.n	800c718 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 800c758:	469b      	mov	fp, r3
 800c75a:	4429      	add	r1, r5
 800c75c:	460b      	mov	r3, r1
 800c75e:	465a      	mov	r2, fp
 800c760:	ed93 7a00 	vldr	s14, [r3]
 800c764:	ecf2 7a01 	vldmia	r2!, {s15}
 800c768:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c76c:	ece3 7a01 	vstmia	r3!, {s15}
 800c770:	42ab      	cmp	r3, r5
 800c772:	d1f5      	bne.n	800c760 <forward_lite_dense_if32of32wf32_lut8+0x274>
 800c774:	e7f2      	b.n	800c75c <forward_lite_dense_if32of32wf32_lut8+0x270>
 800c776:	4649      	mov	r1, r9
 800c778:	4693      	mov	fp, r2
 800c77a:	4675      	mov	r5, lr
 800c77c:	e7c9      	b.n	800c712 <forward_lite_dense_if32of32wf32_lut8+0x226>
 800c77e:	bf00      	nop
 800c780:	00000000 	.word	0x00000000

0800c784 <forward_lite_nl_relu_if32of32>:
 800c784:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 800c788:	3b01      	subs	r3, #1
 800c78a:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 800c78e:	4291      	cmp	r1, r2
 800c790:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800c794:	d814      	bhi.n	800c7c0 <forward_lite_nl_relu_if32of32+0x3c>
 800c796:	f10c 0104 	add.w	r1, ip, #4
 800c79a:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800c7c4 <forward_lite_nl_relu_if32of32+0x40>
 800c79e:	1d13      	adds	r3, r2, #4
 800c7a0:	4408      	add	r0, r1
 800c7a2:	eba2 020c 	sub.w	r2, r2, ip
 800c7a6:	ed73 7a01 	vldmdb	r3!, {s15}
 800c7aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c7ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7b2:	bfb8      	it	lt
 800c7b4:	eef0 7a47 	vmovlt.f32	s15, s14
 800c7b8:	4293      	cmp	r3, r2
 800c7ba:	ed60 7a01 	vstmdb	r0!, {s15}
 800c7be:	d1f2      	bne.n	800c7a6 <forward_lite_nl_relu_if32of32+0x22>
 800c7c0:	4770      	bx	lr
 800c7c2:	bf00      	nop
 800c7c4:	00000000 	.word	0x00000000

0800c7c8 <st_int8_copy>:
 800c7c8:	4288      	cmp	r0, r1
 800c7ca:	d021      	beq.n	800c810 <st_int8_copy+0x48>
 800c7cc:	b302      	cbz	r2, 800c810 <st_int8_copy+0x48>
 800c7ce:	4288      	cmp	r0, r1
 800c7d0:	d313      	bcc.n	800c7fa <st_int8_copy+0x32>
 800c7d2:	2a03      	cmp	r2, #3
 800c7d4:	d81d      	bhi.n	800c812 <st_int8_copy+0x4a>
 800c7d6:	3a01      	subs	r2, #1
 800c7d8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c7dc:	f801 3b01 	strb.w	r3, [r1], #1
 800c7e0:	b1b2      	cbz	r2, 800c810 <st_int8_copy+0x48>
 800c7e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c7e6:	f801 3b01 	strb.w	r3, [r1], #1
 800c7ea:	2a01      	cmp	r2, #1
 800c7ec:	f000 8088 	beq.w	800c900 <st_int8_copy+0x138>
 800c7f0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c7f4:	f801 3b01 	strb.w	r3, [r1], #1
 800c7f8:	4770      	bx	lr
 800c7fa:	1883      	adds	r3, r0, r2
 800c7fc:	428b      	cmp	r3, r1
 800c7fe:	d9e8      	bls.n	800c7d2 <st_int8_copy+0xa>
 800c800:	440a      	add	r2, r1
 800c802:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800c806:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800c80a:	4298      	cmp	r0, r3
 800c80c:	d1f9      	bne.n	800c802 <st_int8_copy+0x3a>
 800c80e:	4770      	bx	lr
 800c810:	4770      	bx	lr
 800c812:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c816:	f001 0e03 	and.w	lr, r1, #3
 800c81a:	f1ce 0304 	rsb	r3, lr, #4
 800c81e:	eba2 0c03 	sub.w	ip, r2, r3
 800c822:	f000 0803 	and.w	r8, r0, #3
 800c826:	f1ce 0203 	rsb	r2, lr, #3
 800c82a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c82e:	f801 3b01 	strb.w	r3, [r1], #1
 800c832:	b182      	cbz	r2, 800c856 <st_int8_copy+0x8e>
 800c834:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c838:	f801 3b01 	strb.w	r3, [r1], #1
 800c83c:	2a01      	cmp	r2, #1
 800c83e:	d00a      	beq.n	800c856 <st_int8_copy+0x8e>
 800c840:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c844:	f801 3b01 	strb.w	r3, [r1], #1
 800c848:	f1be 0f01 	cmp.w	lr, #1
 800c84c:	d003      	beq.n	800c856 <st_int8_copy+0x8e>
 800c84e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c852:	f801 3b01 	strb.w	r3, [r1], #1
 800c856:	45c6      	cmp	lr, r8
 800c858:	d02a      	beq.n	800c8b0 <st_int8_copy+0xe8>
 800c85a:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800c85e:	d00a      	beq.n	800c876 <st_int8_copy+0xae>
 800c860:	f850 3b04 	ldr.w	r3, [r0], #4
 800c864:	f850 4b04 	ldr.w	r4, [r0], #4
 800c868:	f850 5b04 	ldr.w	r5, [r0], #4
 800c86c:	f850 6b04 	ldr.w	r6, [r0], #4
 800c870:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800c872:	3a01      	subs	r2, #1
 800c874:	d1f4      	bne.n	800c860 <st_int8_copy+0x98>
 800c876:	f01c 0f08 	tst.w	ip, #8
 800c87a:	d004      	beq.n	800c886 <st_int8_copy+0xbe>
 800c87c:	f850 3b04 	ldr.w	r3, [r0], #4
 800c880:	f850 4b04 	ldr.w	r4, [r0], #4
 800c884:	c118      	stmia	r1!, {r3, r4}
 800c886:	f01c 0f04 	tst.w	ip, #4
 800c88a:	d003      	beq.n	800c894 <st_int8_copy+0xcc>
 800c88c:	f850 3b04 	ldr.w	r3, [r0], #4
 800c890:	f841 3b04 	str.w	r3, [r1], #4
 800c894:	f01c 0f02 	tst.w	ip, #2
 800c898:	d003      	beq.n	800c8a2 <st_int8_copy+0xda>
 800c89a:	f830 3b02 	ldrh.w	r3, [r0], #2
 800c89e:	f821 3b02 	strh.w	r3, [r1], #2
 800c8a2:	f01c 0f01 	tst.w	ip, #1
 800c8a6:	d001      	beq.n	800c8ac <st_int8_copy+0xe4>
 800c8a8:	7803      	ldrb	r3, [r0, #0]
 800c8aa:	700b      	strb	r3, [r1, #0]
 800c8ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8b0:	ea5f 199c 	movs.w	r9, ip, lsr #6
 800c8b4:	d00e      	beq.n	800c8d4 <st_int8_copy+0x10c>
 800c8b6:	4688      	mov	r8, r1
 800c8b8:	4686      	mov	lr, r0
 800c8ba:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c8be:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c8c2:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c8c6:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c8ca:	f1b9 0901 	subs.w	r9, r9, #1
 800c8ce:	4641      	mov	r1, r8
 800c8d0:	4670      	mov	r0, lr
 800c8d2:	d1f0      	bne.n	800c8b6 <st_int8_copy+0xee>
 800c8d4:	f01c 0f20 	tst.w	ip, #32
 800c8d8:	d007      	beq.n	800c8ea <st_int8_copy+0x122>
 800c8da:	4688      	mov	r8, r1
 800c8dc:	4686      	mov	lr, r0
 800c8de:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c8e2:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c8e6:	4641      	mov	r1, r8
 800c8e8:	4670      	mov	r0, lr
 800c8ea:	f01c 0f10 	tst.w	ip, #16
 800c8ee:	d001      	beq.n	800c8f4 <st_int8_copy+0x12c>
 800c8f0:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800c8f2:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800c8f4:	f01c 0f08 	tst.w	ip, #8
 800c8f8:	d0c5      	beq.n	800c886 <st_int8_copy+0xbe>
 800c8fa:	c818      	ldmia	r0!, {r3, r4}
 800c8fc:	c118      	stmia	r1!, {r3, r4}
 800c8fe:	e7c2      	b.n	800c886 <st_int8_copy+0xbe>
 800c900:	4770      	bx	lr
 800c902:	bf00      	nop

0800c904 <ai_array_to_buffer_fmt>:
 800c904:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800c908:	2b02      	cmp	r3, #2
 800c90a:	d055      	beq.n	800c9b8 <ai_array_to_buffer_fmt+0xb4>
 800c90c:	4a2d      	ldr	r2, [pc, #180]	@ (800c9c4 <ai_array_to_buffer_fmt+0xc0>)
 800c90e:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800c912:	4293      	cmp	r3, r2
 800c914:	d010      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c916:	dc21      	bgt.n	800c95c <ai_array_to_buffer_fmt+0x58>
 800c918:	4a2b      	ldr	r2, [pc, #172]	@ (800c9c8 <ai_array_to_buffer_fmt+0xc4>)
 800c91a:	4293      	cmp	r3, r2
 800c91c:	d00c      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c91e:	dd0f      	ble.n	800c940 <ai_array_to_buffer_fmt+0x3c>
 800c920:	4a2a      	ldr	r2, [pc, #168]	@ (800c9cc <ai_array_to_buffer_fmt+0xc8>)
 800c922:	4293      	cmp	r3, r2
 800c924:	d008      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c926:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800c92a:	4293      	cmp	r3, r2
 800c92c:	d004      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c92e:	4a28      	ldr	r2, [pc, #160]	@ (800c9d0 <ai_array_to_buffer_fmt+0xcc>)
 800c930:	4293      	cmp	r3, r2
 800c932:	bf0c      	ite	eq
 800c934:	4613      	moveq	r3, r2
 800c936:	2340      	movne	r3, #64	@ 0x40
 800c938:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800c93c:	4318      	orrs	r0, r3
 800c93e:	4770      	bx	lr
 800c940:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800c944:	4293      	cmp	r3, r2
 800c946:	d0f7      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c948:	dd2c      	ble.n	800c9a4 <ai_array_to_buffer_fmt+0xa0>
 800c94a:	4a22      	ldr	r2, [pc, #136]	@ (800c9d4 <ai_array_to_buffer_fmt+0xd0>)
 800c94c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800c950:	4293      	cmp	r3, r2
 800c952:	bf0c      	ite	eq
 800c954:	4613      	moveq	r3, r2
 800c956:	2340      	movne	r3, #64	@ 0x40
 800c958:	4318      	orrs	r0, r3
 800c95a:	4770      	bx	lr
 800c95c:	4a1e      	ldr	r2, [pc, #120]	@ (800c9d8 <ai_array_to_buffer_fmt+0xd4>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d0ea      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c962:	dd10      	ble.n	800c986 <ai_array_to_buffer_fmt+0x82>
 800c964:	4a1d      	ldr	r2, [pc, #116]	@ (800c9dc <ai_array_to_buffer_fmt+0xd8>)
 800c966:	4293      	cmp	r3, r2
 800c968:	d0e6      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c96a:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 800c96e:	4293      	cmp	r3, r2
 800c970:	d0e2      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c972:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800c976:	4293      	cmp	r3, r2
 800c978:	bf0c      	ite	eq
 800c97a:	4613      	moveq	r3, r2
 800c97c:	2340      	movne	r3, #64	@ 0x40
 800c97e:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800c982:	4318      	orrs	r0, r3
 800c984:	4770      	bx	lr
 800c986:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 800c98a:	4293      	cmp	r3, r2
 800c98c:	d0d4      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c98e:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800c992:	4293      	cmp	r3, r2
 800c994:	d0d0      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c996:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800c99a:	4293      	cmp	r3, r2
 800c99c:	bf0c      	ite	eq
 800c99e:	4613      	moveq	r3, r2
 800c9a0:	2340      	movne	r3, #64	@ 0x40
 800c9a2:	e7c9      	b.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c9a4:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800c9a8:	4293      	cmp	r3, r2
 800c9aa:	d0c5      	beq.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c9ac:	3280      	adds	r2, #128	@ 0x80
 800c9ae:	4293      	cmp	r3, r2
 800c9b0:	bf0c      	ite	eq
 800c9b2:	4613      	moveq	r3, r2
 800c9b4:	2340      	movne	r3, #64	@ 0x40
 800c9b6:	e7bf      	b.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c9b8:	4b09      	ldr	r3, [pc, #36]	@ (800c9e0 <ai_array_to_buffer_fmt+0xdc>)
 800c9ba:	4003      	ands	r3, r0
 800c9bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c9c0:	e7ba      	b.n	800c938 <ai_array_to_buffer_fmt+0x34>
 800c9c2:	bf00      	nop
 800c9c4:	00821040 	.word	0x00821040
 800c9c8:	00040840 	.word	0x00040840
 800c9cc:	00041040 	.word	0x00041040
 800c9d0:	0004084f 	.word	0x0004084f
 800c9d4:	00040447 	.word	0x00040447
 800c9d8:	00840447 	.word	0x00840447
 800c9dc:	0084084f 	.word	0x0084084f
 800c9e0:	00803fff 	.word	0x00803fff

0800c9e4 <ai_array_get_byte_size>:
 800c9e4:	b1d1      	cbz	r1, 800ca1c <ai_array_get_byte_size+0x38>
 800c9e6:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800c9ea:	fb03 f101 	mul.w	r1, r3, r1
 800c9ee:	f3c0 4c43 	ubfx	ip, r0, #17, #4
 800c9f2:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 800c9f6:	fa42 f20c 	asr.w	r2, r2, ip
 800c9fa:	3107      	adds	r1, #7
 800c9fc:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800ca00:	07d2      	lsls	r2, r2, #31
 800ca02:	f021 0107 	bic.w	r1, r1, #7
 800ca06:	fa21 f100 	lsr.w	r1, r1, r0
 800ca0a:	bf5a      	itte	pl
 800ca0c:	fa43 f000 	asrpl.w	r0, r3, r0
 800ca10:	4083      	lslpl	r3, r0
 800ca12:	2300      	movmi	r3, #0
 800ca14:	3107      	adds	r1, #7
 800ca16:	4419      	add	r1, r3
 800ca18:	08c8      	lsrs	r0, r1, #3
 800ca1a:	4770      	bx	lr
 800ca1c:	4608      	mov	r0, r1
 800ca1e:	4770      	bx	lr

0800ca20 <ai_array_get_data_byte_size>:
 800ca20:	b169      	cbz	r1, 800ca3e <ai_array_get_data_byte_size+0x1e>
 800ca22:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800ca26:	fb01 f303 	mul.w	r3, r1, r3
 800ca2a:	3307      	adds	r3, #7
 800ca2c:	f023 0307 	bic.w	r3, r3, #7
 800ca30:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800ca34:	fa23 f000 	lsr.w	r0, r3, r0
 800ca38:	3007      	adds	r0, #7
 800ca3a:	08c0      	lsrs	r0, r0, #3
 800ca3c:	4770      	bx	lr
 800ca3e:	4608      	mov	r0, r1
 800ca40:	4770      	bx	lr
 800ca42:	bf00      	nop

0800ca44 <ai_version_get>:
 800ca44:	0212      	lsls	r2, r2, #8
 800ca46:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800ca4a:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800ca4e:	4770      	bx	lr

0800ca50 <get_tensor_byte_size>:
 800ca50:	b410      	push	{r4}
 800ca52:	6983      	ldr	r3, [r0, #24]
 800ca54:	68c4      	ldr	r4, [r0, #12]
 800ca56:	6941      	ldr	r1, [r0, #20]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	68e0      	ldr	r0, [r4, #12]
 800ca5c:	4a07      	ldr	r2, [pc, #28]	@ (800ca7c <get_tensor_byte_size+0x2c>)
 800ca5e:	68c9      	ldr	r1, [r1, #12]
 800ca60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca64:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800ca68:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ca6c:	fb01 f000 	mul.w	r0, r1, r0
 800ca70:	4293      	cmp	r3, r2
 800ca72:	bf04      	itt	eq
 800ca74:	3007      	addeq	r0, #7
 800ca76:	08c0      	lsreq	r0, r0, #3
 800ca78:	4770      	bx	lr
 800ca7a:	bf00      	nop
 800ca7c:	000400c0 	.word	0x000400c0

0800ca80 <arm_rfft_fast_init_f32>:
 800ca80:	084b      	lsrs	r3, r1, #1
 800ca82:	2b80      	cmp	r3, #128	@ 0x80
 800ca84:	b410      	push	{r4}
 800ca86:	8201      	strh	r1, [r0, #16]
 800ca88:	8003      	strh	r3, [r0, #0]
 800ca8a:	d046      	beq.n	800cb1a <arm_rfft_fast_init_f32+0x9a>
 800ca8c:	d916      	bls.n	800cabc <arm_rfft_fast_init_f32+0x3c>
 800ca8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca92:	d03c      	beq.n	800cb0e <arm_rfft_fast_init_f32+0x8e>
 800ca94:	d928      	bls.n	800cae8 <arm_rfft_fast_init_f32+0x68>
 800ca96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ca9a:	d01f      	beq.n	800cadc <arm_rfft_fast_init_f32+0x5c>
 800ca9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800caa0:	d112      	bne.n	800cac8 <arm_rfft_fast_init_f32+0x48>
 800caa2:	4920      	ldr	r1, [pc, #128]	@ (800cb24 <arm_rfft_fast_init_f32+0xa4>)
 800caa4:	4a20      	ldr	r2, [pc, #128]	@ (800cb28 <arm_rfft_fast_init_f32+0xa8>)
 800caa6:	4b21      	ldr	r3, [pc, #132]	@ (800cb2c <arm_rfft_fast_init_f32+0xac>)
 800caa8:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800caac:	8184      	strh	r4, [r0, #12]
 800caae:	6081      	str	r1, [r0, #8]
 800cab0:	6042      	str	r2, [r0, #4]
 800cab2:	6143      	str	r3, [r0, #20]
 800cab4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cab8:	2000      	movs	r0, #0
 800caba:	4770      	bx	lr
 800cabc:	2b20      	cmp	r3, #32
 800cabe:	d01c      	beq.n	800cafa <arm_rfft_fast_init_f32+0x7a>
 800cac0:	2b40      	cmp	r3, #64	@ 0x40
 800cac2:	d006      	beq.n	800cad2 <arm_rfft_fast_init_f32+0x52>
 800cac4:	2b10      	cmp	r3, #16
 800cac6:	d01d      	beq.n	800cb04 <arm_rfft_fast_init_f32+0x84>
 800cac8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cacc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cad0:	4770      	bx	lr
 800cad2:	2438      	movs	r4, #56	@ 0x38
 800cad4:	4916      	ldr	r1, [pc, #88]	@ (800cb30 <arm_rfft_fast_init_f32+0xb0>)
 800cad6:	4a17      	ldr	r2, [pc, #92]	@ (800cb34 <arm_rfft_fast_init_f32+0xb4>)
 800cad8:	4b17      	ldr	r3, [pc, #92]	@ (800cb38 <arm_rfft_fast_init_f32+0xb8>)
 800cada:	e7e7      	b.n	800caac <arm_rfft_fast_init_f32+0x2c>
 800cadc:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800cae0:	4916      	ldr	r1, [pc, #88]	@ (800cb3c <arm_rfft_fast_init_f32+0xbc>)
 800cae2:	4a17      	ldr	r2, [pc, #92]	@ (800cb40 <arm_rfft_fast_init_f32+0xc0>)
 800cae4:	4b17      	ldr	r3, [pc, #92]	@ (800cb44 <arm_rfft_fast_init_f32+0xc4>)
 800cae6:	e7e1      	b.n	800caac <arm_rfft_fast_init_f32+0x2c>
 800cae8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800caec:	d1ec      	bne.n	800cac8 <arm_rfft_fast_init_f32+0x48>
 800caee:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 800caf2:	4915      	ldr	r1, [pc, #84]	@ (800cb48 <arm_rfft_fast_init_f32+0xc8>)
 800caf4:	4a15      	ldr	r2, [pc, #84]	@ (800cb4c <arm_rfft_fast_init_f32+0xcc>)
 800caf6:	4b16      	ldr	r3, [pc, #88]	@ (800cb50 <arm_rfft_fast_init_f32+0xd0>)
 800caf8:	e7d8      	b.n	800caac <arm_rfft_fast_init_f32+0x2c>
 800cafa:	2430      	movs	r4, #48	@ 0x30
 800cafc:	4915      	ldr	r1, [pc, #84]	@ (800cb54 <arm_rfft_fast_init_f32+0xd4>)
 800cafe:	4a16      	ldr	r2, [pc, #88]	@ (800cb58 <arm_rfft_fast_init_f32+0xd8>)
 800cb00:	4b16      	ldr	r3, [pc, #88]	@ (800cb5c <arm_rfft_fast_init_f32+0xdc>)
 800cb02:	e7d3      	b.n	800caac <arm_rfft_fast_init_f32+0x2c>
 800cb04:	2414      	movs	r4, #20
 800cb06:	4916      	ldr	r1, [pc, #88]	@ (800cb60 <arm_rfft_fast_init_f32+0xe0>)
 800cb08:	4a16      	ldr	r2, [pc, #88]	@ (800cb64 <arm_rfft_fast_init_f32+0xe4>)
 800cb0a:	4b17      	ldr	r3, [pc, #92]	@ (800cb68 <arm_rfft_fast_init_f32+0xe8>)
 800cb0c:	e7ce      	b.n	800caac <arm_rfft_fast_init_f32+0x2c>
 800cb0e:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800cb12:	4916      	ldr	r1, [pc, #88]	@ (800cb6c <arm_rfft_fast_init_f32+0xec>)
 800cb14:	4a16      	ldr	r2, [pc, #88]	@ (800cb70 <arm_rfft_fast_init_f32+0xf0>)
 800cb16:	4b17      	ldr	r3, [pc, #92]	@ (800cb74 <arm_rfft_fast_init_f32+0xf4>)
 800cb18:	e7c8      	b.n	800caac <arm_rfft_fast_init_f32+0x2c>
 800cb1a:	24d0      	movs	r4, #208	@ 0xd0
 800cb1c:	4916      	ldr	r1, [pc, #88]	@ (800cb78 <arm_rfft_fast_init_f32+0xf8>)
 800cb1e:	4a17      	ldr	r2, [pc, #92]	@ (800cb7c <arm_rfft_fast_init_f32+0xfc>)
 800cb20:	4b17      	ldr	r3, [pc, #92]	@ (800cb80 <arm_rfft_fast_init_f32+0x100>)
 800cb22:	e7c3      	b.n	800caac <arm_rfft_fast_init_f32+0x2c>
 800cb24:	08026560 	.word	0x08026560
 800cb28:	08017758 	.word	0x08017758
 800cb2c:	0801d8c8 	.word	0x0801d8c8
 800cb30:	0801b858 	.word	0x0801b858
 800cb34:	08028320 	.word	0x08028320
 800cb38:	0802a810 	.word	0x0802a810
 800cb3c:	08024248 	.word	0x08024248
 800cb40:	08022148 	.word	0x08022148
 800cb44:	0801b8c8 	.word	0x0801b8c8
 800cb48:	0802a4a0 	.word	0x0802a4a0
 800cb4c:	080218c8 	.word	0x080218c8
 800cb50:	08028520 	.word	0x08028520
 800cb54:	08025100 	.word	0x08025100
 800cb58:	08024148 	.word	0x08024148
 800cb5c:	0801b758 	.word	0x0801b758
 800cb60:	08025058 	.word	0x08025058
 800cb64:	080220c8 	.word	0x080220c8
 800cb68:	08025080 	.word	0x08025080
 800cb6c:	08028d20 	.word	0x08028d20
 800cb70:	08025560 	.word	0x08025560
 800cb74:	080290a0 	.word	0x080290a0
 800cb78:	0802aa10 	.word	0x0802aa10
 800cb7c:	08025160 	.word	0x08025160
 800cb80:	0802a0a0 	.word	0x0802a0a0

0800cb84 <arm_rfft_fast_f32>:
 800cb84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb88:	8a06      	ldrh	r6, [r0, #16]
 800cb8a:	0876      	lsrs	r6, r6, #1
 800cb8c:	4607      	mov	r7, r0
 800cb8e:	4615      	mov	r5, r2
 800cb90:	8006      	strh	r6, [r0, #0]
 800cb92:	460c      	mov	r4, r1
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d15c      	bne.n	800cc52 <arm_rfft_fast_f32+0xce>
 800cb98:	461a      	mov	r2, r3
 800cb9a:	2301      	movs	r3, #1
 800cb9c:	f000 fbe4 	bl	800d368 <arm_cfft_f32>
 800cba0:	edd4 7a00 	vldr	s15, [r4]
 800cba4:	ed94 7a01 	vldr	s14, [r4, #4]
 800cba8:	883e      	ldrh	r6, [r7, #0]
 800cbaa:	6978      	ldr	r0, [r7, #20]
 800cbac:	ee37 7a07 	vadd.f32	s14, s14, s14
 800cbb0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800cbb4:	eeb6 3a00 	vmov.f32	s6, #96	@ 0x3f000000  0.5
 800cbb8:	ee77 6a87 	vadd.f32	s13, s15, s14
 800cbbc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cbc0:	3e01      	subs	r6, #1
 800cbc2:	ee26 7a83 	vmul.f32	s14, s13, s6
 800cbc6:	ee67 7a83 	vmul.f32	s15, s15, s6
 800cbca:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800cbce:	ed85 7a00 	vstr	s14, [r5]
 800cbd2:	edc5 7a01 	vstr	s15, [r5, #4]
 800cbd6:	3010      	adds	r0, #16
 800cbd8:	f105 0210 	add.w	r2, r5, #16
 800cbdc:	3b08      	subs	r3, #8
 800cbde:	f104 0110 	add.w	r1, r4, #16
 800cbe2:	ed93 7a02 	vldr	s14, [r3, #8]
 800cbe6:	ed51 6a02 	vldr	s13, [r1, #-8]
 800cbea:	ed10 6a02 	vldr	s12, [r0, #-8]
 800cbee:	edd3 3a03 	vldr	s7, [r3, #12]
 800cbf2:	ed11 5a01 	vldr	s10, [r1, #-4]
 800cbf6:	ed50 5a01 	vldr	s11, [r0, #-4]
 800cbfa:	ee77 7a66 	vsub.f32	s15, s14, s13
 800cbfe:	ee77 4a26 	vadd.f32	s9, s14, s13
 800cc02:	ee33 4a85 	vadd.f32	s8, s7, s10
 800cc06:	ee66 6a27 	vmul.f32	s13, s12, s15
 800cc0a:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800cc0e:	ee35 5a63 	vsub.f32	s10, s10, s7
 800cc12:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800cc16:	ee77 7a05 	vadd.f32	s15, s14, s10
 800cc1a:	ee26 6a04 	vmul.f32	s12, s12, s8
 800cc1e:	ee65 5a84 	vmul.f32	s11, s11, s8
 800cc22:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800cc26:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800cc2a:	ee67 7a83 	vmul.f32	s15, s15, s6
 800cc2e:	ee27 7a03 	vmul.f32	s14, s14, s6
 800cc32:	3e01      	subs	r6, #1
 800cc34:	ed02 7a02 	vstr	s14, [r2, #-8]
 800cc38:	ed42 7a01 	vstr	s15, [r2, #-4]
 800cc3c:	f1a3 0308 	sub.w	r3, r3, #8
 800cc40:	f101 0108 	add.w	r1, r1, #8
 800cc44:	f100 0008 	add.w	r0, r0, #8
 800cc48:	f102 0208 	add.w	r2, r2, #8
 800cc4c:	d1c9      	bne.n	800cbe2 <arm_rfft_fast_f32+0x5e>
 800cc4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc52:	edd1 7a00 	vldr	s15, [r1]
 800cc56:	edd1 6a01 	vldr	s13, [r1, #4]
 800cc5a:	6941      	ldr	r1, [r0, #20]
 800cc5c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cc60:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cc64:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800cc68:	ee27 7a23 	vmul.f32	s14, s14, s7
 800cc6c:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800cc70:	3e01      	subs	r6, #1
 800cc72:	ed82 7a00 	vstr	s14, [r2]
 800cc76:	edc2 7a01 	vstr	s15, [r2, #4]
 800cc7a:	00f0      	lsls	r0, r6, #3
 800cc7c:	b3ee      	cbz	r6, 800ccfa <arm_rfft_fast_f32+0x176>
 800cc7e:	3808      	subs	r0, #8
 800cc80:	f101 0e10 	add.w	lr, r1, #16
 800cc84:	4420      	add	r0, r4
 800cc86:	f104 0110 	add.w	r1, r4, #16
 800cc8a:	f102 0c10 	add.w	ip, r2, #16
 800cc8e:	ed90 7a02 	vldr	s14, [r0, #8]
 800cc92:	ed51 6a02 	vldr	s13, [r1, #-8]
 800cc96:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800cc9a:	ed90 4a03 	vldr	s8, [r0, #12]
 800cc9e:	ed11 5a01 	vldr	s10, [r1, #-4]
 800cca2:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800cca6:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800ccaa:	ee74 4a05 	vadd.f32	s9, s8, s10
 800ccae:	ee26 3a27 	vmul.f32	s6, s12, s15
 800ccb2:	ee77 6a26 	vadd.f32	s13, s14, s13
 800ccb6:	ee35 5a44 	vsub.f32	s10, s10, s8
 800ccba:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800ccbe:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ccc2:	ee77 7a05 	vadd.f32	s15, s14, s10
 800ccc6:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ccca:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800ccce:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ccd2:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800ccd6:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ccda:	ee27 7a23 	vmul.f32	s14, s14, s7
 800ccde:	3e01      	subs	r6, #1
 800cce0:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800cce4:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800cce8:	f1a0 0008 	sub.w	r0, r0, #8
 800ccec:	f101 0108 	add.w	r1, r1, #8
 800ccf0:	f10e 0e08 	add.w	lr, lr, #8
 800ccf4:	f10c 0c08 	add.w	ip, ip, #8
 800ccf8:	d1c9      	bne.n	800cc8e <arm_rfft_fast_f32+0x10a>
 800ccfa:	461a      	mov	r2, r3
 800ccfc:	4629      	mov	r1, r5
 800ccfe:	4638      	mov	r0, r7
 800cd00:	2301      	movs	r3, #1
 800cd02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd06:	f000 bb2f 	b.w	800d368 <arm_cfft_f32>
 800cd0a:	bf00      	nop

0800cd0c <arm_cfft_radix8by2_f32>:
 800cd0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd10:	ed2d 8b08 	vpush	{d8-d11}
 800cd14:	4607      	mov	r7, r0
 800cd16:	4608      	mov	r0, r1
 800cd18:	f8b7 e000 	ldrh.w	lr, [r7]
 800cd1c:	687a      	ldr	r2, [r7, #4]
 800cd1e:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800cd22:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800cd26:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800cd2a:	f000 80b0 	beq.w	800ce8e <arm_cfft_radix8by2_f32+0x182>
 800cd2e:	008b      	lsls	r3, r1, #2
 800cd30:	3310      	adds	r3, #16
 800cd32:	18c6      	adds	r6, r0, r3
 800cd34:	3210      	adds	r2, #16
 800cd36:	4443      	add	r3, r8
 800cd38:	f100 0510 	add.w	r5, r0, #16
 800cd3c:	f108 0410 	add.w	r4, r8, #16
 800cd40:	ed54 1a04 	vldr	s3, [r4, #-16]
 800cd44:	ed54 6a03 	vldr	s13, [r4, #-12]
 800cd48:	ed13 4a04 	vldr	s8, [r3, #-16]
 800cd4c:	ed53 3a03 	vldr	s7, [r3, #-12]
 800cd50:	ed53 5a02 	vldr	s11, [r3, #-8]
 800cd54:	ed13 5a01 	vldr	s10, [r3, #-4]
 800cd58:	ed14 0a02 	vldr	s0, [r4, #-8]
 800cd5c:	ed54 7a01 	vldr	s15, [r4, #-4]
 800cd60:	ed16 2a04 	vldr	s4, [r6, #-16]
 800cd64:	ed56 2a03 	vldr	s5, [r6, #-12]
 800cd68:	ed15 6a03 	vldr	s12, [r5, #-12]
 800cd6c:	ed15 7a01 	vldr	s14, [r5, #-4]
 800cd70:	ed15 3a04 	vldr	s6, [r5, #-16]
 800cd74:	ed56 0a02 	vldr	s1, [r6, #-8]
 800cd78:	ed16 1a01 	vldr	s2, [r6, #-4]
 800cd7c:	ed55 4a02 	vldr	s9, [r5, #-8]
 800cd80:	ee73 ba21 	vadd.f32	s23, s6, s3
 800cd84:	ee36 ba26 	vadd.f32	s22, s12, s13
 800cd88:	ee37 aa27 	vadd.f32	s20, s14, s15
 800cd8c:	ee72 9a04 	vadd.f32	s19, s4, s8
 800cd90:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800cd94:	ee31 8a05 	vadd.f32	s16, s2, s10
 800cd98:	ee74 aa80 	vadd.f32	s21, s9, s0
 800cd9c:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800cda0:	ed45 ba04 	vstr	s23, [r5, #-16]
 800cda4:	ed05 ba03 	vstr	s22, [r5, #-12]
 800cda8:	ed45 aa02 	vstr	s21, [r5, #-8]
 800cdac:	ed05 aa01 	vstr	s20, [r5, #-4]
 800cdb0:	ed06 8a01 	vstr	s16, [r6, #-4]
 800cdb4:	ed46 9a04 	vstr	s19, [r6, #-16]
 800cdb8:	ed06 9a03 	vstr	s18, [r6, #-12]
 800cdbc:	ed46 8a02 	vstr	s17, [r6, #-8]
 800cdc0:	ee76 6a66 	vsub.f32	s13, s12, s13
 800cdc4:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800cdc8:	ed12 6a03 	vldr	s12, [r2, #-12]
 800cdcc:	ed52 2a04 	vldr	s5, [r2, #-16]
 800cdd0:	ee33 3a61 	vsub.f32	s6, s6, s3
 800cdd4:	ee34 4a42 	vsub.f32	s8, s8, s4
 800cdd8:	ee26 8a86 	vmul.f32	s16, s13, s12
 800cddc:	ee24 2a06 	vmul.f32	s4, s8, s12
 800cde0:	ee63 1a22 	vmul.f32	s3, s6, s5
 800cde4:	ee24 4a22 	vmul.f32	s8, s8, s5
 800cde8:	ee23 3a06 	vmul.f32	s6, s6, s12
 800cdec:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800cdf0:	ee23 6a86 	vmul.f32	s12, s7, s12
 800cdf4:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800cdf8:	ee36 6a04 	vadd.f32	s12, s12, s8
 800cdfc:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ce00:	ee72 3a63 	vsub.f32	s7, s4, s7
 800ce04:	ee71 2a88 	vadd.f32	s5, s3, s16
 800ce08:	ed44 6a03 	vstr	s13, [r4, #-12]
 800ce0c:	ed44 2a04 	vstr	s5, [r4, #-16]
 800ce10:	ed43 3a04 	vstr	s7, [r3, #-16]
 800ce14:	ed03 6a03 	vstr	s12, [r3, #-12]
 800ce18:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce1c:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800ce20:	ed12 7a01 	vldr	s14, [r2, #-4]
 800ce24:	ed52 5a02 	vldr	s11, [r2, #-8]
 800ce28:	ee35 6a41 	vsub.f32	s12, s10, s2
 800ce2c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800ce30:	ee67 3a87 	vmul.f32	s7, s15, s14
 800ce34:	ee26 5a87 	vmul.f32	s10, s13, s14
 800ce38:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800ce3c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ce40:	ee64 4a87 	vmul.f32	s9, s9, s14
 800ce44:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ce48:	ee26 7a07 	vmul.f32	s14, s12, s14
 800ce4c:	ee26 6a25 	vmul.f32	s12, s12, s11
 800ce50:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800ce54:	ee74 5a23 	vadd.f32	s11, s8, s7
 800ce58:	ee35 6a46 	vsub.f32	s12, s10, s12
 800ce5c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ce60:	f1be 0e01 	subs.w	lr, lr, #1
 800ce64:	ed44 5a02 	vstr	s11, [r4, #-8]
 800ce68:	f105 0510 	add.w	r5, r5, #16
 800ce6c:	ed44 7a01 	vstr	s15, [r4, #-4]
 800ce70:	f106 0610 	add.w	r6, r6, #16
 800ce74:	ed03 6a02 	vstr	s12, [r3, #-8]
 800ce78:	ed03 7a01 	vstr	s14, [r3, #-4]
 800ce7c:	f102 0210 	add.w	r2, r2, #16
 800ce80:	f104 0410 	add.w	r4, r4, #16
 800ce84:	f103 0310 	add.w	r3, r3, #16
 800ce88:	f47f af5a 	bne.w	800cd40 <arm_cfft_radix8by2_f32+0x34>
 800ce8c:	687a      	ldr	r2, [r7, #4]
 800ce8e:	b28c      	uxth	r4, r1
 800ce90:	4621      	mov	r1, r4
 800ce92:	2302      	movs	r3, #2
 800ce94:	f000 fae2 	bl	800d45c <arm_radix8_butterfly_f32>
 800ce98:	ecbd 8b08 	vpop	{d8-d11}
 800ce9c:	4621      	mov	r1, r4
 800ce9e:	687a      	ldr	r2, [r7, #4]
 800cea0:	4640      	mov	r0, r8
 800cea2:	2302      	movs	r3, #2
 800cea4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cea8:	f000 bad8 	b.w	800d45c <arm_radix8_butterfly_f32>

0800ceac <arm_cfft_radix8by4_f32>:
 800ceac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb0:	ed2d 8b0a 	vpush	{d8-d12}
 800ceb4:	8802      	ldrh	r2, [r0, #0]
 800ceb6:	ed91 6a00 	vldr	s12, [r1]
 800ceba:	b08f      	sub	sp, #60	@ 0x3c
 800cebc:	460f      	mov	r7, r1
 800cebe:	0852      	lsrs	r2, r2, #1
 800cec0:	6841      	ldr	r1, [r0, #4]
 800cec2:	900c      	str	r0, [sp, #48]	@ 0x30
 800cec4:	0093      	lsls	r3, r2, #2
 800cec6:	4638      	mov	r0, r7
 800cec8:	4418      	add	r0, r3
 800ceca:	4606      	mov	r6, r0
 800cecc:	9009      	str	r0, [sp, #36]	@ 0x24
 800cece:	4418      	add	r0, r3
 800ced0:	edd0 6a00 	vldr	s13, [r0]
 800ced4:	ed96 4a00 	vldr	s8, [r6]
 800ced8:	edd6 2a01 	vldr	s5, [r6, #4]
 800cedc:	edd0 7a01 	vldr	s15, [r0, #4]
 800cee0:	900a      	str	r0, [sp, #40]	@ 0x28
 800cee2:	ee76 5a26 	vadd.f32	s11, s12, s13
 800cee6:	4604      	mov	r4, r0
 800cee8:	4625      	mov	r5, r4
 800ceea:	441c      	add	r4, r3
 800ceec:	edd4 4a00 	vldr	s9, [r4]
 800cef0:	ed97 7a01 	vldr	s14, [r7, #4]
 800cef4:	ed94 3a01 	vldr	s6, [r4, #4]
 800cef8:	9401      	str	r4, [sp, #4]
 800cefa:	ee35 5a84 	vadd.f32	s10, s11, s8
 800cefe:	4630      	mov	r0, r6
 800cf00:	ee35 5a24 	vadd.f32	s10, s10, s9
 800cf04:	463e      	mov	r6, r7
 800cf06:	ee15 ea10 	vmov	lr, s10
 800cf0a:	ee76 6a66 	vsub.f32	s13, s12, s13
 800cf0e:	f846 eb08 	str.w	lr, [r6], #8
 800cf12:	ee37 6a27 	vadd.f32	s12, s14, s15
 800cf16:	ed90 5a01 	vldr	s10, [r0, #4]
 800cf1a:	9605      	str	r6, [sp, #20]
 800cf1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf20:	9e01      	ldr	r6, [sp, #4]
 800cf22:	9707      	str	r7, [sp, #28]
 800cf24:	ee76 3aa2 	vadd.f32	s7, s13, s5
 800cf28:	ed96 2a01 	vldr	s4, [r6, #4]
 800cf2c:	ee36 7a05 	vadd.f32	s14, s12, s10
 800cf30:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800cf34:	ee37 5ac4 	vsub.f32	s10, s15, s8
 800cf38:	ee77 7a84 	vadd.f32	s15, s15, s8
 800cf3c:	ee33 4ac3 	vsub.f32	s8, s7, s6
 800cf40:	4604      	mov	r4, r0
 800cf42:	46a3      	mov	fp, r4
 800cf44:	ee37 7a02 	vadd.f32	s14, s14, s4
 800cf48:	ee35 5a24 	vadd.f32	s10, s10, s9
 800cf4c:	ee14 8a10 	vmov	r8, s8
 800cf50:	46a4      	mov	ip, r4
 800cf52:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800cf56:	ed87 7a01 	vstr	s14, [r7, #4]
 800cf5a:	f84b 8b08 	str.w	r8, [fp], #8
 800cf5e:	f1ac 0704 	sub.w	r7, ip, #4
 800cf62:	ed8c 5a01 	vstr	s10, [ip, #4]
 800cf66:	f101 0c08 	add.w	ip, r1, #8
 800cf6a:	462c      	mov	r4, r5
 800cf6c:	f8cd c010 	str.w	ip, [sp, #16]
 800cf70:	ee15 ca90 	vmov	ip, s11
 800cf74:	ee36 6a62 	vsub.f32	s12, s12, s5
 800cf78:	f844 cb08 	str.w	ip, [r4], #8
 800cf7c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800cf80:	ee36 6a43 	vsub.f32	s12, s12, s6
 800cf84:	9406      	str	r4, [sp, #24]
 800cf86:	ee76 6a83 	vadd.f32	s13, s13, s6
 800cf8a:	f101 0410 	add.w	r4, r1, #16
 800cf8e:	0852      	lsrs	r2, r2, #1
 800cf90:	9402      	str	r4, [sp, #8]
 800cf92:	ed85 6a01 	vstr	s12, [r5, #4]
 800cf96:	462c      	mov	r4, r5
 800cf98:	f101 0518 	add.w	r5, r1, #24
 800cf9c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800cf9e:	46b2      	mov	sl, r6
 800cfa0:	9503      	str	r5, [sp, #12]
 800cfa2:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800cfa6:	3a02      	subs	r2, #2
 800cfa8:	ee16 5a90 	vmov	r5, s13
 800cfac:	46b6      	mov	lr, r6
 800cfae:	4630      	mov	r0, r6
 800cfb0:	0852      	lsrs	r2, r2, #1
 800cfb2:	f84a 5b08 	str.w	r5, [sl], #8
 800cfb6:	f1a0 0604 	sub.w	r6, r0, #4
 800cfba:	edce 7a01 	vstr	s15, [lr, #4]
 800cfbe:	9208      	str	r2, [sp, #32]
 800cfc0:	f000 8130 	beq.w	800d224 <arm_cfft_radix8by4_f32+0x378>
 800cfc4:	4691      	mov	r9, r2
 800cfc6:	9a07      	ldr	r2, [sp, #28]
 800cfc8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cfcc:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 800cfd0:	3b08      	subs	r3, #8
 800cfd2:	f102 0510 	add.w	r5, r2, #16
 800cfd6:	f101 0c20 	add.w	ip, r1, #32
 800cfda:	f1a4 020c 	sub.w	r2, r4, #12
 800cfde:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 800cfe2:	4433      	add	r3, r6
 800cfe4:	3410      	adds	r4, #16
 800cfe6:	4650      	mov	r0, sl
 800cfe8:	4659      	mov	r1, fp
 800cfea:	ed55 3a02 	vldr	s7, [r5, #-8]
 800cfee:	ed14 5a02 	vldr	s10, [r4, #-8]
 800cff2:	ed91 7a00 	vldr	s14, [r1]
 800cff6:	edd0 7a00 	vldr	s15, [r0]
 800cffa:	ed54 5a01 	vldr	s11, [r4, #-4]
 800cffe:	ed15 4a01 	vldr	s8, [r5, #-4]
 800d002:	edd0 6a01 	vldr	s13, [r0, #4]
 800d006:	ed91 6a01 	vldr	s12, [r1, #4]
 800d00a:	ee33 8a85 	vadd.f32	s16, s7, s10
 800d00e:	ee34 0a25 	vadd.f32	s0, s8, s11
 800d012:	ee78 4a07 	vadd.f32	s9, s16, s14
 800d016:	ee74 5a65 	vsub.f32	s11, s8, s11
 800d01a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800d01e:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800d022:	ed45 4a02 	vstr	s9, [r5, #-8]
 800d026:	edd1 4a01 	vldr	s9, [r1, #4]
 800d02a:	ed90 4a01 	vldr	s8, [r0, #4]
 800d02e:	ee70 4a24 	vadd.f32	s9, s0, s9
 800d032:	ee75 aa06 	vadd.f32	s21, s10, s12
 800d036:	ee74 4a84 	vadd.f32	s9, s9, s8
 800d03a:	ee35 aac7 	vsub.f32	s20, s11, s14
 800d03e:	ed45 4a01 	vstr	s9, [r5, #-4]
 800d042:	edd6 1a00 	vldr	s3, [r6]
 800d046:	edd7 0a00 	vldr	s1, [r7]
 800d04a:	ed92 4a02 	vldr	s8, [r2, #8]
 800d04e:	edd3 3a02 	vldr	s7, [r3, #8]
 800d052:	ed93 2a01 	vldr	s4, [r3, #4]
 800d056:	ed16 1a01 	vldr	s2, [r6, #-4]
 800d05a:	edd2 2a01 	vldr	s5, [r2, #4]
 800d05e:	ed57 9a01 	vldr	s19, [r7, #-4]
 800d062:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800d066:	ee39 3a81 	vadd.f32	s6, s19, s2
 800d06a:	ee74 8a84 	vadd.f32	s17, s9, s8
 800d06e:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800d072:	ee78 8aa3 	vadd.f32	s17, s17, s7
 800d076:	ee7a aae6 	vsub.f32	s21, s21, s13
 800d07a:	ee18 aa90 	vmov	sl, s17
 800d07e:	f847 a908 	str.w	sl, [r7], #-8
 800d082:	edd2 8a01 	vldr	s17, [r2, #4]
 800d086:	ed93 9a01 	vldr	s18, [r3, #4]
 800d08a:	ee73 8a28 	vadd.f32	s17, s6, s17
 800d08e:	ee3a aa27 	vadd.f32	s20, s20, s15
 800d092:	ee78 8a89 	vadd.f32	s17, s17, s18
 800d096:	ee74 0a63 	vsub.f32	s1, s8, s7
 800d09a:	edc7 8a01 	vstr	s17, [r7, #4]
 800d09e:	ed18 ba02 	vldr	s22, [r8, #-8]
 800d0a2:	ed58 8a01 	vldr	s17, [r8, #-4]
 800d0a6:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800d0aa:	ee6a ba28 	vmul.f32	s23, s20, s17
 800d0ae:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800d0b2:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800d0b6:	ee31 9a20 	vadd.f32	s18, s2, s1
 800d0ba:	ee79 9a82 	vadd.f32	s19, s19, s4
 800d0be:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800d0c2:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800d0c6:	ee69 baa8 	vmul.f32	s23, s19, s17
 800d0ca:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800d0ce:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800d0d2:	ee69 8a28 	vmul.f32	s17, s18, s17
 800d0d6:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800d0da:	ee1c aa10 	vmov	sl, s24
 800d0de:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800d0e2:	f841 ab08 	str.w	sl, [r1], #8
 800d0e6:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800d0ea:	ee3b bacb 	vsub.f32	s22, s23, s22
 800d0ee:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800d0f2:	ee33 3a62 	vsub.f32	s6, s6, s5
 800d0f6:	ed01 aa01 	vstr	s20, [r1, #-4]
 800d0fa:	edc2 8a01 	vstr	s17, [r2, #4]
 800d0fe:	ed82 ba02 	vstr	s22, [r2, #8]
 800d102:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800d106:	ee74 3a63 	vsub.f32	s7, s8, s7
 800d10a:	ee38 8a47 	vsub.f32	s16, s16, s14
 800d10e:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800d112:	ee30 0a46 	vsub.f32	s0, s0, s12
 800d116:	ee33 3a42 	vsub.f32	s6, s6, s4
 800d11a:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d11e:	ee30 0a66 	vsub.f32	s0, s0, s13
 800d122:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800d126:	ee63 8a04 	vmul.f32	s17, s6, s8
 800d12a:	ee28 aa24 	vmul.f32	s20, s16, s9
 800d12e:	ee60 9a04 	vmul.f32	s19, s0, s8
 800d132:	ee28 8a04 	vmul.f32	s16, s16, s8
 800d136:	ee20 0a24 	vmul.f32	s0, s0, s9
 800d13a:	ee63 3a84 	vmul.f32	s7, s7, s8
 800d13e:	ee39 4a68 	vsub.f32	s8, s18, s17
 800d142:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800d146:	ee14 aa10 	vmov	sl, s8
 800d14a:	ee30 0a48 	vsub.f32	s0, s0, s16
 800d14e:	ee63 4a24 	vmul.f32	s9, s6, s9
 800d152:	ed44 9a02 	vstr	s19, [r4, #-8]
 800d156:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800d15a:	ed04 0a01 	vstr	s0, [r4, #-4]
 800d15e:	f846 a908 	str.w	sl, [r6], #-8
 800d162:	ee35 6a46 	vsub.f32	s12, s10, s12
 800d166:	ee35 7a87 	vadd.f32	s14, s11, s14
 800d16a:	edc6 3a01 	vstr	s7, [r6, #4]
 800d16e:	ee76 6a26 	vadd.f32	s13, s12, s13
 800d172:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d176:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 800d17a:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 800d17e:	ee67 5a86 	vmul.f32	s11, s15, s12
 800d182:	ee26 5a87 	vmul.f32	s10, s13, s14
 800d186:	ee72 2a62 	vsub.f32	s5, s4, s5
 800d18a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800d18e:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800d192:	ee75 5a25 	vadd.f32	s11, s10, s11
 800d196:	ee62 0a86 	vmul.f32	s1, s5, s12
 800d19a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d19e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d1a2:	ee21 6a06 	vmul.f32	s12, s2, s12
 800d1a6:	ee62 2a87 	vmul.f32	s5, s5, s14
 800d1aa:	ee21 1a07 	vmul.f32	s2, s2, s14
 800d1ae:	ee15 aa90 	vmov	sl, s11
 800d1b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d1b6:	f840 ab08 	str.w	sl, [r0], #8
 800d1ba:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800d1be:	ee76 2a22 	vadd.f32	s5, s12, s5
 800d1c2:	f1b9 0901 	subs.w	r9, r9, #1
 800d1c6:	ed40 7a01 	vstr	s15, [r0, #-4]
 800d1ca:	f105 0508 	add.w	r5, r5, #8
 800d1ce:	ed83 1a02 	vstr	s2, [r3, #8]
 800d1d2:	edc3 2a01 	vstr	s5, [r3, #4]
 800d1d6:	f108 0808 	add.w	r8, r8, #8
 800d1da:	f1a2 0208 	sub.w	r2, r2, #8
 800d1de:	f10c 0c10 	add.w	ip, ip, #16
 800d1e2:	f104 0408 	add.w	r4, r4, #8
 800d1e6:	f10e 0e18 	add.w	lr, lr, #24
 800d1ea:	f1a3 0308 	sub.w	r3, r3, #8
 800d1ee:	f47f aefc 	bne.w	800cfea <arm_cfft_radix8by4_f32+0x13e>
 800d1f2:	9908      	ldr	r1, [sp, #32]
 800d1f4:	9802      	ldr	r0, [sp, #8]
 800d1f6:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 800d1fa:	00cb      	lsls	r3, r1, #3
 800d1fc:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800d200:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800d204:	9102      	str	r1, [sp, #8]
 800d206:	9905      	ldr	r1, [sp, #20]
 800d208:	4419      	add	r1, r3
 800d20a:	9105      	str	r1, [sp, #20]
 800d20c:	9904      	ldr	r1, [sp, #16]
 800d20e:	4419      	add	r1, r3
 800d210:	9104      	str	r1, [sp, #16]
 800d212:	9906      	ldr	r1, [sp, #24]
 800d214:	449b      	add	fp, r3
 800d216:	4419      	add	r1, r3
 800d218:	449a      	add	sl, r3
 800d21a:	9b03      	ldr	r3, [sp, #12]
 800d21c:	9106      	str	r1, [sp, #24]
 800d21e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d222:	9303      	str	r3, [sp, #12]
 800d224:	9a05      	ldr	r2, [sp, #20]
 800d226:	9806      	ldr	r0, [sp, #24]
 800d228:	ed92 4a00 	vldr	s8, [r2]
 800d22c:	ed90 7a00 	vldr	s14, [r0]
 800d230:	ed9b 3a00 	vldr	s6, [fp]
 800d234:	edda 3a00 	vldr	s7, [sl]
 800d238:	edd2 4a01 	vldr	s9, [r2, #4]
 800d23c:	edd0 6a01 	vldr	s13, [r0, #4]
 800d240:	ed9a 2a01 	vldr	s4, [sl, #4]
 800d244:	eddb 7a01 	vldr	s15, [fp, #4]
 800d248:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 800d24c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d24e:	ee34 6a07 	vadd.f32	s12, s8, s14
 800d252:	ee74 5aa6 	vadd.f32	s11, s9, s13
 800d256:	ee36 5a03 	vadd.f32	s10, s12, s6
 800d25a:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800d25e:	ee35 5a23 	vadd.f32	s10, s10, s7
 800d262:	ee34 7a47 	vsub.f32	s14, s8, s14
 800d266:	ed82 5a00 	vstr	s10, [r2]
 800d26a:	ed9b 5a01 	vldr	s10, [fp, #4]
 800d26e:	edda 4a01 	vldr	s9, [sl, #4]
 800d272:	ee35 5a85 	vadd.f32	s10, s11, s10
 800d276:	ee37 4a27 	vadd.f32	s8, s14, s15
 800d27a:	ee35 5a24 	vadd.f32	s10, s10, s9
 800d27e:	ee76 4ac3 	vsub.f32	s9, s13, s6
 800d282:	ed82 5a01 	vstr	s10, [r2, #4]
 800d286:	9a04      	ldr	r2, [sp, #16]
 800d288:	ee34 5aa3 	vadd.f32	s10, s9, s7
 800d28c:	edd2 1a00 	vldr	s3, [r2]
 800d290:	edd2 2a01 	vldr	s5, [r2, #4]
 800d294:	9a02      	ldr	r2, [sp, #8]
 800d296:	ee34 4a42 	vsub.f32	s8, s8, s4
 800d29a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800d29e:	ee64 4a21 	vmul.f32	s9, s8, s3
 800d2a2:	ee24 4a22 	vmul.f32	s8, s8, s5
 800d2a6:	ee65 2a22 	vmul.f32	s5, s10, s5
 800d2aa:	ee25 5a21 	vmul.f32	s10, s10, s3
 800d2ae:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800d2b2:	ee35 5a44 	vsub.f32	s10, s10, s8
 800d2b6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800d2ba:	edcb 2a00 	vstr	s5, [fp]
 800d2be:	ed8b 5a01 	vstr	s10, [fp, #4]
 800d2c2:	ed92 4a01 	vldr	s8, [r2, #4]
 800d2c6:	ed92 5a00 	vldr	s10, [r2]
 800d2ca:	9a03      	ldr	r2, [sp, #12]
 800d2cc:	ee36 6a63 	vsub.f32	s12, s12, s7
 800d2d0:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800d2d4:	ee66 4a05 	vmul.f32	s9, s12, s10
 800d2d8:	ee25 5a85 	vmul.f32	s10, s11, s10
 800d2dc:	ee26 6a04 	vmul.f32	s12, s12, s8
 800d2e0:	ee65 5a84 	vmul.f32	s11, s11, s8
 800d2e4:	ee35 6a46 	vsub.f32	s12, s10, s12
 800d2e8:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800d2ec:	ee76 6a83 	vadd.f32	s13, s13, s6
 800d2f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d2f4:	ed80 6a01 	vstr	s12, [r0, #4]
 800d2f8:	edc0 5a00 	vstr	s11, [r0]
 800d2fc:	edd2 5a01 	vldr	s11, [r2, #4]
 800d300:	9807      	ldr	r0, [sp, #28]
 800d302:	ee77 7a02 	vadd.f32	s15, s14, s4
 800d306:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800d30a:	edd2 6a00 	vldr	s13, [r2]
 800d30e:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800d312:	ee67 6a26 	vmul.f32	s13, s14, s13
 800d316:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d31a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800d31e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d322:	ee36 7a07 	vadd.f32	s14, s12, s14
 800d326:	edca 7a01 	vstr	s15, [sl, #4]
 800d32a:	ed8a 7a00 	vstr	s14, [sl]
 800d32e:	6872      	ldr	r2, [r6, #4]
 800d330:	4621      	mov	r1, r4
 800d332:	2304      	movs	r3, #4
 800d334:	f000 f892 	bl	800d45c <arm_radix8_butterfly_f32>
 800d338:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d33a:	6872      	ldr	r2, [r6, #4]
 800d33c:	4621      	mov	r1, r4
 800d33e:	2304      	movs	r3, #4
 800d340:	f000 f88c 	bl	800d45c <arm_radix8_butterfly_f32>
 800d344:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d346:	6872      	ldr	r2, [r6, #4]
 800d348:	4621      	mov	r1, r4
 800d34a:	2304      	movs	r3, #4
 800d34c:	f000 f886 	bl	800d45c <arm_radix8_butterfly_f32>
 800d350:	6872      	ldr	r2, [r6, #4]
 800d352:	9801      	ldr	r0, [sp, #4]
 800d354:	4621      	mov	r1, r4
 800d356:	2304      	movs	r3, #4
 800d358:	b00f      	add	sp, #60	@ 0x3c
 800d35a:	ecbd 8b0a 	vpop	{d8-d12}
 800d35e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d362:	f000 b87b 	b.w	800d45c <arm_radix8_butterfly_f32>
 800d366:	bf00      	nop

0800d368 <arm_cfft_f32>:
 800d368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d36c:	2a01      	cmp	r2, #1
 800d36e:	4606      	mov	r6, r0
 800d370:	4617      	mov	r7, r2
 800d372:	460c      	mov	r4, r1
 800d374:	4698      	mov	r8, r3
 800d376:	8805      	ldrh	r5, [r0, #0]
 800d378:	d054      	beq.n	800d424 <arm_cfft_f32+0xbc>
 800d37a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800d37e:	d04c      	beq.n	800d41a <arm_cfft_f32+0xb2>
 800d380:	d916      	bls.n	800d3b0 <arm_cfft_f32+0x48>
 800d382:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800d386:	d01a      	beq.n	800d3be <arm_cfft_f32+0x56>
 800d388:	d95c      	bls.n	800d444 <arm_cfft_f32+0xdc>
 800d38a:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800d38e:	d044      	beq.n	800d41a <arm_cfft_f32+0xb2>
 800d390:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800d394:	d105      	bne.n	800d3a2 <arm_cfft_f32+0x3a>
 800d396:	2301      	movs	r3, #1
 800d398:	6872      	ldr	r2, [r6, #4]
 800d39a:	4629      	mov	r1, r5
 800d39c:	4620      	mov	r0, r4
 800d39e:	f000 f85d 	bl	800d45c <arm_radix8_butterfly_f32>
 800d3a2:	f1b8 0f00 	cmp.w	r8, #0
 800d3a6:	d111      	bne.n	800d3cc <arm_cfft_f32+0x64>
 800d3a8:	2f01      	cmp	r7, #1
 800d3aa:	d016      	beq.n	800d3da <arm_cfft_f32+0x72>
 800d3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3b0:	2d20      	cmp	r5, #32
 800d3b2:	d032      	beq.n	800d41a <arm_cfft_f32+0xb2>
 800d3b4:	d94a      	bls.n	800d44c <arm_cfft_f32+0xe4>
 800d3b6:	2d40      	cmp	r5, #64	@ 0x40
 800d3b8:	d0ed      	beq.n	800d396 <arm_cfft_f32+0x2e>
 800d3ba:	2d80      	cmp	r5, #128	@ 0x80
 800d3bc:	d1f1      	bne.n	800d3a2 <arm_cfft_f32+0x3a>
 800d3be:	4621      	mov	r1, r4
 800d3c0:	4630      	mov	r0, r6
 800d3c2:	f7ff fca3 	bl	800cd0c <arm_cfft_radix8by2_f32>
 800d3c6:	f1b8 0f00 	cmp.w	r8, #0
 800d3ca:	d0ed      	beq.n	800d3a8 <arm_cfft_f32+0x40>
 800d3cc:	68b2      	ldr	r2, [r6, #8]
 800d3ce:	89b1      	ldrh	r1, [r6, #12]
 800d3d0:	4620      	mov	r0, r4
 800d3d2:	f7f2 ff0d 	bl	80001f0 <arm_bitreversal_32>
 800d3d6:	2f01      	cmp	r7, #1
 800d3d8:	d1e8      	bne.n	800d3ac <arm_cfft_f32+0x44>
 800d3da:	ee07 5a90 	vmov	s15, r5
 800d3de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d3e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800d3ea:	2d00      	cmp	r5, #0
 800d3ec:	d0de      	beq.n	800d3ac <arm_cfft_f32+0x44>
 800d3ee:	f104 0108 	add.w	r1, r4, #8
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	429d      	cmp	r5, r3
 800d3f8:	f101 0108 	add.w	r1, r1, #8
 800d3fc:	ed11 7a04 	vldr	s14, [r1, #-16]
 800d400:	ed51 7a03 	vldr	s15, [r1, #-12]
 800d404:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d408:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d40c:	ed01 7a04 	vstr	s14, [r1, #-16]
 800d410:	ed41 7a03 	vstr	s15, [r1, #-12]
 800d414:	d1ee      	bne.n	800d3f4 <arm_cfft_f32+0x8c>
 800d416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d41a:	4621      	mov	r1, r4
 800d41c:	4630      	mov	r0, r6
 800d41e:	f7ff fd45 	bl	800ceac <arm_cfft_radix8by4_f32>
 800d422:	e7be      	b.n	800d3a2 <arm_cfft_f32+0x3a>
 800d424:	b1ad      	cbz	r5, 800d452 <arm_cfft_f32+0xea>
 800d426:	f101 030c 	add.w	r3, r1, #12
 800d42a:	2200      	movs	r2, #0
 800d42c:	ed53 7a02 	vldr	s15, [r3, #-8]
 800d430:	3201      	adds	r2, #1
 800d432:	eef1 7a67 	vneg.f32	s15, s15
 800d436:	4295      	cmp	r5, r2
 800d438:	ed43 7a02 	vstr	s15, [r3, #-8]
 800d43c:	f103 0308 	add.w	r3, r3, #8
 800d440:	d1f4      	bne.n	800d42c <arm_cfft_f32+0xc4>
 800d442:	e79a      	b.n	800d37a <arm_cfft_f32+0x12>
 800d444:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800d448:	d0a5      	beq.n	800d396 <arm_cfft_f32+0x2e>
 800d44a:	e7aa      	b.n	800d3a2 <arm_cfft_f32+0x3a>
 800d44c:	2d10      	cmp	r5, #16
 800d44e:	d0b6      	beq.n	800d3be <arm_cfft_f32+0x56>
 800d450:	e7a7      	b.n	800d3a2 <arm_cfft_f32+0x3a>
 800d452:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800d456:	d894      	bhi.n	800d382 <arm_cfft_f32+0x1a>
 800d458:	e7aa      	b.n	800d3b0 <arm_cfft_f32+0x48>
 800d45a:	bf00      	nop

0800d45c <arm_radix8_butterfly_f32>:
 800d45c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d460:	ed2d 8b10 	vpush	{d8-d15}
 800d464:	461c      	mov	r4, r3
 800d466:	b09d      	sub	sp, #116	@ 0x74
 800d468:	4603      	mov	r3, r0
 800d46a:	3304      	adds	r3, #4
 800d46c:	ed9f bac4 	vldr	s22, [pc, #784]	@ 800d780 <arm_radix8_butterfly_f32+0x324>
 800d470:	9019      	str	r0, [sp, #100]	@ 0x64
 800d472:	921a      	str	r2, [sp, #104]	@ 0x68
 800d474:	468b      	mov	fp, r1
 800d476:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d478:	468a      	mov	sl, r1
 800d47a:	46a1      	mov	r9, r4
 800d47c:	4607      	mov	r7, r0
 800d47e:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800d482:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800d486:	eb03 0508 	add.w	r5, r3, r8
 800d48a:	195c      	adds	r4, r3, r5
 800d48c:	00de      	lsls	r6, r3, #3
 800d48e:	191a      	adds	r2, r3, r4
 800d490:	9600      	str	r6, [sp, #0]
 800d492:	1898      	adds	r0, r3, r2
 800d494:	4619      	mov	r1, r3
 800d496:	9e00      	ldr	r6, [sp, #0]
 800d498:	9311      	str	r3, [sp, #68]	@ 0x44
 800d49a:	4401      	add	r1, r0
 800d49c:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800d4a0:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800d4a4:	19be      	adds	r6, r7, r6
 800d4a6:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 800d4aa:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 800d4ae:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 800d4b2:	9f00      	ldr	r7, [sp, #0]
 800d4b4:	011b      	lsls	r3, r3, #4
 800d4b6:	eb06 0e07 	add.w	lr, r6, r7
 800d4ba:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 800d4bc:	9302      	str	r3, [sp, #8]
 800d4be:	3204      	adds	r2, #4
 800d4c0:	3104      	adds	r1, #4
 800d4c2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d4c6:	f04f 0c00 	mov.w	ip, #0
 800d4ca:	edde 7a00 	vldr	s15, [lr]
 800d4ce:	edd6 6a00 	vldr	s13, [r6]
 800d4d2:	ed95 2a00 	vldr	s4, [r5]
 800d4d6:	ed17 aa01 	vldr	s20, [r7, #-4]
 800d4da:	edd4 4a00 	vldr	s9, [r4]
 800d4de:	ed90 5a00 	vldr	s10, [r0]
 800d4e2:	ed12 7a01 	vldr	s14, [r2, #-4]
 800d4e6:	ed51 0a01 	vldr	s1, [r1, #-4]
 800d4ea:	ee77 8a85 	vadd.f32	s17, s15, s10
 800d4ee:	ee76 3a87 	vadd.f32	s7, s13, s14
 800d4f2:	ee32 4a20 	vadd.f32	s8, s4, s1
 800d4f6:	ee3a 3a24 	vadd.f32	s6, s20, s9
 800d4fa:	ee33 6a84 	vadd.f32	s12, s7, s8
 800d4fe:	ee73 5a28 	vadd.f32	s11, s6, s17
 800d502:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d506:	ee75 6a86 	vadd.f32	s13, s11, s12
 800d50a:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800d50e:	ed47 6a01 	vstr	s13, [r7, #-4]
 800d512:	edc4 5a00 	vstr	s11, [r4]
 800d516:	ed92 9a00 	vldr	s18, [r2]
 800d51a:	ed95 1a01 	vldr	s2, [r5, #4]
 800d51e:	edd6 5a01 	vldr	s11, [r6, #4]
 800d522:	ed91 6a00 	vldr	s12, [r1]
 800d526:	edd7 2a00 	vldr	s5, [r7]
 800d52a:	edd4 1a01 	vldr	s3, [r4, #4]
 800d52e:	edde 6a01 	vldr	s13, [lr, #4]
 800d532:	edd0 9a01 	vldr	s19, [r0, #4]
 800d536:	ee72 0a60 	vsub.f32	s1, s4, s1
 800d53a:	ee71 aa46 	vsub.f32	s21, s2, s12
 800d53e:	ee35 2ac9 	vsub.f32	s4, s11, s18
 800d542:	ee37 0a60 	vsub.f32	s0, s14, s1
 800d546:	ee32 8a2a 	vadd.f32	s16, s4, s21
 800d54a:	ee37 7a20 	vadd.f32	s14, s14, s1
 800d54e:	ee32 2a6a 	vsub.f32	s4, s4, s21
 800d552:	ee37 5ac5 	vsub.f32	s10, s15, s10
 800d556:	ee75 5a89 	vadd.f32	s11, s11, s18
 800d55a:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800d55e:	ee7a 4a64 	vsub.f32	s9, s20, s9
 800d562:	ee31 6a06 	vadd.f32	s12, s2, s12
 800d566:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800d56a:	ee32 1aa1 	vadd.f32	s2, s5, s3
 800d56e:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800d572:	ee72 1ae1 	vsub.f32	s3, s5, s3
 800d576:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800d57a:	ee62 2a0b 	vmul.f32	s5, s4, s22
 800d57e:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800d582:	ee33 3a68 	vsub.f32	s6, s6, s17
 800d586:	ee36 0a88 	vadd.f32	s0, s13, s16
 800d58a:	ee75 8a86 	vadd.f32	s17, s11, s12
 800d58e:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800d592:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800d596:	ee74 6ae0 	vsub.f32	s13, s9, s1
 800d59a:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800d59e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800d5a2:	ee75 4a27 	vadd.f32	s9, s10, s15
 800d5a6:	ee71 5a49 	vsub.f32	s11, s2, s18
 800d5aa:	ee31 2a09 	vadd.f32	s4, s2, s18
 800d5ae:	ee75 7a67 	vsub.f32	s15, s10, s15
 800d5b2:	ee31 1aa2 	vadd.f32	s2, s3, s5
 800d5b6:	ee71 2ae2 	vsub.f32	s5, s3, s5
 800d5ba:	ee73 0a06 	vadd.f32	s1, s6, s12
 800d5be:	ee75 1ac4 	vsub.f32	s3, s11, s8
 800d5c2:	ee36 5a87 	vadd.f32	s10, s13, s14
 800d5c6:	ee32 8a28 	vadd.f32	s16, s4, s17
 800d5ca:	ee33 6a46 	vsub.f32	s12, s6, s12
 800d5ce:	ee34 4a25 	vadd.f32	s8, s8, s11
 800d5d2:	ee33 3a80 	vadd.f32	s6, s7, s0
 800d5d6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d5da:	ee71 5a64 	vsub.f32	s11, s2, s9
 800d5de:	ee72 6ae7 	vsub.f32	s13, s5, s15
 800d5e2:	ee32 2a68 	vsub.f32	s4, s4, s17
 800d5e6:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800d5ea:	ee74 4a81 	vadd.f32	s9, s9, s2
 800d5ee:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800d5f2:	44dc      	add	ip, fp
 800d5f4:	45e2      	cmp	sl, ip
 800d5f6:	ed87 8a00 	vstr	s16, [r7]
 800d5fa:	ed84 2a01 	vstr	s4, [r4, #4]
 800d5fe:	441f      	add	r7, r3
 800d600:	edce 0a00 	vstr	s1, [lr]
 800d604:	441c      	add	r4, r3
 800d606:	ed80 6a00 	vstr	s12, [r0]
 800d60a:	edce 1a01 	vstr	s3, [lr, #4]
 800d60e:	ed80 4a01 	vstr	s8, [r0, #4]
 800d612:	449e      	add	lr, r3
 800d614:	ed86 3a00 	vstr	s6, [r6]
 800d618:	4418      	add	r0, r3
 800d61a:	ed41 3a01 	vstr	s7, [r1, #-4]
 800d61e:	ed02 5a01 	vstr	s10, [r2, #-4]
 800d622:	ed85 7a00 	vstr	s14, [r5]
 800d626:	edc6 5a01 	vstr	s11, [r6, #4]
 800d62a:	edc1 4a00 	vstr	s9, [r1]
 800d62e:	441e      	add	r6, r3
 800d630:	edc2 6a00 	vstr	s13, [r2]
 800d634:	4419      	add	r1, r3
 800d636:	edc5 7a01 	vstr	s15, [r5, #4]
 800d63a:	441a      	add	r2, r3
 800d63c:	441d      	add	r5, r3
 800d63e:	f63f af44 	bhi.w	800d4ca <arm_radix8_butterfly_f32+0x6e>
 800d642:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d644:	2a07      	cmp	r2, #7
 800d646:	f240 81f5 	bls.w	800da34 <arm_radix8_butterfly_f32+0x5d8>
 800d64a:	f108 0101 	add.w	r1, r8, #1
 800d64e:	188f      	adds	r7, r1, r2
 800d650:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 800d654:	19d6      	adds	r6, r2, r7
 800d656:	eb08 0c09 	add.w	ip, r8, r9
 800d65a:	1994      	adds	r4, r2, r6
 800d65c:	eb0c 0e09 	add.w	lr, ip, r9
 800d660:	4610      	mov	r0, r2
 800d662:	9701      	str	r7, [sp, #4]
 800d664:	4420      	add	r0, r4
 800d666:	eb0e 0709 	add.w	r7, lr, r9
 800d66a:	1815      	adds	r5, r2, r0
 800d66c:	eb07 0209 	add.w	r2, r7, r9
 800d670:	9203      	str	r2, [sp, #12]
 800d672:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d674:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d678:	9117      	str	r1, [sp, #92]	@ 0x5c
 800d67a:	440a      	add	r2, r1
 800d67c:	9900      	ldr	r1, [sp, #0]
 800d67e:	3108      	adds	r1, #8
 800d680:	9100      	str	r1, [sp, #0]
 800d682:	9902      	ldr	r1, [sp, #8]
 800d684:	3108      	adds	r1, #8
 800d686:	9102      	str	r1, [sp, #8]
 800d688:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800d68a:	00ff      	lsls	r7, r7, #3
 800d68c:	9715      	str	r7, [sp, #84]	@ 0x54
 800d68e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800d692:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800d696:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800d69a:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800d69c:	9903      	ldr	r1, [sp, #12]
 800d69e:	19d7      	adds	r7, r2, r7
 800d6a0:	00c9      	lsls	r1, r1, #3
 800d6a2:	9114      	str	r1, [sp, #80]	@ 0x50
 800d6a4:	9710      	str	r7, [sp, #64]	@ 0x40
 800d6a6:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800d6a8:	9f00      	ldr	r7, [sp, #0]
 800d6aa:	19cf      	adds	r7, r1, r7
 800d6ac:	970d      	str	r7, [sp, #52]	@ 0x34
 800d6ae:	9f02      	ldr	r7, [sp, #8]
 800d6b0:	19cf      	adds	r7, r1, r7
 800d6b2:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800d6b6:	970c      	str	r7, [sp, #48]	@ 0x30
 800d6b8:	9f01      	ldr	r7, [sp, #4]
 800d6ba:	f8cd e058 	str.w	lr, [sp, #88]	@ 0x58
 800d6be:	3504      	adds	r5, #4
 800d6c0:	3004      	adds	r0, #4
 800d6c2:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 800d6c6:	9508      	str	r5, [sp, #32]
 800d6c8:	9009      	str	r0, [sp, #36]	@ 0x24
 800d6ca:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 800d6cc:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800d6ce:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 800d6d2:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800d6d6:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800d6da:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d6dc:	f8cd e038 	str.w	lr, [sp, #56]	@ 0x38
 800d6e0:	1945      	adds	r5, r0, r5
 800d6e2:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800d6e6:	460f      	mov	r7, r1
 800d6e8:	3404      	adds	r4, #4
 800d6ea:	4641      	mov	r1, r8
 800d6ec:	1841      	adds	r1, r0, r1
 800d6ee:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 800d6f2:	940a      	str	r4, [sp, #40]	@ 0x28
 800d6f4:	eb00 0c06 	add.w	ip, r0, r6
 800d6f8:	f8cd 804c 	str.w	r8, [sp, #76]	@ 0x4c
 800d6fc:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d6fe:	9506      	str	r5, [sp, #24]
 800d700:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800d702:	9105      	str	r1, [sp, #20]
 800d704:	4639      	mov	r1, r7
 800d706:	1905      	adds	r5, r0, r4
 800d708:	3108      	adds	r1, #8
 800d70a:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800d70c:	9507      	str	r5, [sp, #28]
 800d70e:	910f      	str	r1, [sp, #60]	@ 0x3c
 800d710:	ea4f 1509 	mov.w	r5, r9, lsl #4
 800d714:	2101      	movs	r1, #1
 800d716:	eb00 0e06 	add.w	lr, r0, r6
 800d71a:	9518      	str	r5, [sp, #96]	@ 0x60
 800d71c:	9404      	str	r4, [sp, #16]
 800d71e:	9103      	str	r1, [sp, #12]
 800d720:	4620      	mov	r0, r4
 800d722:	4689      	mov	r9, r1
 800d724:	9e06      	ldr	r6, [sp, #24]
 800d726:	ed90 fa00 	vldr	s30, [r0]
 800d72a:	edd6 7a01 	vldr	s15, [r6, #4]
 800d72e:	edd0 ba01 	vldr	s23, [r0, #4]
 800d732:	edcd 7a00 	vstr	s15, [sp]
 800d736:	a80d      	add	r0, sp, #52	@ 0x34
 800d738:	edde 7a01 	vldr	s15, [lr, #4]
 800d73c:	9c05      	ldr	r4, [sp, #20]
 800d73e:	9d07      	ldr	r5, [sp, #28]
 800d740:	edd2 fa00 	vldr	s31, [r2]
 800d744:	ed92 ca01 	vldr	s24, [r2, #4]
 800d748:	edcd 7a01 	vstr	s15, [sp, #4]
 800d74c:	c807      	ldmia	r0, {r0, r1, r2}
 800d74e:	eddc 7a01 	vldr	s15, [ip, #4]
 800d752:	edd4 ea00 	vldr	s29, [r4]
 800d756:	ed95 ea00 	vldr	s28, [r5]
 800d75a:	edd6 da00 	vldr	s27, [r6]
 800d75e:	edd4 aa01 	vldr	s21, [r4, #4]
 800d762:	ed95 aa01 	vldr	s20, [r5, #4]
 800d766:	ed9e da00 	vldr	s26, [lr]
 800d76a:	eddc ca00 	vldr	s25, [ip]
 800d76e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d772:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800d774:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d776:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d778:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800d77a:	edcd 7a02 	vstr	s15, [sp, #8]
 800d77e:	e001      	b.n	800d784 <arm_radix8_butterfly_f32+0x328>
 800d780:	3f3504f3 	.word	0x3f3504f3
 800d784:	ed16 6a01 	vldr	s12, [r6, #-4]
 800d788:	ed91 5a00 	vldr	s10, [r1]
 800d78c:	ed57 9a01 	vldr	s19, [r7, #-4]
 800d790:	edd5 7a00 	vldr	s15, [r5]
 800d794:	ed18 7a01 	vldr	s14, [r8, #-4]
 800d798:	edd2 3a00 	vldr	s7, [r2]
 800d79c:	ed94 3a00 	vldr	s6, [r4]
 800d7a0:	ed90 2a00 	vldr	s4, [r0]
 800d7a4:	ed92 0a01 	vldr	s0, [r2, #4]
 800d7a8:	ee33 8a85 	vadd.f32	s16, s7, s10
 800d7ac:	ee32 1a06 	vadd.f32	s2, s4, s12
 800d7b0:	ee33 4a29 	vadd.f32	s8, s6, s19
 800d7b4:	ee77 4a87 	vadd.f32	s9, s15, s14
 800d7b8:	ee78 1a04 	vadd.f32	s3, s16, s8
 800d7bc:	ee71 6a24 	vadd.f32	s13, s2, s9
 800d7c0:	ee32 2a46 	vsub.f32	s4, s4, s12
 800d7c4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800d7c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d7cc:	ed82 6a00 	vstr	s12, [r2]
 800d7d0:	edd5 8a01 	vldr	s17, [r5, #4]
 800d7d4:	ed90 9a01 	vldr	s18, [r0, #4]
 800d7d8:	edd6 2a00 	vldr	s5, [r6]
 800d7dc:	ed98 7a00 	vldr	s14, [r8]
 800d7e0:	edd4 0a01 	vldr	s1, [r4, #4]
 800d7e4:	ed91 6a01 	vldr	s12, [r1, #4]
 800d7e8:	edd7 5a00 	vldr	s11, [r7]
 800d7ec:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800d7f0:	ee33 3a69 	vsub.f32	s6, s6, s19
 800d7f4:	ee39 5a62 	vsub.f32	s10, s18, s5
 800d7f8:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800d7fc:	ee38 4a44 	vsub.f32	s8, s16, s8
 800d800:	ee38 7a87 	vadd.f32	s14, s17, s14
 800d804:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800d808:	ee79 2a22 	vadd.f32	s5, s18, s5
 800d80c:	ee75 8a69 	vsub.f32	s17, s10, s19
 800d810:	ee32 9a27 	vadd.f32	s18, s4, s15
 800d814:	ee35 5a29 	vadd.f32	s10, s10, s19
 800d818:	ee72 7a67 	vsub.f32	s15, s4, s15
 800d81c:	ee30 2a06 	vadd.f32	s4, s0, s12
 800d820:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800d824:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800d828:	ee32 9a08 	vadd.f32	s18, s4, s16
 800d82c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800d830:	ee32 2a48 	vsub.f32	s4, s4, s16
 800d834:	ee71 4a64 	vsub.f32	s9, s2, s9
 800d838:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800d83c:	ee32 1a87 	vadd.f32	s2, s5, s14
 800d840:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800d844:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800d848:	ee30 6a46 	vsub.f32	s12, s0, s12
 800d84c:	ee73 0a29 	vadd.f32	s1, s6, s19
 800d850:	ee36 0a28 	vadd.f32	s0, s12, s17
 800d854:	ee33 3a69 	vsub.f32	s6, s6, s19
 800d858:	ee32 7a64 	vsub.f32	s14, s4, s9
 800d85c:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800d860:	ee36 6a68 	vsub.f32	s12, s12, s17
 800d864:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800d868:	ee75 8a85 	vadd.f32	s17, s11, s10
 800d86c:	ee74 3a22 	vadd.f32	s7, s8, s5
 800d870:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800d874:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800d878:	ee79 1a41 	vsub.f32	s3, s18, s2
 800d87c:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800d880:	ee76 5a43 	vsub.f32	s11, s12, s6
 800d884:	ee74 2a62 	vsub.f32	s5, s8, s5
 800d888:	ee74 4a82 	vadd.f32	s9, s9, s4
 800d88c:	ee30 4a60 	vsub.f32	s8, s0, s1
 800d890:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800d894:	ee30 0a80 	vadd.f32	s0, s1, s0
 800d898:	ee77 9a85 	vadd.f32	s19, s15, s10
 800d89c:	ee33 6a06 	vadd.f32	s12, s6, s12
 800d8a0:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800d8a4:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800d8a8:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800d8ac:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800d8b0:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800d8b4:	ee39 1a01 	vadd.f32	s2, s18, s2
 800d8b8:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800d8bc:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800d8c0:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800d8c4:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800d8c8:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800d8cc:	ee35 3a03 	vadd.f32	s6, s10, s6
 800d8d0:	ee72 6a66 	vsub.f32	s13, s4, s13
 800d8d4:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800d8d8:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800d8dc:	ed9d 4a02 	vldr	s8, [sp, #8]
 800d8e0:	ed82 1a01 	vstr	s2, [r2, #4]
 800d8e4:	ee77 3a63 	vsub.f32	s7, s14, s7
 800d8e8:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800d8ec:	ed9d 7a01 	vldr	s14, [sp, #4]
 800d8f0:	ed81 3a00 	vstr	s6, [r1]
 800d8f4:	ee30 9a89 	vadd.f32	s18, s1, s18
 800d8f8:	ee32 2a05 	vadd.f32	s4, s4, s10
 800d8fc:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800d900:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800d904:	ee67 2a22 	vmul.f32	s5, s14, s5
 800d908:	ee64 1a00 	vmul.f32	s3, s8, s0
 800d90c:	ee27 7a24 	vmul.f32	s14, s14, s9
 800d910:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800d914:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800d918:	ee64 8a28 	vmul.f32	s17, s8, s17
 800d91c:	ed9d 4a00 	vldr	s8, [sp]
 800d920:	edc1 6a01 	vstr	s13, [r1, #4]
 800d924:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800d928:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800d92c:	ee64 9a29 	vmul.f32	s19, s8, s19
 800d930:	ee24 4a25 	vmul.f32	s8, s8, s11
 800d934:	ee30 7a87 	vadd.f32	s14, s1, s14
 800d938:	ee74 4a84 	vadd.f32	s9, s9, s8
 800d93c:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800d940:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800d944:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800d948:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800d94c:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800d950:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800d954:	ee75 1a21 	vadd.f32	s3, s10, s3
 800d958:	ee30 0a68 	vsub.f32	s0, s0, s17
 800d95c:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800d960:	ee70 0a84 	vadd.f32	s1, s1, s8
 800d964:	ee36 6a67 	vsub.f32	s12, s12, s15
 800d968:	44d9      	add	r9, fp
 800d96a:	45ca      	cmp	sl, r9
 800d96c:	ed84 9a00 	vstr	s18, [r4]
 800d970:	edc4 3a01 	vstr	s7, [r4, #4]
 800d974:	441a      	add	r2, r3
 800d976:	ed07 7a01 	vstr	s14, [r7, #-4]
 800d97a:	edc7 2a00 	vstr	s5, [r7]
 800d97e:	4419      	add	r1, r3
 800d980:	ed80 2a00 	vstr	s4, [r0]
 800d984:	ed80 8a01 	vstr	s16, [r0, #4]
 800d988:	441c      	add	r4, r3
 800d98a:	ed48 1a01 	vstr	s3, [r8, #-4]
 800d98e:	ed88 0a00 	vstr	s0, [r8]
 800d992:	441f      	add	r7, r3
 800d994:	ed46 4a01 	vstr	s9, [r6, #-4]
 800d998:	4418      	add	r0, r3
 800d99a:	edc6 9a00 	vstr	s19, [r6]
 800d99e:	4498      	add	r8, r3
 800d9a0:	edc5 0a00 	vstr	s1, [r5]
 800d9a4:	ed85 6a01 	vstr	s12, [r5, #4]
 800d9a8:	441e      	add	r6, r3
 800d9aa:	441d      	add	r5, r3
 800d9ac:	f63f aeea 	bhi.w	800d784 <arm_radix8_butterfly_f32+0x328>
 800d9b0:	9a03      	ldr	r2, [sp, #12]
 800d9b2:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800d9b4:	3201      	adds	r2, #1
 800d9b6:	4611      	mov	r1, r2
 800d9b8:	9203      	str	r2, [sp, #12]
 800d9ba:	9a04      	ldr	r2, [sp, #16]
 800d9bc:	4402      	add	r2, r0
 800d9be:	9204      	str	r2, [sp, #16]
 800d9c0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800d9c2:	9a05      	ldr	r2, [sp, #20]
 800d9c4:	4402      	add	r2, r0
 800d9c6:	9205      	str	r2, [sp, #20]
 800d9c8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800d9ca:	9a07      	ldr	r2, [sp, #28]
 800d9cc:	4402      	add	r2, r0
 800d9ce:	9207      	str	r2, [sp, #28]
 800d9d0:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800d9d2:	9a06      	ldr	r2, [sp, #24]
 800d9d4:	4402      	add	r2, r0
 800d9d6:	9206      	str	r2, [sp, #24]
 800d9d8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d9da:	4496      	add	lr, r2
 800d9dc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d9de:	4494      	add	ip, r2
 800d9e0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d9e2:	3208      	adds	r2, #8
 800d9e4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d9e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d9e8:	3208      	adds	r2, #8
 800d9ea:	920e      	str	r2, [sp, #56]	@ 0x38
 800d9ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d9ee:	3208      	adds	r2, #8
 800d9f0:	920d      	str	r2, [sp, #52]	@ 0x34
 800d9f2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d9f4:	3208      	adds	r2, #8
 800d9f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800d9f8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d9fa:	3208      	adds	r2, #8
 800d9fc:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d9fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800da00:	3208      	adds	r2, #8
 800da02:	920a      	str	r2, [sp, #40]	@ 0x28
 800da04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da06:	3208      	adds	r2, #8
 800da08:	9209      	str	r2, [sp, #36]	@ 0x24
 800da0a:	9a08      	ldr	r2, [sp, #32]
 800da0c:	3208      	adds	r2, #8
 800da0e:	9208      	str	r2, [sp, #32]
 800da10:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800da12:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800da14:	4288      	cmp	r0, r1
 800da16:	4622      	mov	r2, r4
 800da18:	d007      	beq.n	800da2a <arm_radix8_butterfly_f32+0x5ce>
 800da1a:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800da1c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800da20:	4621      	mov	r1, r4
 800da22:	4401      	add	r1, r0
 800da24:	9110      	str	r1, [sp, #64]	@ 0x40
 800da26:	9804      	ldr	r0, [sp, #16]
 800da28:	e67c      	b.n	800d724 <arm_radix8_butterfly_f32+0x2c8>
 800da2a:	4683      	mov	fp, r0
 800da2c:	f8bd 905c 	ldrh.w	r9, [sp, #92]	@ 0x5c
 800da30:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 800da32:	e524      	b.n	800d47e <arm_radix8_butterfly_f32+0x22>
 800da34:	b01d      	add	sp, #116	@ 0x74
 800da36:	ecbd 8b10 	vpop	{d8-d15}
 800da3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da3e:	bf00      	nop

0800da40 <_ZdlPvj>:
 800da40:	f000 b8a0 	b.w	800db84 <_ZdlPv>

0800da44 <_ZdaPv>:
 800da44:	f000 b89e 	b.w	800db84 <_ZdlPv>

0800da48 <_Znwj>:
 800da48:	2801      	cmp	r0, #1
 800da4a:	bf38      	it	cc
 800da4c:	2001      	movcc	r0, #1
 800da4e:	b510      	push	{r4, lr}
 800da50:	4604      	mov	r4, r0
 800da52:	4620      	mov	r0, r4
 800da54:	f002 fb9c 	bl	8010190 <malloc>
 800da58:	b100      	cbz	r0, 800da5c <_Znwj+0x14>
 800da5a:	bd10      	pop	{r4, pc}
 800da5c:	f000 f894 	bl	800db88 <_ZSt15get_new_handlerv>
 800da60:	b908      	cbnz	r0, 800da66 <_Znwj+0x1e>
 800da62:	f002 fb8d 	bl	8010180 <abort>
 800da66:	4780      	blx	r0
 800da68:	e7f3      	b.n	800da52 <_Znwj+0xa>

0800da6a <_Znaj>:
 800da6a:	f7ff bfed 	b.w	800da48 <_Znwj>

0800da6e <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 800da6e:	b10a      	cbz	r2, 800da74 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 800da70:	f002 bfa3 	b.w	80109ba <memcpy>
 800da74:	4770      	bx	lr

0800da76 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>:
 800da76:	1e08      	subs	r0, r1, #0
 800da78:	b508      	push	{r3, lr}
 800da7a:	da01      	bge.n	800da80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j+0xa>
 800da7c:	f000 f88c 	bl	800db98 <_ZSt17__throw_bad_allocv>
 800da80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800da84:	f7ff bfe0 	b.w	800da48 <_Znwj>

0800da88 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 800da88:	f850 3b08 	ldr.w	r3, [r0], #8
 800da8c:	1a1b      	subs	r3, r3, r0
 800da8e:	4258      	negs	r0, r3
 800da90:	4158      	adcs	r0, r3
 800da92:	4770      	bx	lr

0800da94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800da94:	680b      	ldr	r3, [r1, #0]
 800da96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da9a:	b510      	push	{r4, lr}
 800da9c:	d302      	bcc.n	800daa4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800da9e:	480b      	ldr	r0, [pc, #44]	@ (800dacc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 800daa0:	f000 f880 	bl	800dba4 <_ZSt20__throw_length_errorPKc>
 800daa4:	4293      	cmp	r3, r2
 800daa6:	d90b      	bls.n	800dac0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800daa8:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800daac:	ea4f 0442 	mov.w	r4, r2, lsl #1
 800dab0:	d206      	bcs.n	800dac0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800dab2:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800dab6:	bf2a      	itet	cs
 800dab8:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 800dabc:	600c      	strcc	r4, [r1, #0]
 800dabe:	600b      	strcs	r3, [r1, #0]
 800dac0:	6809      	ldr	r1, [r1, #0]
 800dac2:	3101      	adds	r1, #1
 800dac4:	f7ff ffd7 	bl	800da76 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>
 800dac8:	bd10      	pop	{r4, pc}
 800daca:	bf00      	nop
 800dacc:	0802abb0 	.word	0x0802abb0

0800dad0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
 800dad0:	6800      	ldr	r0, [r0, #0]
 800dad2:	f000 b857 	b.w	800db84 <_ZdlPv>

0800dad6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800dad6:	b510      	push	{r4, lr}
 800dad8:	4604      	mov	r4, r0
 800dada:	f7ff ffd5 	bl	800da88 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800dade:	b918      	cbnz	r0, 800dae8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x12>
 800dae0:	68a1      	ldr	r1, [r4, #8]
 800dae2:	4620      	mov	r0, r4
 800dae4:	f7ff fff4 	bl	800dad0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
 800dae8:	bd10      	pop	{r4, pc}

0800daea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800daea:	2a01      	cmp	r2, #1
 800daec:	b410      	push	{r4}
 800daee:	d104      	bne.n	800dafa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 800daf0:	780a      	ldrb	r2, [r1, #0]
 800daf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800daf6:	7002      	strb	r2, [r0, #0]
 800daf8:	4770      	bx	lr
 800dafa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dafe:	f7ff bfb6 	b.w	800da6e <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

0800db02 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 800db02:	b508      	push	{r3, lr}
 800db04:	1a52      	subs	r2, r2, r1
 800db06:	f7ff fff0 	bl	800daea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800db0a:	bd08      	pop	{r3, pc}

0800db0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800db0c:	b510      	push	{r4, lr}
 800db0e:	4604      	mov	r4, r0
 800db10:	f7ff ffe1 	bl	800dad6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800db14:	4620      	mov	r0, r4
 800db16:	bd10      	pop	{r4, pc}

0800db18 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800db18:	6800      	ldr	r0, [r0, #0]
 800db1a:	4770      	bx	lr

0800db1c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 800db1c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800db1e:	1a53      	subs	r3, r2, r1
 800db20:	2b0f      	cmp	r3, #15
 800db22:	4604      	mov	r4, r0
 800db24:	460d      	mov	r5, r1
 800db26:	4616      	mov	r6, r2
 800db28:	9301      	str	r3, [sp, #4]
 800db2a:	d906      	bls.n	800db3a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x1e>
 800db2c:	2200      	movs	r2, #0
 800db2e:	a901      	add	r1, sp, #4
 800db30:	f7ff ffb0 	bl	800da94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800db34:	9b01      	ldr	r3, [sp, #4]
 800db36:	6020      	str	r0, [r4, #0]
 800db38:	60a3      	str	r3, [r4, #8]
 800db3a:	4632      	mov	r2, r6
 800db3c:	4629      	mov	r1, r5
 800db3e:	6820      	ldr	r0, [r4, #0]
 800db40:	f7ff ffdf 	bl	800db02 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800db44:	9b01      	ldr	r3, [sp, #4]
 800db46:	6822      	ldr	r2, [r4, #0]
 800db48:	6063      	str	r3, [r4, #4]
 800db4a:	2100      	movs	r1, #0
 800db4c:	54d1      	strb	r1, [r2, r3]
 800db4e:	b002      	add	sp, #8
 800db50:	bd70      	pop	{r4, r5, r6, pc}
	...

0800db54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800db54:	b538      	push	{r3, r4, r5, lr}
 800db56:	f100 0308 	add.w	r3, r0, #8
 800db5a:	4604      	mov	r4, r0
 800db5c:	6003      	str	r3, [r0, #0]
 800db5e:	460d      	mov	r5, r1
 800db60:	b911      	cbnz	r1, 800db68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x14>
 800db62:	4807      	ldr	r0, [pc, #28]	@ (800db80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x2c>)
 800db64:	f000 f81b 	bl	800db9e <_ZSt19__throw_logic_errorPKc>
 800db68:	4608      	mov	r0, r1
 800db6a:	f7f2 fbf1 	bl	8000350 <strlen>
 800db6e:	f04f 0300 	mov.w	r3, #0
 800db72:	182a      	adds	r2, r5, r0
 800db74:	4629      	mov	r1, r5
 800db76:	4620      	mov	r0, r4
 800db78:	f7ff ffd0 	bl	800db1c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800db7c:	4620      	mov	r0, r4
 800db7e:	bd38      	pop	{r3, r4, r5, pc}
 800db80:	0802abc8 	.word	0x0802abc8

0800db84 <_ZdlPv>:
 800db84:	f002 bb0c 	b.w	80101a0 <free>

0800db88 <_ZSt15get_new_handlerv>:
 800db88:	4b02      	ldr	r3, [pc, #8]	@ (800db94 <_ZSt15get_new_handlerv+0xc>)
 800db8a:	6818      	ldr	r0, [r3, #0]
 800db8c:	f3bf 8f5b 	dmb	ish
 800db90:	4770      	bx	lr
 800db92:	bf00      	nop
 800db94:	20015fb4 	.word	0x20015fb4

0800db98 <_ZSt17__throw_bad_allocv>:
 800db98:	b508      	push	{r3, lr}
 800db9a:	f002 faf1 	bl	8010180 <abort>

0800db9e <_ZSt19__throw_logic_errorPKc>:
 800db9e:	b508      	push	{r3, lr}
 800dba0:	f002 faee 	bl	8010180 <abort>

0800dba4 <_ZSt20__throw_length_errorPKc>:
 800dba4:	b508      	push	{r3, lr}
 800dba6:	f002 faeb 	bl	8010180 <abort>
 800dbaa:	0000      	movs	r0, r0
 800dbac:	0000      	movs	r0, r0
	...

0800dbb0 <log>:
 800dbb0:	b538      	push	{r3, r4, r5, lr}
 800dbb2:	ed2d 8b02 	vpush	{d8}
 800dbb6:	ec55 4b10 	vmov	r4, r5, d0
 800dbba:	f000 fbc9 	bl	800e350 <__ieee754_log>
 800dbbe:	4622      	mov	r2, r4
 800dbc0:	462b      	mov	r3, r5
 800dbc2:	4620      	mov	r0, r4
 800dbc4:	4629      	mov	r1, r5
 800dbc6:	eeb0 8a40 	vmov.f32	s16, s0
 800dbca:	eef0 8a60 	vmov.f32	s17, s1
 800dbce:	f7f3 f81d 	bl	8000c0c <__aeabi_dcmpun>
 800dbd2:	b998      	cbnz	r0, 800dbfc <log+0x4c>
 800dbd4:	2200      	movs	r2, #0
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	4620      	mov	r0, r4
 800dbda:	4629      	mov	r1, r5
 800dbdc:	f7f3 f80c 	bl	8000bf8 <__aeabi_dcmpgt>
 800dbe0:	b960      	cbnz	r0, 800dbfc <log+0x4c>
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	4620      	mov	r0, r4
 800dbe8:	4629      	mov	r1, r5
 800dbea:	f7f2 ffdd 	bl	8000ba8 <__aeabi_dcmpeq>
 800dbee:	b160      	cbz	r0, 800dc0a <log+0x5a>
 800dbf0:	f002 feb6 	bl	8010960 <__errno>
 800dbf4:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800dc20 <log+0x70>
 800dbf8:	2322      	movs	r3, #34	@ 0x22
 800dbfa:	6003      	str	r3, [r0, #0]
 800dbfc:	eeb0 0a48 	vmov.f32	s0, s16
 800dc00:	eef0 0a68 	vmov.f32	s1, s17
 800dc04:	ecbd 8b02 	vpop	{d8}
 800dc08:	bd38      	pop	{r3, r4, r5, pc}
 800dc0a:	f002 fea9 	bl	8010960 <__errno>
 800dc0e:	ecbd 8b02 	vpop	{d8}
 800dc12:	2321      	movs	r3, #33	@ 0x21
 800dc14:	6003      	str	r3, [r0, #0]
 800dc16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc1a:	4803      	ldr	r0, [pc, #12]	@ (800dc28 <log+0x78>)
 800dc1c:	f000 b924 	b.w	800de68 <nan>
 800dc20:	00000000 	.word	0x00000000
 800dc24:	fff00000 	.word	0xfff00000
 800dc28:	0802abff 	.word	0x0802abff

0800dc2c <pow>:
 800dc2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc2e:	ed2d 8b02 	vpush	{d8}
 800dc32:	eeb0 8a40 	vmov.f32	s16, s0
 800dc36:	eef0 8a60 	vmov.f32	s17, s1
 800dc3a:	ec55 4b11 	vmov	r4, r5, d1
 800dc3e:	f000 fd3f 	bl	800e6c0 <__ieee754_pow>
 800dc42:	4622      	mov	r2, r4
 800dc44:	462b      	mov	r3, r5
 800dc46:	4620      	mov	r0, r4
 800dc48:	4629      	mov	r1, r5
 800dc4a:	ec57 6b10 	vmov	r6, r7, d0
 800dc4e:	f7f2 ffdd 	bl	8000c0c <__aeabi_dcmpun>
 800dc52:	2800      	cmp	r0, #0
 800dc54:	d13b      	bne.n	800dcce <pow+0xa2>
 800dc56:	ec51 0b18 	vmov	r0, r1, d8
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	f7f2 ffa3 	bl	8000ba8 <__aeabi_dcmpeq>
 800dc62:	b1b8      	cbz	r0, 800dc94 <pow+0x68>
 800dc64:	2200      	movs	r2, #0
 800dc66:	2300      	movs	r3, #0
 800dc68:	4620      	mov	r0, r4
 800dc6a:	4629      	mov	r1, r5
 800dc6c:	f7f2 ff9c 	bl	8000ba8 <__aeabi_dcmpeq>
 800dc70:	2800      	cmp	r0, #0
 800dc72:	d146      	bne.n	800dd02 <pow+0xd6>
 800dc74:	ec45 4b10 	vmov	d0, r4, r5
 800dc78:	f000 f8ea 	bl	800de50 <finite>
 800dc7c:	b338      	cbz	r0, 800dcce <pow+0xa2>
 800dc7e:	2200      	movs	r2, #0
 800dc80:	2300      	movs	r3, #0
 800dc82:	4620      	mov	r0, r4
 800dc84:	4629      	mov	r1, r5
 800dc86:	f7f2 ff99 	bl	8000bbc <__aeabi_dcmplt>
 800dc8a:	b300      	cbz	r0, 800dcce <pow+0xa2>
 800dc8c:	f002 fe68 	bl	8010960 <__errno>
 800dc90:	2322      	movs	r3, #34	@ 0x22
 800dc92:	e01b      	b.n	800dccc <pow+0xa0>
 800dc94:	ec47 6b10 	vmov	d0, r6, r7
 800dc98:	f000 f8da 	bl	800de50 <finite>
 800dc9c:	b9e0      	cbnz	r0, 800dcd8 <pow+0xac>
 800dc9e:	eeb0 0a48 	vmov.f32	s0, s16
 800dca2:	eef0 0a68 	vmov.f32	s1, s17
 800dca6:	f000 f8d3 	bl	800de50 <finite>
 800dcaa:	b1a8      	cbz	r0, 800dcd8 <pow+0xac>
 800dcac:	ec45 4b10 	vmov	d0, r4, r5
 800dcb0:	f000 f8ce 	bl	800de50 <finite>
 800dcb4:	b180      	cbz	r0, 800dcd8 <pow+0xac>
 800dcb6:	4632      	mov	r2, r6
 800dcb8:	463b      	mov	r3, r7
 800dcba:	4630      	mov	r0, r6
 800dcbc:	4639      	mov	r1, r7
 800dcbe:	f7f2 ffa5 	bl	8000c0c <__aeabi_dcmpun>
 800dcc2:	2800      	cmp	r0, #0
 800dcc4:	d0e2      	beq.n	800dc8c <pow+0x60>
 800dcc6:	f002 fe4b 	bl	8010960 <__errno>
 800dcca:	2321      	movs	r3, #33	@ 0x21
 800dccc:	6003      	str	r3, [r0, #0]
 800dcce:	ecbd 8b02 	vpop	{d8}
 800dcd2:	ec47 6b10 	vmov	d0, r6, r7
 800dcd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcd8:	2200      	movs	r2, #0
 800dcda:	2300      	movs	r3, #0
 800dcdc:	4630      	mov	r0, r6
 800dcde:	4639      	mov	r1, r7
 800dce0:	f7f2 ff62 	bl	8000ba8 <__aeabi_dcmpeq>
 800dce4:	2800      	cmp	r0, #0
 800dce6:	d0f2      	beq.n	800dcce <pow+0xa2>
 800dce8:	eeb0 0a48 	vmov.f32	s0, s16
 800dcec:	eef0 0a68 	vmov.f32	s1, s17
 800dcf0:	f000 f8ae 	bl	800de50 <finite>
 800dcf4:	2800      	cmp	r0, #0
 800dcf6:	d0ea      	beq.n	800dcce <pow+0xa2>
 800dcf8:	ec45 4b10 	vmov	d0, r4, r5
 800dcfc:	f000 f8a8 	bl	800de50 <finite>
 800dd00:	e7c3      	b.n	800dc8a <pow+0x5e>
 800dd02:	4f01      	ldr	r7, [pc, #4]	@ (800dd08 <pow+0xdc>)
 800dd04:	2600      	movs	r6, #0
 800dd06:	e7e2      	b.n	800dcce <pow+0xa2>
 800dd08:	3ff00000 	.word	0x3ff00000
 800dd0c:	00000000 	.word	0x00000000

0800dd10 <cos>:
 800dd10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd12:	ec53 2b10 	vmov	r2, r3, d0
 800dd16:	4826      	ldr	r0, [pc, #152]	@ (800ddb0 <cos+0xa0>)
 800dd18:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800dd1c:	4281      	cmp	r1, r0
 800dd1e:	d806      	bhi.n	800dd2e <cos+0x1e>
 800dd20:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800dda8 <cos+0x98>
 800dd24:	b005      	add	sp, #20
 800dd26:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd2a:	f000 b98d 	b.w	800e048 <__kernel_cos>
 800dd2e:	4821      	ldr	r0, [pc, #132]	@ (800ddb4 <cos+0xa4>)
 800dd30:	4281      	cmp	r1, r0
 800dd32:	d908      	bls.n	800dd46 <cos+0x36>
 800dd34:	4610      	mov	r0, r2
 800dd36:	4619      	mov	r1, r3
 800dd38:	f7f2 fb16 	bl	8000368 <__aeabi_dsub>
 800dd3c:	ec41 0b10 	vmov	d0, r0, r1
 800dd40:	b005      	add	sp, #20
 800dd42:	f85d fb04 	ldr.w	pc, [sp], #4
 800dd46:	4668      	mov	r0, sp
 800dd48:	f001 fa06 	bl	800f158 <__ieee754_rem_pio2>
 800dd4c:	f000 0003 	and.w	r0, r0, #3
 800dd50:	2801      	cmp	r0, #1
 800dd52:	d00b      	beq.n	800dd6c <cos+0x5c>
 800dd54:	2802      	cmp	r0, #2
 800dd56:	d015      	beq.n	800dd84 <cos+0x74>
 800dd58:	b9d8      	cbnz	r0, 800dd92 <cos+0x82>
 800dd5a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd5e:	ed9d 0b00 	vldr	d0, [sp]
 800dd62:	f000 f971 	bl	800e048 <__kernel_cos>
 800dd66:	ec51 0b10 	vmov	r0, r1, d0
 800dd6a:	e7e7      	b.n	800dd3c <cos+0x2c>
 800dd6c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd70:	ed9d 0b00 	vldr	d0, [sp]
 800dd74:	f000 fa30 	bl	800e1d8 <__kernel_sin>
 800dd78:	ec53 2b10 	vmov	r2, r3, d0
 800dd7c:	4610      	mov	r0, r2
 800dd7e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800dd82:	e7db      	b.n	800dd3c <cos+0x2c>
 800dd84:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd88:	ed9d 0b00 	vldr	d0, [sp]
 800dd8c:	f000 f95c 	bl	800e048 <__kernel_cos>
 800dd90:	e7f2      	b.n	800dd78 <cos+0x68>
 800dd92:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd96:	ed9d 0b00 	vldr	d0, [sp]
 800dd9a:	2001      	movs	r0, #1
 800dd9c:	f000 fa1c 	bl	800e1d8 <__kernel_sin>
 800dda0:	e7e1      	b.n	800dd66 <cos+0x56>
 800dda2:	bf00      	nop
 800dda4:	f3af 8000 	nop.w
	...
 800ddb0:	3fe921fb 	.word	0x3fe921fb
 800ddb4:	7fefffff 	.word	0x7fefffff

0800ddb8 <logf>:
 800ddb8:	b508      	push	{r3, lr}
 800ddba:	ed2d 8b02 	vpush	{d8}
 800ddbe:	eeb0 8a40 	vmov.f32	s16, s0
 800ddc2:	f001 fbcd 	bl	800f560 <__ieee754_logf>
 800ddc6:	eeb4 8a48 	vcmp.f32	s16, s16
 800ddca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddce:	d60f      	bvs.n	800ddf0 <logf+0x38>
 800ddd0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ddd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddd8:	dc0a      	bgt.n	800ddf0 <logf+0x38>
 800ddda:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ddde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dde2:	d108      	bne.n	800ddf6 <logf+0x3e>
 800dde4:	f002 fdbc 	bl	8010960 <__errno>
 800dde8:	2322      	movs	r3, #34	@ 0x22
 800ddea:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800de0c <logf+0x54>
 800ddee:	6003      	str	r3, [r0, #0]
 800ddf0:	ecbd 8b02 	vpop	{d8}
 800ddf4:	bd08      	pop	{r3, pc}
 800ddf6:	f002 fdb3 	bl	8010960 <__errno>
 800ddfa:	ecbd 8b02 	vpop	{d8}
 800ddfe:	2321      	movs	r3, #33	@ 0x21
 800de00:	6003      	str	r3, [r0, #0]
 800de02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800de06:	4802      	ldr	r0, [pc, #8]	@ (800de10 <logf+0x58>)
 800de08:	f000 b872 	b.w	800def0 <nanf>
 800de0c:	ff800000 	.word	0xff800000
 800de10:	0802abff 	.word	0x0802abff

0800de14 <sqrtf>:
 800de14:	b508      	push	{r3, lr}
 800de16:	ed2d 8b02 	vpush	{d8}
 800de1a:	eeb0 8a40 	vmov.f32	s16, s0
 800de1e:	f000 f86d 	bl	800defc <__ieee754_sqrtf>
 800de22:	eeb4 8a48 	vcmp.f32	s16, s16
 800de26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de2a:	d60c      	bvs.n	800de46 <sqrtf+0x32>
 800de2c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800de4c <sqrtf+0x38>
 800de30:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800de34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de38:	d505      	bpl.n	800de46 <sqrtf+0x32>
 800de3a:	f002 fd91 	bl	8010960 <__errno>
 800de3e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800de42:	2321      	movs	r3, #33	@ 0x21
 800de44:	6003      	str	r3, [r0, #0]
 800de46:	ecbd 8b02 	vpop	{d8}
 800de4a:	bd08      	pop	{r3, pc}
 800de4c:	00000000 	.word	0x00000000

0800de50 <finite>:
 800de50:	b082      	sub	sp, #8
 800de52:	ed8d 0b00 	vstr	d0, [sp]
 800de56:	9801      	ldr	r0, [sp, #4]
 800de58:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800de5c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800de60:	0fc0      	lsrs	r0, r0, #31
 800de62:	b002      	add	sp, #8
 800de64:	4770      	bx	lr
	...

0800de68 <nan>:
 800de68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800de70 <nan+0x8>
 800de6c:	4770      	bx	lr
 800de6e:	bf00      	nop
 800de70:	00000000 	.word	0x00000000
 800de74:	7ff80000 	.word	0x7ff80000

0800de78 <with_errno>:
 800de78:	b510      	push	{r4, lr}
 800de7a:	ed2d 8b02 	vpush	{d8}
 800de7e:	eeb0 8a40 	vmov.f32	s16, s0
 800de82:	eef0 8a60 	vmov.f32	s17, s1
 800de86:	4604      	mov	r4, r0
 800de88:	f002 fd6a 	bl	8010960 <__errno>
 800de8c:	eeb0 0a48 	vmov.f32	s0, s16
 800de90:	eef0 0a68 	vmov.f32	s1, s17
 800de94:	ecbd 8b02 	vpop	{d8}
 800de98:	6004      	str	r4, [r0, #0]
 800de9a:	bd10      	pop	{r4, pc}

0800de9c <xflow>:
 800de9c:	4603      	mov	r3, r0
 800de9e:	b507      	push	{r0, r1, r2, lr}
 800dea0:	ec51 0b10 	vmov	r0, r1, d0
 800dea4:	b183      	cbz	r3, 800dec8 <xflow+0x2c>
 800dea6:	4602      	mov	r2, r0
 800dea8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800deac:	e9cd 2300 	strd	r2, r3, [sp]
 800deb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800deb4:	f7f2 fc10 	bl	80006d8 <__aeabi_dmul>
 800deb8:	ec41 0b10 	vmov	d0, r0, r1
 800debc:	2022      	movs	r0, #34	@ 0x22
 800debe:	b003      	add	sp, #12
 800dec0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dec4:	f7ff bfd8 	b.w	800de78 <with_errno>
 800dec8:	4602      	mov	r2, r0
 800deca:	460b      	mov	r3, r1
 800decc:	e7ee      	b.n	800deac <xflow+0x10>
	...

0800ded0 <__math_uflow>:
 800ded0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ded8 <__math_uflow+0x8>
 800ded4:	f7ff bfe2 	b.w	800de9c <xflow>
 800ded8:	00000000 	.word	0x00000000
 800dedc:	10000000 	.word	0x10000000

0800dee0 <__math_oflow>:
 800dee0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dee8 <__math_oflow+0x8>
 800dee4:	f7ff bfda 	b.w	800de9c <xflow>
 800dee8:	00000000 	.word	0x00000000
 800deec:	70000000 	.word	0x70000000

0800def0 <nanf>:
 800def0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800def8 <nanf+0x8>
 800def4:	4770      	bx	lr
 800def6:	bf00      	nop
 800def8:	7fc00000 	.word	0x7fc00000

0800defc <__ieee754_sqrtf>:
 800defc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800df00:	4770      	bx	lr
 800df02:	0000      	movs	r0, r0
 800df04:	0000      	movs	r0, r0
	...

0800df08 <ceil>:
 800df08:	ec51 0b10 	vmov	r0, r1, d0
 800df0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800df10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df14:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800df18:	2e13      	cmp	r6, #19
 800df1a:	460c      	mov	r4, r1
 800df1c:	4605      	mov	r5, r0
 800df1e:	4680      	mov	r8, r0
 800df20:	dc2e      	bgt.n	800df80 <ceil+0x78>
 800df22:	2e00      	cmp	r6, #0
 800df24:	da11      	bge.n	800df4a <ceil+0x42>
 800df26:	a332      	add	r3, pc, #200	@ (adr r3, 800dff0 <ceil+0xe8>)
 800df28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df2c:	f7f2 fa1e 	bl	800036c <__adddf3>
 800df30:	2200      	movs	r2, #0
 800df32:	2300      	movs	r3, #0
 800df34:	f7f2 fe60 	bl	8000bf8 <__aeabi_dcmpgt>
 800df38:	b120      	cbz	r0, 800df44 <ceil+0x3c>
 800df3a:	2c00      	cmp	r4, #0
 800df3c:	db4f      	blt.n	800dfde <ceil+0xd6>
 800df3e:	4325      	orrs	r5, r4
 800df40:	d151      	bne.n	800dfe6 <ceil+0xde>
 800df42:	462c      	mov	r4, r5
 800df44:	4621      	mov	r1, r4
 800df46:	4628      	mov	r0, r5
 800df48:	e023      	b.n	800df92 <ceil+0x8a>
 800df4a:	4f2b      	ldr	r7, [pc, #172]	@ (800dff8 <ceil+0xf0>)
 800df4c:	4137      	asrs	r7, r6
 800df4e:	ea01 0307 	and.w	r3, r1, r7
 800df52:	4303      	orrs	r3, r0
 800df54:	d01d      	beq.n	800df92 <ceil+0x8a>
 800df56:	a326      	add	r3, pc, #152	@ (adr r3, 800dff0 <ceil+0xe8>)
 800df58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5c:	f7f2 fa06 	bl	800036c <__adddf3>
 800df60:	2200      	movs	r2, #0
 800df62:	2300      	movs	r3, #0
 800df64:	f7f2 fe48 	bl	8000bf8 <__aeabi_dcmpgt>
 800df68:	2800      	cmp	r0, #0
 800df6a:	d0eb      	beq.n	800df44 <ceil+0x3c>
 800df6c:	2c00      	cmp	r4, #0
 800df6e:	bfc2      	ittt	gt
 800df70:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 800df74:	4133      	asrgt	r3, r6
 800df76:	18e4      	addgt	r4, r4, r3
 800df78:	ea24 0407 	bic.w	r4, r4, r7
 800df7c:	2500      	movs	r5, #0
 800df7e:	e7e1      	b.n	800df44 <ceil+0x3c>
 800df80:	2e33      	cmp	r6, #51	@ 0x33
 800df82:	dd0a      	ble.n	800df9a <ceil+0x92>
 800df84:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800df88:	d103      	bne.n	800df92 <ceil+0x8a>
 800df8a:	4602      	mov	r2, r0
 800df8c:	460b      	mov	r3, r1
 800df8e:	f7f2 f9ed 	bl	800036c <__adddf3>
 800df92:	ec41 0b10 	vmov	d0, r0, r1
 800df96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df9a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800df9e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800dfa2:	40df      	lsrs	r7, r3
 800dfa4:	4238      	tst	r0, r7
 800dfa6:	d0f4      	beq.n	800df92 <ceil+0x8a>
 800dfa8:	a311      	add	r3, pc, #68	@ (adr r3, 800dff0 <ceil+0xe8>)
 800dfaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfae:	f7f2 f9dd 	bl	800036c <__adddf3>
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	f7f2 fe1f 	bl	8000bf8 <__aeabi_dcmpgt>
 800dfba:	2800      	cmp	r0, #0
 800dfbc:	d0c2      	beq.n	800df44 <ceil+0x3c>
 800dfbe:	2c00      	cmp	r4, #0
 800dfc0:	dd0a      	ble.n	800dfd8 <ceil+0xd0>
 800dfc2:	2e14      	cmp	r6, #20
 800dfc4:	d101      	bne.n	800dfca <ceil+0xc2>
 800dfc6:	3401      	adds	r4, #1
 800dfc8:	e006      	b.n	800dfd8 <ceil+0xd0>
 800dfca:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800dfce:	2301      	movs	r3, #1
 800dfd0:	40b3      	lsls	r3, r6
 800dfd2:	441d      	add	r5, r3
 800dfd4:	45a8      	cmp	r8, r5
 800dfd6:	d8f6      	bhi.n	800dfc6 <ceil+0xbe>
 800dfd8:	ea25 0507 	bic.w	r5, r5, r7
 800dfdc:	e7b2      	b.n	800df44 <ceil+0x3c>
 800dfde:	2500      	movs	r5, #0
 800dfe0:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800dfe4:	e7ae      	b.n	800df44 <ceil+0x3c>
 800dfe6:	4c05      	ldr	r4, [pc, #20]	@ (800dffc <ceil+0xf4>)
 800dfe8:	2500      	movs	r5, #0
 800dfea:	e7ab      	b.n	800df44 <ceil+0x3c>
 800dfec:	f3af 8000 	nop.w
 800dff0:	8800759c 	.word	0x8800759c
 800dff4:	7e37e43c 	.word	0x7e37e43c
 800dff8:	000fffff 	.word	0x000fffff
 800dffc:	3ff00000 	.word	0x3ff00000

0800e000 <roundf>:
 800e000:	ee10 0a10 	vmov	r0, s0
 800e004:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800e008:	3a7f      	subs	r2, #127	@ 0x7f
 800e00a:	2a16      	cmp	r2, #22
 800e00c:	dc15      	bgt.n	800e03a <roundf+0x3a>
 800e00e:	2a00      	cmp	r2, #0
 800e010:	da08      	bge.n	800e024 <roundf+0x24>
 800e012:	3201      	adds	r2, #1
 800e014:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800e018:	d101      	bne.n	800e01e <roundf+0x1e>
 800e01a:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800e01e:	ee00 3a10 	vmov	s0, r3
 800e022:	4770      	bx	lr
 800e024:	4907      	ldr	r1, [pc, #28]	@ (800e044 <roundf+0x44>)
 800e026:	4111      	asrs	r1, r2
 800e028:	4201      	tst	r1, r0
 800e02a:	d0fa      	beq.n	800e022 <roundf+0x22>
 800e02c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800e030:	4113      	asrs	r3, r2
 800e032:	4403      	add	r3, r0
 800e034:	ea23 0301 	bic.w	r3, r3, r1
 800e038:	e7f1      	b.n	800e01e <roundf+0x1e>
 800e03a:	2a80      	cmp	r2, #128	@ 0x80
 800e03c:	d1f1      	bne.n	800e022 <roundf+0x22>
 800e03e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e042:	4770      	bx	lr
 800e044:	007fffff 	.word	0x007fffff

0800e048 <__kernel_cos>:
 800e048:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e04c:	ec57 6b10 	vmov	r6, r7, d0
 800e050:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e054:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800e058:	ed8d 1b00 	vstr	d1, [sp]
 800e05c:	d206      	bcs.n	800e06c <__kernel_cos+0x24>
 800e05e:	4630      	mov	r0, r6
 800e060:	4639      	mov	r1, r7
 800e062:	f7f2 fde9 	bl	8000c38 <__aeabi_d2iz>
 800e066:	2800      	cmp	r0, #0
 800e068:	f000 8088 	beq.w	800e17c <__kernel_cos+0x134>
 800e06c:	4632      	mov	r2, r6
 800e06e:	463b      	mov	r3, r7
 800e070:	4630      	mov	r0, r6
 800e072:	4639      	mov	r1, r7
 800e074:	f7f2 fb30 	bl	80006d8 <__aeabi_dmul>
 800e078:	4b51      	ldr	r3, [pc, #324]	@ (800e1c0 <__kernel_cos+0x178>)
 800e07a:	2200      	movs	r2, #0
 800e07c:	4604      	mov	r4, r0
 800e07e:	460d      	mov	r5, r1
 800e080:	f7f2 fb2a 	bl	80006d8 <__aeabi_dmul>
 800e084:	a340      	add	r3, pc, #256	@ (adr r3, 800e188 <__kernel_cos+0x140>)
 800e086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e08a:	4682      	mov	sl, r0
 800e08c:	468b      	mov	fp, r1
 800e08e:	4620      	mov	r0, r4
 800e090:	4629      	mov	r1, r5
 800e092:	f7f2 fb21 	bl	80006d8 <__aeabi_dmul>
 800e096:	a33e      	add	r3, pc, #248	@ (adr r3, 800e190 <__kernel_cos+0x148>)
 800e098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e09c:	f7f2 f966 	bl	800036c <__adddf3>
 800e0a0:	4622      	mov	r2, r4
 800e0a2:	462b      	mov	r3, r5
 800e0a4:	f7f2 fb18 	bl	80006d8 <__aeabi_dmul>
 800e0a8:	a33b      	add	r3, pc, #236	@ (adr r3, 800e198 <__kernel_cos+0x150>)
 800e0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ae:	f7f2 f95b 	bl	8000368 <__aeabi_dsub>
 800e0b2:	4622      	mov	r2, r4
 800e0b4:	462b      	mov	r3, r5
 800e0b6:	f7f2 fb0f 	bl	80006d8 <__aeabi_dmul>
 800e0ba:	a339      	add	r3, pc, #228	@ (adr r3, 800e1a0 <__kernel_cos+0x158>)
 800e0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c0:	f7f2 f954 	bl	800036c <__adddf3>
 800e0c4:	4622      	mov	r2, r4
 800e0c6:	462b      	mov	r3, r5
 800e0c8:	f7f2 fb06 	bl	80006d8 <__aeabi_dmul>
 800e0cc:	a336      	add	r3, pc, #216	@ (adr r3, 800e1a8 <__kernel_cos+0x160>)
 800e0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0d2:	f7f2 f949 	bl	8000368 <__aeabi_dsub>
 800e0d6:	4622      	mov	r2, r4
 800e0d8:	462b      	mov	r3, r5
 800e0da:	f7f2 fafd 	bl	80006d8 <__aeabi_dmul>
 800e0de:	a334      	add	r3, pc, #208	@ (adr r3, 800e1b0 <__kernel_cos+0x168>)
 800e0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0e4:	f7f2 f942 	bl	800036c <__adddf3>
 800e0e8:	4622      	mov	r2, r4
 800e0ea:	462b      	mov	r3, r5
 800e0ec:	f7f2 faf4 	bl	80006d8 <__aeabi_dmul>
 800e0f0:	4622      	mov	r2, r4
 800e0f2:	462b      	mov	r3, r5
 800e0f4:	f7f2 faf0 	bl	80006d8 <__aeabi_dmul>
 800e0f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0fc:	4604      	mov	r4, r0
 800e0fe:	460d      	mov	r5, r1
 800e100:	4630      	mov	r0, r6
 800e102:	4639      	mov	r1, r7
 800e104:	f7f2 fae8 	bl	80006d8 <__aeabi_dmul>
 800e108:	460b      	mov	r3, r1
 800e10a:	4602      	mov	r2, r0
 800e10c:	4629      	mov	r1, r5
 800e10e:	4620      	mov	r0, r4
 800e110:	f7f2 f92a 	bl	8000368 <__aeabi_dsub>
 800e114:	4b2b      	ldr	r3, [pc, #172]	@ (800e1c4 <__kernel_cos+0x17c>)
 800e116:	4598      	cmp	r8, r3
 800e118:	4606      	mov	r6, r0
 800e11a:	460f      	mov	r7, r1
 800e11c:	d810      	bhi.n	800e140 <__kernel_cos+0xf8>
 800e11e:	4602      	mov	r2, r0
 800e120:	460b      	mov	r3, r1
 800e122:	4650      	mov	r0, sl
 800e124:	4659      	mov	r1, fp
 800e126:	f7f2 f91f 	bl	8000368 <__aeabi_dsub>
 800e12a:	460b      	mov	r3, r1
 800e12c:	4926      	ldr	r1, [pc, #152]	@ (800e1c8 <__kernel_cos+0x180>)
 800e12e:	4602      	mov	r2, r0
 800e130:	2000      	movs	r0, #0
 800e132:	f7f2 f919 	bl	8000368 <__aeabi_dsub>
 800e136:	ec41 0b10 	vmov	d0, r0, r1
 800e13a:	b003      	add	sp, #12
 800e13c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e140:	4b22      	ldr	r3, [pc, #136]	@ (800e1cc <__kernel_cos+0x184>)
 800e142:	4921      	ldr	r1, [pc, #132]	@ (800e1c8 <__kernel_cos+0x180>)
 800e144:	4598      	cmp	r8, r3
 800e146:	bf8c      	ite	hi
 800e148:	4d21      	ldrhi	r5, [pc, #132]	@ (800e1d0 <__kernel_cos+0x188>)
 800e14a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800e14e:	2400      	movs	r4, #0
 800e150:	4622      	mov	r2, r4
 800e152:	462b      	mov	r3, r5
 800e154:	2000      	movs	r0, #0
 800e156:	f7f2 f907 	bl	8000368 <__aeabi_dsub>
 800e15a:	4622      	mov	r2, r4
 800e15c:	4680      	mov	r8, r0
 800e15e:	4689      	mov	r9, r1
 800e160:	462b      	mov	r3, r5
 800e162:	4650      	mov	r0, sl
 800e164:	4659      	mov	r1, fp
 800e166:	f7f2 f8ff 	bl	8000368 <__aeabi_dsub>
 800e16a:	4632      	mov	r2, r6
 800e16c:	463b      	mov	r3, r7
 800e16e:	f7f2 f8fb 	bl	8000368 <__aeabi_dsub>
 800e172:	4602      	mov	r2, r0
 800e174:	460b      	mov	r3, r1
 800e176:	4640      	mov	r0, r8
 800e178:	4649      	mov	r1, r9
 800e17a:	e7da      	b.n	800e132 <__kernel_cos+0xea>
 800e17c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800e1b8 <__kernel_cos+0x170>
 800e180:	e7db      	b.n	800e13a <__kernel_cos+0xf2>
 800e182:	bf00      	nop
 800e184:	f3af 8000 	nop.w
 800e188:	be8838d4 	.word	0xbe8838d4
 800e18c:	bda8fae9 	.word	0xbda8fae9
 800e190:	bdb4b1c4 	.word	0xbdb4b1c4
 800e194:	3e21ee9e 	.word	0x3e21ee9e
 800e198:	809c52ad 	.word	0x809c52ad
 800e19c:	3e927e4f 	.word	0x3e927e4f
 800e1a0:	19cb1590 	.word	0x19cb1590
 800e1a4:	3efa01a0 	.word	0x3efa01a0
 800e1a8:	16c15177 	.word	0x16c15177
 800e1ac:	3f56c16c 	.word	0x3f56c16c
 800e1b0:	5555554c 	.word	0x5555554c
 800e1b4:	3fa55555 	.word	0x3fa55555
 800e1b8:	00000000 	.word	0x00000000
 800e1bc:	3ff00000 	.word	0x3ff00000
 800e1c0:	3fe00000 	.word	0x3fe00000
 800e1c4:	3fd33332 	.word	0x3fd33332
 800e1c8:	3ff00000 	.word	0x3ff00000
 800e1cc:	3fe90000 	.word	0x3fe90000
 800e1d0:	3fd20000 	.word	0x3fd20000
 800e1d4:	00000000 	.word	0x00000000

0800e1d8 <__kernel_sin>:
 800e1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1dc:	ec55 4b10 	vmov	r4, r5, d0
 800e1e0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e1e4:	b085      	sub	sp, #20
 800e1e6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800e1ea:	ed8d 1b02 	vstr	d1, [sp, #8]
 800e1ee:	4680      	mov	r8, r0
 800e1f0:	d205      	bcs.n	800e1fe <__kernel_sin+0x26>
 800e1f2:	4620      	mov	r0, r4
 800e1f4:	4629      	mov	r1, r5
 800e1f6:	f7f2 fd1f 	bl	8000c38 <__aeabi_d2iz>
 800e1fa:	2800      	cmp	r0, #0
 800e1fc:	d052      	beq.n	800e2a4 <__kernel_sin+0xcc>
 800e1fe:	4622      	mov	r2, r4
 800e200:	462b      	mov	r3, r5
 800e202:	4620      	mov	r0, r4
 800e204:	4629      	mov	r1, r5
 800e206:	f7f2 fa67 	bl	80006d8 <__aeabi_dmul>
 800e20a:	4682      	mov	sl, r0
 800e20c:	468b      	mov	fp, r1
 800e20e:	4602      	mov	r2, r0
 800e210:	460b      	mov	r3, r1
 800e212:	4620      	mov	r0, r4
 800e214:	4629      	mov	r1, r5
 800e216:	f7f2 fa5f 	bl	80006d8 <__aeabi_dmul>
 800e21a:	a342      	add	r3, pc, #264	@ (adr r3, 800e324 <__kernel_sin+0x14c>)
 800e21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e220:	e9cd 0100 	strd	r0, r1, [sp]
 800e224:	4650      	mov	r0, sl
 800e226:	4659      	mov	r1, fp
 800e228:	f7f2 fa56 	bl	80006d8 <__aeabi_dmul>
 800e22c:	a33f      	add	r3, pc, #252	@ (adr r3, 800e32c <__kernel_sin+0x154>)
 800e22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e232:	f7f2 f899 	bl	8000368 <__aeabi_dsub>
 800e236:	4652      	mov	r2, sl
 800e238:	465b      	mov	r3, fp
 800e23a:	f7f2 fa4d 	bl	80006d8 <__aeabi_dmul>
 800e23e:	a33d      	add	r3, pc, #244	@ (adr r3, 800e334 <__kernel_sin+0x15c>)
 800e240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e244:	f7f2 f892 	bl	800036c <__adddf3>
 800e248:	4652      	mov	r2, sl
 800e24a:	465b      	mov	r3, fp
 800e24c:	f7f2 fa44 	bl	80006d8 <__aeabi_dmul>
 800e250:	a33a      	add	r3, pc, #232	@ (adr r3, 800e33c <__kernel_sin+0x164>)
 800e252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e256:	f7f2 f887 	bl	8000368 <__aeabi_dsub>
 800e25a:	4652      	mov	r2, sl
 800e25c:	465b      	mov	r3, fp
 800e25e:	f7f2 fa3b 	bl	80006d8 <__aeabi_dmul>
 800e262:	a338      	add	r3, pc, #224	@ (adr r3, 800e344 <__kernel_sin+0x16c>)
 800e264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e268:	f7f2 f880 	bl	800036c <__adddf3>
 800e26c:	4606      	mov	r6, r0
 800e26e:	460f      	mov	r7, r1
 800e270:	f1b8 0f00 	cmp.w	r8, #0
 800e274:	d11b      	bne.n	800e2ae <__kernel_sin+0xd6>
 800e276:	4602      	mov	r2, r0
 800e278:	460b      	mov	r3, r1
 800e27a:	4650      	mov	r0, sl
 800e27c:	4659      	mov	r1, fp
 800e27e:	f7f2 fa2b 	bl	80006d8 <__aeabi_dmul>
 800e282:	a325      	add	r3, pc, #148	@ (adr r3, 800e318 <__kernel_sin+0x140>)
 800e284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e288:	f7f2 f86e 	bl	8000368 <__aeabi_dsub>
 800e28c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e290:	f7f2 fa22 	bl	80006d8 <__aeabi_dmul>
 800e294:	4602      	mov	r2, r0
 800e296:	460b      	mov	r3, r1
 800e298:	4620      	mov	r0, r4
 800e29a:	4629      	mov	r1, r5
 800e29c:	f7f2 f866 	bl	800036c <__adddf3>
 800e2a0:	4604      	mov	r4, r0
 800e2a2:	460d      	mov	r5, r1
 800e2a4:	ec45 4b10 	vmov	d0, r4, r5
 800e2a8:	b005      	add	sp, #20
 800e2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e2b2:	4b1b      	ldr	r3, [pc, #108]	@ (800e320 <__kernel_sin+0x148>)
 800e2b4:	2200      	movs	r2, #0
 800e2b6:	f7f2 fa0f 	bl	80006d8 <__aeabi_dmul>
 800e2ba:	4632      	mov	r2, r6
 800e2bc:	4680      	mov	r8, r0
 800e2be:	4689      	mov	r9, r1
 800e2c0:	463b      	mov	r3, r7
 800e2c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e2c6:	f7f2 fa07 	bl	80006d8 <__aeabi_dmul>
 800e2ca:	4602      	mov	r2, r0
 800e2cc:	460b      	mov	r3, r1
 800e2ce:	4640      	mov	r0, r8
 800e2d0:	4649      	mov	r1, r9
 800e2d2:	f7f2 f849 	bl	8000368 <__aeabi_dsub>
 800e2d6:	4652      	mov	r2, sl
 800e2d8:	465b      	mov	r3, fp
 800e2da:	f7f2 f9fd 	bl	80006d8 <__aeabi_dmul>
 800e2de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e2e2:	f7f2 f841 	bl	8000368 <__aeabi_dsub>
 800e2e6:	a30c      	add	r3, pc, #48	@ (adr r3, 800e318 <__kernel_sin+0x140>)
 800e2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ec:	4606      	mov	r6, r0
 800e2ee:	460f      	mov	r7, r1
 800e2f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e2f4:	f7f2 f9f0 	bl	80006d8 <__aeabi_dmul>
 800e2f8:	4602      	mov	r2, r0
 800e2fa:	460b      	mov	r3, r1
 800e2fc:	4630      	mov	r0, r6
 800e2fe:	4639      	mov	r1, r7
 800e300:	f7f2 f834 	bl	800036c <__adddf3>
 800e304:	4602      	mov	r2, r0
 800e306:	460b      	mov	r3, r1
 800e308:	4620      	mov	r0, r4
 800e30a:	4629      	mov	r1, r5
 800e30c:	f7f2 f82c 	bl	8000368 <__aeabi_dsub>
 800e310:	e7c6      	b.n	800e2a0 <__kernel_sin+0xc8>
 800e312:	bf00      	nop
 800e314:	f3af 8000 	nop.w
 800e318:	55555549 	.word	0x55555549
 800e31c:	3fc55555 	.word	0x3fc55555
 800e320:	3fe00000 	.word	0x3fe00000
 800e324:	5acfd57c 	.word	0x5acfd57c
 800e328:	3de5d93a 	.word	0x3de5d93a
 800e32c:	8a2b9ceb 	.word	0x8a2b9ceb
 800e330:	3e5ae5e6 	.word	0x3e5ae5e6
 800e334:	57b1fe7d 	.word	0x57b1fe7d
 800e338:	3ec71de3 	.word	0x3ec71de3
 800e33c:	19c161d5 	.word	0x19c161d5
 800e340:	3f2a01a0 	.word	0x3f2a01a0
 800e344:	1110f8a6 	.word	0x1110f8a6
 800e348:	3f811111 	.word	0x3f811111
 800e34c:	00000000 	.word	0x00000000

0800e350 <__ieee754_log>:
 800e350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e354:	ec51 0b10 	vmov	r0, r1, d0
 800e358:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800e35c:	b087      	sub	sp, #28
 800e35e:	460d      	mov	r5, r1
 800e360:	da26      	bge.n	800e3b0 <__ieee754_log+0x60>
 800e362:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e366:	4303      	orrs	r3, r0
 800e368:	4602      	mov	r2, r0
 800e36a:	d10a      	bne.n	800e382 <__ieee754_log+0x32>
 800e36c:	49ce      	ldr	r1, [pc, #824]	@ (800e6a8 <__ieee754_log+0x358>)
 800e36e:	2200      	movs	r2, #0
 800e370:	2300      	movs	r3, #0
 800e372:	2000      	movs	r0, #0
 800e374:	f7f2 fada 	bl	800092c <__aeabi_ddiv>
 800e378:	ec41 0b10 	vmov	d0, r0, r1
 800e37c:	b007      	add	sp, #28
 800e37e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e382:	2900      	cmp	r1, #0
 800e384:	da05      	bge.n	800e392 <__ieee754_log+0x42>
 800e386:	460b      	mov	r3, r1
 800e388:	f7f1 ffee 	bl	8000368 <__aeabi_dsub>
 800e38c:	2200      	movs	r2, #0
 800e38e:	2300      	movs	r3, #0
 800e390:	e7f0      	b.n	800e374 <__ieee754_log+0x24>
 800e392:	4bc6      	ldr	r3, [pc, #792]	@ (800e6ac <__ieee754_log+0x35c>)
 800e394:	2200      	movs	r2, #0
 800e396:	f7f2 f99f 	bl	80006d8 <__aeabi_dmul>
 800e39a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800e39e:	460d      	mov	r5, r1
 800e3a0:	4ac3      	ldr	r2, [pc, #780]	@ (800e6b0 <__ieee754_log+0x360>)
 800e3a2:	4295      	cmp	r5, r2
 800e3a4:	dd06      	ble.n	800e3b4 <__ieee754_log+0x64>
 800e3a6:	4602      	mov	r2, r0
 800e3a8:	460b      	mov	r3, r1
 800e3aa:	f7f1 ffdf 	bl	800036c <__adddf3>
 800e3ae:	e7e3      	b.n	800e378 <__ieee754_log+0x28>
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	e7f5      	b.n	800e3a0 <__ieee754_log+0x50>
 800e3b4:	152c      	asrs	r4, r5, #20
 800e3b6:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800e3ba:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800e3be:	441c      	add	r4, r3
 800e3c0:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800e3c4:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800e3c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e3cc:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800e3d0:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800e3d4:	ea42 0105 	orr.w	r1, r2, r5
 800e3d8:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800e3dc:	2200      	movs	r2, #0
 800e3de:	4bb5      	ldr	r3, [pc, #724]	@ (800e6b4 <__ieee754_log+0x364>)
 800e3e0:	f7f1 ffc2 	bl	8000368 <__aeabi_dsub>
 800e3e4:	1cab      	adds	r3, r5, #2
 800e3e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e3ea:	2b02      	cmp	r3, #2
 800e3ec:	4682      	mov	sl, r0
 800e3ee:	468b      	mov	fp, r1
 800e3f0:	f04f 0200 	mov.w	r2, #0
 800e3f4:	dc53      	bgt.n	800e49e <__ieee754_log+0x14e>
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	f7f2 fbd6 	bl	8000ba8 <__aeabi_dcmpeq>
 800e3fc:	b1d0      	cbz	r0, 800e434 <__ieee754_log+0xe4>
 800e3fe:	2c00      	cmp	r4, #0
 800e400:	f000 8120 	beq.w	800e644 <__ieee754_log+0x2f4>
 800e404:	4620      	mov	r0, r4
 800e406:	f7f2 f8fd 	bl	8000604 <__aeabi_i2d>
 800e40a:	a391      	add	r3, pc, #580	@ (adr r3, 800e650 <__ieee754_log+0x300>)
 800e40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e410:	4606      	mov	r6, r0
 800e412:	460f      	mov	r7, r1
 800e414:	f7f2 f960 	bl	80006d8 <__aeabi_dmul>
 800e418:	a38f      	add	r3, pc, #572	@ (adr r3, 800e658 <__ieee754_log+0x308>)
 800e41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e41e:	4604      	mov	r4, r0
 800e420:	460d      	mov	r5, r1
 800e422:	4630      	mov	r0, r6
 800e424:	4639      	mov	r1, r7
 800e426:	f7f2 f957 	bl	80006d8 <__aeabi_dmul>
 800e42a:	4602      	mov	r2, r0
 800e42c:	460b      	mov	r3, r1
 800e42e:	4620      	mov	r0, r4
 800e430:	4629      	mov	r1, r5
 800e432:	e7ba      	b.n	800e3aa <__ieee754_log+0x5a>
 800e434:	a38a      	add	r3, pc, #552	@ (adr r3, 800e660 <__ieee754_log+0x310>)
 800e436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e43a:	4650      	mov	r0, sl
 800e43c:	4659      	mov	r1, fp
 800e43e:	f7f2 f94b 	bl	80006d8 <__aeabi_dmul>
 800e442:	4602      	mov	r2, r0
 800e444:	460b      	mov	r3, r1
 800e446:	2000      	movs	r0, #0
 800e448:	499b      	ldr	r1, [pc, #620]	@ (800e6b8 <__ieee754_log+0x368>)
 800e44a:	f7f1 ff8d 	bl	8000368 <__aeabi_dsub>
 800e44e:	4652      	mov	r2, sl
 800e450:	4606      	mov	r6, r0
 800e452:	460f      	mov	r7, r1
 800e454:	465b      	mov	r3, fp
 800e456:	4650      	mov	r0, sl
 800e458:	4659      	mov	r1, fp
 800e45a:	f7f2 f93d 	bl	80006d8 <__aeabi_dmul>
 800e45e:	4602      	mov	r2, r0
 800e460:	460b      	mov	r3, r1
 800e462:	4630      	mov	r0, r6
 800e464:	4639      	mov	r1, r7
 800e466:	f7f2 f937 	bl	80006d8 <__aeabi_dmul>
 800e46a:	4606      	mov	r6, r0
 800e46c:	460f      	mov	r7, r1
 800e46e:	b914      	cbnz	r4, 800e476 <__ieee754_log+0x126>
 800e470:	4632      	mov	r2, r6
 800e472:	463b      	mov	r3, r7
 800e474:	e0a0      	b.n	800e5b8 <__ieee754_log+0x268>
 800e476:	4620      	mov	r0, r4
 800e478:	f7f2 f8c4 	bl	8000604 <__aeabi_i2d>
 800e47c:	a374      	add	r3, pc, #464	@ (adr r3, 800e650 <__ieee754_log+0x300>)
 800e47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e482:	4680      	mov	r8, r0
 800e484:	4689      	mov	r9, r1
 800e486:	f7f2 f927 	bl	80006d8 <__aeabi_dmul>
 800e48a:	a373      	add	r3, pc, #460	@ (adr r3, 800e658 <__ieee754_log+0x308>)
 800e48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e490:	4604      	mov	r4, r0
 800e492:	460d      	mov	r5, r1
 800e494:	4640      	mov	r0, r8
 800e496:	4649      	mov	r1, r9
 800e498:	f7f2 f91e 	bl	80006d8 <__aeabi_dmul>
 800e49c:	e0a5      	b.n	800e5ea <__ieee754_log+0x29a>
 800e49e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e4a2:	f7f1 ff63 	bl	800036c <__adddf3>
 800e4a6:	4602      	mov	r2, r0
 800e4a8:	460b      	mov	r3, r1
 800e4aa:	4650      	mov	r0, sl
 800e4ac:	4659      	mov	r1, fp
 800e4ae:	f7f2 fa3d 	bl	800092c <__aeabi_ddiv>
 800e4b2:	e9cd 0100 	strd	r0, r1, [sp]
 800e4b6:	4620      	mov	r0, r4
 800e4b8:	f7f2 f8a4 	bl	8000604 <__aeabi_i2d>
 800e4bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e4c4:	4610      	mov	r0, r2
 800e4c6:	4619      	mov	r1, r3
 800e4c8:	f7f2 f906 	bl	80006d8 <__aeabi_dmul>
 800e4cc:	4602      	mov	r2, r0
 800e4ce:	460b      	mov	r3, r1
 800e4d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e4d4:	f7f2 f900 	bl	80006d8 <__aeabi_dmul>
 800e4d8:	a363      	add	r3, pc, #396	@ (adr r3, 800e668 <__ieee754_log+0x318>)
 800e4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4de:	4680      	mov	r8, r0
 800e4e0:	4689      	mov	r9, r1
 800e4e2:	f7f2 f8f9 	bl	80006d8 <__aeabi_dmul>
 800e4e6:	a362      	add	r3, pc, #392	@ (adr r3, 800e670 <__ieee754_log+0x320>)
 800e4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ec:	f7f1 ff3e 	bl	800036c <__adddf3>
 800e4f0:	4642      	mov	r2, r8
 800e4f2:	464b      	mov	r3, r9
 800e4f4:	f7f2 f8f0 	bl	80006d8 <__aeabi_dmul>
 800e4f8:	a35f      	add	r3, pc, #380	@ (adr r3, 800e678 <__ieee754_log+0x328>)
 800e4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4fe:	f7f1 ff35 	bl	800036c <__adddf3>
 800e502:	4642      	mov	r2, r8
 800e504:	464b      	mov	r3, r9
 800e506:	f7f2 f8e7 	bl	80006d8 <__aeabi_dmul>
 800e50a:	a35d      	add	r3, pc, #372	@ (adr r3, 800e680 <__ieee754_log+0x330>)
 800e50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e510:	f7f1 ff2c 	bl	800036c <__adddf3>
 800e514:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e518:	f7f2 f8de 	bl	80006d8 <__aeabi_dmul>
 800e51c:	a35a      	add	r3, pc, #360	@ (adr r3, 800e688 <__ieee754_log+0x338>)
 800e51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e522:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e526:	4640      	mov	r0, r8
 800e528:	4649      	mov	r1, r9
 800e52a:	f7f2 f8d5 	bl	80006d8 <__aeabi_dmul>
 800e52e:	a358      	add	r3, pc, #352	@ (adr r3, 800e690 <__ieee754_log+0x340>)
 800e530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e534:	f7f1 ff1a 	bl	800036c <__adddf3>
 800e538:	4642      	mov	r2, r8
 800e53a:	464b      	mov	r3, r9
 800e53c:	f7f2 f8cc 	bl	80006d8 <__aeabi_dmul>
 800e540:	a355      	add	r3, pc, #340	@ (adr r3, 800e698 <__ieee754_log+0x348>)
 800e542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e546:	f7f1 ff11 	bl	800036c <__adddf3>
 800e54a:	4642      	mov	r2, r8
 800e54c:	464b      	mov	r3, r9
 800e54e:	f7f2 f8c3 	bl	80006d8 <__aeabi_dmul>
 800e552:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800e556:	4602      	mov	r2, r0
 800e558:	460b      	mov	r3, r1
 800e55a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800e55e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e562:	f7f1 ff03 	bl	800036c <__adddf3>
 800e566:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800e56a:	3551      	adds	r5, #81	@ 0x51
 800e56c:	4335      	orrs	r5, r6
 800e56e:	2d00      	cmp	r5, #0
 800e570:	4680      	mov	r8, r0
 800e572:	4689      	mov	r9, r1
 800e574:	dd48      	ble.n	800e608 <__ieee754_log+0x2b8>
 800e576:	4b50      	ldr	r3, [pc, #320]	@ (800e6b8 <__ieee754_log+0x368>)
 800e578:	2200      	movs	r2, #0
 800e57a:	4650      	mov	r0, sl
 800e57c:	4659      	mov	r1, fp
 800e57e:	f7f2 f8ab 	bl	80006d8 <__aeabi_dmul>
 800e582:	4652      	mov	r2, sl
 800e584:	465b      	mov	r3, fp
 800e586:	f7f2 f8a7 	bl	80006d8 <__aeabi_dmul>
 800e58a:	4602      	mov	r2, r0
 800e58c:	460b      	mov	r3, r1
 800e58e:	4606      	mov	r6, r0
 800e590:	460f      	mov	r7, r1
 800e592:	4640      	mov	r0, r8
 800e594:	4649      	mov	r1, r9
 800e596:	f7f1 fee9 	bl	800036c <__adddf3>
 800e59a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e59e:	f7f2 f89b 	bl	80006d8 <__aeabi_dmul>
 800e5a2:	4680      	mov	r8, r0
 800e5a4:	4689      	mov	r9, r1
 800e5a6:	b964      	cbnz	r4, 800e5c2 <__ieee754_log+0x272>
 800e5a8:	4602      	mov	r2, r0
 800e5aa:	460b      	mov	r3, r1
 800e5ac:	4630      	mov	r0, r6
 800e5ae:	4639      	mov	r1, r7
 800e5b0:	f7f1 feda 	bl	8000368 <__aeabi_dsub>
 800e5b4:	4602      	mov	r2, r0
 800e5b6:	460b      	mov	r3, r1
 800e5b8:	4650      	mov	r0, sl
 800e5ba:	4659      	mov	r1, fp
 800e5bc:	f7f1 fed4 	bl	8000368 <__aeabi_dsub>
 800e5c0:	e6da      	b.n	800e378 <__ieee754_log+0x28>
 800e5c2:	a323      	add	r3, pc, #140	@ (adr r3, 800e650 <__ieee754_log+0x300>)
 800e5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e5cc:	f7f2 f884 	bl	80006d8 <__aeabi_dmul>
 800e5d0:	a321      	add	r3, pc, #132	@ (adr r3, 800e658 <__ieee754_log+0x308>)
 800e5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d6:	4604      	mov	r4, r0
 800e5d8:	460d      	mov	r5, r1
 800e5da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e5de:	f7f2 f87b 	bl	80006d8 <__aeabi_dmul>
 800e5e2:	4642      	mov	r2, r8
 800e5e4:	464b      	mov	r3, r9
 800e5e6:	f7f1 fec1 	bl	800036c <__adddf3>
 800e5ea:	4602      	mov	r2, r0
 800e5ec:	460b      	mov	r3, r1
 800e5ee:	4630      	mov	r0, r6
 800e5f0:	4639      	mov	r1, r7
 800e5f2:	f7f1 feb9 	bl	8000368 <__aeabi_dsub>
 800e5f6:	4652      	mov	r2, sl
 800e5f8:	465b      	mov	r3, fp
 800e5fa:	f7f1 feb5 	bl	8000368 <__aeabi_dsub>
 800e5fe:	4602      	mov	r2, r0
 800e600:	460b      	mov	r3, r1
 800e602:	4620      	mov	r0, r4
 800e604:	4629      	mov	r1, r5
 800e606:	e7d9      	b.n	800e5bc <__ieee754_log+0x26c>
 800e608:	4602      	mov	r2, r0
 800e60a:	460b      	mov	r3, r1
 800e60c:	4650      	mov	r0, sl
 800e60e:	4659      	mov	r1, fp
 800e610:	f7f1 feaa 	bl	8000368 <__aeabi_dsub>
 800e614:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e618:	f7f2 f85e 	bl	80006d8 <__aeabi_dmul>
 800e61c:	4606      	mov	r6, r0
 800e61e:	460f      	mov	r7, r1
 800e620:	2c00      	cmp	r4, #0
 800e622:	f43f af25 	beq.w	800e470 <__ieee754_log+0x120>
 800e626:	a30a      	add	r3, pc, #40	@ (adr r3, 800e650 <__ieee754_log+0x300>)
 800e628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e62c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e630:	f7f2 f852 	bl	80006d8 <__aeabi_dmul>
 800e634:	a308      	add	r3, pc, #32	@ (adr r3, 800e658 <__ieee754_log+0x308>)
 800e636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e63a:	4604      	mov	r4, r0
 800e63c:	460d      	mov	r5, r1
 800e63e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e642:	e729      	b.n	800e498 <__ieee754_log+0x148>
 800e644:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800e6a0 <__ieee754_log+0x350>
 800e648:	e698      	b.n	800e37c <__ieee754_log+0x2c>
 800e64a:	bf00      	nop
 800e64c:	f3af 8000 	nop.w
 800e650:	fee00000 	.word	0xfee00000
 800e654:	3fe62e42 	.word	0x3fe62e42
 800e658:	35793c76 	.word	0x35793c76
 800e65c:	3dea39ef 	.word	0x3dea39ef
 800e660:	55555555 	.word	0x55555555
 800e664:	3fd55555 	.word	0x3fd55555
 800e668:	df3e5244 	.word	0xdf3e5244
 800e66c:	3fc2f112 	.word	0x3fc2f112
 800e670:	96cb03de 	.word	0x96cb03de
 800e674:	3fc74664 	.word	0x3fc74664
 800e678:	94229359 	.word	0x94229359
 800e67c:	3fd24924 	.word	0x3fd24924
 800e680:	55555593 	.word	0x55555593
 800e684:	3fe55555 	.word	0x3fe55555
 800e688:	d078c69f 	.word	0xd078c69f
 800e68c:	3fc39a09 	.word	0x3fc39a09
 800e690:	1d8e78af 	.word	0x1d8e78af
 800e694:	3fcc71c5 	.word	0x3fcc71c5
 800e698:	9997fa04 	.word	0x9997fa04
 800e69c:	3fd99999 	.word	0x3fd99999
	...
 800e6a8:	c3500000 	.word	0xc3500000
 800e6ac:	43500000 	.word	0x43500000
 800e6b0:	7fefffff 	.word	0x7fefffff
 800e6b4:	3ff00000 	.word	0x3ff00000
 800e6b8:	3fe00000 	.word	0x3fe00000
 800e6bc:	00000000 	.word	0x00000000

0800e6c0 <__ieee754_pow>:
 800e6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6c4:	b091      	sub	sp, #68	@ 0x44
 800e6c6:	ed8d 1b00 	vstr	d1, [sp]
 800e6ca:	e9dd 1900 	ldrd	r1, r9, [sp]
 800e6ce:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800e6d2:	ea5a 0001 	orrs.w	r0, sl, r1
 800e6d6:	ec57 6b10 	vmov	r6, r7, d0
 800e6da:	d113      	bne.n	800e704 <__ieee754_pow+0x44>
 800e6dc:	19b3      	adds	r3, r6, r6
 800e6de:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800e6e2:	4152      	adcs	r2, r2
 800e6e4:	4298      	cmp	r0, r3
 800e6e6:	4b9a      	ldr	r3, [pc, #616]	@ (800e950 <__ieee754_pow+0x290>)
 800e6e8:	4193      	sbcs	r3, r2
 800e6ea:	f080 84ee 	bcs.w	800f0ca <__ieee754_pow+0xa0a>
 800e6ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6f2:	4630      	mov	r0, r6
 800e6f4:	4639      	mov	r1, r7
 800e6f6:	f7f1 fe39 	bl	800036c <__adddf3>
 800e6fa:	ec41 0b10 	vmov	d0, r0, r1
 800e6fe:	b011      	add	sp, #68	@ 0x44
 800e700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e704:	4a93      	ldr	r2, [pc, #588]	@ (800e954 <__ieee754_pow+0x294>)
 800e706:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800e70a:	4295      	cmp	r5, r2
 800e70c:	46b8      	mov	r8, r7
 800e70e:	4633      	mov	r3, r6
 800e710:	d80a      	bhi.n	800e728 <__ieee754_pow+0x68>
 800e712:	d104      	bne.n	800e71e <__ieee754_pow+0x5e>
 800e714:	2e00      	cmp	r6, #0
 800e716:	d1ea      	bne.n	800e6ee <__ieee754_pow+0x2e>
 800e718:	45aa      	cmp	sl, r5
 800e71a:	d8e8      	bhi.n	800e6ee <__ieee754_pow+0x2e>
 800e71c:	e001      	b.n	800e722 <__ieee754_pow+0x62>
 800e71e:	4592      	cmp	sl, r2
 800e720:	d802      	bhi.n	800e728 <__ieee754_pow+0x68>
 800e722:	4592      	cmp	sl, r2
 800e724:	d10f      	bne.n	800e746 <__ieee754_pow+0x86>
 800e726:	b171      	cbz	r1, 800e746 <__ieee754_pow+0x86>
 800e728:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800e72c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800e730:	ea58 0803 	orrs.w	r8, r8, r3
 800e734:	d1db      	bne.n	800e6ee <__ieee754_pow+0x2e>
 800e736:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e73a:	18db      	adds	r3, r3, r3
 800e73c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800e740:	4152      	adcs	r2, r2
 800e742:	4598      	cmp	r8, r3
 800e744:	e7cf      	b.n	800e6e6 <__ieee754_pow+0x26>
 800e746:	f1b8 0f00 	cmp.w	r8, #0
 800e74a:	46ab      	mov	fp, r5
 800e74c:	da43      	bge.n	800e7d6 <__ieee754_pow+0x116>
 800e74e:	4a82      	ldr	r2, [pc, #520]	@ (800e958 <__ieee754_pow+0x298>)
 800e750:	4592      	cmp	sl, r2
 800e752:	d856      	bhi.n	800e802 <__ieee754_pow+0x142>
 800e754:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800e758:	4592      	cmp	sl, r2
 800e75a:	f240 84c5 	bls.w	800f0e8 <__ieee754_pow+0xa28>
 800e75e:	ea4f 522a 	mov.w	r2, sl, asr #20
 800e762:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800e766:	2a14      	cmp	r2, #20
 800e768:	dd18      	ble.n	800e79c <__ieee754_pow+0xdc>
 800e76a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800e76e:	fa21 f402 	lsr.w	r4, r1, r2
 800e772:	fa04 f202 	lsl.w	r2, r4, r2
 800e776:	428a      	cmp	r2, r1
 800e778:	f040 84b6 	bne.w	800f0e8 <__ieee754_pow+0xa28>
 800e77c:	f004 0401 	and.w	r4, r4, #1
 800e780:	f1c4 0402 	rsb	r4, r4, #2
 800e784:	2900      	cmp	r1, #0
 800e786:	d159      	bne.n	800e83c <__ieee754_pow+0x17c>
 800e788:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800e78c:	d148      	bne.n	800e820 <__ieee754_pow+0x160>
 800e78e:	4632      	mov	r2, r6
 800e790:	463b      	mov	r3, r7
 800e792:	4630      	mov	r0, r6
 800e794:	4639      	mov	r1, r7
 800e796:	f7f1 ff9f 	bl	80006d8 <__aeabi_dmul>
 800e79a:	e7ae      	b.n	800e6fa <__ieee754_pow+0x3a>
 800e79c:	2900      	cmp	r1, #0
 800e79e:	d14c      	bne.n	800e83a <__ieee754_pow+0x17a>
 800e7a0:	f1c2 0214 	rsb	r2, r2, #20
 800e7a4:	fa4a f402 	asr.w	r4, sl, r2
 800e7a8:	fa04 f202 	lsl.w	r2, r4, r2
 800e7ac:	4552      	cmp	r2, sl
 800e7ae:	f040 8498 	bne.w	800f0e2 <__ieee754_pow+0xa22>
 800e7b2:	f004 0401 	and.w	r4, r4, #1
 800e7b6:	f1c4 0402 	rsb	r4, r4, #2
 800e7ba:	4a68      	ldr	r2, [pc, #416]	@ (800e95c <__ieee754_pow+0x29c>)
 800e7bc:	4592      	cmp	sl, r2
 800e7be:	d1e3      	bne.n	800e788 <__ieee754_pow+0xc8>
 800e7c0:	f1b9 0f00 	cmp.w	r9, #0
 800e7c4:	f280 8489 	bge.w	800f0da <__ieee754_pow+0xa1a>
 800e7c8:	4964      	ldr	r1, [pc, #400]	@ (800e95c <__ieee754_pow+0x29c>)
 800e7ca:	4632      	mov	r2, r6
 800e7cc:	463b      	mov	r3, r7
 800e7ce:	2000      	movs	r0, #0
 800e7d0:	f7f2 f8ac 	bl	800092c <__aeabi_ddiv>
 800e7d4:	e791      	b.n	800e6fa <__ieee754_pow+0x3a>
 800e7d6:	2400      	movs	r4, #0
 800e7d8:	bb81      	cbnz	r1, 800e83c <__ieee754_pow+0x17c>
 800e7da:	4a5e      	ldr	r2, [pc, #376]	@ (800e954 <__ieee754_pow+0x294>)
 800e7dc:	4592      	cmp	sl, r2
 800e7de:	d1ec      	bne.n	800e7ba <__ieee754_pow+0xfa>
 800e7e0:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800e7e4:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800e7e8:	431a      	orrs	r2, r3
 800e7ea:	f000 846e 	beq.w	800f0ca <__ieee754_pow+0xa0a>
 800e7ee:	4b5c      	ldr	r3, [pc, #368]	@ (800e960 <__ieee754_pow+0x2a0>)
 800e7f0:	429d      	cmp	r5, r3
 800e7f2:	d908      	bls.n	800e806 <__ieee754_pow+0x146>
 800e7f4:	f1b9 0f00 	cmp.w	r9, #0
 800e7f8:	f280 846b 	bge.w	800f0d2 <__ieee754_pow+0xa12>
 800e7fc:	2000      	movs	r0, #0
 800e7fe:	2100      	movs	r1, #0
 800e800:	e77b      	b.n	800e6fa <__ieee754_pow+0x3a>
 800e802:	2402      	movs	r4, #2
 800e804:	e7e8      	b.n	800e7d8 <__ieee754_pow+0x118>
 800e806:	f1b9 0f00 	cmp.w	r9, #0
 800e80a:	f04f 0000 	mov.w	r0, #0
 800e80e:	f04f 0100 	mov.w	r1, #0
 800e812:	f6bf af72 	bge.w	800e6fa <__ieee754_pow+0x3a>
 800e816:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e81a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e81e:	e76c      	b.n	800e6fa <__ieee754_pow+0x3a>
 800e820:	4a50      	ldr	r2, [pc, #320]	@ (800e964 <__ieee754_pow+0x2a4>)
 800e822:	4591      	cmp	r9, r2
 800e824:	d10a      	bne.n	800e83c <__ieee754_pow+0x17c>
 800e826:	f1b8 0f00 	cmp.w	r8, #0
 800e82a:	db07      	blt.n	800e83c <__ieee754_pow+0x17c>
 800e82c:	ec47 6b10 	vmov	d0, r6, r7
 800e830:	b011      	add	sp, #68	@ 0x44
 800e832:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e836:	f001 b801 	b.w	800f83c <__ieee754_sqrt>
 800e83a:	2400      	movs	r4, #0
 800e83c:	ec47 6b10 	vmov	d0, r6, r7
 800e840:	9302      	str	r3, [sp, #8]
 800e842:	f000 fe85 	bl	800f550 <fabs>
 800e846:	9b02      	ldr	r3, [sp, #8]
 800e848:	ec51 0b10 	vmov	r0, r1, d0
 800e84c:	bb43      	cbnz	r3, 800e8a0 <__ieee754_pow+0x1e0>
 800e84e:	4b43      	ldr	r3, [pc, #268]	@ (800e95c <__ieee754_pow+0x29c>)
 800e850:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800e854:	429a      	cmp	r2, r3
 800e856:	d000      	beq.n	800e85a <__ieee754_pow+0x19a>
 800e858:	bb15      	cbnz	r5, 800e8a0 <__ieee754_pow+0x1e0>
 800e85a:	f1b9 0f00 	cmp.w	r9, #0
 800e85e:	da05      	bge.n	800e86c <__ieee754_pow+0x1ac>
 800e860:	4602      	mov	r2, r0
 800e862:	460b      	mov	r3, r1
 800e864:	2000      	movs	r0, #0
 800e866:	493d      	ldr	r1, [pc, #244]	@ (800e95c <__ieee754_pow+0x29c>)
 800e868:	f7f2 f860 	bl	800092c <__aeabi_ddiv>
 800e86c:	f1b8 0f00 	cmp.w	r8, #0
 800e870:	f6bf af43 	bge.w	800e6fa <__ieee754_pow+0x3a>
 800e874:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800e878:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800e87c:	4325      	orrs	r5, r4
 800e87e:	d108      	bne.n	800e892 <__ieee754_pow+0x1d2>
 800e880:	4602      	mov	r2, r0
 800e882:	460b      	mov	r3, r1
 800e884:	4610      	mov	r0, r2
 800e886:	4619      	mov	r1, r3
 800e888:	f7f1 fd6e 	bl	8000368 <__aeabi_dsub>
 800e88c:	4602      	mov	r2, r0
 800e88e:	460b      	mov	r3, r1
 800e890:	e79e      	b.n	800e7d0 <__ieee754_pow+0x110>
 800e892:	2c01      	cmp	r4, #1
 800e894:	f47f af31 	bne.w	800e6fa <__ieee754_pow+0x3a>
 800e898:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e89c:	4619      	mov	r1, r3
 800e89e:	e72c      	b.n	800e6fa <__ieee754_pow+0x3a>
 800e8a0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800e8a4:	3b01      	subs	r3, #1
 800e8a6:	ea53 0204 	orrs.w	r2, r3, r4
 800e8aa:	d102      	bne.n	800e8b2 <__ieee754_pow+0x1f2>
 800e8ac:	4632      	mov	r2, r6
 800e8ae:	463b      	mov	r3, r7
 800e8b0:	e7e8      	b.n	800e884 <__ieee754_pow+0x1c4>
 800e8b2:	3c01      	subs	r4, #1
 800e8b4:	431c      	orrs	r4, r3
 800e8b6:	d016      	beq.n	800e8e6 <__ieee754_pow+0x226>
 800e8b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e940 <__ieee754_pow+0x280>
 800e8bc:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800e8c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e8c4:	f240 8110 	bls.w	800eae8 <__ieee754_pow+0x428>
 800e8c8:	4b27      	ldr	r3, [pc, #156]	@ (800e968 <__ieee754_pow+0x2a8>)
 800e8ca:	459a      	cmp	sl, r3
 800e8cc:	4b24      	ldr	r3, [pc, #144]	@ (800e960 <__ieee754_pow+0x2a0>)
 800e8ce:	d916      	bls.n	800e8fe <__ieee754_pow+0x23e>
 800e8d0:	429d      	cmp	r5, r3
 800e8d2:	d80b      	bhi.n	800e8ec <__ieee754_pow+0x22c>
 800e8d4:	f1b9 0f00 	cmp.w	r9, #0
 800e8d8:	da0b      	bge.n	800e8f2 <__ieee754_pow+0x232>
 800e8da:	2000      	movs	r0, #0
 800e8dc:	b011      	add	sp, #68	@ 0x44
 800e8de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8e2:	f7ff bafd 	b.w	800dee0 <__math_oflow>
 800e8e6:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800e948 <__ieee754_pow+0x288>
 800e8ea:	e7e7      	b.n	800e8bc <__ieee754_pow+0x1fc>
 800e8ec:	f1b9 0f00 	cmp.w	r9, #0
 800e8f0:	dcf3      	bgt.n	800e8da <__ieee754_pow+0x21a>
 800e8f2:	2000      	movs	r0, #0
 800e8f4:	b011      	add	sp, #68	@ 0x44
 800e8f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8fa:	f7ff bae9 	b.w	800ded0 <__math_uflow>
 800e8fe:	429d      	cmp	r5, r3
 800e900:	d20c      	bcs.n	800e91c <__ieee754_pow+0x25c>
 800e902:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e906:	2200      	movs	r2, #0
 800e908:	2300      	movs	r3, #0
 800e90a:	f7f2 f957 	bl	8000bbc <__aeabi_dcmplt>
 800e90e:	3800      	subs	r0, #0
 800e910:	bf18      	it	ne
 800e912:	2001      	movne	r0, #1
 800e914:	f1b9 0f00 	cmp.w	r9, #0
 800e918:	daec      	bge.n	800e8f4 <__ieee754_pow+0x234>
 800e91a:	e7df      	b.n	800e8dc <__ieee754_pow+0x21c>
 800e91c:	4b0f      	ldr	r3, [pc, #60]	@ (800e95c <__ieee754_pow+0x29c>)
 800e91e:	429d      	cmp	r5, r3
 800e920:	f04f 0200 	mov.w	r2, #0
 800e924:	d922      	bls.n	800e96c <__ieee754_pow+0x2ac>
 800e926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e92a:	2300      	movs	r3, #0
 800e92c:	f7f2 f946 	bl	8000bbc <__aeabi_dcmplt>
 800e930:	3800      	subs	r0, #0
 800e932:	bf18      	it	ne
 800e934:	2001      	movne	r0, #1
 800e936:	f1b9 0f00 	cmp.w	r9, #0
 800e93a:	dccf      	bgt.n	800e8dc <__ieee754_pow+0x21c>
 800e93c:	e7da      	b.n	800e8f4 <__ieee754_pow+0x234>
 800e93e:	bf00      	nop
 800e940:	00000000 	.word	0x00000000
 800e944:	3ff00000 	.word	0x3ff00000
 800e948:	00000000 	.word	0x00000000
 800e94c:	bff00000 	.word	0xbff00000
 800e950:	fff00000 	.word	0xfff00000
 800e954:	7ff00000 	.word	0x7ff00000
 800e958:	433fffff 	.word	0x433fffff
 800e95c:	3ff00000 	.word	0x3ff00000
 800e960:	3fefffff 	.word	0x3fefffff
 800e964:	3fe00000 	.word	0x3fe00000
 800e968:	43f00000 	.word	0x43f00000
 800e96c:	4b5a      	ldr	r3, [pc, #360]	@ (800ead8 <__ieee754_pow+0x418>)
 800e96e:	f7f1 fcfb 	bl	8000368 <__aeabi_dsub>
 800e972:	a351      	add	r3, pc, #324	@ (adr r3, 800eab8 <__ieee754_pow+0x3f8>)
 800e974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e978:	4604      	mov	r4, r0
 800e97a:	460d      	mov	r5, r1
 800e97c:	f7f1 feac 	bl	80006d8 <__aeabi_dmul>
 800e980:	a34f      	add	r3, pc, #316	@ (adr r3, 800eac0 <__ieee754_pow+0x400>)
 800e982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e986:	4606      	mov	r6, r0
 800e988:	460f      	mov	r7, r1
 800e98a:	4620      	mov	r0, r4
 800e98c:	4629      	mov	r1, r5
 800e98e:	f7f1 fea3 	bl	80006d8 <__aeabi_dmul>
 800e992:	4b52      	ldr	r3, [pc, #328]	@ (800eadc <__ieee754_pow+0x41c>)
 800e994:	4682      	mov	sl, r0
 800e996:	468b      	mov	fp, r1
 800e998:	2200      	movs	r2, #0
 800e99a:	4620      	mov	r0, r4
 800e99c:	4629      	mov	r1, r5
 800e99e:	f7f1 fe9b 	bl	80006d8 <__aeabi_dmul>
 800e9a2:	4602      	mov	r2, r0
 800e9a4:	460b      	mov	r3, r1
 800e9a6:	a148      	add	r1, pc, #288	@ (adr r1, 800eac8 <__ieee754_pow+0x408>)
 800e9a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9ac:	f7f1 fcdc 	bl	8000368 <__aeabi_dsub>
 800e9b0:	4622      	mov	r2, r4
 800e9b2:	462b      	mov	r3, r5
 800e9b4:	f7f1 fe90 	bl	80006d8 <__aeabi_dmul>
 800e9b8:	4602      	mov	r2, r0
 800e9ba:	460b      	mov	r3, r1
 800e9bc:	2000      	movs	r0, #0
 800e9be:	4948      	ldr	r1, [pc, #288]	@ (800eae0 <__ieee754_pow+0x420>)
 800e9c0:	f7f1 fcd2 	bl	8000368 <__aeabi_dsub>
 800e9c4:	4622      	mov	r2, r4
 800e9c6:	4680      	mov	r8, r0
 800e9c8:	4689      	mov	r9, r1
 800e9ca:	462b      	mov	r3, r5
 800e9cc:	4620      	mov	r0, r4
 800e9ce:	4629      	mov	r1, r5
 800e9d0:	f7f1 fe82 	bl	80006d8 <__aeabi_dmul>
 800e9d4:	4602      	mov	r2, r0
 800e9d6:	460b      	mov	r3, r1
 800e9d8:	4640      	mov	r0, r8
 800e9da:	4649      	mov	r1, r9
 800e9dc:	f7f1 fe7c 	bl	80006d8 <__aeabi_dmul>
 800e9e0:	a33b      	add	r3, pc, #236	@ (adr r3, 800ead0 <__ieee754_pow+0x410>)
 800e9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9e6:	f7f1 fe77 	bl	80006d8 <__aeabi_dmul>
 800e9ea:	4602      	mov	r2, r0
 800e9ec:	460b      	mov	r3, r1
 800e9ee:	4650      	mov	r0, sl
 800e9f0:	4659      	mov	r1, fp
 800e9f2:	f7f1 fcb9 	bl	8000368 <__aeabi_dsub>
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	4680      	mov	r8, r0
 800e9fc:	4689      	mov	r9, r1
 800e9fe:	4630      	mov	r0, r6
 800ea00:	4639      	mov	r1, r7
 800ea02:	f7f1 fcb3 	bl	800036c <__adddf3>
 800ea06:	2400      	movs	r4, #0
 800ea08:	4632      	mov	r2, r6
 800ea0a:	463b      	mov	r3, r7
 800ea0c:	4620      	mov	r0, r4
 800ea0e:	460d      	mov	r5, r1
 800ea10:	f7f1 fcaa 	bl	8000368 <__aeabi_dsub>
 800ea14:	4602      	mov	r2, r0
 800ea16:	460b      	mov	r3, r1
 800ea18:	4640      	mov	r0, r8
 800ea1a:	4649      	mov	r1, r9
 800ea1c:	f7f1 fca4 	bl	8000368 <__aeabi_dsub>
 800ea20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea24:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ea28:	2300      	movs	r3, #0
 800ea2a:	9304      	str	r3, [sp, #16]
 800ea2c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ea30:	4606      	mov	r6, r0
 800ea32:	460f      	mov	r7, r1
 800ea34:	465b      	mov	r3, fp
 800ea36:	4652      	mov	r2, sl
 800ea38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ea3c:	f7f1 fc94 	bl	8000368 <__aeabi_dsub>
 800ea40:	4622      	mov	r2, r4
 800ea42:	462b      	mov	r3, r5
 800ea44:	f7f1 fe48 	bl	80006d8 <__aeabi_dmul>
 800ea48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea4c:	4680      	mov	r8, r0
 800ea4e:	4689      	mov	r9, r1
 800ea50:	4630      	mov	r0, r6
 800ea52:	4639      	mov	r1, r7
 800ea54:	f7f1 fe40 	bl	80006d8 <__aeabi_dmul>
 800ea58:	4602      	mov	r2, r0
 800ea5a:	460b      	mov	r3, r1
 800ea5c:	4640      	mov	r0, r8
 800ea5e:	4649      	mov	r1, r9
 800ea60:	f7f1 fc84 	bl	800036c <__adddf3>
 800ea64:	465b      	mov	r3, fp
 800ea66:	4606      	mov	r6, r0
 800ea68:	460f      	mov	r7, r1
 800ea6a:	4652      	mov	r2, sl
 800ea6c:	4620      	mov	r0, r4
 800ea6e:	4629      	mov	r1, r5
 800ea70:	f7f1 fe32 	bl	80006d8 <__aeabi_dmul>
 800ea74:	460b      	mov	r3, r1
 800ea76:	4602      	mov	r2, r0
 800ea78:	4680      	mov	r8, r0
 800ea7a:	4689      	mov	r9, r1
 800ea7c:	4630      	mov	r0, r6
 800ea7e:	4639      	mov	r1, r7
 800ea80:	f7f1 fc74 	bl	800036c <__adddf3>
 800ea84:	4b17      	ldr	r3, [pc, #92]	@ (800eae4 <__ieee754_pow+0x424>)
 800ea86:	4299      	cmp	r1, r3
 800ea88:	4604      	mov	r4, r0
 800ea8a:	460d      	mov	r5, r1
 800ea8c:	468b      	mov	fp, r1
 800ea8e:	f340 820b 	ble.w	800eea8 <__ieee754_pow+0x7e8>
 800ea92:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800ea96:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800ea9a:	4303      	orrs	r3, r0
 800ea9c:	f000 81ea 	beq.w	800ee74 <__ieee754_pow+0x7b4>
 800eaa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	f7f2 f888 	bl	8000bbc <__aeabi_dcmplt>
 800eaac:	3800      	subs	r0, #0
 800eaae:	bf18      	it	ne
 800eab0:	2001      	movne	r0, #1
 800eab2:	e713      	b.n	800e8dc <__ieee754_pow+0x21c>
 800eab4:	f3af 8000 	nop.w
 800eab8:	60000000 	.word	0x60000000
 800eabc:	3ff71547 	.word	0x3ff71547
 800eac0:	f85ddf44 	.word	0xf85ddf44
 800eac4:	3e54ae0b 	.word	0x3e54ae0b
 800eac8:	55555555 	.word	0x55555555
 800eacc:	3fd55555 	.word	0x3fd55555
 800ead0:	652b82fe 	.word	0x652b82fe
 800ead4:	3ff71547 	.word	0x3ff71547
 800ead8:	3ff00000 	.word	0x3ff00000
 800eadc:	3fd00000 	.word	0x3fd00000
 800eae0:	3fe00000 	.word	0x3fe00000
 800eae4:	408fffff 	.word	0x408fffff
 800eae8:	4bd5      	ldr	r3, [pc, #852]	@ (800ee40 <__ieee754_pow+0x780>)
 800eaea:	ea08 0303 	and.w	r3, r8, r3
 800eaee:	2200      	movs	r2, #0
 800eaf0:	b92b      	cbnz	r3, 800eafe <__ieee754_pow+0x43e>
 800eaf2:	4bd4      	ldr	r3, [pc, #848]	@ (800ee44 <__ieee754_pow+0x784>)
 800eaf4:	f7f1 fdf0 	bl	80006d8 <__aeabi_dmul>
 800eaf8:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800eafc:	468b      	mov	fp, r1
 800eafe:	ea4f 532b 	mov.w	r3, fp, asr #20
 800eb02:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800eb06:	4413      	add	r3, r2
 800eb08:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb0a:	4bcf      	ldr	r3, [pc, #828]	@ (800ee48 <__ieee754_pow+0x788>)
 800eb0c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800eb10:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800eb14:	459b      	cmp	fp, r3
 800eb16:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800eb1a:	dd08      	ble.n	800eb2e <__ieee754_pow+0x46e>
 800eb1c:	4bcb      	ldr	r3, [pc, #812]	@ (800ee4c <__ieee754_pow+0x78c>)
 800eb1e:	459b      	cmp	fp, r3
 800eb20:	f340 81a5 	ble.w	800ee6e <__ieee754_pow+0x7ae>
 800eb24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb26:	3301      	adds	r3, #1
 800eb28:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb2a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800eb2e:	f04f 0a00 	mov.w	sl, #0
 800eb32:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800eb36:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eb38:	4bc5      	ldr	r3, [pc, #788]	@ (800ee50 <__ieee754_pow+0x790>)
 800eb3a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800eb3e:	ed93 7b00 	vldr	d7, [r3]
 800eb42:	4629      	mov	r1, r5
 800eb44:	ec53 2b17 	vmov	r2, r3, d7
 800eb48:	ed8d 7b06 	vstr	d7, [sp, #24]
 800eb4c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800eb50:	f7f1 fc0a 	bl	8000368 <__aeabi_dsub>
 800eb54:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800eb58:	4606      	mov	r6, r0
 800eb5a:	460f      	mov	r7, r1
 800eb5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb60:	f7f1 fc04 	bl	800036c <__adddf3>
 800eb64:	4602      	mov	r2, r0
 800eb66:	460b      	mov	r3, r1
 800eb68:	2000      	movs	r0, #0
 800eb6a:	49ba      	ldr	r1, [pc, #744]	@ (800ee54 <__ieee754_pow+0x794>)
 800eb6c:	f7f1 fede 	bl	800092c <__aeabi_ddiv>
 800eb70:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800eb74:	4602      	mov	r2, r0
 800eb76:	460b      	mov	r3, r1
 800eb78:	4630      	mov	r0, r6
 800eb7a:	4639      	mov	r1, r7
 800eb7c:	f7f1 fdac 	bl	80006d8 <__aeabi_dmul>
 800eb80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eb84:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800eb88:	106d      	asrs	r5, r5, #1
 800eb8a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800eb8e:	f04f 0b00 	mov.w	fp, #0
 800eb92:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800eb96:	4661      	mov	r1, ip
 800eb98:	2200      	movs	r2, #0
 800eb9a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800eb9e:	4658      	mov	r0, fp
 800eba0:	46e1      	mov	r9, ip
 800eba2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800eba6:	4614      	mov	r4, r2
 800eba8:	461d      	mov	r5, r3
 800ebaa:	f7f1 fd95 	bl	80006d8 <__aeabi_dmul>
 800ebae:	4602      	mov	r2, r0
 800ebb0:	460b      	mov	r3, r1
 800ebb2:	4630      	mov	r0, r6
 800ebb4:	4639      	mov	r1, r7
 800ebb6:	f7f1 fbd7 	bl	8000368 <__aeabi_dsub>
 800ebba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ebbe:	4606      	mov	r6, r0
 800ebc0:	460f      	mov	r7, r1
 800ebc2:	4620      	mov	r0, r4
 800ebc4:	4629      	mov	r1, r5
 800ebc6:	f7f1 fbcf 	bl	8000368 <__aeabi_dsub>
 800ebca:	4602      	mov	r2, r0
 800ebcc:	460b      	mov	r3, r1
 800ebce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ebd2:	f7f1 fbc9 	bl	8000368 <__aeabi_dsub>
 800ebd6:	465a      	mov	r2, fp
 800ebd8:	464b      	mov	r3, r9
 800ebda:	f7f1 fd7d 	bl	80006d8 <__aeabi_dmul>
 800ebde:	4602      	mov	r2, r0
 800ebe0:	460b      	mov	r3, r1
 800ebe2:	4630      	mov	r0, r6
 800ebe4:	4639      	mov	r1, r7
 800ebe6:	f7f1 fbbf 	bl	8000368 <__aeabi_dsub>
 800ebea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ebee:	f7f1 fd73 	bl	80006d8 <__aeabi_dmul>
 800ebf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ebf6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ebfa:	4610      	mov	r0, r2
 800ebfc:	4619      	mov	r1, r3
 800ebfe:	f7f1 fd6b 	bl	80006d8 <__aeabi_dmul>
 800ec02:	a37d      	add	r3, pc, #500	@ (adr r3, 800edf8 <__ieee754_pow+0x738>)
 800ec04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec08:	4604      	mov	r4, r0
 800ec0a:	460d      	mov	r5, r1
 800ec0c:	f7f1 fd64 	bl	80006d8 <__aeabi_dmul>
 800ec10:	a37b      	add	r3, pc, #492	@ (adr r3, 800ee00 <__ieee754_pow+0x740>)
 800ec12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec16:	f7f1 fba9 	bl	800036c <__adddf3>
 800ec1a:	4622      	mov	r2, r4
 800ec1c:	462b      	mov	r3, r5
 800ec1e:	f7f1 fd5b 	bl	80006d8 <__aeabi_dmul>
 800ec22:	a379      	add	r3, pc, #484	@ (adr r3, 800ee08 <__ieee754_pow+0x748>)
 800ec24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec28:	f7f1 fba0 	bl	800036c <__adddf3>
 800ec2c:	4622      	mov	r2, r4
 800ec2e:	462b      	mov	r3, r5
 800ec30:	f7f1 fd52 	bl	80006d8 <__aeabi_dmul>
 800ec34:	a376      	add	r3, pc, #472	@ (adr r3, 800ee10 <__ieee754_pow+0x750>)
 800ec36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec3a:	f7f1 fb97 	bl	800036c <__adddf3>
 800ec3e:	4622      	mov	r2, r4
 800ec40:	462b      	mov	r3, r5
 800ec42:	f7f1 fd49 	bl	80006d8 <__aeabi_dmul>
 800ec46:	a374      	add	r3, pc, #464	@ (adr r3, 800ee18 <__ieee754_pow+0x758>)
 800ec48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec4c:	f7f1 fb8e 	bl	800036c <__adddf3>
 800ec50:	4622      	mov	r2, r4
 800ec52:	462b      	mov	r3, r5
 800ec54:	f7f1 fd40 	bl	80006d8 <__aeabi_dmul>
 800ec58:	a371      	add	r3, pc, #452	@ (adr r3, 800ee20 <__ieee754_pow+0x760>)
 800ec5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec5e:	f7f1 fb85 	bl	800036c <__adddf3>
 800ec62:	4622      	mov	r2, r4
 800ec64:	4606      	mov	r6, r0
 800ec66:	460f      	mov	r7, r1
 800ec68:	462b      	mov	r3, r5
 800ec6a:	4620      	mov	r0, r4
 800ec6c:	4629      	mov	r1, r5
 800ec6e:	f7f1 fd33 	bl	80006d8 <__aeabi_dmul>
 800ec72:	4602      	mov	r2, r0
 800ec74:	460b      	mov	r3, r1
 800ec76:	4630      	mov	r0, r6
 800ec78:	4639      	mov	r1, r7
 800ec7a:	f7f1 fd2d 	bl	80006d8 <__aeabi_dmul>
 800ec7e:	465a      	mov	r2, fp
 800ec80:	4604      	mov	r4, r0
 800ec82:	460d      	mov	r5, r1
 800ec84:	464b      	mov	r3, r9
 800ec86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec8a:	f7f1 fb6f 	bl	800036c <__adddf3>
 800ec8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ec92:	f7f1 fd21 	bl	80006d8 <__aeabi_dmul>
 800ec96:	4622      	mov	r2, r4
 800ec98:	462b      	mov	r3, r5
 800ec9a:	f7f1 fb67 	bl	800036c <__adddf3>
 800ec9e:	465a      	mov	r2, fp
 800eca0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800eca4:	464b      	mov	r3, r9
 800eca6:	4658      	mov	r0, fp
 800eca8:	4649      	mov	r1, r9
 800ecaa:	f7f1 fd15 	bl	80006d8 <__aeabi_dmul>
 800ecae:	4b6a      	ldr	r3, [pc, #424]	@ (800ee58 <__ieee754_pow+0x798>)
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	4606      	mov	r6, r0
 800ecb4:	460f      	mov	r7, r1
 800ecb6:	f7f1 fb59 	bl	800036c <__adddf3>
 800ecba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ecbe:	f7f1 fb55 	bl	800036c <__adddf3>
 800ecc2:	46d8      	mov	r8, fp
 800ecc4:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800ecc8:	460d      	mov	r5, r1
 800ecca:	465a      	mov	r2, fp
 800eccc:	460b      	mov	r3, r1
 800ecce:	4640      	mov	r0, r8
 800ecd0:	4649      	mov	r1, r9
 800ecd2:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800ecd6:	f7f1 fcff 	bl	80006d8 <__aeabi_dmul>
 800ecda:	465c      	mov	r4, fp
 800ecdc:	4680      	mov	r8, r0
 800ecde:	4689      	mov	r9, r1
 800ece0:	4b5d      	ldr	r3, [pc, #372]	@ (800ee58 <__ieee754_pow+0x798>)
 800ece2:	2200      	movs	r2, #0
 800ece4:	4620      	mov	r0, r4
 800ece6:	4629      	mov	r1, r5
 800ece8:	f7f1 fb3e 	bl	8000368 <__aeabi_dsub>
 800ecec:	4632      	mov	r2, r6
 800ecee:	463b      	mov	r3, r7
 800ecf0:	f7f1 fb3a 	bl	8000368 <__aeabi_dsub>
 800ecf4:	4602      	mov	r2, r0
 800ecf6:	460b      	mov	r3, r1
 800ecf8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ecfc:	f7f1 fb34 	bl	8000368 <__aeabi_dsub>
 800ed00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed04:	f7f1 fce8 	bl	80006d8 <__aeabi_dmul>
 800ed08:	4622      	mov	r2, r4
 800ed0a:	4606      	mov	r6, r0
 800ed0c:	460f      	mov	r7, r1
 800ed0e:	462b      	mov	r3, r5
 800ed10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ed14:	f7f1 fce0 	bl	80006d8 <__aeabi_dmul>
 800ed18:	4602      	mov	r2, r0
 800ed1a:	460b      	mov	r3, r1
 800ed1c:	4630      	mov	r0, r6
 800ed1e:	4639      	mov	r1, r7
 800ed20:	f7f1 fb24 	bl	800036c <__adddf3>
 800ed24:	4606      	mov	r6, r0
 800ed26:	460f      	mov	r7, r1
 800ed28:	4602      	mov	r2, r0
 800ed2a:	460b      	mov	r3, r1
 800ed2c:	4640      	mov	r0, r8
 800ed2e:	4649      	mov	r1, r9
 800ed30:	f7f1 fb1c 	bl	800036c <__adddf3>
 800ed34:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800ed38:	a33b      	add	r3, pc, #236	@ (adr r3, 800ee28 <__ieee754_pow+0x768>)
 800ed3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed3e:	4658      	mov	r0, fp
 800ed40:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800ed44:	460d      	mov	r5, r1
 800ed46:	f7f1 fcc7 	bl	80006d8 <__aeabi_dmul>
 800ed4a:	465c      	mov	r4, fp
 800ed4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed50:	4642      	mov	r2, r8
 800ed52:	464b      	mov	r3, r9
 800ed54:	4620      	mov	r0, r4
 800ed56:	4629      	mov	r1, r5
 800ed58:	f7f1 fb06 	bl	8000368 <__aeabi_dsub>
 800ed5c:	4602      	mov	r2, r0
 800ed5e:	460b      	mov	r3, r1
 800ed60:	4630      	mov	r0, r6
 800ed62:	4639      	mov	r1, r7
 800ed64:	f7f1 fb00 	bl	8000368 <__aeabi_dsub>
 800ed68:	a331      	add	r3, pc, #196	@ (adr r3, 800ee30 <__ieee754_pow+0x770>)
 800ed6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed6e:	f7f1 fcb3 	bl	80006d8 <__aeabi_dmul>
 800ed72:	a331      	add	r3, pc, #196	@ (adr r3, 800ee38 <__ieee754_pow+0x778>)
 800ed74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed78:	4606      	mov	r6, r0
 800ed7a:	460f      	mov	r7, r1
 800ed7c:	4620      	mov	r0, r4
 800ed7e:	4629      	mov	r1, r5
 800ed80:	f7f1 fcaa 	bl	80006d8 <__aeabi_dmul>
 800ed84:	4602      	mov	r2, r0
 800ed86:	460b      	mov	r3, r1
 800ed88:	4630      	mov	r0, r6
 800ed8a:	4639      	mov	r1, r7
 800ed8c:	f7f1 faee 	bl	800036c <__adddf3>
 800ed90:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ed92:	4b32      	ldr	r3, [pc, #200]	@ (800ee5c <__ieee754_pow+0x79c>)
 800ed94:	4413      	add	r3, r2
 800ed96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed9a:	f7f1 fae7 	bl	800036c <__adddf3>
 800ed9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800eda2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800eda4:	f7f1 fc2e 	bl	8000604 <__aeabi_i2d>
 800eda8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800edaa:	4b2d      	ldr	r3, [pc, #180]	@ (800ee60 <__ieee754_pow+0x7a0>)
 800edac:	4413      	add	r3, r2
 800edae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800edb2:	4606      	mov	r6, r0
 800edb4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800edb8:	460f      	mov	r7, r1
 800edba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800edbe:	f7f1 fad5 	bl	800036c <__adddf3>
 800edc2:	4642      	mov	r2, r8
 800edc4:	464b      	mov	r3, r9
 800edc6:	f7f1 fad1 	bl	800036c <__adddf3>
 800edca:	4632      	mov	r2, r6
 800edcc:	463b      	mov	r3, r7
 800edce:	f7f1 facd 	bl	800036c <__adddf3>
 800edd2:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800edd6:	4632      	mov	r2, r6
 800edd8:	463b      	mov	r3, r7
 800edda:	4658      	mov	r0, fp
 800eddc:	460d      	mov	r5, r1
 800edde:	f7f1 fac3 	bl	8000368 <__aeabi_dsub>
 800ede2:	4642      	mov	r2, r8
 800ede4:	464b      	mov	r3, r9
 800ede6:	f7f1 fabf 	bl	8000368 <__aeabi_dsub>
 800edea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800edee:	f7f1 fabb 	bl	8000368 <__aeabi_dsub>
 800edf2:	465c      	mov	r4, fp
 800edf4:	e036      	b.n	800ee64 <__ieee754_pow+0x7a4>
 800edf6:	bf00      	nop
 800edf8:	4a454eef 	.word	0x4a454eef
 800edfc:	3fca7e28 	.word	0x3fca7e28
 800ee00:	93c9db65 	.word	0x93c9db65
 800ee04:	3fcd864a 	.word	0x3fcd864a
 800ee08:	a91d4101 	.word	0xa91d4101
 800ee0c:	3fd17460 	.word	0x3fd17460
 800ee10:	518f264d 	.word	0x518f264d
 800ee14:	3fd55555 	.word	0x3fd55555
 800ee18:	db6fabff 	.word	0xdb6fabff
 800ee1c:	3fdb6db6 	.word	0x3fdb6db6
 800ee20:	33333303 	.word	0x33333303
 800ee24:	3fe33333 	.word	0x3fe33333
 800ee28:	e0000000 	.word	0xe0000000
 800ee2c:	3feec709 	.word	0x3feec709
 800ee30:	dc3a03fd 	.word	0xdc3a03fd
 800ee34:	3feec709 	.word	0x3feec709
 800ee38:	145b01f5 	.word	0x145b01f5
 800ee3c:	be3e2fe0 	.word	0xbe3e2fe0
 800ee40:	7ff00000 	.word	0x7ff00000
 800ee44:	43400000 	.word	0x43400000
 800ee48:	0003988e 	.word	0x0003988e
 800ee4c:	000bb679 	.word	0x000bb679
 800ee50:	0802ac50 	.word	0x0802ac50
 800ee54:	3ff00000 	.word	0x3ff00000
 800ee58:	40080000 	.word	0x40080000
 800ee5c:	0802ac30 	.word	0x0802ac30
 800ee60:	0802ac40 	.word	0x0802ac40
 800ee64:	4602      	mov	r2, r0
 800ee66:	460b      	mov	r3, r1
 800ee68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ee6c:	e5d6      	b.n	800ea1c <__ieee754_pow+0x35c>
 800ee6e:	f04f 0a01 	mov.w	sl, #1
 800ee72:	e65e      	b.n	800eb32 <__ieee754_pow+0x472>
 800ee74:	a3b5      	add	r3, pc, #724	@ (adr r3, 800f14c <__ieee754_pow+0xa8c>)
 800ee76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee7a:	4630      	mov	r0, r6
 800ee7c:	4639      	mov	r1, r7
 800ee7e:	f7f1 fa75 	bl	800036c <__adddf3>
 800ee82:	4642      	mov	r2, r8
 800ee84:	e9cd 0100 	strd	r0, r1, [sp]
 800ee88:	464b      	mov	r3, r9
 800ee8a:	4620      	mov	r0, r4
 800ee8c:	4629      	mov	r1, r5
 800ee8e:	f7f1 fa6b 	bl	8000368 <__aeabi_dsub>
 800ee92:	4602      	mov	r2, r0
 800ee94:	460b      	mov	r3, r1
 800ee96:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee9a:	f7f1 fead 	bl	8000bf8 <__aeabi_dcmpgt>
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	f47f adfe 	bne.w	800eaa0 <__ieee754_pow+0x3e0>
 800eea4:	4ba2      	ldr	r3, [pc, #648]	@ (800f130 <__ieee754_pow+0xa70>)
 800eea6:	e022      	b.n	800eeee <__ieee754_pow+0x82e>
 800eea8:	4ca2      	ldr	r4, [pc, #648]	@ (800f134 <__ieee754_pow+0xa74>)
 800eeaa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800eeae:	42a3      	cmp	r3, r4
 800eeb0:	d919      	bls.n	800eee6 <__ieee754_pow+0x826>
 800eeb2:	4ba1      	ldr	r3, [pc, #644]	@ (800f138 <__ieee754_pow+0xa78>)
 800eeb4:	440b      	add	r3, r1
 800eeb6:	4303      	orrs	r3, r0
 800eeb8:	d009      	beq.n	800eece <__ieee754_pow+0x80e>
 800eeba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eebe:	2200      	movs	r2, #0
 800eec0:	2300      	movs	r3, #0
 800eec2:	f7f1 fe7b 	bl	8000bbc <__aeabi_dcmplt>
 800eec6:	3800      	subs	r0, #0
 800eec8:	bf18      	it	ne
 800eeca:	2001      	movne	r0, #1
 800eecc:	e512      	b.n	800e8f4 <__ieee754_pow+0x234>
 800eece:	4642      	mov	r2, r8
 800eed0:	464b      	mov	r3, r9
 800eed2:	f7f1 fa49 	bl	8000368 <__aeabi_dsub>
 800eed6:	4632      	mov	r2, r6
 800eed8:	463b      	mov	r3, r7
 800eeda:	f7f1 fe83 	bl	8000be4 <__aeabi_dcmpge>
 800eede:	2800      	cmp	r0, #0
 800eee0:	d1eb      	bne.n	800eeba <__ieee754_pow+0x7fa>
 800eee2:	4b96      	ldr	r3, [pc, #600]	@ (800f13c <__ieee754_pow+0xa7c>)
 800eee4:	e003      	b.n	800eeee <__ieee754_pow+0x82e>
 800eee6:	4a96      	ldr	r2, [pc, #600]	@ (800f140 <__ieee754_pow+0xa80>)
 800eee8:	4293      	cmp	r3, r2
 800eeea:	f240 80e7 	bls.w	800f0bc <__ieee754_pow+0x9fc>
 800eeee:	151b      	asrs	r3, r3, #20
 800eef0:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800eef4:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800eef8:	fa4a fa03 	asr.w	sl, sl, r3
 800eefc:	44da      	add	sl, fp
 800eefe:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800ef02:	4890      	ldr	r0, [pc, #576]	@ (800f144 <__ieee754_pow+0xa84>)
 800ef04:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800ef08:	4108      	asrs	r0, r1
 800ef0a:	ea00 030a 	and.w	r3, r0, sl
 800ef0e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800ef12:	f1c1 0114 	rsb	r1, r1, #20
 800ef16:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800ef1a:	fa4a fa01 	asr.w	sl, sl, r1
 800ef1e:	f1bb 0f00 	cmp.w	fp, #0
 800ef22:	4640      	mov	r0, r8
 800ef24:	4649      	mov	r1, r9
 800ef26:	f04f 0200 	mov.w	r2, #0
 800ef2a:	bfb8      	it	lt
 800ef2c:	f1ca 0a00 	rsblt	sl, sl, #0
 800ef30:	f7f1 fa1a 	bl	8000368 <__aeabi_dsub>
 800ef34:	4680      	mov	r8, r0
 800ef36:	4689      	mov	r9, r1
 800ef38:	4632      	mov	r2, r6
 800ef3a:	463b      	mov	r3, r7
 800ef3c:	4640      	mov	r0, r8
 800ef3e:	4649      	mov	r1, r9
 800ef40:	f7f1 fa14 	bl	800036c <__adddf3>
 800ef44:	2400      	movs	r4, #0
 800ef46:	a36a      	add	r3, pc, #424	@ (adr r3, 800f0f0 <__ieee754_pow+0xa30>)
 800ef48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef4c:	4620      	mov	r0, r4
 800ef4e:	460d      	mov	r5, r1
 800ef50:	f7f1 fbc2 	bl	80006d8 <__aeabi_dmul>
 800ef54:	4642      	mov	r2, r8
 800ef56:	e9cd 0100 	strd	r0, r1, [sp]
 800ef5a:	464b      	mov	r3, r9
 800ef5c:	4620      	mov	r0, r4
 800ef5e:	4629      	mov	r1, r5
 800ef60:	f7f1 fa02 	bl	8000368 <__aeabi_dsub>
 800ef64:	4602      	mov	r2, r0
 800ef66:	460b      	mov	r3, r1
 800ef68:	4630      	mov	r0, r6
 800ef6a:	4639      	mov	r1, r7
 800ef6c:	f7f1 f9fc 	bl	8000368 <__aeabi_dsub>
 800ef70:	a361      	add	r3, pc, #388	@ (adr r3, 800f0f8 <__ieee754_pow+0xa38>)
 800ef72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef76:	f7f1 fbaf 	bl	80006d8 <__aeabi_dmul>
 800ef7a:	a361      	add	r3, pc, #388	@ (adr r3, 800f100 <__ieee754_pow+0xa40>)
 800ef7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef80:	4680      	mov	r8, r0
 800ef82:	4689      	mov	r9, r1
 800ef84:	4620      	mov	r0, r4
 800ef86:	4629      	mov	r1, r5
 800ef88:	f7f1 fba6 	bl	80006d8 <__aeabi_dmul>
 800ef8c:	4602      	mov	r2, r0
 800ef8e:	460b      	mov	r3, r1
 800ef90:	4640      	mov	r0, r8
 800ef92:	4649      	mov	r1, r9
 800ef94:	f7f1 f9ea 	bl	800036c <__adddf3>
 800ef98:	4604      	mov	r4, r0
 800ef9a:	460d      	mov	r5, r1
 800ef9c:	4602      	mov	r2, r0
 800ef9e:	460b      	mov	r3, r1
 800efa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800efa4:	f7f1 f9e2 	bl	800036c <__adddf3>
 800efa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efac:	4680      	mov	r8, r0
 800efae:	4689      	mov	r9, r1
 800efb0:	f7f1 f9da 	bl	8000368 <__aeabi_dsub>
 800efb4:	4602      	mov	r2, r0
 800efb6:	460b      	mov	r3, r1
 800efb8:	4620      	mov	r0, r4
 800efba:	4629      	mov	r1, r5
 800efbc:	f7f1 f9d4 	bl	8000368 <__aeabi_dsub>
 800efc0:	4642      	mov	r2, r8
 800efc2:	4606      	mov	r6, r0
 800efc4:	460f      	mov	r7, r1
 800efc6:	464b      	mov	r3, r9
 800efc8:	4640      	mov	r0, r8
 800efca:	4649      	mov	r1, r9
 800efcc:	f7f1 fb84 	bl	80006d8 <__aeabi_dmul>
 800efd0:	a34d      	add	r3, pc, #308	@ (adr r3, 800f108 <__ieee754_pow+0xa48>)
 800efd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efd6:	4604      	mov	r4, r0
 800efd8:	460d      	mov	r5, r1
 800efda:	f7f1 fb7d 	bl	80006d8 <__aeabi_dmul>
 800efde:	a34c      	add	r3, pc, #304	@ (adr r3, 800f110 <__ieee754_pow+0xa50>)
 800efe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efe4:	f7f1 f9c0 	bl	8000368 <__aeabi_dsub>
 800efe8:	4622      	mov	r2, r4
 800efea:	462b      	mov	r3, r5
 800efec:	f7f1 fb74 	bl	80006d8 <__aeabi_dmul>
 800eff0:	a349      	add	r3, pc, #292	@ (adr r3, 800f118 <__ieee754_pow+0xa58>)
 800eff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eff6:	f7f1 f9b9 	bl	800036c <__adddf3>
 800effa:	4622      	mov	r2, r4
 800effc:	462b      	mov	r3, r5
 800effe:	f7f1 fb6b 	bl	80006d8 <__aeabi_dmul>
 800f002:	a347      	add	r3, pc, #284	@ (adr r3, 800f120 <__ieee754_pow+0xa60>)
 800f004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f008:	f7f1 f9ae 	bl	8000368 <__aeabi_dsub>
 800f00c:	4622      	mov	r2, r4
 800f00e:	462b      	mov	r3, r5
 800f010:	f7f1 fb62 	bl	80006d8 <__aeabi_dmul>
 800f014:	a344      	add	r3, pc, #272	@ (adr r3, 800f128 <__ieee754_pow+0xa68>)
 800f016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f01a:	f7f1 f9a7 	bl	800036c <__adddf3>
 800f01e:	4622      	mov	r2, r4
 800f020:	462b      	mov	r3, r5
 800f022:	f7f1 fb59 	bl	80006d8 <__aeabi_dmul>
 800f026:	4602      	mov	r2, r0
 800f028:	460b      	mov	r3, r1
 800f02a:	4640      	mov	r0, r8
 800f02c:	4649      	mov	r1, r9
 800f02e:	f7f1 f99b 	bl	8000368 <__aeabi_dsub>
 800f032:	4604      	mov	r4, r0
 800f034:	460d      	mov	r5, r1
 800f036:	4602      	mov	r2, r0
 800f038:	460b      	mov	r3, r1
 800f03a:	4640      	mov	r0, r8
 800f03c:	4649      	mov	r1, r9
 800f03e:	f7f1 fb4b 	bl	80006d8 <__aeabi_dmul>
 800f042:	2200      	movs	r2, #0
 800f044:	e9cd 0100 	strd	r0, r1, [sp]
 800f048:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f04c:	4620      	mov	r0, r4
 800f04e:	4629      	mov	r1, r5
 800f050:	f7f1 f98a 	bl	8000368 <__aeabi_dsub>
 800f054:	4602      	mov	r2, r0
 800f056:	460b      	mov	r3, r1
 800f058:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f05c:	f7f1 fc66 	bl	800092c <__aeabi_ddiv>
 800f060:	4632      	mov	r2, r6
 800f062:	4604      	mov	r4, r0
 800f064:	460d      	mov	r5, r1
 800f066:	463b      	mov	r3, r7
 800f068:	4640      	mov	r0, r8
 800f06a:	4649      	mov	r1, r9
 800f06c:	f7f1 fb34 	bl	80006d8 <__aeabi_dmul>
 800f070:	4632      	mov	r2, r6
 800f072:	463b      	mov	r3, r7
 800f074:	f7f1 f97a 	bl	800036c <__adddf3>
 800f078:	4602      	mov	r2, r0
 800f07a:	460b      	mov	r3, r1
 800f07c:	4620      	mov	r0, r4
 800f07e:	4629      	mov	r1, r5
 800f080:	f7f1 f972 	bl	8000368 <__aeabi_dsub>
 800f084:	4642      	mov	r2, r8
 800f086:	464b      	mov	r3, r9
 800f088:	f7f1 f96e 	bl	8000368 <__aeabi_dsub>
 800f08c:	460b      	mov	r3, r1
 800f08e:	4602      	mov	r2, r0
 800f090:	492d      	ldr	r1, [pc, #180]	@ (800f148 <__ieee754_pow+0xa88>)
 800f092:	2000      	movs	r0, #0
 800f094:	f7f1 f968 	bl	8000368 <__aeabi_dsub>
 800f098:	ec41 0b10 	vmov	d0, r0, r1
 800f09c:	ee10 3a90 	vmov	r3, s1
 800f0a0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f0a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f0a8:	da0b      	bge.n	800f0c2 <__ieee754_pow+0xa02>
 800f0aa:	4650      	mov	r0, sl
 800f0ac:	f000 fb4c 	bl	800f748 <scalbn>
 800f0b0:	ec51 0b10 	vmov	r0, r1, d0
 800f0b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f0b8:	f7ff bb6d 	b.w	800e796 <__ieee754_pow+0xd6>
 800f0bc:	f8dd a010 	ldr.w	sl, [sp, #16]
 800f0c0:	e73a      	b.n	800ef38 <__ieee754_pow+0x878>
 800f0c2:	ec51 0b10 	vmov	r0, r1, d0
 800f0c6:	4619      	mov	r1, r3
 800f0c8:	e7f4      	b.n	800f0b4 <__ieee754_pow+0x9f4>
 800f0ca:	491f      	ldr	r1, [pc, #124]	@ (800f148 <__ieee754_pow+0xa88>)
 800f0cc:	2000      	movs	r0, #0
 800f0ce:	f7ff bb14 	b.w	800e6fa <__ieee754_pow+0x3a>
 800f0d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f0d6:	f7ff bb10 	b.w	800e6fa <__ieee754_pow+0x3a>
 800f0da:	4630      	mov	r0, r6
 800f0dc:	4639      	mov	r1, r7
 800f0de:	f7ff bb0c 	b.w	800e6fa <__ieee754_pow+0x3a>
 800f0e2:	460c      	mov	r4, r1
 800f0e4:	f7ff bb69 	b.w	800e7ba <__ieee754_pow+0xfa>
 800f0e8:	2400      	movs	r4, #0
 800f0ea:	f7ff bb4b 	b.w	800e784 <__ieee754_pow+0xc4>
 800f0ee:	bf00      	nop
 800f0f0:	00000000 	.word	0x00000000
 800f0f4:	3fe62e43 	.word	0x3fe62e43
 800f0f8:	fefa39ef 	.word	0xfefa39ef
 800f0fc:	3fe62e42 	.word	0x3fe62e42
 800f100:	0ca86c39 	.word	0x0ca86c39
 800f104:	be205c61 	.word	0xbe205c61
 800f108:	72bea4d0 	.word	0x72bea4d0
 800f10c:	3e663769 	.word	0x3e663769
 800f110:	c5d26bf1 	.word	0xc5d26bf1
 800f114:	3ebbbd41 	.word	0x3ebbbd41
 800f118:	af25de2c 	.word	0xaf25de2c
 800f11c:	3f11566a 	.word	0x3f11566a
 800f120:	16bebd93 	.word	0x16bebd93
 800f124:	3f66c16c 	.word	0x3f66c16c
 800f128:	5555553e 	.word	0x5555553e
 800f12c:	3fc55555 	.word	0x3fc55555
 800f130:	40900000 	.word	0x40900000
 800f134:	4090cbff 	.word	0x4090cbff
 800f138:	3f6f3400 	.word	0x3f6f3400
 800f13c:	4090cc00 	.word	0x4090cc00
 800f140:	3fe00000 	.word	0x3fe00000
 800f144:	fff00000 	.word	0xfff00000
 800f148:	3ff00000 	.word	0x3ff00000
 800f14c:	652b82fe 	.word	0x652b82fe
 800f150:	3c971547 	.word	0x3c971547
 800f154:	00000000 	.word	0x00000000

0800f158 <__ieee754_rem_pio2>:
 800f158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f15c:	ec57 6b10 	vmov	r6, r7, d0
 800f160:	4bc5      	ldr	r3, [pc, #788]	@ (800f478 <__ieee754_rem_pio2+0x320>)
 800f162:	b08d      	sub	sp, #52	@ 0x34
 800f164:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800f168:	4598      	cmp	r8, r3
 800f16a:	4604      	mov	r4, r0
 800f16c:	9704      	str	r7, [sp, #16]
 800f16e:	d807      	bhi.n	800f180 <__ieee754_rem_pio2+0x28>
 800f170:	2200      	movs	r2, #0
 800f172:	2300      	movs	r3, #0
 800f174:	ed80 0b00 	vstr	d0, [r0]
 800f178:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f17c:	2500      	movs	r5, #0
 800f17e:	e028      	b.n	800f1d2 <__ieee754_rem_pio2+0x7a>
 800f180:	4bbe      	ldr	r3, [pc, #760]	@ (800f47c <__ieee754_rem_pio2+0x324>)
 800f182:	4598      	cmp	r8, r3
 800f184:	d878      	bhi.n	800f278 <__ieee754_rem_pio2+0x120>
 800f186:	9b04      	ldr	r3, [sp, #16]
 800f188:	4dbd      	ldr	r5, [pc, #756]	@ (800f480 <__ieee754_rem_pio2+0x328>)
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	4630      	mov	r0, r6
 800f18e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800f440 <__ieee754_rem_pio2+0x2e8>)
 800f190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f194:	4639      	mov	r1, r7
 800f196:	dd38      	ble.n	800f20a <__ieee754_rem_pio2+0xb2>
 800f198:	f7f1 f8e6 	bl	8000368 <__aeabi_dsub>
 800f19c:	45a8      	cmp	r8, r5
 800f19e:	4606      	mov	r6, r0
 800f1a0:	460f      	mov	r7, r1
 800f1a2:	d01a      	beq.n	800f1da <__ieee754_rem_pio2+0x82>
 800f1a4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800f448 <__ieee754_rem_pio2+0x2f0>)
 800f1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1aa:	f7f1 f8dd 	bl	8000368 <__aeabi_dsub>
 800f1ae:	4602      	mov	r2, r0
 800f1b0:	460b      	mov	r3, r1
 800f1b2:	4680      	mov	r8, r0
 800f1b4:	4689      	mov	r9, r1
 800f1b6:	4630      	mov	r0, r6
 800f1b8:	4639      	mov	r1, r7
 800f1ba:	f7f1 f8d5 	bl	8000368 <__aeabi_dsub>
 800f1be:	a3a2      	add	r3, pc, #648	@ (adr r3, 800f448 <__ieee754_rem_pio2+0x2f0>)
 800f1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c4:	f7f1 f8d0 	bl	8000368 <__aeabi_dsub>
 800f1c8:	e9c4 8900 	strd	r8, r9, [r4]
 800f1cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f1d0:	2501      	movs	r5, #1
 800f1d2:	4628      	mov	r0, r5
 800f1d4:	b00d      	add	sp, #52	@ 0x34
 800f1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1da:	a39d      	add	r3, pc, #628	@ (adr r3, 800f450 <__ieee754_rem_pio2+0x2f8>)
 800f1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1e0:	f7f1 f8c2 	bl	8000368 <__aeabi_dsub>
 800f1e4:	a39c      	add	r3, pc, #624	@ (adr r3, 800f458 <__ieee754_rem_pio2+0x300>)
 800f1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ea:	4606      	mov	r6, r0
 800f1ec:	460f      	mov	r7, r1
 800f1ee:	f7f1 f8bb 	bl	8000368 <__aeabi_dsub>
 800f1f2:	4602      	mov	r2, r0
 800f1f4:	460b      	mov	r3, r1
 800f1f6:	4680      	mov	r8, r0
 800f1f8:	4689      	mov	r9, r1
 800f1fa:	4630      	mov	r0, r6
 800f1fc:	4639      	mov	r1, r7
 800f1fe:	f7f1 f8b3 	bl	8000368 <__aeabi_dsub>
 800f202:	a395      	add	r3, pc, #596	@ (adr r3, 800f458 <__ieee754_rem_pio2+0x300>)
 800f204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f208:	e7dc      	b.n	800f1c4 <__ieee754_rem_pio2+0x6c>
 800f20a:	f7f1 f8af 	bl	800036c <__adddf3>
 800f20e:	45a8      	cmp	r8, r5
 800f210:	4606      	mov	r6, r0
 800f212:	460f      	mov	r7, r1
 800f214:	d018      	beq.n	800f248 <__ieee754_rem_pio2+0xf0>
 800f216:	a38c      	add	r3, pc, #560	@ (adr r3, 800f448 <__ieee754_rem_pio2+0x2f0>)
 800f218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f21c:	f7f1 f8a6 	bl	800036c <__adddf3>
 800f220:	4602      	mov	r2, r0
 800f222:	460b      	mov	r3, r1
 800f224:	4680      	mov	r8, r0
 800f226:	4689      	mov	r9, r1
 800f228:	4630      	mov	r0, r6
 800f22a:	4639      	mov	r1, r7
 800f22c:	f7f1 f89c 	bl	8000368 <__aeabi_dsub>
 800f230:	a385      	add	r3, pc, #532	@ (adr r3, 800f448 <__ieee754_rem_pio2+0x2f0>)
 800f232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f236:	f7f1 f899 	bl	800036c <__adddf3>
 800f23a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800f23e:	e9c4 8900 	strd	r8, r9, [r4]
 800f242:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f246:	e7c4      	b.n	800f1d2 <__ieee754_rem_pio2+0x7a>
 800f248:	a381      	add	r3, pc, #516	@ (adr r3, 800f450 <__ieee754_rem_pio2+0x2f8>)
 800f24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f24e:	f7f1 f88d 	bl	800036c <__adddf3>
 800f252:	a381      	add	r3, pc, #516	@ (adr r3, 800f458 <__ieee754_rem_pio2+0x300>)
 800f254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f258:	4606      	mov	r6, r0
 800f25a:	460f      	mov	r7, r1
 800f25c:	f7f1 f886 	bl	800036c <__adddf3>
 800f260:	4602      	mov	r2, r0
 800f262:	460b      	mov	r3, r1
 800f264:	4680      	mov	r8, r0
 800f266:	4689      	mov	r9, r1
 800f268:	4630      	mov	r0, r6
 800f26a:	4639      	mov	r1, r7
 800f26c:	f7f1 f87c 	bl	8000368 <__aeabi_dsub>
 800f270:	a379      	add	r3, pc, #484	@ (adr r3, 800f458 <__ieee754_rem_pio2+0x300>)
 800f272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f276:	e7de      	b.n	800f236 <__ieee754_rem_pio2+0xde>
 800f278:	4b82      	ldr	r3, [pc, #520]	@ (800f484 <__ieee754_rem_pio2+0x32c>)
 800f27a:	4598      	cmp	r8, r3
 800f27c:	f200 80d1 	bhi.w	800f422 <__ieee754_rem_pio2+0x2ca>
 800f280:	f000 f966 	bl	800f550 <fabs>
 800f284:	ec57 6b10 	vmov	r6, r7, d0
 800f288:	a375      	add	r3, pc, #468	@ (adr r3, 800f460 <__ieee754_rem_pio2+0x308>)
 800f28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f28e:	4630      	mov	r0, r6
 800f290:	4639      	mov	r1, r7
 800f292:	f7f1 fa21 	bl	80006d8 <__aeabi_dmul>
 800f296:	4b7c      	ldr	r3, [pc, #496]	@ (800f488 <__ieee754_rem_pio2+0x330>)
 800f298:	2200      	movs	r2, #0
 800f29a:	f7f1 f867 	bl	800036c <__adddf3>
 800f29e:	f7f1 fccb 	bl	8000c38 <__aeabi_d2iz>
 800f2a2:	4605      	mov	r5, r0
 800f2a4:	f7f1 f9ae 	bl	8000604 <__aeabi_i2d>
 800f2a8:	4602      	mov	r2, r0
 800f2aa:	460b      	mov	r3, r1
 800f2ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f2b0:	a363      	add	r3, pc, #396	@ (adr r3, 800f440 <__ieee754_rem_pio2+0x2e8>)
 800f2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2b6:	f7f1 fa0f 	bl	80006d8 <__aeabi_dmul>
 800f2ba:	4602      	mov	r2, r0
 800f2bc:	460b      	mov	r3, r1
 800f2be:	4630      	mov	r0, r6
 800f2c0:	4639      	mov	r1, r7
 800f2c2:	f7f1 f851 	bl	8000368 <__aeabi_dsub>
 800f2c6:	a360      	add	r3, pc, #384	@ (adr r3, 800f448 <__ieee754_rem_pio2+0x2f0>)
 800f2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2cc:	4682      	mov	sl, r0
 800f2ce:	468b      	mov	fp, r1
 800f2d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f2d4:	f7f1 fa00 	bl	80006d8 <__aeabi_dmul>
 800f2d8:	2d1f      	cmp	r5, #31
 800f2da:	4606      	mov	r6, r0
 800f2dc:	460f      	mov	r7, r1
 800f2de:	dc0c      	bgt.n	800f2fa <__ieee754_rem_pio2+0x1a2>
 800f2e0:	4b6a      	ldr	r3, [pc, #424]	@ (800f48c <__ieee754_rem_pio2+0x334>)
 800f2e2:	1e6a      	subs	r2, r5, #1
 800f2e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2e8:	4543      	cmp	r3, r8
 800f2ea:	d006      	beq.n	800f2fa <__ieee754_rem_pio2+0x1a2>
 800f2ec:	4632      	mov	r2, r6
 800f2ee:	463b      	mov	r3, r7
 800f2f0:	4650      	mov	r0, sl
 800f2f2:	4659      	mov	r1, fp
 800f2f4:	f7f1 f838 	bl	8000368 <__aeabi_dsub>
 800f2f8:	e00e      	b.n	800f318 <__ieee754_rem_pio2+0x1c0>
 800f2fa:	463b      	mov	r3, r7
 800f2fc:	4632      	mov	r2, r6
 800f2fe:	4650      	mov	r0, sl
 800f300:	4659      	mov	r1, fp
 800f302:	f7f1 f831 	bl	8000368 <__aeabi_dsub>
 800f306:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f30a:	9305      	str	r3, [sp, #20]
 800f30c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f310:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800f314:	2b10      	cmp	r3, #16
 800f316:	dc02      	bgt.n	800f31e <__ieee754_rem_pio2+0x1c6>
 800f318:	e9c4 0100 	strd	r0, r1, [r4]
 800f31c:	e039      	b.n	800f392 <__ieee754_rem_pio2+0x23a>
 800f31e:	a34c      	add	r3, pc, #304	@ (adr r3, 800f450 <__ieee754_rem_pio2+0x2f8>)
 800f320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f324:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f328:	f7f1 f9d6 	bl	80006d8 <__aeabi_dmul>
 800f32c:	4606      	mov	r6, r0
 800f32e:	460f      	mov	r7, r1
 800f330:	4602      	mov	r2, r0
 800f332:	460b      	mov	r3, r1
 800f334:	4650      	mov	r0, sl
 800f336:	4659      	mov	r1, fp
 800f338:	f7f1 f816 	bl	8000368 <__aeabi_dsub>
 800f33c:	4602      	mov	r2, r0
 800f33e:	460b      	mov	r3, r1
 800f340:	4680      	mov	r8, r0
 800f342:	4689      	mov	r9, r1
 800f344:	4650      	mov	r0, sl
 800f346:	4659      	mov	r1, fp
 800f348:	f7f1 f80e 	bl	8000368 <__aeabi_dsub>
 800f34c:	4632      	mov	r2, r6
 800f34e:	463b      	mov	r3, r7
 800f350:	f7f1 f80a 	bl	8000368 <__aeabi_dsub>
 800f354:	a340      	add	r3, pc, #256	@ (adr r3, 800f458 <__ieee754_rem_pio2+0x300>)
 800f356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f35a:	4606      	mov	r6, r0
 800f35c:	460f      	mov	r7, r1
 800f35e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f362:	f7f1 f9b9 	bl	80006d8 <__aeabi_dmul>
 800f366:	4632      	mov	r2, r6
 800f368:	463b      	mov	r3, r7
 800f36a:	f7f0 fffd 	bl	8000368 <__aeabi_dsub>
 800f36e:	4602      	mov	r2, r0
 800f370:	460b      	mov	r3, r1
 800f372:	4606      	mov	r6, r0
 800f374:	460f      	mov	r7, r1
 800f376:	4640      	mov	r0, r8
 800f378:	4649      	mov	r1, r9
 800f37a:	f7f0 fff5 	bl	8000368 <__aeabi_dsub>
 800f37e:	9a05      	ldr	r2, [sp, #20]
 800f380:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f384:	1ad3      	subs	r3, r2, r3
 800f386:	2b31      	cmp	r3, #49	@ 0x31
 800f388:	dc20      	bgt.n	800f3cc <__ieee754_rem_pio2+0x274>
 800f38a:	e9c4 0100 	strd	r0, r1, [r4]
 800f38e:	46c2      	mov	sl, r8
 800f390:	46cb      	mov	fp, r9
 800f392:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f396:	4650      	mov	r0, sl
 800f398:	4642      	mov	r2, r8
 800f39a:	464b      	mov	r3, r9
 800f39c:	4659      	mov	r1, fp
 800f39e:	f7f0 ffe3 	bl	8000368 <__aeabi_dsub>
 800f3a2:	463b      	mov	r3, r7
 800f3a4:	4632      	mov	r2, r6
 800f3a6:	f7f0 ffdf 	bl	8000368 <__aeabi_dsub>
 800f3aa:	9b04      	ldr	r3, [sp, #16]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f3b2:	f6bf af0e 	bge.w	800f1d2 <__ieee754_rem_pio2+0x7a>
 800f3b6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800f3ba:	6063      	str	r3, [r4, #4]
 800f3bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f3c0:	f8c4 8000 	str.w	r8, [r4]
 800f3c4:	60a0      	str	r0, [r4, #8]
 800f3c6:	60e3      	str	r3, [r4, #12]
 800f3c8:	426d      	negs	r5, r5
 800f3ca:	e702      	b.n	800f1d2 <__ieee754_rem_pio2+0x7a>
 800f3cc:	a326      	add	r3, pc, #152	@ (adr r3, 800f468 <__ieee754_rem_pio2+0x310>)
 800f3ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3d6:	f7f1 f97f 	bl	80006d8 <__aeabi_dmul>
 800f3da:	4606      	mov	r6, r0
 800f3dc:	460f      	mov	r7, r1
 800f3de:	4602      	mov	r2, r0
 800f3e0:	460b      	mov	r3, r1
 800f3e2:	4640      	mov	r0, r8
 800f3e4:	4649      	mov	r1, r9
 800f3e6:	f7f0 ffbf 	bl	8000368 <__aeabi_dsub>
 800f3ea:	4602      	mov	r2, r0
 800f3ec:	460b      	mov	r3, r1
 800f3ee:	4682      	mov	sl, r0
 800f3f0:	468b      	mov	fp, r1
 800f3f2:	4640      	mov	r0, r8
 800f3f4:	4649      	mov	r1, r9
 800f3f6:	f7f0 ffb7 	bl	8000368 <__aeabi_dsub>
 800f3fa:	4632      	mov	r2, r6
 800f3fc:	463b      	mov	r3, r7
 800f3fe:	f7f0 ffb3 	bl	8000368 <__aeabi_dsub>
 800f402:	a31b      	add	r3, pc, #108	@ (adr r3, 800f470 <__ieee754_rem_pio2+0x318>)
 800f404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f408:	4606      	mov	r6, r0
 800f40a:	460f      	mov	r7, r1
 800f40c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f410:	f7f1 f962 	bl	80006d8 <__aeabi_dmul>
 800f414:	4632      	mov	r2, r6
 800f416:	463b      	mov	r3, r7
 800f418:	f7f0 ffa6 	bl	8000368 <__aeabi_dsub>
 800f41c:	4606      	mov	r6, r0
 800f41e:	460f      	mov	r7, r1
 800f420:	e764      	b.n	800f2ec <__ieee754_rem_pio2+0x194>
 800f422:	4b1b      	ldr	r3, [pc, #108]	@ (800f490 <__ieee754_rem_pio2+0x338>)
 800f424:	4598      	cmp	r8, r3
 800f426:	d935      	bls.n	800f494 <__ieee754_rem_pio2+0x33c>
 800f428:	4632      	mov	r2, r6
 800f42a:	463b      	mov	r3, r7
 800f42c:	4630      	mov	r0, r6
 800f42e:	4639      	mov	r1, r7
 800f430:	f7f0 ff9a 	bl	8000368 <__aeabi_dsub>
 800f434:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f438:	e9c4 0100 	strd	r0, r1, [r4]
 800f43c:	e69e      	b.n	800f17c <__ieee754_rem_pio2+0x24>
 800f43e:	bf00      	nop
 800f440:	54400000 	.word	0x54400000
 800f444:	3ff921fb 	.word	0x3ff921fb
 800f448:	1a626331 	.word	0x1a626331
 800f44c:	3dd0b461 	.word	0x3dd0b461
 800f450:	1a600000 	.word	0x1a600000
 800f454:	3dd0b461 	.word	0x3dd0b461
 800f458:	2e037073 	.word	0x2e037073
 800f45c:	3ba3198a 	.word	0x3ba3198a
 800f460:	6dc9c883 	.word	0x6dc9c883
 800f464:	3fe45f30 	.word	0x3fe45f30
 800f468:	2e000000 	.word	0x2e000000
 800f46c:	3ba3198a 	.word	0x3ba3198a
 800f470:	252049c1 	.word	0x252049c1
 800f474:	397b839a 	.word	0x397b839a
 800f478:	3fe921fb 	.word	0x3fe921fb
 800f47c:	4002d97b 	.word	0x4002d97b
 800f480:	3ff921fb 	.word	0x3ff921fb
 800f484:	413921fb 	.word	0x413921fb
 800f488:	3fe00000 	.word	0x3fe00000
 800f48c:	0802ac60 	.word	0x0802ac60
 800f490:	7fefffff 	.word	0x7fefffff
 800f494:	ea4f 5528 	mov.w	r5, r8, asr #20
 800f498:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800f49c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800f4a0:	4630      	mov	r0, r6
 800f4a2:	460f      	mov	r7, r1
 800f4a4:	f7f1 fbc8 	bl	8000c38 <__aeabi_d2iz>
 800f4a8:	f7f1 f8ac 	bl	8000604 <__aeabi_i2d>
 800f4ac:	4602      	mov	r2, r0
 800f4ae:	460b      	mov	r3, r1
 800f4b0:	4630      	mov	r0, r6
 800f4b2:	4639      	mov	r1, r7
 800f4b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f4b8:	f7f0 ff56 	bl	8000368 <__aeabi_dsub>
 800f4bc:	4b22      	ldr	r3, [pc, #136]	@ (800f548 <__ieee754_rem_pio2+0x3f0>)
 800f4be:	2200      	movs	r2, #0
 800f4c0:	f7f1 f90a 	bl	80006d8 <__aeabi_dmul>
 800f4c4:	460f      	mov	r7, r1
 800f4c6:	4606      	mov	r6, r0
 800f4c8:	f7f1 fbb6 	bl	8000c38 <__aeabi_d2iz>
 800f4cc:	f7f1 f89a 	bl	8000604 <__aeabi_i2d>
 800f4d0:	4602      	mov	r2, r0
 800f4d2:	460b      	mov	r3, r1
 800f4d4:	4630      	mov	r0, r6
 800f4d6:	4639      	mov	r1, r7
 800f4d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f4dc:	f7f0 ff44 	bl	8000368 <__aeabi_dsub>
 800f4e0:	4b19      	ldr	r3, [pc, #100]	@ (800f548 <__ieee754_rem_pio2+0x3f0>)
 800f4e2:	2200      	movs	r2, #0
 800f4e4:	f7f1 f8f8 	bl	80006d8 <__aeabi_dmul>
 800f4e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800f4ec:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800f4f0:	f04f 0803 	mov.w	r8, #3
 800f4f4:	2600      	movs	r6, #0
 800f4f6:	2700      	movs	r7, #0
 800f4f8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800f4fc:	4632      	mov	r2, r6
 800f4fe:	463b      	mov	r3, r7
 800f500:	46c2      	mov	sl, r8
 800f502:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800f506:	f7f1 fb4f 	bl	8000ba8 <__aeabi_dcmpeq>
 800f50a:	2800      	cmp	r0, #0
 800f50c:	d1f4      	bne.n	800f4f8 <__ieee754_rem_pio2+0x3a0>
 800f50e:	4b0f      	ldr	r3, [pc, #60]	@ (800f54c <__ieee754_rem_pio2+0x3f4>)
 800f510:	9301      	str	r3, [sp, #4]
 800f512:	2302      	movs	r3, #2
 800f514:	9300      	str	r3, [sp, #0]
 800f516:	462a      	mov	r2, r5
 800f518:	4653      	mov	r3, sl
 800f51a:	4621      	mov	r1, r4
 800f51c:	a806      	add	r0, sp, #24
 800f51e:	f000 fa63 	bl	800f9e8 <__kernel_rem_pio2>
 800f522:	9b04      	ldr	r3, [sp, #16]
 800f524:	2b00      	cmp	r3, #0
 800f526:	4605      	mov	r5, r0
 800f528:	f6bf ae53 	bge.w	800f1d2 <__ieee754_rem_pio2+0x7a>
 800f52c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800f530:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f534:	e9c4 2300 	strd	r2, r3, [r4]
 800f538:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800f53c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f540:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800f544:	e740      	b.n	800f3c8 <__ieee754_rem_pio2+0x270>
 800f546:	bf00      	nop
 800f548:	41700000 	.word	0x41700000
 800f54c:	0802ace0 	.word	0x0802ace0

0800f550 <fabs>:
 800f550:	ec51 0b10 	vmov	r0, r1, d0
 800f554:	4602      	mov	r2, r0
 800f556:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f55a:	ec43 2b10 	vmov	d0, r2, r3
 800f55e:	4770      	bx	lr

0800f560 <__ieee754_logf>:
 800f560:	ee10 3a10 	vmov	r3, s0
 800f564:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f568:	d106      	bne.n	800f578 <__ieee754_logf+0x18>
 800f56a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800f704 <__ieee754_logf+0x1a4>
 800f56e:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800f708 <__ieee754_logf+0x1a8>
 800f572:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800f576:	4770      	bx	lr
 800f578:	2b00      	cmp	r3, #0
 800f57a:	461a      	mov	r2, r3
 800f57c:	da02      	bge.n	800f584 <__ieee754_logf+0x24>
 800f57e:	ee30 7a40 	vsub.f32	s14, s0, s0
 800f582:	e7f4      	b.n	800f56e <__ieee754_logf+0xe>
 800f584:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f588:	db02      	blt.n	800f590 <__ieee754_logf+0x30>
 800f58a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f58e:	4770      	bx	lr
 800f590:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f594:	bfb8      	it	lt
 800f596:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800f70c <__ieee754_logf+0x1ac>
 800f59a:	485d      	ldr	r0, [pc, #372]	@ (800f710 <__ieee754_logf+0x1b0>)
 800f59c:	bfbe      	ittt	lt
 800f59e:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800f5a2:	f06f 0118 	mvnlt.w	r1, #24
 800f5a6:	ee17 2a90 	vmovlt	r2, s15
 800f5aa:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800f5ae:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800f5b2:	4410      	add	r0, r2
 800f5b4:	bfa8      	it	ge
 800f5b6:	2100      	movge	r1, #0
 800f5b8:	3b7f      	subs	r3, #127	@ 0x7f
 800f5ba:	440b      	add	r3, r1
 800f5bc:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800f5c0:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800f5c4:	4311      	orrs	r1, r2
 800f5c6:	ee00 1a10 	vmov	s0, r1
 800f5ca:	4952      	ldr	r1, [pc, #328]	@ (800f714 <__ieee754_logf+0x1b4>)
 800f5cc:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800f5d0:	f102 000f 	add.w	r0, r2, #15
 800f5d4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f5d8:	4001      	ands	r1, r0
 800f5da:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f5de:	bb89      	cbnz	r1, 800f644 <__ieee754_logf+0xe4>
 800f5e0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800f5e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5e8:	d10f      	bne.n	800f60a <__ieee754_logf+0xaa>
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	f000 8087 	beq.w	800f6fe <__ieee754_logf+0x19e>
 800f5f0:	ee07 3a90 	vmov	s15, r3
 800f5f4:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800f718 <__ieee754_logf+0x1b8>
 800f5f8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800f71c <__ieee754_logf+0x1bc>
 800f5fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f600:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f604:	eea7 0a87 	vfma.f32	s0, s15, s14
 800f608:	4770      	bx	lr
 800f60a:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800f720 <__ieee754_logf+0x1c0>
 800f60e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f612:	eee0 7a66 	vfms.f32	s15, s0, s13
 800f616:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f61a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f61e:	b913      	cbnz	r3, 800f626 <__ieee754_logf+0xc6>
 800f620:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f624:	4770      	bx	lr
 800f626:	ee07 3a90 	vmov	s15, r3
 800f62a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800f718 <__ieee754_logf+0x1b8>
 800f62e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f632:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f636:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f63a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800f71c <__ieee754_logf+0x1bc>
 800f63e:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800f642:	4770      	bx	lr
 800f644:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800f648:	ee70 7a27 	vadd.f32	s15, s0, s15
 800f64c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800f724 <__ieee754_logf+0x1c4>
 800f650:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800f728 <__ieee754_logf+0x1c8>
 800f654:	4935      	ldr	r1, [pc, #212]	@ (800f72c <__ieee754_logf+0x1cc>)
 800f656:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800f65a:	4411      	add	r1, r2
 800f65c:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800f660:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800f664:	430a      	orrs	r2, r1
 800f666:	2a00      	cmp	r2, #0
 800f668:	ee07 3a90 	vmov	s15, r3
 800f66c:	ee26 5a06 	vmul.f32	s10, s12, s12
 800f670:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f674:	ee25 7a05 	vmul.f32	s14, s10, s10
 800f678:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800f730 <__ieee754_logf+0x1d0>
 800f67c:	eee7 7a25 	vfma.f32	s15, s14, s11
 800f680:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800f734 <__ieee754_logf+0x1d4>
 800f684:	eee7 5a87 	vfma.f32	s11, s15, s14
 800f688:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800f738 <__ieee754_logf+0x1d8>
 800f68c:	eee7 7a24 	vfma.f32	s15, s14, s9
 800f690:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800f73c <__ieee754_logf+0x1dc>
 800f694:	eee7 4a87 	vfma.f32	s9, s15, s14
 800f698:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800f740 <__ieee754_logf+0x1e0>
 800f69c:	eee4 7a87 	vfma.f32	s15, s9, s14
 800f6a0:	ee67 7a85 	vmul.f32	s15, s15, s10
 800f6a4:	eee5 7a87 	vfma.f32	s15, s11, s14
 800f6a8:	dd1a      	ble.n	800f6e0 <__ieee754_logf+0x180>
 800f6aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800f6ae:	ee20 7a07 	vmul.f32	s14, s0, s14
 800f6b2:	ee27 7a00 	vmul.f32	s14, s14, s0
 800f6b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f6ba:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f6be:	b913      	cbnz	r3, 800f6c6 <__ieee754_logf+0x166>
 800f6c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f6c4:	e7ac      	b.n	800f620 <__ieee754_logf+0xc0>
 800f6c6:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800f718 <__ieee754_logf+0x1b8>
 800f6ca:	eee6 7a86 	vfma.f32	s15, s13, s12
 800f6ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f6d2:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f6d6:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800f71c <__ieee754_logf+0x1bc>
 800f6da:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800f6de:	4770      	bx	lr
 800f6e0:	ee70 7a67 	vsub.f32	s15, s0, s15
 800f6e4:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f6e8:	b913      	cbnz	r3, 800f6f0 <__ieee754_logf+0x190>
 800f6ea:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f6ee:	4770      	bx	lr
 800f6f0:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800f718 <__ieee754_logf+0x1b8>
 800f6f4:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800f6f8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f6fc:	e7eb      	b.n	800f6d6 <__ieee754_logf+0x176>
 800f6fe:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800f708 <__ieee754_logf+0x1a8>
 800f702:	4770      	bx	lr
 800f704:	cc000000 	.word	0xcc000000
 800f708:	00000000 	.word	0x00000000
 800f70c:	4c000000 	.word	0x4c000000
 800f710:	004afb20 	.word	0x004afb20
 800f714:	007ffff0 	.word	0x007ffff0
 800f718:	3717f7d1 	.word	0x3717f7d1
 800f71c:	3f317180 	.word	0x3f317180
 800f720:	3eaaaaab 	.word	0x3eaaaaab
 800f724:	3e1cd04f 	.word	0x3e1cd04f
 800f728:	3e178897 	.word	0x3e178897
 800f72c:	ffcf5c30 	.word	0xffcf5c30
 800f730:	3e638e29 	.word	0x3e638e29
 800f734:	3ecccccd 	.word	0x3ecccccd
 800f738:	3e3a3325 	.word	0x3e3a3325
 800f73c:	3e924925 	.word	0x3e924925
 800f740:	3f2aaaab 	.word	0x3f2aaaab
 800f744:	00000000 	.word	0x00000000

0800f748 <scalbn>:
 800f748:	b570      	push	{r4, r5, r6, lr}
 800f74a:	ec55 4b10 	vmov	r4, r5, d0
 800f74e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f752:	4606      	mov	r6, r0
 800f754:	462b      	mov	r3, r5
 800f756:	b991      	cbnz	r1, 800f77e <scalbn+0x36>
 800f758:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800f75c:	4323      	orrs	r3, r4
 800f75e:	d03b      	beq.n	800f7d8 <scalbn+0x90>
 800f760:	4b33      	ldr	r3, [pc, #204]	@ (800f830 <scalbn+0xe8>)
 800f762:	4620      	mov	r0, r4
 800f764:	4629      	mov	r1, r5
 800f766:	2200      	movs	r2, #0
 800f768:	f7f0 ffb6 	bl	80006d8 <__aeabi_dmul>
 800f76c:	4b31      	ldr	r3, [pc, #196]	@ (800f834 <scalbn+0xec>)
 800f76e:	429e      	cmp	r6, r3
 800f770:	4604      	mov	r4, r0
 800f772:	460d      	mov	r5, r1
 800f774:	da0f      	bge.n	800f796 <scalbn+0x4e>
 800f776:	a326      	add	r3, pc, #152	@ (adr r3, 800f810 <scalbn+0xc8>)
 800f778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f77c:	e01e      	b.n	800f7bc <scalbn+0x74>
 800f77e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800f782:	4291      	cmp	r1, r2
 800f784:	d10b      	bne.n	800f79e <scalbn+0x56>
 800f786:	4622      	mov	r2, r4
 800f788:	4620      	mov	r0, r4
 800f78a:	4629      	mov	r1, r5
 800f78c:	f7f0 fdee 	bl	800036c <__adddf3>
 800f790:	4604      	mov	r4, r0
 800f792:	460d      	mov	r5, r1
 800f794:	e020      	b.n	800f7d8 <scalbn+0x90>
 800f796:	460b      	mov	r3, r1
 800f798:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f79c:	3936      	subs	r1, #54	@ 0x36
 800f79e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800f7a2:	4296      	cmp	r6, r2
 800f7a4:	dd0d      	ble.n	800f7c2 <scalbn+0x7a>
 800f7a6:	2d00      	cmp	r5, #0
 800f7a8:	a11b      	add	r1, pc, #108	@ (adr r1, 800f818 <scalbn+0xd0>)
 800f7aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7ae:	da02      	bge.n	800f7b6 <scalbn+0x6e>
 800f7b0:	a11b      	add	r1, pc, #108	@ (adr r1, 800f820 <scalbn+0xd8>)
 800f7b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7b6:	a318      	add	r3, pc, #96	@ (adr r3, 800f818 <scalbn+0xd0>)
 800f7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7bc:	f7f0 ff8c 	bl	80006d8 <__aeabi_dmul>
 800f7c0:	e7e6      	b.n	800f790 <scalbn+0x48>
 800f7c2:	1872      	adds	r2, r6, r1
 800f7c4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800f7c8:	428a      	cmp	r2, r1
 800f7ca:	dcec      	bgt.n	800f7a6 <scalbn+0x5e>
 800f7cc:	2a00      	cmp	r2, #0
 800f7ce:	dd06      	ble.n	800f7de <scalbn+0x96>
 800f7d0:	f36f 531e 	bfc	r3, #20, #11
 800f7d4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f7d8:	ec45 4b10 	vmov	d0, r4, r5
 800f7dc:	bd70      	pop	{r4, r5, r6, pc}
 800f7de:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800f7e2:	da08      	bge.n	800f7f6 <scalbn+0xae>
 800f7e4:	2d00      	cmp	r5, #0
 800f7e6:	a10a      	add	r1, pc, #40	@ (adr r1, 800f810 <scalbn+0xc8>)
 800f7e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7ec:	dac3      	bge.n	800f776 <scalbn+0x2e>
 800f7ee:	a10e      	add	r1, pc, #56	@ (adr r1, 800f828 <scalbn+0xe0>)
 800f7f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7f4:	e7bf      	b.n	800f776 <scalbn+0x2e>
 800f7f6:	3236      	adds	r2, #54	@ 0x36
 800f7f8:	f36f 531e 	bfc	r3, #20, #11
 800f7fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f800:	4620      	mov	r0, r4
 800f802:	4b0d      	ldr	r3, [pc, #52]	@ (800f838 <scalbn+0xf0>)
 800f804:	4629      	mov	r1, r5
 800f806:	2200      	movs	r2, #0
 800f808:	e7d8      	b.n	800f7bc <scalbn+0x74>
 800f80a:	bf00      	nop
 800f80c:	f3af 8000 	nop.w
 800f810:	c2f8f359 	.word	0xc2f8f359
 800f814:	01a56e1f 	.word	0x01a56e1f
 800f818:	8800759c 	.word	0x8800759c
 800f81c:	7e37e43c 	.word	0x7e37e43c
 800f820:	8800759c 	.word	0x8800759c
 800f824:	fe37e43c 	.word	0xfe37e43c
 800f828:	c2f8f359 	.word	0xc2f8f359
 800f82c:	81a56e1f 	.word	0x81a56e1f
 800f830:	43500000 	.word	0x43500000
 800f834:	ffff3cb0 	.word	0xffff3cb0
 800f838:	3c900000 	.word	0x3c900000

0800f83c <__ieee754_sqrt>:
 800f83c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f840:	4a66      	ldr	r2, [pc, #408]	@ (800f9dc <__ieee754_sqrt+0x1a0>)
 800f842:	ec55 4b10 	vmov	r4, r5, d0
 800f846:	43aa      	bics	r2, r5
 800f848:	462b      	mov	r3, r5
 800f84a:	4621      	mov	r1, r4
 800f84c:	d110      	bne.n	800f870 <__ieee754_sqrt+0x34>
 800f84e:	4622      	mov	r2, r4
 800f850:	4620      	mov	r0, r4
 800f852:	4629      	mov	r1, r5
 800f854:	f7f0 ff40 	bl	80006d8 <__aeabi_dmul>
 800f858:	4602      	mov	r2, r0
 800f85a:	460b      	mov	r3, r1
 800f85c:	4620      	mov	r0, r4
 800f85e:	4629      	mov	r1, r5
 800f860:	f7f0 fd84 	bl	800036c <__adddf3>
 800f864:	4604      	mov	r4, r0
 800f866:	460d      	mov	r5, r1
 800f868:	ec45 4b10 	vmov	d0, r4, r5
 800f86c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f870:	2d00      	cmp	r5, #0
 800f872:	dc0e      	bgt.n	800f892 <__ieee754_sqrt+0x56>
 800f874:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800f878:	4322      	orrs	r2, r4
 800f87a:	d0f5      	beq.n	800f868 <__ieee754_sqrt+0x2c>
 800f87c:	b19d      	cbz	r5, 800f8a6 <__ieee754_sqrt+0x6a>
 800f87e:	4622      	mov	r2, r4
 800f880:	4620      	mov	r0, r4
 800f882:	4629      	mov	r1, r5
 800f884:	f7f0 fd70 	bl	8000368 <__aeabi_dsub>
 800f888:	4602      	mov	r2, r0
 800f88a:	460b      	mov	r3, r1
 800f88c:	f7f1 f84e 	bl	800092c <__aeabi_ddiv>
 800f890:	e7e8      	b.n	800f864 <__ieee754_sqrt+0x28>
 800f892:	152a      	asrs	r2, r5, #20
 800f894:	d115      	bne.n	800f8c2 <__ieee754_sqrt+0x86>
 800f896:	2000      	movs	r0, #0
 800f898:	e009      	b.n	800f8ae <__ieee754_sqrt+0x72>
 800f89a:	0acb      	lsrs	r3, r1, #11
 800f89c:	3a15      	subs	r2, #21
 800f89e:	0549      	lsls	r1, r1, #21
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d0fa      	beq.n	800f89a <__ieee754_sqrt+0x5e>
 800f8a4:	e7f7      	b.n	800f896 <__ieee754_sqrt+0x5a>
 800f8a6:	462a      	mov	r2, r5
 800f8a8:	e7fa      	b.n	800f8a0 <__ieee754_sqrt+0x64>
 800f8aa:	005b      	lsls	r3, r3, #1
 800f8ac:	3001      	adds	r0, #1
 800f8ae:	02dc      	lsls	r4, r3, #11
 800f8b0:	d5fb      	bpl.n	800f8aa <__ieee754_sqrt+0x6e>
 800f8b2:	1e44      	subs	r4, r0, #1
 800f8b4:	1b12      	subs	r2, r2, r4
 800f8b6:	f1c0 0420 	rsb	r4, r0, #32
 800f8ba:	fa21 f404 	lsr.w	r4, r1, r4
 800f8be:	4323      	orrs	r3, r4
 800f8c0:	4081      	lsls	r1, r0
 800f8c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f8c6:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800f8ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f8ce:	07d2      	lsls	r2, r2, #31
 800f8d0:	bf5c      	itt	pl
 800f8d2:	005b      	lslpl	r3, r3, #1
 800f8d4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800f8d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f8dc:	bf58      	it	pl
 800f8de:	0049      	lslpl	r1, r1, #1
 800f8e0:	2600      	movs	r6, #0
 800f8e2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800f8e6:	107f      	asrs	r7, r7, #1
 800f8e8:	0049      	lsls	r1, r1, #1
 800f8ea:	2016      	movs	r0, #22
 800f8ec:	4632      	mov	r2, r6
 800f8ee:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800f8f2:	1915      	adds	r5, r2, r4
 800f8f4:	429d      	cmp	r5, r3
 800f8f6:	bfde      	ittt	le
 800f8f8:	192a      	addle	r2, r5, r4
 800f8fa:	1b5b      	suble	r3, r3, r5
 800f8fc:	1936      	addle	r6, r6, r4
 800f8fe:	0fcd      	lsrs	r5, r1, #31
 800f900:	3801      	subs	r0, #1
 800f902:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800f906:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f90a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f90e:	d1f0      	bne.n	800f8f2 <__ieee754_sqrt+0xb6>
 800f910:	4605      	mov	r5, r0
 800f912:	2420      	movs	r4, #32
 800f914:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800f918:	4293      	cmp	r3, r2
 800f91a:	eb0c 0e00 	add.w	lr, ip, r0
 800f91e:	dc02      	bgt.n	800f926 <__ieee754_sqrt+0xea>
 800f920:	d113      	bne.n	800f94a <__ieee754_sqrt+0x10e>
 800f922:	458e      	cmp	lr, r1
 800f924:	d811      	bhi.n	800f94a <__ieee754_sqrt+0x10e>
 800f926:	f1be 0f00 	cmp.w	lr, #0
 800f92a:	eb0e 000c 	add.w	r0, lr, ip
 800f92e:	da3f      	bge.n	800f9b0 <__ieee754_sqrt+0x174>
 800f930:	2800      	cmp	r0, #0
 800f932:	db3d      	blt.n	800f9b0 <__ieee754_sqrt+0x174>
 800f934:	f102 0801 	add.w	r8, r2, #1
 800f938:	1a9b      	subs	r3, r3, r2
 800f93a:	458e      	cmp	lr, r1
 800f93c:	bf88      	it	hi
 800f93e:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800f942:	eba1 010e 	sub.w	r1, r1, lr
 800f946:	4465      	add	r5, ip
 800f948:	4642      	mov	r2, r8
 800f94a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800f94e:	3c01      	subs	r4, #1
 800f950:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800f954:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f958:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800f95c:	d1dc      	bne.n	800f918 <__ieee754_sqrt+0xdc>
 800f95e:	4319      	orrs	r1, r3
 800f960:	d01b      	beq.n	800f99a <__ieee754_sqrt+0x15e>
 800f962:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800f9e0 <__ieee754_sqrt+0x1a4>
 800f966:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800f9e4 <__ieee754_sqrt+0x1a8>
 800f96a:	e9da 0100 	ldrd	r0, r1, [sl]
 800f96e:	e9db 2300 	ldrd	r2, r3, [fp]
 800f972:	f7f0 fcf9 	bl	8000368 <__aeabi_dsub>
 800f976:	e9da 8900 	ldrd	r8, r9, [sl]
 800f97a:	4602      	mov	r2, r0
 800f97c:	460b      	mov	r3, r1
 800f97e:	4640      	mov	r0, r8
 800f980:	4649      	mov	r1, r9
 800f982:	f7f1 f925 	bl	8000bd0 <__aeabi_dcmple>
 800f986:	b140      	cbz	r0, 800f99a <__ieee754_sqrt+0x15e>
 800f988:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800f98c:	e9da 0100 	ldrd	r0, r1, [sl]
 800f990:	e9db 2300 	ldrd	r2, r3, [fp]
 800f994:	d10e      	bne.n	800f9b4 <__ieee754_sqrt+0x178>
 800f996:	3601      	adds	r6, #1
 800f998:	4625      	mov	r5, r4
 800f99a:	1073      	asrs	r3, r6, #1
 800f99c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800f9a0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800f9a4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800f9a8:	086b      	lsrs	r3, r5, #1
 800f9aa:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800f9ae:	e759      	b.n	800f864 <__ieee754_sqrt+0x28>
 800f9b0:	4690      	mov	r8, r2
 800f9b2:	e7c1      	b.n	800f938 <__ieee754_sqrt+0xfc>
 800f9b4:	f7f0 fcda 	bl	800036c <__adddf3>
 800f9b8:	e9da 8900 	ldrd	r8, r9, [sl]
 800f9bc:	4602      	mov	r2, r0
 800f9be:	460b      	mov	r3, r1
 800f9c0:	4640      	mov	r0, r8
 800f9c2:	4649      	mov	r1, r9
 800f9c4:	f7f1 f8fa 	bl	8000bbc <__aeabi_dcmplt>
 800f9c8:	b120      	cbz	r0, 800f9d4 <__ieee754_sqrt+0x198>
 800f9ca:	1cab      	adds	r3, r5, #2
 800f9cc:	bf08      	it	eq
 800f9ce:	3601      	addeq	r6, #1
 800f9d0:	3502      	adds	r5, #2
 800f9d2:	e7e2      	b.n	800f99a <__ieee754_sqrt+0x15e>
 800f9d4:	1c6b      	adds	r3, r5, #1
 800f9d6:	f023 0501 	bic.w	r5, r3, #1
 800f9da:	e7de      	b.n	800f99a <__ieee754_sqrt+0x15e>
 800f9dc:	7ff00000 	.word	0x7ff00000
 800f9e0:	0802adf0 	.word	0x0802adf0
 800f9e4:	0802ade8 	.word	0x0802ade8

0800f9e8 <__kernel_rem_pio2>:
 800f9e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9ec:	ed2d 8b02 	vpush	{d8}
 800f9f0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800f9f4:	f112 0f14 	cmn.w	r2, #20
 800f9f8:	9306      	str	r3, [sp, #24]
 800f9fa:	9104      	str	r1, [sp, #16]
 800f9fc:	4bc2      	ldr	r3, [pc, #776]	@ (800fd08 <__kernel_rem_pio2+0x320>)
 800f9fe:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800fa00:	9008      	str	r0, [sp, #32]
 800fa02:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fa06:	9300      	str	r3, [sp, #0]
 800fa08:	9b06      	ldr	r3, [sp, #24]
 800fa0a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800fa0e:	bfa8      	it	ge
 800fa10:	1ed4      	subge	r4, r2, #3
 800fa12:	9305      	str	r3, [sp, #20]
 800fa14:	bfb2      	itee	lt
 800fa16:	2400      	movlt	r4, #0
 800fa18:	2318      	movge	r3, #24
 800fa1a:	fb94 f4f3 	sdivge	r4, r4, r3
 800fa1e:	f06f 0317 	mvn.w	r3, #23
 800fa22:	fb04 3303 	mla	r3, r4, r3, r3
 800fa26:	eb03 0b02 	add.w	fp, r3, r2
 800fa2a:	9b00      	ldr	r3, [sp, #0]
 800fa2c:	9a05      	ldr	r2, [sp, #20]
 800fa2e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800fcf8 <__kernel_rem_pio2+0x310>
 800fa32:	eb03 0802 	add.w	r8, r3, r2
 800fa36:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800fa38:	1aa7      	subs	r7, r4, r2
 800fa3a:	ae20      	add	r6, sp, #128	@ 0x80
 800fa3c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800fa40:	2500      	movs	r5, #0
 800fa42:	4545      	cmp	r5, r8
 800fa44:	dd12      	ble.n	800fa6c <__kernel_rem_pio2+0x84>
 800fa46:	9b06      	ldr	r3, [sp, #24]
 800fa48:	aa20      	add	r2, sp, #128	@ 0x80
 800fa4a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800fa4e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800fa52:	2700      	movs	r7, #0
 800fa54:	9b00      	ldr	r3, [sp, #0]
 800fa56:	429f      	cmp	r7, r3
 800fa58:	dc2e      	bgt.n	800fab8 <__kernel_rem_pio2+0xd0>
 800fa5a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800fcf8 <__kernel_rem_pio2+0x310>
 800fa5e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fa62:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fa66:	46a8      	mov	r8, r5
 800fa68:	2600      	movs	r6, #0
 800fa6a:	e01b      	b.n	800faa4 <__kernel_rem_pio2+0xbc>
 800fa6c:	42ef      	cmn	r7, r5
 800fa6e:	d407      	bmi.n	800fa80 <__kernel_rem_pio2+0x98>
 800fa70:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800fa74:	f7f0 fdc6 	bl	8000604 <__aeabi_i2d>
 800fa78:	e8e6 0102 	strd	r0, r1, [r6], #8
 800fa7c:	3501      	adds	r5, #1
 800fa7e:	e7e0      	b.n	800fa42 <__kernel_rem_pio2+0x5a>
 800fa80:	ec51 0b18 	vmov	r0, r1, d8
 800fa84:	e7f8      	b.n	800fa78 <__kernel_rem_pio2+0x90>
 800fa86:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800fa8a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800fa8e:	f7f0 fe23 	bl	80006d8 <__aeabi_dmul>
 800fa92:	4602      	mov	r2, r0
 800fa94:	460b      	mov	r3, r1
 800fa96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa9a:	f7f0 fc67 	bl	800036c <__adddf3>
 800fa9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800faa2:	3601      	adds	r6, #1
 800faa4:	9b05      	ldr	r3, [sp, #20]
 800faa6:	429e      	cmp	r6, r3
 800faa8:	dded      	ble.n	800fa86 <__kernel_rem_pio2+0x9e>
 800faaa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800faae:	3701      	adds	r7, #1
 800fab0:	ecaa 7b02 	vstmia	sl!, {d7}
 800fab4:	3508      	adds	r5, #8
 800fab6:	e7cd      	b.n	800fa54 <__kernel_rem_pio2+0x6c>
 800fab8:	9b00      	ldr	r3, [sp, #0]
 800faba:	f8dd 8000 	ldr.w	r8, [sp]
 800fabe:	aa0c      	add	r2, sp, #48	@ 0x30
 800fac0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fac4:	930a      	str	r3, [sp, #40]	@ 0x28
 800fac6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800fac8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800facc:	9309      	str	r3, [sp, #36]	@ 0x24
 800face:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800fad2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fad4:	ab98      	add	r3, sp, #608	@ 0x260
 800fad6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800fada:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800fade:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fae2:	ac0c      	add	r4, sp, #48	@ 0x30
 800fae4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800fae6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800faea:	46a1      	mov	r9, r4
 800faec:	46c2      	mov	sl, r8
 800faee:	f1ba 0f00 	cmp.w	sl, #0
 800faf2:	dc77      	bgt.n	800fbe4 <__kernel_rem_pio2+0x1fc>
 800faf4:	4658      	mov	r0, fp
 800faf6:	ed9d 0b02 	vldr	d0, [sp, #8]
 800fafa:	f7ff fe25 	bl	800f748 <scalbn>
 800fafe:	ec57 6b10 	vmov	r6, r7, d0
 800fb02:	2200      	movs	r2, #0
 800fb04:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800fb08:	4630      	mov	r0, r6
 800fb0a:	4639      	mov	r1, r7
 800fb0c:	f7f0 fde4 	bl	80006d8 <__aeabi_dmul>
 800fb10:	ec41 0b10 	vmov	d0, r0, r1
 800fb14:	f000 fab8 	bl	8010088 <floor>
 800fb18:	4b7c      	ldr	r3, [pc, #496]	@ (800fd0c <__kernel_rem_pio2+0x324>)
 800fb1a:	ec51 0b10 	vmov	r0, r1, d0
 800fb1e:	2200      	movs	r2, #0
 800fb20:	f7f0 fdda 	bl	80006d8 <__aeabi_dmul>
 800fb24:	4602      	mov	r2, r0
 800fb26:	460b      	mov	r3, r1
 800fb28:	4630      	mov	r0, r6
 800fb2a:	4639      	mov	r1, r7
 800fb2c:	f7f0 fc1c 	bl	8000368 <__aeabi_dsub>
 800fb30:	460f      	mov	r7, r1
 800fb32:	4606      	mov	r6, r0
 800fb34:	f7f1 f880 	bl	8000c38 <__aeabi_d2iz>
 800fb38:	9002      	str	r0, [sp, #8]
 800fb3a:	f7f0 fd63 	bl	8000604 <__aeabi_i2d>
 800fb3e:	4602      	mov	r2, r0
 800fb40:	460b      	mov	r3, r1
 800fb42:	4630      	mov	r0, r6
 800fb44:	4639      	mov	r1, r7
 800fb46:	f7f0 fc0f 	bl	8000368 <__aeabi_dsub>
 800fb4a:	f1bb 0f00 	cmp.w	fp, #0
 800fb4e:	4606      	mov	r6, r0
 800fb50:	460f      	mov	r7, r1
 800fb52:	dd6c      	ble.n	800fc2e <__kernel_rem_pio2+0x246>
 800fb54:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800fb58:	ab0c      	add	r3, sp, #48	@ 0x30
 800fb5a:	9d02      	ldr	r5, [sp, #8]
 800fb5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fb60:	f1cb 0018 	rsb	r0, fp, #24
 800fb64:	fa43 f200 	asr.w	r2, r3, r0
 800fb68:	4415      	add	r5, r2
 800fb6a:	4082      	lsls	r2, r0
 800fb6c:	1a9b      	subs	r3, r3, r2
 800fb6e:	aa0c      	add	r2, sp, #48	@ 0x30
 800fb70:	9502      	str	r5, [sp, #8]
 800fb72:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800fb76:	f1cb 0217 	rsb	r2, fp, #23
 800fb7a:	fa43 f902 	asr.w	r9, r3, r2
 800fb7e:	f1b9 0f00 	cmp.w	r9, #0
 800fb82:	dd64      	ble.n	800fc4e <__kernel_rem_pio2+0x266>
 800fb84:	9b02      	ldr	r3, [sp, #8]
 800fb86:	2200      	movs	r2, #0
 800fb88:	3301      	adds	r3, #1
 800fb8a:	9302      	str	r3, [sp, #8]
 800fb8c:	4615      	mov	r5, r2
 800fb8e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800fb92:	4590      	cmp	r8, r2
 800fb94:	f300 80a1 	bgt.w	800fcda <__kernel_rem_pio2+0x2f2>
 800fb98:	f1bb 0f00 	cmp.w	fp, #0
 800fb9c:	dd07      	ble.n	800fbae <__kernel_rem_pio2+0x1c6>
 800fb9e:	f1bb 0f01 	cmp.w	fp, #1
 800fba2:	f000 80c1 	beq.w	800fd28 <__kernel_rem_pio2+0x340>
 800fba6:	f1bb 0f02 	cmp.w	fp, #2
 800fbaa:	f000 80c8 	beq.w	800fd3e <__kernel_rem_pio2+0x356>
 800fbae:	f1b9 0f02 	cmp.w	r9, #2
 800fbb2:	d14c      	bne.n	800fc4e <__kernel_rem_pio2+0x266>
 800fbb4:	4632      	mov	r2, r6
 800fbb6:	463b      	mov	r3, r7
 800fbb8:	4955      	ldr	r1, [pc, #340]	@ (800fd10 <__kernel_rem_pio2+0x328>)
 800fbba:	2000      	movs	r0, #0
 800fbbc:	f7f0 fbd4 	bl	8000368 <__aeabi_dsub>
 800fbc0:	4606      	mov	r6, r0
 800fbc2:	460f      	mov	r7, r1
 800fbc4:	2d00      	cmp	r5, #0
 800fbc6:	d042      	beq.n	800fc4e <__kernel_rem_pio2+0x266>
 800fbc8:	4658      	mov	r0, fp
 800fbca:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800fd00 <__kernel_rem_pio2+0x318>
 800fbce:	f7ff fdbb 	bl	800f748 <scalbn>
 800fbd2:	4630      	mov	r0, r6
 800fbd4:	4639      	mov	r1, r7
 800fbd6:	ec53 2b10 	vmov	r2, r3, d0
 800fbda:	f7f0 fbc5 	bl	8000368 <__aeabi_dsub>
 800fbde:	4606      	mov	r6, r0
 800fbe0:	460f      	mov	r7, r1
 800fbe2:	e034      	b.n	800fc4e <__kernel_rem_pio2+0x266>
 800fbe4:	4b4b      	ldr	r3, [pc, #300]	@ (800fd14 <__kernel_rem_pio2+0x32c>)
 800fbe6:	2200      	movs	r2, #0
 800fbe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fbec:	f7f0 fd74 	bl	80006d8 <__aeabi_dmul>
 800fbf0:	f7f1 f822 	bl	8000c38 <__aeabi_d2iz>
 800fbf4:	f7f0 fd06 	bl	8000604 <__aeabi_i2d>
 800fbf8:	4b47      	ldr	r3, [pc, #284]	@ (800fd18 <__kernel_rem_pio2+0x330>)
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	4606      	mov	r6, r0
 800fbfe:	460f      	mov	r7, r1
 800fc00:	f7f0 fd6a 	bl	80006d8 <__aeabi_dmul>
 800fc04:	4602      	mov	r2, r0
 800fc06:	460b      	mov	r3, r1
 800fc08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fc0c:	f7f0 fbac 	bl	8000368 <__aeabi_dsub>
 800fc10:	f7f1 f812 	bl	8000c38 <__aeabi_d2iz>
 800fc14:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800fc18:	f849 0b04 	str.w	r0, [r9], #4
 800fc1c:	4639      	mov	r1, r7
 800fc1e:	4630      	mov	r0, r6
 800fc20:	f7f0 fba4 	bl	800036c <__adddf3>
 800fc24:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800fc28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc2c:	e75f      	b.n	800faee <__kernel_rem_pio2+0x106>
 800fc2e:	d107      	bne.n	800fc40 <__kernel_rem_pio2+0x258>
 800fc30:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800fc34:	aa0c      	add	r2, sp, #48	@ 0x30
 800fc36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc3a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800fc3e:	e79e      	b.n	800fb7e <__kernel_rem_pio2+0x196>
 800fc40:	4b36      	ldr	r3, [pc, #216]	@ (800fd1c <__kernel_rem_pio2+0x334>)
 800fc42:	2200      	movs	r2, #0
 800fc44:	f7f0 ffce 	bl	8000be4 <__aeabi_dcmpge>
 800fc48:	2800      	cmp	r0, #0
 800fc4a:	d143      	bne.n	800fcd4 <__kernel_rem_pio2+0x2ec>
 800fc4c:	4681      	mov	r9, r0
 800fc4e:	2200      	movs	r2, #0
 800fc50:	2300      	movs	r3, #0
 800fc52:	4630      	mov	r0, r6
 800fc54:	4639      	mov	r1, r7
 800fc56:	f7f0 ffa7 	bl	8000ba8 <__aeabi_dcmpeq>
 800fc5a:	2800      	cmp	r0, #0
 800fc5c:	f000 80c1 	beq.w	800fde2 <__kernel_rem_pio2+0x3fa>
 800fc60:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800fc64:	2200      	movs	r2, #0
 800fc66:	9900      	ldr	r1, [sp, #0]
 800fc68:	428b      	cmp	r3, r1
 800fc6a:	da70      	bge.n	800fd4e <__kernel_rem_pio2+0x366>
 800fc6c:	2a00      	cmp	r2, #0
 800fc6e:	f000 808b 	beq.w	800fd88 <__kernel_rem_pio2+0x3a0>
 800fc72:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800fc76:	ab0c      	add	r3, sp, #48	@ 0x30
 800fc78:	f1ab 0b18 	sub.w	fp, fp, #24
 800fc7c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d0f6      	beq.n	800fc72 <__kernel_rem_pio2+0x28a>
 800fc84:	4658      	mov	r0, fp
 800fc86:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800fd00 <__kernel_rem_pio2+0x318>
 800fc8a:	f7ff fd5d 	bl	800f748 <scalbn>
 800fc8e:	f108 0301 	add.w	r3, r8, #1
 800fc92:	00da      	lsls	r2, r3, #3
 800fc94:	9205      	str	r2, [sp, #20]
 800fc96:	ec55 4b10 	vmov	r4, r5, d0
 800fc9a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800fc9c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800fd14 <__kernel_rem_pio2+0x32c>
 800fca0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800fca4:	4646      	mov	r6, r8
 800fca6:	f04f 0a00 	mov.w	sl, #0
 800fcaa:	2e00      	cmp	r6, #0
 800fcac:	f280 80d1 	bge.w	800fe52 <__kernel_rem_pio2+0x46a>
 800fcb0:	4644      	mov	r4, r8
 800fcb2:	2c00      	cmp	r4, #0
 800fcb4:	f2c0 80ff 	blt.w	800feb6 <__kernel_rem_pio2+0x4ce>
 800fcb8:	4b19      	ldr	r3, [pc, #100]	@ (800fd20 <__kernel_rem_pio2+0x338>)
 800fcba:	461f      	mov	r7, r3
 800fcbc:	ab70      	add	r3, sp, #448	@ 0x1c0
 800fcbe:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fcc2:	9306      	str	r3, [sp, #24]
 800fcc4:	f04f 0a00 	mov.w	sl, #0
 800fcc8:	f04f 0b00 	mov.w	fp, #0
 800fccc:	2600      	movs	r6, #0
 800fcce:	eba8 0504 	sub.w	r5, r8, r4
 800fcd2:	e0e4      	b.n	800fe9e <__kernel_rem_pio2+0x4b6>
 800fcd4:	f04f 0902 	mov.w	r9, #2
 800fcd8:	e754      	b.n	800fb84 <__kernel_rem_pio2+0x19c>
 800fcda:	f854 3b04 	ldr.w	r3, [r4], #4
 800fcde:	bb0d      	cbnz	r5, 800fd24 <__kernel_rem_pio2+0x33c>
 800fce0:	b123      	cbz	r3, 800fcec <__kernel_rem_pio2+0x304>
 800fce2:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800fce6:	f844 3c04 	str.w	r3, [r4, #-4]
 800fcea:	2301      	movs	r3, #1
 800fcec:	3201      	adds	r2, #1
 800fcee:	461d      	mov	r5, r3
 800fcf0:	e74f      	b.n	800fb92 <__kernel_rem_pio2+0x1aa>
 800fcf2:	bf00      	nop
 800fcf4:	f3af 8000 	nop.w
	...
 800fd04:	3ff00000 	.word	0x3ff00000
 800fd08:	0802ae38 	.word	0x0802ae38
 800fd0c:	40200000 	.word	0x40200000
 800fd10:	3ff00000 	.word	0x3ff00000
 800fd14:	3e700000 	.word	0x3e700000
 800fd18:	41700000 	.word	0x41700000
 800fd1c:	3fe00000 	.word	0x3fe00000
 800fd20:	0802adf8 	.word	0x0802adf8
 800fd24:	1acb      	subs	r3, r1, r3
 800fd26:	e7de      	b.n	800fce6 <__kernel_rem_pio2+0x2fe>
 800fd28:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800fd2c:	ab0c      	add	r3, sp, #48	@ 0x30
 800fd2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd32:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800fd36:	a90c      	add	r1, sp, #48	@ 0x30
 800fd38:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800fd3c:	e737      	b.n	800fbae <__kernel_rem_pio2+0x1c6>
 800fd3e:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800fd42:	ab0c      	add	r3, sp, #48	@ 0x30
 800fd44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd48:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800fd4c:	e7f3      	b.n	800fd36 <__kernel_rem_pio2+0x34e>
 800fd4e:	a90c      	add	r1, sp, #48	@ 0x30
 800fd50:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800fd54:	3b01      	subs	r3, #1
 800fd56:	430a      	orrs	r2, r1
 800fd58:	e785      	b.n	800fc66 <__kernel_rem_pio2+0x27e>
 800fd5a:	3401      	adds	r4, #1
 800fd5c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800fd60:	2a00      	cmp	r2, #0
 800fd62:	d0fa      	beq.n	800fd5a <__kernel_rem_pio2+0x372>
 800fd64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fd66:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800fd6a:	eb0d 0503 	add.w	r5, sp, r3
 800fd6e:	9b06      	ldr	r3, [sp, #24]
 800fd70:	aa20      	add	r2, sp, #128	@ 0x80
 800fd72:	4443      	add	r3, r8
 800fd74:	f108 0701 	add.w	r7, r8, #1
 800fd78:	3d98      	subs	r5, #152	@ 0x98
 800fd7a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800fd7e:	4444      	add	r4, r8
 800fd80:	42bc      	cmp	r4, r7
 800fd82:	da04      	bge.n	800fd8e <__kernel_rem_pio2+0x3a6>
 800fd84:	46a0      	mov	r8, r4
 800fd86:	e6a2      	b.n	800face <__kernel_rem_pio2+0xe6>
 800fd88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd8a:	2401      	movs	r4, #1
 800fd8c:	e7e6      	b.n	800fd5c <__kernel_rem_pio2+0x374>
 800fd8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd90:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800fd94:	f7f0 fc36 	bl	8000604 <__aeabi_i2d>
 800fd98:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8010058 <__kernel_rem_pio2+0x670>
 800fd9c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800fda0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fda4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fda8:	46b2      	mov	sl, r6
 800fdaa:	f04f 0800 	mov.w	r8, #0
 800fdae:	9b05      	ldr	r3, [sp, #20]
 800fdb0:	4598      	cmp	r8, r3
 800fdb2:	dd05      	ble.n	800fdc0 <__kernel_rem_pio2+0x3d8>
 800fdb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fdb8:	3701      	adds	r7, #1
 800fdba:	eca5 7b02 	vstmia	r5!, {d7}
 800fdbe:	e7df      	b.n	800fd80 <__kernel_rem_pio2+0x398>
 800fdc0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800fdc4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800fdc8:	f7f0 fc86 	bl	80006d8 <__aeabi_dmul>
 800fdcc:	4602      	mov	r2, r0
 800fdce:	460b      	mov	r3, r1
 800fdd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdd4:	f7f0 faca 	bl	800036c <__adddf3>
 800fdd8:	f108 0801 	add.w	r8, r8, #1
 800fddc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fde0:	e7e5      	b.n	800fdae <__kernel_rem_pio2+0x3c6>
 800fde2:	f1cb 0000 	rsb	r0, fp, #0
 800fde6:	ec47 6b10 	vmov	d0, r6, r7
 800fdea:	f7ff fcad 	bl	800f748 <scalbn>
 800fdee:	ec55 4b10 	vmov	r4, r5, d0
 800fdf2:	4b9b      	ldr	r3, [pc, #620]	@ (8010060 <__kernel_rem_pio2+0x678>)
 800fdf4:	2200      	movs	r2, #0
 800fdf6:	4620      	mov	r0, r4
 800fdf8:	4629      	mov	r1, r5
 800fdfa:	f7f0 fef3 	bl	8000be4 <__aeabi_dcmpge>
 800fdfe:	b300      	cbz	r0, 800fe42 <__kernel_rem_pio2+0x45a>
 800fe00:	4b98      	ldr	r3, [pc, #608]	@ (8010064 <__kernel_rem_pio2+0x67c>)
 800fe02:	2200      	movs	r2, #0
 800fe04:	4620      	mov	r0, r4
 800fe06:	4629      	mov	r1, r5
 800fe08:	f7f0 fc66 	bl	80006d8 <__aeabi_dmul>
 800fe0c:	f7f0 ff14 	bl	8000c38 <__aeabi_d2iz>
 800fe10:	4606      	mov	r6, r0
 800fe12:	f7f0 fbf7 	bl	8000604 <__aeabi_i2d>
 800fe16:	4b92      	ldr	r3, [pc, #584]	@ (8010060 <__kernel_rem_pio2+0x678>)
 800fe18:	2200      	movs	r2, #0
 800fe1a:	f7f0 fc5d 	bl	80006d8 <__aeabi_dmul>
 800fe1e:	460b      	mov	r3, r1
 800fe20:	4602      	mov	r2, r0
 800fe22:	4629      	mov	r1, r5
 800fe24:	4620      	mov	r0, r4
 800fe26:	f7f0 fa9f 	bl	8000368 <__aeabi_dsub>
 800fe2a:	f7f0 ff05 	bl	8000c38 <__aeabi_d2iz>
 800fe2e:	ab0c      	add	r3, sp, #48	@ 0x30
 800fe30:	f10b 0b18 	add.w	fp, fp, #24
 800fe34:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800fe38:	f108 0801 	add.w	r8, r8, #1
 800fe3c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800fe40:	e720      	b.n	800fc84 <__kernel_rem_pio2+0x29c>
 800fe42:	4620      	mov	r0, r4
 800fe44:	4629      	mov	r1, r5
 800fe46:	f7f0 fef7 	bl	8000c38 <__aeabi_d2iz>
 800fe4a:	ab0c      	add	r3, sp, #48	@ 0x30
 800fe4c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800fe50:	e718      	b.n	800fc84 <__kernel_rem_pio2+0x29c>
 800fe52:	ab0c      	add	r3, sp, #48	@ 0x30
 800fe54:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fe58:	f7f0 fbd4 	bl	8000604 <__aeabi_i2d>
 800fe5c:	4622      	mov	r2, r4
 800fe5e:	462b      	mov	r3, r5
 800fe60:	f7f0 fc3a 	bl	80006d8 <__aeabi_dmul>
 800fe64:	4652      	mov	r2, sl
 800fe66:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800fe6a:	465b      	mov	r3, fp
 800fe6c:	4620      	mov	r0, r4
 800fe6e:	4629      	mov	r1, r5
 800fe70:	f7f0 fc32 	bl	80006d8 <__aeabi_dmul>
 800fe74:	3e01      	subs	r6, #1
 800fe76:	4604      	mov	r4, r0
 800fe78:	460d      	mov	r5, r1
 800fe7a:	e716      	b.n	800fcaa <__kernel_rem_pio2+0x2c2>
 800fe7c:	9906      	ldr	r1, [sp, #24]
 800fe7e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800fe82:	9106      	str	r1, [sp, #24]
 800fe84:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800fe88:	f7f0 fc26 	bl	80006d8 <__aeabi_dmul>
 800fe8c:	4602      	mov	r2, r0
 800fe8e:	460b      	mov	r3, r1
 800fe90:	4650      	mov	r0, sl
 800fe92:	4659      	mov	r1, fp
 800fe94:	f7f0 fa6a 	bl	800036c <__adddf3>
 800fe98:	3601      	adds	r6, #1
 800fe9a:	4682      	mov	sl, r0
 800fe9c:	468b      	mov	fp, r1
 800fe9e:	9b00      	ldr	r3, [sp, #0]
 800fea0:	429e      	cmp	r6, r3
 800fea2:	dc01      	bgt.n	800fea8 <__kernel_rem_pio2+0x4c0>
 800fea4:	42ae      	cmp	r6, r5
 800fea6:	dde9      	ble.n	800fe7c <__kernel_rem_pio2+0x494>
 800fea8:	ab48      	add	r3, sp, #288	@ 0x120
 800feaa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800feae:	e9c5 ab00 	strd	sl, fp, [r5]
 800feb2:	3c01      	subs	r4, #1
 800feb4:	e6fd      	b.n	800fcb2 <__kernel_rem_pio2+0x2ca>
 800feb6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800feb8:	2b02      	cmp	r3, #2
 800feba:	dc0b      	bgt.n	800fed4 <__kernel_rem_pio2+0x4ec>
 800febc:	2b00      	cmp	r3, #0
 800febe:	dc35      	bgt.n	800ff2c <__kernel_rem_pio2+0x544>
 800fec0:	d059      	beq.n	800ff76 <__kernel_rem_pio2+0x58e>
 800fec2:	9b02      	ldr	r3, [sp, #8]
 800fec4:	f003 0007 	and.w	r0, r3, #7
 800fec8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800fecc:	ecbd 8b02 	vpop	{d8}
 800fed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fed4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800fed6:	2b03      	cmp	r3, #3
 800fed8:	d1f3      	bne.n	800fec2 <__kernel_rem_pio2+0x4da>
 800feda:	9b05      	ldr	r3, [sp, #20]
 800fedc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800fee0:	eb0d 0403 	add.w	r4, sp, r3
 800fee4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800fee8:	4625      	mov	r5, r4
 800feea:	46c2      	mov	sl, r8
 800feec:	f1ba 0f00 	cmp.w	sl, #0
 800fef0:	dc69      	bgt.n	800ffc6 <__kernel_rem_pio2+0x5de>
 800fef2:	4645      	mov	r5, r8
 800fef4:	2d01      	cmp	r5, #1
 800fef6:	f300 8087 	bgt.w	8010008 <__kernel_rem_pio2+0x620>
 800fefa:	9c05      	ldr	r4, [sp, #20]
 800fefc:	ab48      	add	r3, sp, #288	@ 0x120
 800fefe:	441c      	add	r4, r3
 800ff00:	2000      	movs	r0, #0
 800ff02:	2100      	movs	r1, #0
 800ff04:	f1b8 0f01 	cmp.w	r8, #1
 800ff08:	f300 809c 	bgt.w	8010044 <__kernel_rem_pio2+0x65c>
 800ff0c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800ff10:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800ff14:	f1b9 0f00 	cmp.w	r9, #0
 800ff18:	f040 80a6 	bne.w	8010068 <__kernel_rem_pio2+0x680>
 800ff1c:	9b04      	ldr	r3, [sp, #16]
 800ff1e:	e9c3 5600 	strd	r5, r6, [r3]
 800ff22:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800ff26:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ff2a:	e7ca      	b.n	800fec2 <__kernel_rem_pio2+0x4da>
 800ff2c:	9d05      	ldr	r5, [sp, #20]
 800ff2e:	ab48      	add	r3, sp, #288	@ 0x120
 800ff30:	441d      	add	r5, r3
 800ff32:	4644      	mov	r4, r8
 800ff34:	2000      	movs	r0, #0
 800ff36:	2100      	movs	r1, #0
 800ff38:	2c00      	cmp	r4, #0
 800ff3a:	da35      	bge.n	800ffa8 <__kernel_rem_pio2+0x5c0>
 800ff3c:	f1b9 0f00 	cmp.w	r9, #0
 800ff40:	d038      	beq.n	800ffb4 <__kernel_rem_pio2+0x5cc>
 800ff42:	4602      	mov	r2, r0
 800ff44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ff48:	9c04      	ldr	r4, [sp, #16]
 800ff4a:	e9c4 2300 	strd	r2, r3, [r4]
 800ff4e:	4602      	mov	r2, r0
 800ff50:	460b      	mov	r3, r1
 800ff52:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800ff56:	f7f0 fa07 	bl	8000368 <__aeabi_dsub>
 800ff5a:	ad4a      	add	r5, sp, #296	@ 0x128
 800ff5c:	2401      	movs	r4, #1
 800ff5e:	45a0      	cmp	r8, r4
 800ff60:	da2b      	bge.n	800ffba <__kernel_rem_pio2+0x5d2>
 800ff62:	f1b9 0f00 	cmp.w	r9, #0
 800ff66:	d002      	beq.n	800ff6e <__kernel_rem_pio2+0x586>
 800ff68:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ff6c:	4619      	mov	r1, r3
 800ff6e:	9b04      	ldr	r3, [sp, #16]
 800ff70:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ff74:	e7a5      	b.n	800fec2 <__kernel_rem_pio2+0x4da>
 800ff76:	9c05      	ldr	r4, [sp, #20]
 800ff78:	ab48      	add	r3, sp, #288	@ 0x120
 800ff7a:	441c      	add	r4, r3
 800ff7c:	2000      	movs	r0, #0
 800ff7e:	2100      	movs	r1, #0
 800ff80:	f1b8 0f00 	cmp.w	r8, #0
 800ff84:	da09      	bge.n	800ff9a <__kernel_rem_pio2+0x5b2>
 800ff86:	f1b9 0f00 	cmp.w	r9, #0
 800ff8a:	d002      	beq.n	800ff92 <__kernel_rem_pio2+0x5aa>
 800ff8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ff90:	4619      	mov	r1, r3
 800ff92:	9b04      	ldr	r3, [sp, #16]
 800ff94:	e9c3 0100 	strd	r0, r1, [r3]
 800ff98:	e793      	b.n	800fec2 <__kernel_rem_pio2+0x4da>
 800ff9a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ff9e:	f7f0 f9e5 	bl	800036c <__adddf3>
 800ffa2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ffa6:	e7eb      	b.n	800ff80 <__kernel_rem_pio2+0x598>
 800ffa8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ffac:	f7f0 f9de 	bl	800036c <__adddf3>
 800ffb0:	3c01      	subs	r4, #1
 800ffb2:	e7c1      	b.n	800ff38 <__kernel_rem_pio2+0x550>
 800ffb4:	4602      	mov	r2, r0
 800ffb6:	460b      	mov	r3, r1
 800ffb8:	e7c6      	b.n	800ff48 <__kernel_rem_pio2+0x560>
 800ffba:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ffbe:	f7f0 f9d5 	bl	800036c <__adddf3>
 800ffc2:	3401      	adds	r4, #1
 800ffc4:	e7cb      	b.n	800ff5e <__kernel_rem_pio2+0x576>
 800ffc6:	ed35 7b02 	vldmdb	r5!, {d7}
 800ffca:	ed8d 7b00 	vstr	d7, [sp]
 800ffce:	ed95 7b02 	vldr	d7, [r5, #8]
 800ffd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffd6:	ec53 2b17 	vmov	r2, r3, d7
 800ffda:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ffde:	f7f0 f9c5 	bl	800036c <__adddf3>
 800ffe2:	4602      	mov	r2, r0
 800ffe4:	460b      	mov	r3, r1
 800ffe6:	4606      	mov	r6, r0
 800ffe8:	460f      	mov	r7, r1
 800ffea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffee:	f7f0 f9bb 	bl	8000368 <__aeabi_dsub>
 800fff2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fff6:	f7f0 f9b9 	bl	800036c <__adddf3>
 800fffa:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800fffe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8010002:	e9c5 6700 	strd	r6, r7, [r5]
 8010006:	e771      	b.n	800feec <__kernel_rem_pio2+0x504>
 8010008:	ed34 7b02 	vldmdb	r4!, {d7}
 801000c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8010010:	ec51 0b17 	vmov	r0, r1, d7
 8010014:	4652      	mov	r2, sl
 8010016:	465b      	mov	r3, fp
 8010018:	ed8d 7b00 	vstr	d7, [sp]
 801001c:	f7f0 f9a6 	bl	800036c <__adddf3>
 8010020:	4602      	mov	r2, r0
 8010022:	460b      	mov	r3, r1
 8010024:	4606      	mov	r6, r0
 8010026:	460f      	mov	r7, r1
 8010028:	e9dd 0100 	ldrd	r0, r1, [sp]
 801002c:	f7f0 f99c 	bl	8000368 <__aeabi_dsub>
 8010030:	4652      	mov	r2, sl
 8010032:	465b      	mov	r3, fp
 8010034:	f7f0 f99a 	bl	800036c <__adddf3>
 8010038:	3d01      	subs	r5, #1
 801003a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801003e:	e9c4 6700 	strd	r6, r7, [r4]
 8010042:	e757      	b.n	800fef4 <__kernel_rem_pio2+0x50c>
 8010044:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010048:	f7f0 f990 	bl	800036c <__adddf3>
 801004c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8010050:	e758      	b.n	800ff04 <__kernel_rem_pio2+0x51c>
 8010052:	bf00      	nop
 8010054:	f3af 8000 	nop.w
	...
 8010060:	41700000 	.word	0x41700000
 8010064:	3e700000 	.word	0x3e700000
 8010068:	9b04      	ldr	r3, [sp, #16]
 801006a:	9a04      	ldr	r2, [sp, #16]
 801006c:	601d      	str	r5, [r3, #0]
 801006e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8010072:	605c      	str	r4, [r3, #4]
 8010074:	609f      	str	r7, [r3, #8]
 8010076:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801007a:	60d3      	str	r3, [r2, #12]
 801007c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010080:	6110      	str	r0, [r2, #16]
 8010082:	6153      	str	r3, [r2, #20]
 8010084:	e71d      	b.n	800fec2 <__kernel_rem_pio2+0x4da>
 8010086:	bf00      	nop

08010088 <floor>:
 8010088:	ec51 0b10 	vmov	r0, r1, d0
 801008c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010094:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8010098:	2e13      	cmp	r6, #19
 801009a:	460c      	mov	r4, r1
 801009c:	4605      	mov	r5, r0
 801009e:	4680      	mov	r8, r0
 80100a0:	dc34      	bgt.n	801010c <floor+0x84>
 80100a2:	2e00      	cmp	r6, #0
 80100a4:	da17      	bge.n	80100d6 <floor+0x4e>
 80100a6:	a332      	add	r3, pc, #200	@ (adr r3, 8010170 <floor+0xe8>)
 80100a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ac:	f7f0 f95e 	bl	800036c <__adddf3>
 80100b0:	2200      	movs	r2, #0
 80100b2:	2300      	movs	r3, #0
 80100b4:	f7f0 fda0 	bl	8000bf8 <__aeabi_dcmpgt>
 80100b8:	b150      	cbz	r0, 80100d0 <floor+0x48>
 80100ba:	2c00      	cmp	r4, #0
 80100bc:	da55      	bge.n	801016a <floor+0xe2>
 80100be:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80100c2:	432c      	orrs	r4, r5
 80100c4:	2500      	movs	r5, #0
 80100c6:	42ac      	cmp	r4, r5
 80100c8:	4c2b      	ldr	r4, [pc, #172]	@ (8010178 <floor+0xf0>)
 80100ca:	bf08      	it	eq
 80100cc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80100d0:	4621      	mov	r1, r4
 80100d2:	4628      	mov	r0, r5
 80100d4:	e023      	b.n	801011e <floor+0x96>
 80100d6:	4f29      	ldr	r7, [pc, #164]	@ (801017c <floor+0xf4>)
 80100d8:	4137      	asrs	r7, r6
 80100da:	ea01 0307 	and.w	r3, r1, r7
 80100de:	4303      	orrs	r3, r0
 80100e0:	d01d      	beq.n	801011e <floor+0x96>
 80100e2:	a323      	add	r3, pc, #140	@ (adr r3, 8010170 <floor+0xe8>)
 80100e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100e8:	f7f0 f940 	bl	800036c <__adddf3>
 80100ec:	2200      	movs	r2, #0
 80100ee:	2300      	movs	r3, #0
 80100f0:	f7f0 fd82 	bl	8000bf8 <__aeabi_dcmpgt>
 80100f4:	2800      	cmp	r0, #0
 80100f6:	d0eb      	beq.n	80100d0 <floor+0x48>
 80100f8:	2c00      	cmp	r4, #0
 80100fa:	bfbe      	ittt	lt
 80100fc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8010100:	4133      	asrlt	r3, r6
 8010102:	18e4      	addlt	r4, r4, r3
 8010104:	ea24 0407 	bic.w	r4, r4, r7
 8010108:	2500      	movs	r5, #0
 801010a:	e7e1      	b.n	80100d0 <floor+0x48>
 801010c:	2e33      	cmp	r6, #51	@ 0x33
 801010e:	dd0a      	ble.n	8010126 <floor+0x9e>
 8010110:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8010114:	d103      	bne.n	801011e <floor+0x96>
 8010116:	4602      	mov	r2, r0
 8010118:	460b      	mov	r3, r1
 801011a:	f7f0 f927 	bl	800036c <__adddf3>
 801011e:	ec41 0b10 	vmov	d0, r0, r1
 8010122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010126:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801012a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801012e:	40df      	lsrs	r7, r3
 8010130:	4207      	tst	r7, r0
 8010132:	d0f4      	beq.n	801011e <floor+0x96>
 8010134:	a30e      	add	r3, pc, #56	@ (adr r3, 8010170 <floor+0xe8>)
 8010136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801013a:	f7f0 f917 	bl	800036c <__adddf3>
 801013e:	2200      	movs	r2, #0
 8010140:	2300      	movs	r3, #0
 8010142:	f7f0 fd59 	bl	8000bf8 <__aeabi_dcmpgt>
 8010146:	2800      	cmp	r0, #0
 8010148:	d0c2      	beq.n	80100d0 <floor+0x48>
 801014a:	2c00      	cmp	r4, #0
 801014c:	da0a      	bge.n	8010164 <floor+0xdc>
 801014e:	2e14      	cmp	r6, #20
 8010150:	d101      	bne.n	8010156 <floor+0xce>
 8010152:	3401      	adds	r4, #1
 8010154:	e006      	b.n	8010164 <floor+0xdc>
 8010156:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801015a:	2301      	movs	r3, #1
 801015c:	40b3      	lsls	r3, r6
 801015e:	441d      	add	r5, r3
 8010160:	4545      	cmp	r5, r8
 8010162:	d3f6      	bcc.n	8010152 <floor+0xca>
 8010164:	ea25 0507 	bic.w	r5, r5, r7
 8010168:	e7b2      	b.n	80100d0 <floor+0x48>
 801016a:	2500      	movs	r5, #0
 801016c:	462c      	mov	r4, r5
 801016e:	e7af      	b.n	80100d0 <floor+0x48>
 8010170:	8800759c 	.word	0x8800759c
 8010174:	7e37e43c 	.word	0x7e37e43c
 8010178:	bff00000 	.word	0xbff00000
 801017c:	000fffff 	.word	0x000fffff

08010180 <abort>:
 8010180:	b508      	push	{r3, lr}
 8010182:	2006      	movs	r0, #6
 8010184:	f000 fb7a 	bl	801087c <raise>
 8010188:	2001      	movs	r0, #1
 801018a:	f001 fa0d 	bl	80115a8 <_exit>
	...

08010190 <malloc>:
 8010190:	4b02      	ldr	r3, [pc, #8]	@ (801019c <malloc+0xc>)
 8010192:	4601      	mov	r1, r0
 8010194:	6818      	ldr	r0, [r3, #0]
 8010196:	f000 b82d 	b.w	80101f4 <_malloc_r>
 801019a:	bf00      	nop
 801019c:	2000092c 	.word	0x2000092c

080101a0 <free>:
 80101a0:	4b02      	ldr	r3, [pc, #8]	@ (80101ac <free+0xc>)
 80101a2:	4601      	mov	r1, r0
 80101a4:	6818      	ldr	r0, [r3, #0]
 80101a6:	f000 bc17 	b.w	80109d8 <_free_r>
 80101aa:	bf00      	nop
 80101ac:	2000092c 	.word	0x2000092c

080101b0 <sbrk_aligned>:
 80101b0:	b570      	push	{r4, r5, r6, lr}
 80101b2:	4e0f      	ldr	r6, [pc, #60]	@ (80101f0 <sbrk_aligned+0x40>)
 80101b4:	460c      	mov	r4, r1
 80101b6:	6831      	ldr	r1, [r6, #0]
 80101b8:	4605      	mov	r5, r0
 80101ba:	b911      	cbnz	r1, 80101c2 <sbrk_aligned+0x12>
 80101bc:	f000 fbae 	bl	801091c <_sbrk_r>
 80101c0:	6030      	str	r0, [r6, #0]
 80101c2:	4621      	mov	r1, r4
 80101c4:	4628      	mov	r0, r5
 80101c6:	f000 fba9 	bl	801091c <_sbrk_r>
 80101ca:	1c43      	adds	r3, r0, #1
 80101cc:	d103      	bne.n	80101d6 <sbrk_aligned+0x26>
 80101ce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80101d2:	4620      	mov	r0, r4
 80101d4:	bd70      	pop	{r4, r5, r6, pc}
 80101d6:	1cc4      	adds	r4, r0, #3
 80101d8:	f024 0403 	bic.w	r4, r4, #3
 80101dc:	42a0      	cmp	r0, r4
 80101de:	d0f8      	beq.n	80101d2 <sbrk_aligned+0x22>
 80101e0:	1a21      	subs	r1, r4, r0
 80101e2:	4628      	mov	r0, r5
 80101e4:	f000 fb9a 	bl	801091c <_sbrk_r>
 80101e8:	3001      	adds	r0, #1
 80101ea:	d1f2      	bne.n	80101d2 <sbrk_aligned+0x22>
 80101ec:	e7ef      	b.n	80101ce <sbrk_aligned+0x1e>
 80101ee:	bf00      	nop
 80101f0:	20015fb8 	.word	0x20015fb8

080101f4 <_malloc_r>:
 80101f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80101f8:	1ccd      	adds	r5, r1, #3
 80101fa:	f025 0503 	bic.w	r5, r5, #3
 80101fe:	3508      	adds	r5, #8
 8010200:	2d0c      	cmp	r5, #12
 8010202:	bf38      	it	cc
 8010204:	250c      	movcc	r5, #12
 8010206:	2d00      	cmp	r5, #0
 8010208:	4606      	mov	r6, r0
 801020a:	db01      	blt.n	8010210 <_malloc_r+0x1c>
 801020c:	42a9      	cmp	r1, r5
 801020e:	d904      	bls.n	801021a <_malloc_r+0x26>
 8010210:	230c      	movs	r3, #12
 8010212:	6033      	str	r3, [r6, #0]
 8010214:	2000      	movs	r0, #0
 8010216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801021a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80102f0 <_malloc_r+0xfc>
 801021e:	f000 f869 	bl	80102f4 <__malloc_lock>
 8010222:	f8d8 3000 	ldr.w	r3, [r8]
 8010226:	461c      	mov	r4, r3
 8010228:	bb44      	cbnz	r4, 801027c <_malloc_r+0x88>
 801022a:	4629      	mov	r1, r5
 801022c:	4630      	mov	r0, r6
 801022e:	f7ff ffbf 	bl	80101b0 <sbrk_aligned>
 8010232:	1c43      	adds	r3, r0, #1
 8010234:	4604      	mov	r4, r0
 8010236:	d158      	bne.n	80102ea <_malloc_r+0xf6>
 8010238:	f8d8 4000 	ldr.w	r4, [r8]
 801023c:	4627      	mov	r7, r4
 801023e:	2f00      	cmp	r7, #0
 8010240:	d143      	bne.n	80102ca <_malloc_r+0xd6>
 8010242:	2c00      	cmp	r4, #0
 8010244:	d04b      	beq.n	80102de <_malloc_r+0xea>
 8010246:	6823      	ldr	r3, [r4, #0]
 8010248:	4639      	mov	r1, r7
 801024a:	4630      	mov	r0, r6
 801024c:	eb04 0903 	add.w	r9, r4, r3
 8010250:	f000 fb64 	bl	801091c <_sbrk_r>
 8010254:	4581      	cmp	r9, r0
 8010256:	d142      	bne.n	80102de <_malloc_r+0xea>
 8010258:	6821      	ldr	r1, [r4, #0]
 801025a:	1a6d      	subs	r5, r5, r1
 801025c:	4629      	mov	r1, r5
 801025e:	4630      	mov	r0, r6
 8010260:	f7ff ffa6 	bl	80101b0 <sbrk_aligned>
 8010264:	3001      	adds	r0, #1
 8010266:	d03a      	beq.n	80102de <_malloc_r+0xea>
 8010268:	6823      	ldr	r3, [r4, #0]
 801026a:	442b      	add	r3, r5
 801026c:	6023      	str	r3, [r4, #0]
 801026e:	f8d8 3000 	ldr.w	r3, [r8]
 8010272:	685a      	ldr	r2, [r3, #4]
 8010274:	bb62      	cbnz	r2, 80102d0 <_malloc_r+0xdc>
 8010276:	f8c8 7000 	str.w	r7, [r8]
 801027a:	e00f      	b.n	801029c <_malloc_r+0xa8>
 801027c:	6822      	ldr	r2, [r4, #0]
 801027e:	1b52      	subs	r2, r2, r5
 8010280:	d420      	bmi.n	80102c4 <_malloc_r+0xd0>
 8010282:	2a0b      	cmp	r2, #11
 8010284:	d917      	bls.n	80102b6 <_malloc_r+0xc2>
 8010286:	1961      	adds	r1, r4, r5
 8010288:	42a3      	cmp	r3, r4
 801028a:	6025      	str	r5, [r4, #0]
 801028c:	bf18      	it	ne
 801028e:	6059      	strne	r1, [r3, #4]
 8010290:	6863      	ldr	r3, [r4, #4]
 8010292:	bf08      	it	eq
 8010294:	f8c8 1000 	streq.w	r1, [r8]
 8010298:	5162      	str	r2, [r4, r5]
 801029a:	604b      	str	r3, [r1, #4]
 801029c:	4630      	mov	r0, r6
 801029e:	f000 f82f 	bl	8010300 <__malloc_unlock>
 80102a2:	f104 000b 	add.w	r0, r4, #11
 80102a6:	1d23      	adds	r3, r4, #4
 80102a8:	f020 0007 	bic.w	r0, r0, #7
 80102ac:	1ac2      	subs	r2, r0, r3
 80102ae:	bf1c      	itt	ne
 80102b0:	1a1b      	subne	r3, r3, r0
 80102b2:	50a3      	strne	r3, [r4, r2]
 80102b4:	e7af      	b.n	8010216 <_malloc_r+0x22>
 80102b6:	6862      	ldr	r2, [r4, #4]
 80102b8:	42a3      	cmp	r3, r4
 80102ba:	bf0c      	ite	eq
 80102bc:	f8c8 2000 	streq.w	r2, [r8]
 80102c0:	605a      	strne	r2, [r3, #4]
 80102c2:	e7eb      	b.n	801029c <_malloc_r+0xa8>
 80102c4:	4623      	mov	r3, r4
 80102c6:	6864      	ldr	r4, [r4, #4]
 80102c8:	e7ae      	b.n	8010228 <_malloc_r+0x34>
 80102ca:	463c      	mov	r4, r7
 80102cc:	687f      	ldr	r7, [r7, #4]
 80102ce:	e7b6      	b.n	801023e <_malloc_r+0x4a>
 80102d0:	461a      	mov	r2, r3
 80102d2:	685b      	ldr	r3, [r3, #4]
 80102d4:	42a3      	cmp	r3, r4
 80102d6:	d1fb      	bne.n	80102d0 <_malloc_r+0xdc>
 80102d8:	2300      	movs	r3, #0
 80102da:	6053      	str	r3, [r2, #4]
 80102dc:	e7de      	b.n	801029c <_malloc_r+0xa8>
 80102de:	230c      	movs	r3, #12
 80102e0:	6033      	str	r3, [r6, #0]
 80102e2:	4630      	mov	r0, r6
 80102e4:	f000 f80c 	bl	8010300 <__malloc_unlock>
 80102e8:	e794      	b.n	8010214 <_malloc_r+0x20>
 80102ea:	6005      	str	r5, [r0, #0]
 80102ec:	e7d6      	b.n	801029c <_malloc_r+0xa8>
 80102ee:	bf00      	nop
 80102f0:	20015fbc 	.word	0x20015fbc

080102f4 <__malloc_lock>:
 80102f4:	4801      	ldr	r0, [pc, #4]	@ (80102fc <__malloc_lock+0x8>)
 80102f6:	f000 bb5e 	b.w	80109b6 <__retarget_lock_acquire_recursive>
 80102fa:	bf00      	nop
 80102fc:	20016100 	.word	0x20016100

08010300 <__malloc_unlock>:
 8010300:	4801      	ldr	r0, [pc, #4]	@ (8010308 <__malloc_unlock+0x8>)
 8010302:	f000 bb59 	b.w	80109b8 <__retarget_lock_release_recursive>
 8010306:	bf00      	nop
 8010308:	20016100 	.word	0x20016100

0801030c <_realloc_r>:
 801030c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010310:	4607      	mov	r7, r0
 8010312:	4614      	mov	r4, r2
 8010314:	460d      	mov	r5, r1
 8010316:	b921      	cbnz	r1, 8010322 <_realloc_r+0x16>
 8010318:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801031c:	4611      	mov	r1, r2
 801031e:	f7ff bf69 	b.w	80101f4 <_malloc_r>
 8010322:	b92a      	cbnz	r2, 8010330 <_realloc_r+0x24>
 8010324:	f000 fb58 	bl	80109d8 <_free_r>
 8010328:	4625      	mov	r5, r4
 801032a:	4628      	mov	r0, r5
 801032c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010330:	f000 fb9c 	bl	8010a6c <_malloc_usable_size_r>
 8010334:	4284      	cmp	r4, r0
 8010336:	4606      	mov	r6, r0
 8010338:	d802      	bhi.n	8010340 <_realloc_r+0x34>
 801033a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801033e:	d8f4      	bhi.n	801032a <_realloc_r+0x1e>
 8010340:	4621      	mov	r1, r4
 8010342:	4638      	mov	r0, r7
 8010344:	f7ff ff56 	bl	80101f4 <_malloc_r>
 8010348:	4680      	mov	r8, r0
 801034a:	b908      	cbnz	r0, 8010350 <_realloc_r+0x44>
 801034c:	4645      	mov	r5, r8
 801034e:	e7ec      	b.n	801032a <_realloc_r+0x1e>
 8010350:	42b4      	cmp	r4, r6
 8010352:	4622      	mov	r2, r4
 8010354:	4629      	mov	r1, r5
 8010356:	bf28      	it	cs
 8010358:	4632      	movcs	r2, r6
 801035a:	f000 fb2e 	bl	80109ba <memcpy>
 801035e:	4629      	mov	r1, r5
 8010360:	4638      	mov	r0, r7
 8010362:	f000 fb39 	bl	80109d8 <_free_r>
 8010366:	e7f1      	b.n	801034c <_realloc_r+0x40>

08010368 <std>:
 8010368:	2300      	movs	r3, #0
 801036a:	b510      	push	{r4, lr}
 801036c:	4604      	mov	r4, r0
 801036e:	e9c0 3300 	strd	r3, r3, [r0]
 8010372:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010376:	6083      	str	r3, [r0, #8]
 8010378:	8181      	strh	r1, [r0, #12]
 801037a:	6643      	str	r3, [r0, #100]	@ 0x64
 801037c:	81c2      	strh	r2, [r0, #14]
 801037e:	6183      	str	r3, [r0, #24]
 8010380:	4619      	mov	r1, r3
 8010382:	2208      	movs	r2, #8
 8010384:	305c      	adds	r0, #92	@ 0x5c
 8010386:	f000 fa49 	bl	801081c <memset>
 801038a:	4b0d      	ldr	r3, [pc, #52]	@ (80103c0 <std+0x58>)
 801038c:	6263      	str	r3, [r4, #36]	@ 0x24
 801038e:	4b0d      	ldr	r3, [pc, #52]	@ (80103c4 <std+0x5c>)
 8010390:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010392:	4b0d      	ldr	r3, [pc, #52]	@ (80103c8 <std+0x60>)
 8010394:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010396:	4b0d      	ldr	r3, [pc, #52]	@ (80103cc <std+0x64>)
 8010398:	6323      	str	r3, [r4, #48]	@ 0x30
 801039a:	4b0d      	ldr	r3, [pc, #52]	@ (80103d0 <std+0x68>)
 801039c:	6224      	str	r4, [r4, #32]
 801039e:	429c      	cmp	r4, r3
 80103a0:	d006      	beq.n	80103b0 <std+0x48>
 80103a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80103a6:	4294      	cmp	r4, r2
 80103a8:	d002      	beq.n	80103b0 <std+0x48>
 80103aa:	33d0      	adds	r3, #208	@ 0xd0
 80103ac:	429c      	cmp	r4, r3
 80103ae:	d105      	bne.n	80103bc <std+0x54>
 80103b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80103b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103b8:	f000 bafc 	b.w	80109b4 <__retarget_lock_init_recursive>
 80103bc:	bd10      	pop	{r4, pc}
 80103be:	bf00      	nop
 80103c0:	08010639 	.word	0x08010639
 80103c4:	0801065b 	.word	0x0801065b
 80103c8:	08010693 	.word	0x08010693
 80103cc:	080106b7 	.word	0x080106b7
 80103d0:	20015fc0 	.word	0x20015fc0

080103d4 <stdio_exit_handler>:
 80103d4:	4a02      	ldr	r2, [pc, #8]	@ (80103e0 <stdio_exit_handler+0xc>)
 80103d6:	4903      	ldr	r1, [pc, #12]	@ (80103e4 <stdio_exit_handler+0x10>)
 80103d8:	4803      	ldr	r0, [pc, #12]	@ (80103e8 <stdio_exit_handler+0x14>)
 80103da:	f000 b869 	b.w	80104b0 <_fwalk_sglue>
 80103de:	bf00      	nop
 80103e0:	20000920 	.word	0x20000920
 80103e4:	080113d1 	.word	0x080113d1
 80103e8:	20000930 	.word	0x20000930

080103ec <cleanup_stdio>:
 80103ec:	6841      	ldr	r1, [r0, #4]
 80103ee:	4b0c      	ldr	r3, [pc, #48]	@ (8010420 <cleanup_stdio+0x34>)
 80103f0:	4299      	cmp	r1, r3
 80103f2:	b510      	push	{r4, lr}
 80103f4:	4604      	mov	r4, r0
 80103f6:	d001      	beq.n	80103fc <cleanup_stdio+0x10>
 80103f8:	f000 ffea 	bl	80113d0 <_fflush_r>
 80103fc:	68a1      	ldr	r1, [r4, #8]
 80103fe:	4b09      	ldr	r3, [pc, #36]	@ (8010424 <cleanup_stdio+0x38>)
 8010400:	4299      	cmp	r1, r3
 8010402:	d002      	beq.n	801040a <cleanup_stdio+0x1e>
 8010404:	4620      	mov	r0, r4
 8010406:	f000 ffe3 	bl	80113d0 <_fflush_r>
 801040a:	68e1      	ldr	r1, [r4, #12]
 801040c:	4b06      	ldr	r3, [pc, #24]	@ (8010428 <cleanup_stdio+0x3c>)
 801040e:	4299      	cmp	r1, r3
 8010410:	d004      	beq.n	801041c <cleanup_stdio+0x30>
 8010412:	4620      	mov	r0, r4
 8010414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010418:	f000 bfda 	b.w	80113d0 <_fflush_r>
 801041c:	bd10      	pop	{r4, pc}
 801041e:	bf00      	nop
 8010420:	20015fc0 	.word	0x20015fc0
 8010424:	20016028 	.word	0x20016028
 8010428:	20016090 	.word	0x20016090

0801042c <global_stdio_init.part.0>:
 801042c:	b510      	push	{r4, lr}
 801042e:	4b0b      	ldr	r3, [pc, #44]	@ (801045c <global_stdio_init.part.0+0x30>)
 8010430:	4c0b      	ldr	r4, [pc, #44]	@ (8010460 <global_stdio_init.part.0+0x34>)
 8010432:	4a0c      	ldr	r2, [pc, #48]	@ (8010464 <global_stdio_init.part.0+0x38>)
 8010434:	601a      	str	r2, [r3, #0]
 8010436:	4620      	mov	r0, r4
 8010438:	2200      	movs	r2, #0
 801043a:	2104      	movs	r1, #4
 801043c:	f7ff ff94 	bl	8010368 <std>
 8010440:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010444:	2201      	movs	r2, #1
 8010446:	2109      	movs	r1, #9
 8010448:	f7ff ff8e 	bl	8010368 <std>
 801044c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010450:	2202      	movs	r2, #2
 8010452:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010456:	2112      	movs	r1, #18
 8010458:	f7ff bf86 	b.w	8010368 <std>
 801045c:	200160f8 	.word	0x200160f8
 8010460:	20015fc0 	.word	0x20015fc0
 8010464:	080103d5 	.word	0x080103d5

08010468 <__sfp_lock_acquire>:
 8010468:	4801      	ldr	r0, [pc, #4]	@ (8010470 <__sfp_lock_acquire+0x8>)
 801046a:	f000 baa4 	b.w	80109b6 <__retarget_lock_acquire_recursive>
 801046e:	bf00      	nop
 8010470:	20016101 	.word	0x20016101

08010474 <__sfp_lock_release>:
 8010474:	4801      	ldr	r0, [pc, #4]	@ (801047c <__sfp_lock_release+0x8>)
 8010476:	f000 ba9f 	b.w	80109b8 <__retarget_lock_release_recursive>
 801047a:	bf00      	nop
 801047c:	20016101 	.word	0x20016101

08010480 <__sinit>:
 8010480:	b510      	push	{r4, lr}
 8010482:	4604      	mov	r4, r0
 8010484:	f7ff fff0 	bl	8010468 <__sfp_lock_acquire>
 8010488:	6a23      	ldr	r3, [r4, #32]
 801048a:	b11b      	cbz	r3, 8010494 <__sinit+0x14>
 801048c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010490:	f7ff bff0 	b.w	8010474 <__sfp_lock_release>
 8010494:	4b04      	ldr	r3, [pc, #16]	@ (80104a8 <__sinit+0x28>)
 8010496:	6223      	str	r3, [r4, #32]
 8010498:	4b04      	ldr	r3, [pc, #16]	@ (80104ac <__sinit+0x2c>)
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d1f5      	bne.n	801048c <__sinit+0xc>
 80104a0:	f7ff ffc4 	bl	801042c <global_stdio_init.part.0>
 80104a4:	e7f2      	b.n	801048c <__sinit+0xc>
 80104a6:	bf00      	nop
 80104a8:	080103ed 	.word	0x080103ed
 80104ac:	200160f8 	.word	0x200160f8

080104b0 <_fwalk_sglue>:
 80104b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104b4:	4607      	mov	r7, r0
 80104b6:	4688      	mov	r8, r1
 80104b8:	4614      	mov	r4, r2
 80104ba:	2600      	movs	r6, #0
 80104bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80104c0:	f1b9 0901 	subs.w	r9, r9, #1
 80104c4:	d505      	bpl.n	80104d2 <_fwalk_sglue+0x22>
 80104c6:	6824      	ldr	r4, [r4, #0]
 80104c8:	2c00      	cmp	r4, #0
 80104ca:	d1f7      	bne.n	80104bc <_fwalk_sglue+0xc>
 80104cc:	4630      	mov	r0, r6
 80104ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80104d2:	89ab      	ldrh	r3, [r5, #12]
 80104d4:	2b01      	cmp	r3, #1
 80104d6:	d907      	bls.n	80104e8 <_fwalk_sglue+0x38>
 80104d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80104dc:	3301      	adds	r3, #1
 80104de:	d003      	beq.n	80104e8 <_fwalk_sglue+0x38>
 80104e0:	4629      	mov	r1, r5
 80104e2:	4638      	mov	r0, r7
 80104e4:	47c0      	blx	r8
 80104e6:	4306      	orrs	r6, r0
 80104e8:	3568      	adds	r5, #104	@ 0x68
 80104ea:	e7e9      	b.n	80104c0 <_fwalk_sglue+0x10>

080104ec <iprintf>:
 80104ec:	b40f      	push	{r0, r1, r2, r3}
 80104ee:	b507      	push	{r0, r1, r2, lr}
 80104f0:	4906      	ldr	r1, [pc, #24]	@ (801050c <iprintf+0x20>)
 80104f2:	ab04      	add	r3, sp, #16
 80104f4:	6808      	ldr	r0, [r1, #0]
 80104f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80104fa:	6881      	ldr	r1, [r0, #8]
 80104fc:	9301      	str	r3, [sp, #4]
 80104fe:	f000 fc3f 	bl	8010d80 <_vfiprintf_r>
 8010502:	b003      	add	sp, #12
 8010504:	f85d eb04 	ldr.w	lr, [sp], #4
 8010508:	b004      	add	sp, #16
 801050a:	4770      	bx	lr
 801050c:	2000092c 	.word	0x2000092c

08010510 <_puts_r>:
 8010510:	6a03      	ldr	r3, [r0, #32]
 8010512:	b570      	push	{r4, r5, r6, lr}
 8010514:	6884      	ldr	r4, [r0, #8]
 8010516:	4605      	mov	r5, r0
 8010518:	460e      	mov	r6, r1
 801051a:	b90b      	cbnz	r3, 8010520 <_puts_r+0x10>
 801051c:	f7ff ffb0 	bl	8010480 <__sinit>
 8010520:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010522:	07db      	lsls	r3, r3, #31
 8010524:	d405      	bmi.n	8010532 <_puts_r+0x22>
 8010526:	89a3      	ldrh	r3, [r4, #12]
 8010528:	0598      	lsls	r0, r3, #22
 801052a:	d402      	bmi.n	8010532 <_puts_r+0x22>
 801052c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801052e:	f000 fa42 	bl	80109b6 <__retarget_lock_acquire_recursive>
 8010532:	89a3      	ldrh	r3, [r4, #12]
 8010534:	0719      	lsls	r1, r3, #28
 8010536:	d502      	bpl.n	801053e <_puts_r+0x2e>
 8010538:	6923      	ldr	r3, [r4, #16]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d135      	bne.n	80105aa <_puts_r+0x9a>
 801053e:	4621      	mov	r1, r4
 8010540:	4628      	mov	r0, r5
 8010542:	f000 f8fb 	bl	801073c <__swsetup_r>
 8010546:	b380      	cbz	r0, 80105aa <_puts_r+0x9a>
 8010548:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801054c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801054e:	07da      	lsls	r2, r3, #31
 8010550:	d405      	bmi.n	801055e <_puts_r+0x4e>
 8010552:	89a3      	ldrh	r3, [r4, #12]
 8010554:	059b      	lsls	r3, r3, #22
 8010556:	d402      	bmi.n	801055e <_puts_r+0x4e>
 8010558:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801055a:	f000 fa2d 	bl	80109b8 <__retarget_lock_release_recursive>
 801055e:	4628      	mov	r0, r5
 8010560:	bd70      	pop	{r4, r5, r6, pc}
 8010562:	2b00      	cmp	r3, #0
 8010564:	da04      	bge.n	8010570 <_puts_r+0x60>
 8010566:	69a2      	ldr	r2, [r4, #24]
 8010568:	429a      	cmp	r2, r3
 801056a:	dc17      	bgt.n	801059c <_puts_r+0x8c>
 801056c:	290a      	cmp	r1, #10
 801056e:	d015      	beq.n	801059c <_puts_r+0x8c>
 8010570:	6823      	ldr	r3, [r4, #0]
 8010572:	1c5a      	adds	r2, r3, #1
 8010574:	6022      	str	r2, [r4, #0]
 8010576:	7019      	strb	r1, [r3, #0]
 8010578:	68a3      	ldr	r3, [r4, #8]
 801057a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801057e:	3b01      	subs	r3, #1
 8010580:	60a3      	str	r3, [r4, #8]
 8010582:	2900      	cmp	r1, #0
 8010584:	d1ed      	bne.n	8010562 <_puts_r+0x52>
 8010586:	2b00      	cmp	r3, #0
 8010588:	da11      	bge.n	80105ae <_puts_r+0x9e>
 801058a:	4622      	mov	r2, r4
 801058c:	210a      	movs	r1, #10
 801058e:	4628      	mov	r0, r5
 8010590:	f000 f895 	bl	80106be <__swbuf_r>
 8010594:	3001      	adds	r0, #1
 8010596:	d0d7      	beq.n	8010548 <_puts_r+0x38>
 8010598:	250a      	movs	r5, #10
 801059a:	e7d7      	b.n	801054c <_puts_r+0x3c>
 801059c:	4622      	mov	r2, r4
 801059e:	4628      	mov	r0, r5
 80105a0:	f000 f88d 	bl	80106be <__swbuf_r>
 80105a4:	3001      	adds	r0, #1
 80105a6:	d1e7      	bne.n	8010578 <_puts_r+0x68>
 80105a8:	e7ce      	b.n	8010548 <_puts_r+0x38>
 80105aa:	3e01      	subs	r6, #1
 80105ac:	e7e4      	b.n	8010578 <_puts_r+0x68>
 80105ae:	6823      	ldr	r3, [r4, #0]
 80105b0:	1c5a      	adds	r2, r3, #1
 80105b2:	6022      	str	r2, [r4, #0]
 80105b4:	220a      	movs	r2, #10
 80105b6:	701a      	strb	r2, [r3, #0]
 80105b8:	e7ee      	b.n	8010598 <_puts_r+0x88>
	...

080105bc <puts>:
 80105bc:	4b02      	ldr	r3, [pc, #8]	@ (80105c8 <puts+0xc>)
 80105be:	4601      	mov	r1, r0
 80105c0:	6818      	ldr	r0, [r3, #0]
 80105c2:	f7ff bfa5 	b.w	8010510 <_puts_r>
 80105c6:	bf00      	nop
 80105c8:	2000092c 	.word	0x2000092c

080105cc <sniprintf>:
 80105cc:	b40c      	push	{r2, r3}
 80105ce:	b530      	push	{r4, r5, lr}
 80105d0:	4b18      	ldr	r3, [pc, #96]	@ (8010634 <sniprintf+0x68>)
 80105d2:	1e0c      	subs	r4, r1, #0
 80105d4:	681d      	ldr	r5, [r3, #0]
 80105d6:	b09d      	sub	sp, #116	@ 0x74
 80105d8:	da08      	bge.n	80105ec <sniprintf+0x20>
 80105da:	238b      	movs	r3, #139	@ 0x8b
 80105dc:	602b      	str	r3, [r5, #0]
 80105de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80105e2:	b01d      	add	sp, #116	@ 0x74
 80105e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80105e8:	b002      	add	sp, #8
 80105ea:	4770      	bx	lr
 80105ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80105f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80105f4:	f04f 0300 	mov.w	r3, #0
 80105f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80105fa:	bf14      	ite	ne
 80105fc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8010600:	4623      	moveq	r3, r4
 8010602:	9304      	str	r3, [sp, #16]
 8010604:	9307      	str	r3, [sp, #28]
 8010606:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801060a:	9002      	str	r0, [sp, #8]
 801060c:	9006      	str	r0, [sp, #24]
 801060e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010612:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010614:	ab21      	add	r3, sp, #132	@ 0x84
 8010616:	a902      	add	r1, sp, #8
 8010618:	4628      	mov	r0, r5
 801061a:	9301      	str	r3, [sp, #4]
 801061c:	f000 fa8a 	bl	8010b34 <_svfiprintf_r>
 8010620:	1c43      	adds	r3, r0, #1
 8010622:	bfbc      	itt	lt
 8010624:	238b      	movlt	r3, #139	@ 0x8b
 8010626:	602b      	strlt	r3, [r5, #0]
 8010628:	2c00      	cmp	r4, #0
 801062a:	d0da      	beq.n	80105e2 <sniprintf+0x16>
 801062c:	9b02      	ldr	r3, [sp, #8]
 801062e:	2200      	movs	r2, #0
 8010630:	701a      	strb	r2, [r3, #0]
 8010632:	e7d6      	b.n	80105e2 <sniprintf+0x16>
 8010634:	2000092c 	.word	0x2000092c

08010638 <__sread>:
 8010638:	b510      	push	{r4, lr}
 801063a:	460c      	mov	r4, r1
 801063c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010640:	f000 f946 	bl	80108d0 <_read_r>
 8010644:	2800      	cmp	r0, #0
 8010646:	bfab      	itete	ge
 8010648:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801064a:	89a3      	ldrhlt	r3, [r4, #12]
 801064c:	181b      	addge	r3, r3, r0
 801064e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010652:	bfac      	ite	ge
 8010654:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010656:	81a3      	strhlt	r3, [r4, #12]
 8010658:	bd10      	pop	{r4, pc}

0801065a <__swrite>:
 801065a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801065e:	461f      	mov	r7, r3
 8010660:	898b      	ldrh	r3, [r1, #12]
 8010662:	05db      	lsls	r3, r3, #23
 8010664:	4605      	mov	r5, r0
 8010666:	460c      	mov	r4, r1
 8010668:	4616      	mov	r6, r2
 801066a:	d505      	bpl.n	8010678 <__swrite+0x1e>
 801066c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010670:	2302      	movs	r3, #2
 8010672:	2200      	movs	r2, #0
 8010674:	f000 f91a 	bl	80108ac <_lseek_r>
 8010678:	89a3      	ldrh	r3, [r4, #12]
 801067a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801067e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010682:	81a3      	strh	r3, [r4, #12]
 8010684:	4632      	mov	r2, r6
 8010686:	463b      	mov	r3, r7
 8010688:	4628      	mov	r0, r5
 801068a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801068e:	f000 b955 	b.w	801093c <_write_r>

08010692 <__sseek>:
 8010692:	b510      	push	{r4, lr}
 8010694:	460c      	mov	r4, r1
 8010696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801069a:	f000 f907 	bl	80108ac <_lseek_r>
 801069e:	1c43      	adds	r3, r0, #1
 80106a0:	89a3      	ldrh	r3, [r4, #12]
 80106a2:	bf15      	itete	ne
 80106a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80106a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80106aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80106ae:	81a3      	strheq	r3, [r4, #12]
 80106b0:	bf18      	it	ne
 80106b2:	81a3      	strhne	r3, [r4, #12]
 80106b4:	bd10      	pop	{r4, pc}

080106b6 <__sclose>:
 80106b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106ba:	f000 b8e7 	b.w	801088c <_close_r>

080106be <__swbuf_r>:
 80106be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106c0:	460e      	mov	r6, r1
 80106c2:	4614      	mov	r4, r2
 80106c4:	4605      	mov	r5, r0
 80106c6:	b118      	cbz	r0, 80106d0 <__swbuf_r+0x12>
 80106c8:	6a03      	ldr	r3, [r0, #32]
 80106ca:	b90b      	cbnz	r3, 80106d0 <__swbuf_r+0x12>
 80106cc:	f7ff fed8 	bl	8010480 <__sinit>
 80106d0:	69a3      	ldr	r3, [r4, #24]
 80106d2:	60a3      	str	r3, [r4, #8]
 80106d4:	89a3      	ldrh	r3, [r4, #12]
 80106d6:	071a      	lsls	r2, r3, #28
 80106d8:	d501      	bpl.n	80106de <__swbuf_r+0x20>
 80106da:	6923      	ldr	r3, [r4, #16]
 80106dc:	b943      	cbnz	r3, 80106f0 <__swbuf_r+0x32>
 80106de:	4621      	mov	r1, r4
 80106e0:	4628      	mov	r0, r5
 80106e2:	f000 f82b 	bl	801073c <__swsetup_r>
 80106e6:	b118      	cbz	r0, 80106f0 <__swbuf_r+0x32>
 80106e8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80106ec:	4638      	mov	r0, r7
 80106ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80106f0:	6823      	ldr	r3, [r4, #0]
 80106f2:	6922      	ldr	r2, [r4, #16]
 80106f4:	1a98      	subs	r0, r3, r2
 80106f6:	6963      	ldr	r3, [r4, #20]
 80106f8:	b2f6      	uxtb	r6, r6
 80106fa:	4283      	cmp	r3, r0
 80106fc:	4637      	mov	r7, r6
 80106fe:	dc05      	bgt.n	801070c <__swbuf_r+0x4e>
 8010700:	4621      	mov	r1, r4
 8010702:	4628      	mov	r0, r5
 8010704:	f000 fe64 	bl	80113d0 <_fflush_r>
 8010708:	2800      	cmp	r0, #0
 801070a:	d1ed      	bne.n	80106e8 <__swbuf_r+0x2a>
 801070c:	68a3      	ldr	r3, [r4, #8]
 801070e:	3b01      	subs	r3, #1
 8010710:	60a3      	str	r3, [r4, #8]
 8010712:	6823      	ldr	r3, [r4, #0]
 8010714:	1c5a      	adds	r2, r3, #1
 8010716:	6022      	str	r2, [r4, #0]
 8010718:	701e      	strb	r6, [r3, #0]
 801071a:	6962      	ldr	r2, [r4, #20]
 801071c:	1c43      	adds	r3, r0, #1
 801071e:	429a      	cmp	r2, r3
 8010720:	d004      	beq.n	801072c <__swbuf_r+0x6e>
 8010722:	89a3      	ldrh	r3, [r4, #12]
 8010724:	07db      	lsls	r3, r3, #31
 8010726:	d5e1      	bpl.n	80106ec <__swbuf_r+0x2e>
 8010728:	2e0a      	cmp	r6, #10
 801072a:	d1df      	bne.n	80106ec <__swbuf_r+0x2e>
 801072c:	4621      	mov	r1, r4
 801072e:	4628      	mov	r0, r5
 8010730:	f000 fe4e 	bl	80113d0 <_fflush_r>
 8010734:	2800      	cmp	r0, #0
 8010736:	d0d9      	beq.n	80106ec <__swbuf_r+0x2e>
 8010738:	e7d6      	b.n	80106e8 <__swbuf_r+0x2a>
	...

0801073c <__swsetup_r>:
 801073c:	b538      	push	{r3, r4, r5, lr}
 801073e:	4b29      	ldr	r3, [pc, #164]	@ (80107e4 <__swsetup_r+0xa8>)
 8010740:	4605      	mov	r5, r0
 8010742:	6818      	ldr	r0, [r3, #0]
 8010744:	460c      	mov	r4, r1
 8010746:	b118      	cbz	r0, 8010750 <__swsetup_r+0x14>
 8010748:	6a03      	ldr	r3, [r0, #32]
 801074a:	b90b      	cbnz	r3, 8010750 <__swsetup_r+0x14>
 801074c:	f7ff fe98 	bl	8010480 <__sinit>
 8010750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010754:	0719      	lsls	r1, r3, #28
 8010756:	d422      	bmi.n	801079e <__swsetup_r+0x62>
 8010758:	06da      	lsls	r2, r3, #27
 801075a:	d407      	bmi.n	801076c <__swsetup_r+0x30>
 801075c:	2209      	movs	r2, #9
 801075e:	602a      	str	r2, [r5, #0]
 8010760:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010764:	81a3      	strh	r3, [r4, #12]
 8010766:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801076a:	e033      	b.n	80107d4 <__swsetup_r+0x98>
 801076c:	0758      	lsls	r0, r3, #29
 801076e:	d512      	bpl.n	8010796 <__swsetup_r+0x5a>
 8010770:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010772:	b141      	cbz	r1, 8010786 <__swsetup_r+0x4a>
 8010774:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010778:	4299      	cmp	r1, r3
 801077a:	d002      	beq.n	8010782 <__swsetup_r+0x46>
 801077c:	4628      	mov	r0, r5
 801077e:	f000 f92b 	bl	80109d8 <_free_r>
 8010782:	2300      	movs	r3, #0
 8010784:	6363      	str	r3, [r4, #52]	@ 0x34
 8010786:	89a3      	ldrh	r3, [r4, #12]
 8010788:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801078c:	81a3      	strh	r3, [r4, #12]
 801078e:	2300      	movs	r3, #0
 8010790:	6063      	str	r3, [r4, #4]
 8010792:	6923      	ldr	r3, [r4, #16]
 8010794:	6023      	str	r3, [r4, #0]
 8010796:	89a3      	ldrh	r3, [r4, #12]
 8010798:	f043 0308 	orr.w	r3, r3, #8
 801079c:	81a3      	strh	r3, [r4, #12]
 801079e:	6923      	ldr	r3, [r4, #16]
 80107a0:	b94b      	cbnz	r3, 80107b6 <__swsetup_r+0x7a>
 80107a2:	89a3      	ldrh	r3, [r4, #12]
 80107a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80107a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80107ac:	d003      	beq.n	80107b6 <__swsetup_r+0x7a>
 80107ae:	4621      	mov	r1, r4
 80107b0:	4628      	mov	r0, r5
 80107b2:	f000 fe5b 	bl	801146c <__smakebuf_r>
 80107b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107ba:	f013 0201 	ands.w	r2, r3, #1
 80107be:	d00a      	beq.n	80107d6 <__swsetup_r+0x9a>
 80107c0:	2200      	movs	r2, #0
 80107c2:	60a2      	str	r2, [r4, #8]
 80107c4:	6962      	ldr	r2, [r4, #20]
 80107c6:	4252      	negs	r2, r2
 80107c8:	61a2      	str	r2, [r4, #24]
 80107ca:	6922      	ldr	r2, [r4, #16]
 80107cc:	b942      	cbnz	r2, 80107e0 <__swsetup_r+0xa4>
 80107ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80107d2:	d1c5      	bne.n	8010760 <__swsetup_r+0x24>
 80107d4:	bd38      	pop	{r3, r4, r5, pc}
 80107d6:	0799      	lsls	r1, r3, #30
 80107d8:	bf58      	it	pl
 80107da:	6962      	ldrpl	r2, [r4, #20]
 80107dc:	60a2      	str	r2, [r4, #8]
 80107de:	e7f4      	b.n	80107ca <__swsetup_r+0x8e>
 80107e0:	2000      	movs	r0, #0
 80107e2:	e7f7      	b.n	80107d4 <__swsetup_r+0x98>
 80107e4:	2000092c 	.word	0x2000092c

080107e8 <memmove>:
 80107e8:	4288      	cmp	r0, r1
 80107ea:	b510      	push	{r4, lr}
 80107ec:	eb01 0402 	add.w	r4, r1, r2
 80107f0:	d902      	bls.n	80107f8 <memmove+0x10>
 80107f2:	4284      	cmp	r4, r0
 80107f4:	4623      	mov	r3, r4
 80107f6:	d807      	bhi.n	8010808 <memmove+0x20>
 80107f8:	1e43      	subs	r3, r0, #1
 80107fa:	42a1      	cmp	r1, r4
 80107fc:	d008      	beq.n	8010810 <memmove+0x28>
 80107fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010806:	e7f8      	b.n	80107fa <memmove+0x12>
 8010808:	4402      	add	r2, r0
 801080a:	4601      	mov	r1, r0
 801080c:	428a      	cmp	r2, r1
 801080e:	d100      	bne.n	8010812 <memmove+0x2a>
 8010810:	bd10      	pop	{r4, pc}
 8010812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801081a:	e7f7      	b.n	801080c <memmove+0x24>

0801081c <memset>:
 801081c:	4402      	add	r2, r0
 801081e:	4603      	mov	r3, r0
 8010820:	4293      	cmp	r3, r2
 8010822:	d100      	bne.n	8010826 <memset+0xa>
 8010824:	4770      	bx	lr
 8010826:	f803 1b01 	strb.w	r1, [r3], #1
 801082a:	e7f9      	b.n	8010820 <memset+0x4>

0801082c <_raise_r>:
 801082c:	291f      	cmp	r1, #31
 801082e:	b538      	push	{r3, r4, r5, lr}
 8010830:	4605      	mov	r5, r0
 8010832:	460c      	mov	r4, r1
 8010834:	d904      	bls.n	8010840 <_raise_r+0x14>
 8010836:	2316      	movs	r3, #22
 8010838:	6003      	str	r3, [r0, #0]
 801083a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801083e:	bd38      	pop	{r3, r4, r5, pc}
 8010840:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010842:	b112      	cbz	r2, 801084a <_raise_r+0x1e>
 8010844:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010848:	b94b      	cbnz	r3, 801085e <_raise_r+0x32>
 801084a:	4628      	mov	r0, r5
 801084c:	f000 f864 	bl	8010918 <_getpid_r>
 8010850:	4622      	mov	r2, r4
 8010852:	4601      	mov	r1, r0
 8010854:	4628      	mov	r0, r5
 8010856:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801085a:	f000 b84b 	b.w	80108f4 <_kill_r>
 801085e:	2b01      	cmp	r3, #1
 8010860:	d00a      	beq.n	8010878 <_raise_r+0x4c>
 8010862:	1c59      	adds	r1, r3, #1
 8010864:	d103      	bne.n	801086e <_raise_r+0x42>
 8010866:	2316      	movs	r3, #22
 8010868:	6003      	str	r3, [r0, #0]
 801086a:	2001      	movs	r0, #1
 801086c:	e7e7      	b.n	801083e <_raise_r+0x12>
 801086e:	2100      	movs	r1, #0
 8010870:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010874:	4620      	mov	r0, r4
 8010876:	4798      	blx	r3
 8010878:	2000      	movs	r0, #0
 801087a:	e7e0      	b.n	801083e <_raise_r+0x12>

0801087c <raise>:
 801087c:	4b02      	ldr	r3, [pc, #8]	@ (8010888 <raise+0xc>)
 801087e:	4601      	mov	r1, r0
 8010880:	6818      	ldr	r0, [r3, #0]
 8010882:	f7ff bfd3 	b.w	801082c <_raise_r>
 8010886:	bf00      	nop
 8010888:	2000092c 	.word	0x2000092c

0801088c <_close_r>:
 801088c:	b538      	push	{r3, r4, r5, lr}
 801088e:	4d06      	ldr	r5, [pc, #24]	@ (80108a8 <_close_r+0x1c>)
 8010890:	2300      	movs	r3, #0
 8010892:	4604      	mov	r4, r0
 8010894:	4608      	mov	r0, r1
 8010896:	602b      	str	r3, [r5, #0]
 8010898:	f000 fe46 	bl	8011528 <_close>
 801089c:	1c43      	adds	r3, r0, #1
 801089e:	d102      	bne.n	80108a6 <_close_r+0x1a>
 80108a0:	682b      	ldr	r3, [r5, #0]
 80108a2:	b103      	cbz	r3, 80108a6 <_close_r+0x1a>
 80108a4:	6023      	str	r3, [r4, #0]
 80108a6:	bd38      	pop	{r3, r4, r5, pc}
 80108a8:	200160fc 	.word	0x200160fc

080108ac <_lseek_r>:
 80108ac:	b538      	push	{r3, r4, r5, lr}
 80108ae:	4d07      	ldr	r5, [pc, #28]	@ (80108cc <_lseek_r+0x20>)
 80108b0:	4604      	mov	r4, r0
 80108b2:	4608      	mov	r0, r1
 80108b4:	4611      	mov	r1, r2
 80108b6:	2200      	movs	r2, #0
 80108b8:	602a      	str	r2, [r5, #0]
 80108ba:	461a      	mov	r2, r3
 80108bc:	f000 fe5c 	bl	8011578 <_lseek>
 80108c0:	1c43      	adds	r3, r0, #1
 80108c2:	d102      	bne.n	80108ca <_lseek_r+0x1e>
 80108c4:	682b      	ldr	r3, [r5, #0]
 80108c6:	b103      	cbz	r3, 80108ca <_lseek_r+0x1e>
 80108c8:	6023      	str	r3, [r4, #0]
 80108ca:	bd38      	pop	{r3, r4, r5, pc}
 80108cc:	200160fc 	.word	0x200160fc

080108d0 <_read_r>:
 80108d0:	b538      	push	{r3, r4, r5, lr}
 80108d2:	4d07      	ldr	r5, [pc, #28]	@ (80108f0 <_read_r+0x20>)
 80108d4:	4604      	mov	r4, r0
 80108d6:	4608      	mov	r0, r1
 80108d8:	4611      	mov	r1, r2
 80108da:	2200      	movs	r2, #0
 80108dc:	602a      	str	r2, [r5, #0]
 80108de:	461a      	mov	r2, r3
 80108e0:	f000 fe52 	bl	8011588 <_read>
 80108e4:	1c43      	adds	r3, r0, #1
 80108e6:	d102      	bne.n	80108ee <_read_r+0x1e>
 80108e8:	682b      	ldr	r3, [r5, #0]
 80108ea:	b103      	cbz	r3, 80108ee <_read_r+0x1e>
 80108ec:	6023      	str	r3, [r4, #0]
 80108ee:	bd38      	pop	{r3, r4, r5, pc}
 80108f0:	200160fc 	.word	0x200160fc

080108f4 <_kill_r>:
 80108f4:	b538      	push	{r3, r4, r5, lr}
 80108f6:	4d07      	ldr	r5, [pc, #28]	@ (8010914 <_kill_r+0x20>)
 80108f8:	2300      	movs	r3, #0
 80108fa:	4604      	mov	r4, r0
 80108fc:	4608      	mov	r0, r1
 80108fe:	4611      	mov	r1, r2
 8010900:	602b      	str	r3, [r5, #0]
 8010902:	f000 fe31 	bl	8011568 <_kill>
 8010906:	1c43      	adds	r3, r0, #1
 8010908:	d102      	bne.n	8010910 <_kill_r+0x1c>
 801090a:	682b      	ldr	r3, [r5, #0]
 801090c:	b103      	cbz	r3, 8010910 <_kill_r+0x1c>
 801090e:	6023      	str	r3, [r4, #0]
 8010910:	bd38      	pop	{r3, r4, r5, pc}
 8010912:	bf00      	nop
 8010914:	200160fc 	.word	0x200160fc

08010918 <_getpid_r>:
 8010918:	f000 be16 	b.w	8011548 <_getpid>

0801091c <_sbrk_r>:
 801091c:	b538      	push	{r3, r4, r5, lr}
 801091e:	4d06      	ldr	r5, [pc, #24]	@ (8010938 <_sbrk_r+0x1c>)
 8010920:	2300      	movs	r3, #0
 8010922:	4604      	mov	r4, r0
 8010924:	4608      	mov	r0, r1
 8010926:	602b      	str	r3, [r5, #0]
 8010928:	f7f2 ffc6 	bl	80038b8 <_sbrk>
 801092c:	1c43      	adds	r3, r0, #1
 801092e:	d102      	bne.n	8010936 <_sbrk_r+0x1a>
 8010930:	682b      	ldr	r3, [r5, #0]
 8010932:	b103      	cbz	r3, 8010936 <_sbrk_r+0x1a>
 8010934:	6023      	str	r3, [r4, #0]
 8010936:	bd38      	pop	{r3, r4, r5, pc}
 8010938:	200160fc 	.word	0x200160fc

0801093c <_write_r>:
 801093c:	b538      	push	{r3, r4, r5, lr}
 801093e:	4d07      	ldr	r5, [pc, #28]	@ (801095c <_write_r+0x20>)
 8010940:	4604      	mov	r4, r0
 8010942:	4608      	mov	r0, r1
 8010944:	4611      	mov	r1, r2
 8010946:	2200      	movs	r2, #0
 8010948:	602a      	str	r2, [r5, #0]
 801094a:	461a      	mov	r2, r3
 801094c:	f000 fe24 	bl	8011598 <_write>
 8010950:	1c43      	adds	r3, r0, #1
 8010952:	d102      	bne.n	801095a <_write_r+0x1e>
 8010954:	682b      	ldr	r3, [r5, #0]
 8010956:	b103      	cbz	r3, 801095a <_write_r+0x1e>
 8010958:	6023      	str	r3, [r4, #0]
 801095a:	bd38      	pop	{r3, r4, r5, pc}
 801095c:	200160fc 	.word	0x200160fc

08010960 <__errno>:
 8010960:	4b01      	ldr	r3, [pc, #4]	@ (8010968 <__errno+0x8>)
 8010962:	6818      	ldr	r0, [r3, #0]
 8010964:	4770      	bx	lr
 8010966:	bf00      	nop
 8010968:	2000092c 	.word	0x2000092c

0801096c <__libc_init_array>:
 801096c:	b570      	push	{r4, r5, r6, lr}
 801096e:	4d0d      	ldr	r5, [pc, #52]	@ (80109a4 <__libc_init_array+0x38>)
 8010970:	4c0d      	ldr	r4, [pc, #52]	@ (80109a8 <__libc_init_array+0x3c>)
 8010972:	1b64      	subs	r4, r4, r5
 8010974:	10a4      	asrs	r4, r4, #2
 8010976:	2600      	movs	r6, #0
 8010978:	42a6      	cmp	r6, r4
 801097a:	d109      	bne.n	8010990 <__libc_init_array+0x24>
 801097c:	4d0b      	ldr	r5, [pc, #44]	@ (80109ac <__libc_init_array+0x40>)
 801097e:	4c0c      	ldr	r4, [pc, #48]	@ (80109b0 <__libc_init_array+0x44>)
 8010980:	f000 fe14 	bl	80115ac <_init>
 8010984:	1b64      	subs	r4, r4, r5
 8010986:	10a4      	asrs	r4, r4, #2
 8010988:	2600      	movs	r6, #0
 801098a:	42a6      	cmp	r6, r4
 801098c:	d105      	bne.n	801099a <__libc_init_array+0x2e>
 801098e:	bd70      	pop	{r4, r5, r6, pc}
 8010990:	f855 3b04 	ldr.w	r3, [r5], #4
 8010994:	4798      	blx	r3
 8010996:	3601      	adds	r6, #1
 8010998:	e7ee      	b.n	8010978 <__libc_init_array+0xc>
 801099a:	f855 3b04 	ldr.w	r3, [r5], #4
 801099e:	4798      	blx	r3
 80109a0:	3601      	adds	r6, #1
 80109a2:	e7f2      	b.n	801098a <__libc_init_array+0x1e>
 80109a4:	0802ae50 	.word	0x0802ae50
 80109a8:	0802ae50 	.word	0x0802ae50
 80109ac:	0802ae50 	.word	0x0802ae50
 80109b0:	0802ae58 	.word	0x0802ae58

080109b4 <__retarget_lock_init_recursive>:
 80109b4:	4770      	bx	lr

080109b6 <__retarget_lock_acquire_recursive>:
 80109b6:	4770      	bx	lr

080109b8 <__retarget_lock_release_recursive>:
 80109b8:	4770      	bx	lr

080109ba <memcpy>:
 80109ba:	440a      	add	r2, r1
 80109bc:	4291      	cmp	r1, r2
 80109be:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80109c2:	d100      	bne.n	80109c6 <memcpy+0xc>
 80109c4:	4770      	bx	lr
 80109c6:	b510      	push	{r4, lr}
 80109c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80109cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80109d0:	4291      	cmp	r1, r2
 80109d2:	d1f9      	bne.n	80109c8 <memcpy+0xe>
 80109d4:	bd10      	pop	{r4, pc}
	...

080109d8 <_free_r>:
 80109d8:	b538      	push	{r3, r4, r5, lr}
 80109da:	4605      	mov	r5, r0
 80109dc:	2900      	cmp	r1, #0
 80109de:	d041      	beq.n	8010a64 <_free_r+0x8c>
 80109e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80109e4:	1f0c      	subs	r4, r1, #4
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	bfb8      	it	lt
 80109ea:	18e4      	addlt	r4, r4, r3
 80109ec:	f7ff fc82 	bl	80102f4 <__malloc_lock>
 80109f0:	4a1d      	ldr	r2, [pc, #116]	@ (8010a68 <_free_r+0x90>)
 80109f2:	6813      	ldr	r3, [r2, #0]
 80109f4:	b933      	cbnz	r3, 8010a04 <_free_r+0x2c>
 80109f6:	6063      	str	r3, [r4, #4]
 80109f8:	6014      	str	r4, [r2, #0]
 80109fa:	4628      	mov	r0, r5
 80109fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a00:	f7ff bc7e 	b.w	8010300 <__malloc_unlock>
 8010a04:	42a3      	cmp	r3, r4
 8010a06:	d908      	bls.n	8010a1a <_free_r+0x42>
 8010a08:	6820      	ldr	r0, [r4, #0]
 8010a0a:	1821      	adds	r1, r4, r0
 8010a0c:	428b      	cmp	r3, r1
 8010a0e:	bf01      	itttt	eq
 8010a10:	6819      	ldreq	r1, [r3, #0]
 8010a12:	685b      	ldreq	r3, [r3, #4]
 8010a14:	1809      	addeq	r1, r1, r0
 8010a16:	6021      	streq	r1, [r4, #0]
 8010a18:	e7ed      	b.n	80109f6 <_free_r+0x1e>
 8010a1a:	461a      	mov	r2, r3
 8010a1c:	685b      	ldr	r3, [r3, #4]
 8010a1e:	b10b      	cbz	r3, 8010a24 <_free_r+0x4c>
 8010a20:	42a3      	cmp	r3, r4
 8010a22:	d9fa      	bls.n	8010a1a <_free_r+0x42>
 8010a24:	6811      	ldr	r1, [r2, #0]
 8010a26:	1850      	adds	r0, r2, r1
 8010a28:	42a0      	cmp	r0, r4
 8010a2a:	d10b      	bne.n	8010a44 <_free_r+0x6c>
 8010a2c:	6820      	ldr	r0, [r4, #0]
 8010a2e:	4401      	add	r1, r0
 8010a30:	1850      	adds	r0, r2, r1
 8010a32:	4283      	cmp	r3, r0
 8010a34:	6011      	str	r1, [r2, #0]
 8010a36:	d1e0      	bne.n	80109fa <_free_r+0x22>
 8010a38:	6818      	ldr	r0, [r3, #0]
 8010a3a:	685b      	ldr	r3, [r3, #4]
 8010a3c:	6053      	str	r3, [r2, #4]
 8010a3e:	4408      	add	r0, r1
 8010a40:	6010      	str	r0, [r2, #0]
 8010a42:	e7da      	b.n	80109fa <_free_r+0x22>
 8010a44:	d902      	bls.n	8010a4c <_free_r+0x74>
 8010a46:	230c      	movs	r3, #12
 8010a48:	602b      	str	r3, [r5, #0]
 8010a4a:	e7d6      	b.n	80109fa <_free_r+0x22>
 8010a4c:	6820      	ldr	r0, [r4, #0]
 8010a4e:	1821      	adds	r1, r4, r0
 8010a50:	428b      	cmp	r3, r1
 8010a52:	bf04      	itt	eq
 8010a54:	6819      	ldreq	r1, [r3, #0]
 8010a56:	685b      	ldreq	r3, [r3, #4]
 8010a58:	6063      	str	r3, [r4, #4]
 8010a5a:	bf04      	itt	eq
 8010a5c:	1809      	addeq	r1, r1, r0
 8010a5e:	6021      	streq	r1, [r4, #0]
 8010a60:	6054      	str	r4, [r2, #4]
 8010a62:	e7ca      	b.n	80109fa <_free_r+0x22>
 8010a64:	bd38      	pop	{r3, r4, r5, pc}
 8010a66:	bf00      	nop
 8010a68:	20015fbc 	.word	0x20015fbc

08010a6c <_malloc_usable_size_r>:
 8010a6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a70:	1f18      	subs	r0, r3, #4
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	bfbc      	itt	lt
 8010a76:	580b      	ldrlt	r3, [r1, r0]
 8010a78:	18c0      	addlt	r0, r0, r3
 8010a7a:	4770      	bx	lr

08010a7c <__ssputs_r>:
 8010a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a80:	688e      	ldr	r6, [r1, #8]
 8010a82:	461f      	mov	r7, r3
 8010a84:	42be      	cmp	r6, r7
 8010a86:	680b      	ldr	r3, [r1, #0]
 8010a88:	4682      	mov	sl, r0
 8010a8a:	460c      	mov	r4, r1
 8010a8c:	4690      	mov	r8, r2
 8010a8e:	d82d      	bhi.n	8010aec <__ssputs_r+0x70>
 8010a90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010a94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010a98:	d026      	beq.n	8010ae8 <__ssputs_r+0x6c>
 8010a9a:	6965      	ldr	r5, [r4, #20]
 8010a9c:	6909      	ldr	r1, [r1, #16]
 8010a9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010aa2:	eba3 0901 	sub.w	r9, r3, r1
 8010aa6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010aaa:	1c7b      	adds	r3, r7, #1
 8010aac:	444b      	add	r3, r9
 8010aae:	106d      	asrs	r5, r5, #1
 8010ab0:	429d      	cmp	r5, r3
 8010ab2:	bf38      	it	cc
 8010ab4:	461d      	movcc	r5, r3
 8010ab6:	0553      	lsls	r3, r2, #21
 8010ab8:	d527      	bpl.n	8010b0a <__ssputs_r+0x8e>
 8010aba:	4629      	mov	r1, r5
 8010abc:	f7ff fb9a 	bl	80101f4 <_malloc_r>
 8010ac0:	4606      	mov	r6, r0
 8010ac2:	b360      	cbz	r0, 8010b1e <__ssputs_r+0xa2>
 8010ac4:	6921      	ldr	r1, [r4, #16]
 8010ac6:	464a      	mov	r2, r9
 8010ac8:	f7ff ff77 	bl	80109ba <memcpy>
 8010acc:	89a3      	ldrh	r3, [r4, #12]
 8010ace:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010ad2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ad6:	81a3      	strh	r3, [r4, #12]
 8010ad8:	6126      	str	r6, [r4, #16]
 8010ada:	6165      	str	r5, [r4, #20]
 8010adc:	444e      	add	r6, r9
 8010ade:	eba5 0509 	sub.w	r5, r5, r9
 8010ae2:	6026      	str	r6, [r4, #0]
 8010ae4:	60a5      	str	r5, [r4, #8]
 8010ae6:	463e      	mov	r6, r7
 8010ae8:	42be      	cmp	r6, r7
 8010aea:	d900      	bls.n	8010aee <__ssputs_r+0x72>
 8010aec:	463e      	mov	r6, r7
 8010aee:	6820      	ldr	r0, [r4, #0]
 8010af0:	4632      	mov	r2, r6
 8010af2:	4641      	mov	r1, r8
 8010af4:	f7ff fe78 	bl	80107e8 <memmove>
 8010af8:	68a3      	ldr	r3, [r4, #8]
 8010afa:	1b9b      	subs	r3, r3, r6
 8010afc:	60a3      	str	r3, [r4, #8]
 8010afe:	6823      	ldr	r3, [r4, #0]
 8010b00:	4433      	add	r3, r6
 8010b02:	6023      	str	r3, [r4, #0]
 8010b04:	2000      	movs	r0, #0
 8010b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b0a:	462a      	mov	r2, r5
 8010b0c:	f7ff fbfe 	bl	801030c <_realloc_r>
 8010b10:	4606      	mov	r6, r0
 8010b12:	2800      	cmp	r0, #0
 8010b14:	d1e0      	bne.n	8010ad8 <__ssputs_r+0x5c>
 8010b16:	6921      	ldr	r1, [r4, #16]
 8010b18:	4650      	mov	r0, sl
 8010b1a:	f7ff ff5d 	bl	80109d8 <_free_r>
 8010b1e:	230c      	movs	r3, #12
 8010b20:	f8ca 3000 	str.w	r3, [sl]
 8010b24:	89a3      	ldrh	r3, [r4, #12]
 8010b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b2a:	81a3      	strh	r3, [r4, #12]
 8010b2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010b30:	e7e9      	b.n	8010b06 <__ssputs_r+0x8a>
	...

08010b34 <_svfiprintf_r>:
 8010b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b38:	4698      	mov	r8, r3
 8010b3a:	898b      	ldrh	r3, [r1, #12]
 8010b3c:	061b      	lsls	r3, r3, #24
 8010b3e:	b09d      	sub	sp, #116	@ 0x74
 8010b40:	4607      	mov	r7, r0
 8010b42:	460d      	mov	r5, r1
 8010b44:	4614      	mov	r4, r2
 8010b46:	d510      	bpl.n	8010b6a <_svfiprintf_r+0x36>
 8010b48:	690b      	ldr	r3, [r1, #16]
 8010b4a:	b973      	cbnz	r3, 8010b6a <_svfiprintf_r+0x36>
 8010b4c:	2140      	movs	r1, #64	@ 0x40
 8010b4e:	f7ff fb51 	bl	80101f4 <_malloc_r>
 8010b52:	6028      	str	r0, [r5, #0]
 8010b54:	6128      	str	r0, [r5, #16]
 8010b56:	b930      	cbnz	r0, 8010b66 <_svfiprintf_r+0x32>
 8010b58:	230c      	movs	r3, #12
 8010b5a:	603b      	str	r3, [r7, #0]
 8010b5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010b60:	b01d      	add	sp, #116	@ 0x74
 8010b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b66:	2340      	movs	r3, #64	@ 0x40
 8010b68:	616b      	str	r3, [r5, #20]
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b6e:	2320      	movs	r3, #32
 8010b70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010b74:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b78:	2330      	movs	r3, #48	@ 0x30
 8010b7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010d18 <_svfiprintf_r+0x1e4>
 8010b7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010b82:	f04f 0901 	mov.w	r9, #1
 8010b86:	4623      	mov	r3, r4
 8010b88:	469a      	mov	sl, r3
 8010b8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b8e:	b10a      	cbz	r2, 8010b94 <_svfiprintf_r+0x60>
 8010b90:	2a25      	cmp	r2, #37	@ 0x25
 8010b92:	d1f9      	bne.n	8010b88 <_svfiprintf_r+0x54>
 8010b94:	ebba 0b04 	subs.w	fp, sl, r4
 8010b98:	d00b      	beq.n	8010bb2 <_svfiprintf_r+0x7e>
 8010b9a:	465b      	mov	r3, fp
 8010b9c:	4622      	mov	r2, r4
 8010b9e:	4629      	mov	r1, r5
 8010ba0:	4638      	mov	r0, r7
 8010ba2:	f7ff ff6b 	bl	8010a7c <__ssputs_r>
 8010ba6:	3001      	adds	r0, #1
 8010ba8:	f000 80a7 	beq.w	8010cfa <_svfiprintf_r+0x1c6>
 8010bac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010bae:	445a      	add	r2, fp
 8010bb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8010bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	f000 809f 	beq.w	8010cfa <_svfiprintf_r+0x1c6>
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010bc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010bc6:	f10a 0a01 	add.w	sl, sl, #1
 8010bca:	9304      	str	r3, [sp, #16]
 8010bcc:	9307      	str	r3, [sp, #28]
 8010bce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010bd2:	931a      	str	r3, [sp, #104]	@ 0x68
 8010bd4:	4654      	mov	r4, sl
 8010bd6:	2205      	movs	r2, #5
 8010bd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bdc:	484e      	ldr	r0, [pc, #312]	@ (8010d18 <_svfiprintf_r+0x1e4>)
 8010bde:	f7ef fb67 	bl	80002b0 <memchr>
 8010be2:	9a04      	ldr	r2, [sp, #16]
 8010be4:	b9d8      	cbnz	r0, 8010c1e <_svfiprintf_r+0xea>
 8010be6:	06d0      	lsls	r0, r2, #27
 8010be8:	bf44      	itt	mi
 8010bea:	2320      	movmi	r3, #32
 8010bec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bf0:	0711      	lsls	r1, r2, #28
 8010bf2:	bf44      	itt	mi
 8010bf4:	232b      	movmi	r3, #43	@ 0x2b
 8010bf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bfa:	f89a 3000 	ldrb.w	r3, [sl]
 8010bfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c00:	d015      	beq.n	8010c2e <_svfiprintf_r+0xfa>
 8010c02:	9a07      	ldr	r2, [sp, #28]
 8010c04:	4654      	mov	r4, sl
 8010c06:	2000      	movs	r0, #0
 8010c08:	f04f 0c0a 	mov.w	ip, #10
 8010c0c:	4621      	mov	r1, r4
 8010c0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c12:	3b30      	subs	r3, #48	@ 0x30
 8010c14:	2b09      	cmp	r3, #9
 8010c16:	d94b      	bls.n	8010cb0 <_svfiprintf_r+0x17c>
 8010c18:	b1b0      	cbz	r0, 8010c48 <_svfiprintf_r+0x114>
 8010c1a:	9207      	str	r2, [sp, #28]
 8010c1c:	e014      	b.n	8010c48 <_svfiprintf_r+0x114>
 8010c1e:	eba0 0308 	sub.w	r3, r0, r8
 8010c22:	fa09 f303 	lsl.w	r3, r9, r3
 8010c26:	4313      	orrs	r3, r2
 8010c28:	9304      	str	r3, [sp, #16]
 8010c2a:	46a2      	mov	sl, r4
 8010c2c:	e7d2      	b.n	8010bd4 <_svfiprintf_r+0xa0>
 8010c2e:	9b03      	ldr	r3, [sp, #12]
 8010c30:	1d19      	adds	r1, r3, #4
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	9103      	str	r1, [sp, #12]
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	bfbb      	ittet	lt
 8010c3a:	425b      	neglt	r3, r3
 8010c3c:	f042 0202 	orrlt.w	r2, r2, #2
 8010c40:	9307      	strge	r3, [sp, #28]
 8010c42:	9307      	strlt	r3, [sp, #28]
 8010c44:	bfb8      	it	lt
 8010c46:	9204      	strlt	r2, [sp, #16]
 8010c48:	7823      	ldrb	r3, [r4, #0]
 8010c4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c4c:	d10a      	bne.n	8010c64 <_svfiprintf_r+0x130>
 8010c4e:	7863      	ldrb	r3, [r4, #1]
 8010c50:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c52:	d132      	bne.n	8010cba <_svfiprintf_r+0x186>
 8010c54:	9b03      	ldr	r3, [sp, #12]
 8010c56:	1d1a      	adds	r2, r3, #4
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	9203      	str	r2, [sp, #12]
 8010c5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010c60:	3402      	adds	r4, #2
 8010c62:	9305      	str	r3, [sp, #20]
 8010c64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010d28 <_svfiprintf_r+0x1f4>
 8010c68:	7821      	ldrb	r1, [r4, #0]
 8010c6a:	2203      	movs	r2, #3
 8010c6c:	4650      	mov	r0, sl
 8010c6e:	f7ef fb1f 	bl	80002b0 <memchr>
 8010c72:	b138      	cbz	r0, 8010c84 <_svfiprintf_r+0x150>
 8010c74:	9b04      	ldr	r3, [sp, #16]
 8010c76:	eba0 000a 	sub.w	r0, r0, sl
 8010c7a:	2240      	movs	r2, #64	@ 0x40
 8010c7c:	4082      	lsls	r2, r0
 8010c7e:	4313      	orrs	r3, r2
 8010c80:	3401      	adds	r4, #1
 8010c82:	9304      	str	r3, [sp, #16]
 8010c84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c88:	4824      	ldr	r0, [pc, #144]	@ (8010d1c <_svfiprintf_r+0x1e8>)
 8010c8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010c8e:	2206      	movs	r2, #6
 8010c90:	f7ef fb0e 	bl	80002b0 <memchr>
 8010c94:	2800      	cmp	r0, #0
 8010c96:	d036      	beq.n	8010d06 <_svfiprintf_r+0x1d2>
 8010c98:	4b21      	ldr	r3, [pc, #132]	@ (8010d20 <_svfiprintf_r+0x1ec>)
 8010c9a:	bb1b      	cbnz	r3, 8010ce4 <_svfiprintf_r+0x1b0>
 8010c9c:	9b03      	ldr	r3, [sp, #12]
 8010c9e:	3307      	adds	r3, #7
 8010ca0:	f023 0307 	bic.w	r3, r3, #7
 8010ca4:	3308      	adds	r3, #8
 8010ca6:	9303      	str	r3, [sp, #12]
 8010ca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010caa:	4433      	add	r3, r6
 8010cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cae:	e76a      	b.n	8010b86 <_svfiprintf_r+0x52>
 8010cb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8010cb4:	460c      	mov	r4, r1
 8010cb6:	2001      	movs	r0, #1
 8010cb8:	e7a8      	b.n	8010c0c <_svfiprintf_r+0xd8>
 8010cba:	2300      	movs	r3, #0
 8010cbc:	3401      	adds	r4, #1
 8010cbe:	9305      	str	r3, [sp, #20]
 8010cc0:	4619      	mov	r1, r3
 8010cc2:	f04f 0c0a 	mov.w	ip, #10
 8010cc6:	4620      	mov	r0, r4
 8010cc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ccc:	3a30      	subs	r2, #48	@ 0x30
 8010cce:	2a09      	cmp	r2, #9
 8010cd0:	d903      	bls.n	8010cda <_svfiprintf_r+0x1a6>
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d0c6      	beq.n	8010c64 <_svfiprintf_r+0x130>
 8010cd6:	9105      	str	r1, [sp, #20]
 8010cd8:	e7c4      	b.n	8010c64 <_svfiprintf_r+0x130>
 8010cda:	fb0c 2101 	mla	r1, ip, r1, r2
 8010cde:	4604      	mov	r4, r0
 8010ce0:	2301      	movs	r3, #1
 8010ce2:	e7f0      	b.n	8010cc6 <_svfiprintf_r+0x192>
 8010ce4:	ab03      	add	r3, sp, #12
 8010ce6:	9300      	str	r3, [sp, #0]
 8010ce8:	462a      	mov	r2, r5
 8010cea:	4b0e      	ldr	r3, [pc, #56]	@ (8010d24 <_svfiprintf_r+0x1f0>)
 8010cec:	a904      	add	r1, sp, #16
 8010cee:	4638      	mov	r0, r7
 8010cf0:	f3af 8000 	nop.w
 8010cf4:	1c42      	adds	r2, r0, #1
 8010cf6:	4606      	mov	r6, r0
 8010cf8:	d1d6      	bne.n	8010ca8 <_svfiprintf_r+0x174>
 8010cfa:	89ab      	ldrh	r3, [r5, #12]
 8010cfc:	065b      	lsls	r3, r3, #25
 8010cfe:	f53f af2d 	bmi.w	8010b5c <_svfiprintf_r+0x28>
 8010d02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010d04:	e72c      	b.n	8010b60 <_svfiprintf_r+0x2c>
 8010d06:	ab03      	add	r3, sp, #12
 8010d08:	9300      	str	r3, [sp, #0]
 8010d0a:	462a      	mov	r2, r5
 8010d0c:	4b05      	ldr	r3, [pc, #20]	@ (8010d24 <_svfiprintf_r+0x1f0>)
 8010d0e:	a904      	add	r1, sp, #16
 8010d10:	4638      	mov	r0, r7
 8010d12:	f000 f9bb 	bl	801108c <_printf_i>
 8010d16:	e7ed      	b.n	8010cf4 <_svfiprintf_r+0x1c0>
 8010d18:	0802abfa 	.word	0x0802abfa
 8010d1c:	0802ac04 	.word	0x0802ac04
 8010d20:	00000000 	.word	0x00000000
 8010d24:	08010a7d 	.word	0x08010a7d
 8010d28:	0802ac00 	.word	0x0802ac00

08010d2c <__sfputc_r>:
 8010d2c:	6893      	ldr	r3, [r2, #8]
 8010d2e:	3b01      	subs	r3, #1
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	b410      	push	{r4}
 8010d34:	6093      	str	r3, [r2, #8]
 8010d36:	da08      	bge.n	8010d4a <__sfputc_r+0x1e>
 8010d38:	6994      	ldr	r4, [r2, #24]
 8010d3a:	42a3      	cmp	r3, r4
 8010d3c:	db01      	blt.n	8010d42 <__sfputc_r+0x16>
 8010d3e:	290a      	cmp	r1, #10
 8010d40:	d103      	bne.n	8010d4a <__sfputc_r+0x1e>
 8010d42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010d46:	f7ff bcba 	b.w	80106be <__swbuf_r>
 8010d4a:	6813      	ldr	r3, [r2, #0]
 8010d4c:	1c58      	adds	r0, r3, #1
 8010d4e:	6010      	str	r0, [r2, #0]
 8010d50:	7019      	strb	r1, [r3, #0]
 8010d52:	4608      	mov	r0, r1
 8010d54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010d58:	4770      	bx	lr

08010d5a <__sfputs_r>:
 8010d5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d5c:	4606      	mov	r6, r0
 8010d5e:	460f      	mov	r7, r1
 8010d60:	4614      	mov	r4, r2
 8010d62:	18d5      	adds	r5, r2, r3
 8010d64:	42ac      	cmp	r4, r5
 8010d66:	d101      	bne.n	8010d6c <__sfputs_r+0x12>
 8010d68:	2000      	movs	r0, #0
 8010d6a:	e007      	b.n	8010d7c <__sfputs_r+0x22>
 8010d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d70:	463a      	mov	r2, r7
 8010d72:	4630      	mov	r0, r6
 8010d74:	f7ff ffda 	bl	8010d2c <__sfputc_r>
 8010d78:	1c43      	adds	r3, r0, #1
 8010d7a:	d1f3      	bne.n	8010d64 <__sfputs_r+0xa>
 8010d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010d80 <_vfiprintf_r>:
 8010d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d84:	460d      	mov	r5, r1
 8010d86:	b09d      	sub	sp, #116	@ 0x74
 8010d88:	4614      	mov	r4, r2
 8010d8a:	4698      	mov	r8, r3
 8010d8c:	4606      	mov	r6, r0
 8010d8e:	b118      	cbz	r0, 8010d98 <_vfiprintf_r+0x18>
 8010d90:	6a03      	ldr	r3, [r0, #32]
 8010d92:	b90b      	cbnz	r3, 8010d98 <_vfiprintf_r+0x18>
 8010d94:	f7ff fb74 	bl	8010480 <__sinit>
 8010d98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010d9a:	07d9      	lsls	r1, r3, #31
 8010d9c:	d405      	bmi.n	8010daa <_vfiprintf_r+0x2a>
 8010d9e:	89ab      	ldrh	r3, [r5, #12]
 8010da0:	059a      	lsls	r2, r3, #22
 8010da2:	d402      	bmi.n	8010daa <_vfiprintf_r+0x2a>
 8010da4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010da6:	f7ff fe06 	bl	80109b6 <__retarget_lock_acquire_recursive>
 8010daa:	89ab      	ldrh	r3, [r5, #12]
 8010dac:	071b      	lsls	r3, r3, #28
 8010dae:	d501      	bpl.n	8010db4 <_vfiprintf_r+0x34>
 8010db0:	692b      	ldr	r3, [r5, #16]
 8010db2:	b99b      	cbnz	r3, 8010ddc <_vfiprintf_r+0x5c>
 8010db4:	4629      	mov	r1, r5
 8010db6:	4630      	mov	r0, r6
 8010db8:	f7ff fcc0 	bl	801073c <__swsetup_r>
 8010dbc:	b170      	cbz	r0, 8010ddc <_vfiprintf_r+0x5c>
 8010dbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010dc0:	07dc      	lsls	r4, r3, #31
 8010dc2:	d504      	bpl.n	8010dce <_vfiprintf_r+0x4e>
 8010dc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010dc8:	b01d      	add	sp, #116	@ 0x74
 8010dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dce:	89ab      	ldrh	r3, [r5, #12]
 8010dd0:	0598      	lsls	r0, r3, #22
 8010dd2:	d4f7      	bmi.n	8010dc4 <_vfiprintf_r+0x44>
 8010dd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010dd6:	f7ff fdef 	bl	80109b8 <__retarget_lock_release_recursive>
 8010dda:	e7f3      	b.n	8010dc4 <_vfiprintf_r+0x44>
 8010ddc:	2300      	movs	r3, #0
 8010dde:	9309      	str	r3, [sp, #36]	@ 0x24
 8010de0:	2320      	movs	r3, #32
 8010de2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010de6:	f8cd 800c 	str.w	r8, [sp, #12]
 8010dea:	2330      	movs	r3, #48	@ 0x30
 8010dec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010f9c <_vfiprintf_r+0x21c>
 8010df0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010df4:	f04f 0901 	mov.w	r9, #1
 8010df8:	4623      	mov	r3, r4
 8010dfa:	469a      	mov	sl, r3
 8010dfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e00:	b10a      	cbz	r2, 8010e06 <_vfiprintf_r+0x86>
 8010e02:	2a25      	cmp	r2, #37	@ 0x25
 8010e04:	d1f9      	bne.n	8010dfa <_vfiprintf_r+0x7a>
 8010e06:	ebba 0b04 	subs.w	fp, sl, r4
 8010e0a:	d00b      	beq.n	8010e24 <_vfiprintf_r+0xa4>
 8010e0c:	465b      	mov	r3, fp
 8010e0e:	4622      	mov	r2, r4
 8010e10:	4629      	mov	r1, r5
 8010e12:	4630      	mov	r0, r6
 8010e14:	f7ff ffa1 	bl	8010d5a <__sfputs_r>
 8010e18:	3001      	adds	r0, #1
 8010e1a:	f000 80a7 	beq.w	8010f6c <_vfiprintf_r+0x1ec>
 8010e1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010e20:	445a      	add	r2, fp
 8010e22:	9209      	str	r2, [sp, #36]	@ 0x24
 8010e24:	f89a 3000 	ldrb.w	r3, [sl]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	f000 809f 	beq.w	8010f6c <_vfiprintf_r+0x1ec>
 8010e2e:	2300      	movs	r3, #0
 8010e30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010e34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010e38:	f10a 0a01 	add.w	sl, sl, #1
 8010e3c:	9304      	str	r3, [sp, #16]
 8010e3e:	9307      	str	r3, [sp, #28]
 8010e40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010e44:	931a      	str	r3, [sp, #104]	@ 0x68
 8010e46:	4654      	mov	r4, sl
 8010e48:	2205      	movs	r2, #5
 8010e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e4e:	4853      	ldr	r0, [pc, #332]	@ (8010f9c <_vfiprintf_r+0x21c>)
 8010e50:	f7ef fa2e 	bl	80002b0 <memchr>
 8010e54:	9a04      	ldr	r2, [sp, #16]
 8010e56:	b9d8      	cbnz	r0, 8010e90 <_vfiprintf_r+0x110>
 8010e58:	06d1      	lsls	r1, r2, #27
 8010e5a:	bf44      	itt	mi
 8010e5c:	2320      	movmi	r3, #32
 8010e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010e62:	0713      	lsls	r3, r2, #28
 8010e64:	bf44      	itt	mi
 8010e66:	232b      	movmi	r3, #43	@ 0x2b
 8010e68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010e6c:	f89a 3000 	ldrb.w	r3, [sl]
 8010e70:	2b2a      	cmp	r3, #42	@ 0x2a
 8010e72:	d015      	beq.n	8010ea0 <_vfiprintf_r+0x120>
 8010e74:	9a07      	ldr	r2, [sp, #28]
 8010e76:	4654      	mov	r4, sl
 8010e78:	2000      	movs	r0, #0
 8010e7a:	f04f 0c0a 	mov.w	ip, #10
 8010e7e:	4621      	mov	r1, r4
 8010e80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010e84:	3b30      	subs	r3, #48	@ 0x30
 8010e86:	2b09      	cmp	r3, #9
 8010e88:	d94b      	bls.n	8010f22 <_vfiprintf_r+0x1a2>
 8010e8a:	b1b0      	cbz	r0, 8010eba <_vfiprintf_r+0x13a>
 8010e8c:	9207      	str	r2, [sp, #28]
 8010e8e:	e014      	b.n	8010eba <_vfiprintf_r+0x13a>
 8010e90:	eba0 0308 	sub.w	r3, r0, r8
 8010e94:	fa09 f303 	lsl.w	r3, r9, r3
 8010e98:	4313      	orrs	r3, r2
 8010e9a:	9304      	str	r3, [sp, #16]
 8010e9c:	46a2      	mov	sl, r4
 8010e9e:	e7d2      	b.n	8010e46 <_vfiprintf_r+0xc6>
 8010ea0:	9b03      	ldr	r3, [sp, #12]
 8010ea2:	1d19      	adds	r1, r3, #4
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	9103      	str	r1, [sp, #12]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	bfbb      	ittet	lt
 8010eac:	425b      	neglt	r3, r3
 8010eae:	f042 0202 	orrlt.w	r2, r2, #2
 8010eb2:	9307      	strge	r3, [sp, #28]
 8010eb4:	9307      	strlt	r3, [sp, #28]
 8010eb6:	bfb8      	it	lt
 8010eb8:	9204      	strlt	r2, [sp, #16]
 8010eba:	7823      	ldrb	r3, [r4, #0]
 8010ebc:	2b2e      	cmp	r3, #46	@ 0x2e
 8010ebe:	d10a      	bne.n	8010ed6 <_vfiprintf_r+0x156>
 8010ec0:	7863      	ldrb	r3, [r4, #1]
 8010ec2:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ec4:	d132      	bne.n	8010f2c <_vfiprintf_r+0x1ac>
 8010ec6:	9b03      	ldr	r3, [sp, #12]
 8010ec8:	1d1a      	adds	r2, r3, #4
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	9203      	str	r2, [sp, #12]
 8010ece:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010ed2:	3402      	adds	r4, #2
 8010ed4:	9305      	str	r3, [sp, #20]
 8010ed6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010fac <_vfiprintf_r+0x22c>
 8010eda:	7821      	ldrb	r1, [r4, #0]
 8010edc:	2203      	movs	r2, #3
 8010ede:	4650      	mov	r0, sl
 8010ee0:	f7ef f9e6 	bl	80002b0 <memchr>
 8010ee4:	b138      	cbz	r0, 8010ef6 <_vfiprintf_r+0x176>
 8010ee6:	9b04      	ldr	r3, [sp, #16]
 8010ee8:	eba0 000a 	sub.w	r0, r0, sl
 8010eec:	2240      	movs	r2, #64	@ 0x40
 8010eee:	4082      	lsls	r2, r0
 8010ef0:	4313      	orrs	r3, r2
 8010ef2:	3401      	adds	r4, #1
 8010ef4:	9304      	str	r3, [sp, #16]
 8010ef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010efa:	4829      	ldr	r0, [pc, #164]	@ (8010fa0 <_vfiprintf_r+0x220>)
 8010efc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010f00:	2206      	movs	r2, #6
 8010f02:	f7ef f9d5 	bl	80002b0 <memchr>
 8010f06:	2800      	cmp	r0, #0
 8010f08:	d03f      	beq.n	8010f8a <_vfiprintf_r+0x20a>
 8010f0a:	4b26      	ldr	r3, [pc, #152]	@ (8010fa4 <_vfiprintf_r+0x224>)
 8010f0c:	bb1b      	cbnz	r3, 8010f56 <_vfiprintf_r+0x1d6>
 8010f0e:	9b03      	ldr	r3, [sp, #12]
 8010f10:	3307      	adds	r3, #7
 8010f12:	f023 0307 	bic.w	r3, r3, #7
 8010f16:	3308      	adds	r3, #8
 8010f18:	9303      	str	r3, [sp, #12]
 8010f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f1c:	443b      	add	r3, r7
 8010f1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f20:	e76a      	b.n	8010df8 <_vfiprintf_r+0x78>
 8010f22:	fb0c 3202 	mla	r2, ip, r2, r3
 8010f26:	460c      	mov	r4, r1
 8010f28:	2001      	movs	r0, #1
 8010f2a:	e7a8      	b.n	8010e7e <_vfiprintf_r+0xfe>
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	3401      	adds	r4, #1
 8010f30:	9305      	str	r3, [sp, #20]
 8010f32:	4619      	mov	r1, r3
 8010f34:	f04f 0c0a 	mov.w	ip, #10
 8010f38:	4620      	mov	r0, r4
 8010f3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010f3e:	3a30      	subs	r2, #48	@ 0x30
 8010f40:	2a09      	cmp	r2, #9
 8010f42:	d903      	bls.n	8010f4c <_vfiprintf_r+0x1cc>
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d0c6      	beq.n	8010ed6 <_vfiprintf_r+0x156>
 8010f48:	9105      	str	r1, [sp, #20]
 8010f4a:	e7c4      	b.n	8010ed6 <_vfiprintf_r+0x156>
 8010f4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010f50:	4604      	mov	r4, r0
 8010f52:	2301      	movs	r3, #1
 8010f54:	e7f0      	b.n	8010f38 <_vfiprintf_r+0x1b8>
 8010f56:	ab03      	add	r3, sp, #12
 8010f58:	9300      	str	r3, [sp, #0]
 8010f5a:	462a      	mov	r2, r5
 8010f5c:	4b12      	ldr	r3, [pc, #72]	@ (8010fa8 <_vfiprintf_r+0x228>)
 8010f5e:	a904      	add	r1, sp, #16
 8010f60:	4630      	mov	r0, r6
 8010f62:	f3af 8000 	nop.w
 8010f66:	4607      	mov	r7, r0
 8010f68:	1c78      	adds	r0, r7, #1
 8010f6a:	d1d6      	bne.n	8010f1a <_vfiprintf_r+0x19a>
 8010f6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010f6e:	07d9      	lsls	r1, r3, #31
 8010f70:	d405      	bmi.n	8010f7e <_vfiprintf_r+0x1fe>
 8010f72:	89ab      	ldrh	r3, [r5, #12]
 8010f74:	059a      	lsls	r2, r3, #22
 8010f76:	d402      	bmi.n	8010f7e <_vfiprintf_r+0x1fe>
 8010f78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010f7a:	f7ff fd1d 	bl	80109b8 <__retarget_lock_release_recursive>
 8010f7e:	89ab      	ldrh	r3, [r5, #12]
 8010f80:	065b      	lsls	r3, r3, #25
 8010f82:	f53f af1f 	bmi.w	8010dc4 <_vfiprintf_r+0x44>
 8010f86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010f88:	e71e      	b.n	8010dc8 <_vfiprintf_r+0x48>
 8010f8a:	ab03      	add	r3, sp, #12
 8010f8c:	9300      	str	r3, [sp, #0]
 8010f8e:	462a      	mov	r2, r5
 8010f90:	4b05      	ldr	r3, [pc, #20]	@ (8010fa8 <_vfiprintf_r+0x228>)
 8010f92:	a904      	add	r1, sp, #16
 8010f94:	4630      	mov	r0, r6
 8010f96:	f000 f879 	bl	801108c <_printf_i>
 8010f9a:	e7e4      	b.n	8010f66 <_vfiprintf_r+0x1e6>
 8010f9c:	0802abfa 	.word	0x0802abfa
 8010fa0:	0802ac04 	.word	0x0802ac04
 8010fa4:	00000000 	.word	0x00000000
 8010fa8:	08010d5b 	.word	0x08010d5b
 8010fac:	0802ac00 	.word	0x0802ac00

08010fb0 <_printf_common>:
 8010fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010fb4:	4616      	mov	r6, r2
 8010fb6:	4698      	mov	r8, r3
 8010fb8:	688a      	ldr	r2, [r1, #8]
 8010fba:	690b      	ldr	r3, [r1, #16]
 8010fbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010fc0:	4293      	cmp	r3, r2
 8010fc2:	bfb8      	it	lt
 8010fc4:	4613      	movlt	r3, r2
 8010fc6:	6033      	str	r3, [r6, #0]
 8010fc8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010fcc:	4607      	mov	r7, r0
 8010fce:	460c      	mov	r4, r1
 8010fd0:	b10a      	cbz	r2, 8010fd6 <_printf_common+0x26>
 8010fd2:	3301      	adds	r3, #1
 8010fd4:	6033      	str	r3, [r6, #0]
 8010fd6:	6823      	ldr	r3, [r4, #0]
 8010fd8:	0699      	lsls	r1, r3, #26
 8010fda:	bf42      	ittt	mi
 8010fdc:	6833      	ldrmi	r3, [r6, #0]
 8010fde:	3302      	addmi	r3, #2
 8010fe0:	6033      	strmi	r3, [r6, #0]
 8010fe2:	6825      	ldr	r5, [r4, #0]
 8010fe4:	f015 0506 	ands.w	r5, r5, #6
 8010fe8:	d106      	bne.n	8010ff8 <_printf_common+0x48>
 8010fea:	f104 0a19 	add.w	sl, r4, #25
 8010fee:	68e3      	ldr	r3, [r4, #12]
 8010ff0:	6832      	ldr	r2, [r6, #0]
 8010ff2:	1a9b      	subs	r3, r3, r2
 8010ff4:	42ab      	cmp	r3, r5
 8010ff6:	dc26      	bgt.n	8011046 <_printf_common+0x96>
 8010ff8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010ffc:	6822      	ldr	r2, [r4, #0]
 8010ffe:	3b00      	subs	r3, #0
 8011000:	bf18      	it	ne
 8011002:	2301      	movne	r3, #1
 8011004:	0692      	lsls	r2, r2, #26
 8011006:	d42b      	bmi.n	8011060 <_printf_common+0xb0>
 8011008:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801100c:	4641      	mov	r1, r8
 801100e:	4638      	mov	r0, r7
 8011010:	47c8      	blx	r9
 8011012:	3001      	adds	r0, #1
 8011014:	d01e      	beq.n	8011054 <_printf_common+0xa4>
 8011016:	6823      	ldr	r3, [r4, #0]
 8011018:	6922      	ldr	r2, [r4, #16]
 801101a:	f003 0306 	and.w	r3, r3, #6
 801101e:	2b04      	cmp	r3, #4
 8011020:	bf02      	ittt	eq
 8011022:	68e5      	ldreq	r5, [r4, #12]
 8011024:	6833      	ldreq	r3, [r6, #0]
 8011026:	1aed      	subeq	r5, r5, r3
 8011028:	68a3      	ldr	r3, [r4, #8]
 801102a:	bf0c      	ite	eq
 801102c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011030:	2500      	movne	r5, #0
 8011032:	4293      	cmp	r3, r2
 8011034:	bfc4      	itt	gt
 8011036:	1a9b      	subgt	r3, r3, r2
 8011038:	18ed      	addgt	r5, r5, r3
 801103a:	2600      	movs	r6, #0
 801103c:	341a      	adds	r4, #26
 801103e:	42b5      	cmp	r5, r6
 8011040:	d11a      	bne.n	8011078 <_printf_common+0xc8>
 8011042:	2000      	movs	r0, #0
 8011044:	e008      	b.n	8011058 <_printf_common+0xa8>
 8011046:	2301      	movs	r3, #1
 8011048:	4652      	mov	r2, sl
 801104a:	4641      	mov	r1, r8
 801104c:	4638      	mov	r0, r7
 801104e:	47c8      	blx	r9
 8011050:	3001      	adds	r0, #1
 8011052:	d103      	bne.n	801105c <_printf_common+0xac>
 8011054:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801105c:	3501      	adds	r5, #1
 801105e:	e7c6      	b.n	8010fee <_printf_common+0x3e>
 8011060:	18e1      	adds	r1, r4, r3
 8011062:	1c5a      	adds	r2, r3, #1
 8011064:	2030      	movs	r0, #48	@ 0x30
 8011066:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801106a:	4422      	add	r2, r4
 801106c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011070:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011074:	3302      	adds	r3, #2
 8011076:	e7c7      	b.n	8011008 <_printf_common+0x58>
 8011078:	2301      	movs	r3, #1
 801107a:	4622      	mov	r2, r4
 801107c:	4641      	mov	r1, r8
 801107e:	4638      	mov	r0, r7
 8011080:	47c8      	blx	r9
 8011082:	3001      	adds	r0, #1
 8011084:	d0e6      	beq.n	8011054 <_printf_common+0xa4>
 8011086:	3601      	adds	r6, #1
 8011088:	e7d9      	b.n	801103e <_printf_common+0x8e>
	...

0801108c <_printf_i>:
 801108c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011090:	7e0f      	ldrb	r7, [r1, #24]
 8011092:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011094:	2f78      	cmp	r7, #120	@ 0x78
 8011096:	4691      	mov	r9, r2
 8011098:	4680      	mov	r8, r0
 801109a:	460c      	mov	r4, r1
 801109c:	469a      	mov	sl, r3
 801109e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80110a2:	d807      	bhi.n	80110b4 <_printf_i+0x28>
 80110a4:	2f62      	cmp	r7, #98	@ 0x62
 80110a6:	d80a      	bhi.n	80110be <_printf_i+0x32>
 80110a8:	2f00      	cmp	r7, #0
 80110aa:	f000 80d1 	beq.w	8011250 <_printf_i+0x1c4>
 80110ae:	2f58      	cmp	r7, #88	@ 0x58
 80110b0:	f000 80b8 	beq.w	8011224 <_printf_i+0x198>
 80110b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80110b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80110bc:	e03a      	b.n	8011134 <_printf_i+0xa8>
 80110be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80110c2:	2b15      	cmp	r3, #21
 80110c4:	d8f6      	bhi.n	80110b4 <_printf_i+0x28>
 80110c6:	a101      	add	r1, pc, #4	@ (adr r1, 80110cc <_printf_i+0x40>)
 80110c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80110cc:	08011125 	.word	0x08011125
 80110d0:	08011139 	.word	0x08011139
 80110d4:	080110b5 	.word	0x080110b5
 80110d8:	080110b5 	.word	0x080110b5
 80110dc:	080110b5 	.word	0x080110b5
 80110e0:	080110b5 	.word	0x080110b5
 80110e4:	08011139 	.word	0x08011139
 80110e8:	080110b5 	.word	0x080110b5
 80110ec:	080110b5 	.word	0x080110b5
 80110f0:	080110b5 	.word	0x080110b5
 80110f4:	080110b5 	.word	0x080110b5
 80110f8:	08011237 	.word	0x08011237
 80110fc:	08011163 	.word	0x08011163
 8011100:	080111f1 	.word	0x080111f1
 8011104:	080110b5 	.word	0x080110b5
 8011108:	080110b5 	.word	0x080110b5
 801110c:	08011259 	.word	0x08011259
 8011110:	080110b5 	.word	0x080110b5
 8011114:	08011163 	.word	0x08011163
 8011118:	080110b5 	.word	0x080110b5
 801111c:	080110b5 	.word	0x080110b5
 8011120:	080111f9 	.word	0x080111f9
 8011124:	6833      	ldr	r3, [r6, #0]
 8011126:	1d1a      	adds	r2, r3, #4
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	6032      	str	r2, [r6, #0]
 801112c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011130:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011134:	2301      	movs	r3, #1
 8011136:	e09c      	b.n	8011272 <_printf_i+0x1e6>
 8011138:	6833      	ldr	r3, [r6, #0]
 801113a:	6820      	ldr	r0, [r4, #0]
 801113c:	1d19      	adds	r1, r3, #4
 801113e:	6031      	str	r1, [r6, #0]
 8011140:	0606      	lsls	r6, r0, #24
 8011142:	d501      	bpl.n	8011148 <_printf_i+0xbc>
 8011144:	681d      	ldr	r5, [r3, #0]
 8011146:	e003      	b.n	8011150 <_printf_i+0xc4>
 8011148:	0645      	lsls	r5, r0, #25
 801114a:	d5fb      	bpl.n	8011144 <_printf_i+0xb8>
 801114c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011150:	2d00      	cmp	r5, #0
 8011152:	da03      	bge.n	801115c <_printf_i+0xd0>
 8011154:	232d      	movs	r3, #45	@ 0x2d
 8011156:	426d      	negs	r5, r5
 8011158:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801115c:	4858      	ldr	r0, [pc, #352]	@ (80112c0 <_printf_i+0x234>)
 801115e:	230a      	movs	r3, #10
 8011160:	e011      	b.n	8011186 <_printf_i+0xfa>
 8011162:	6821      	ldr	r1, [r4, #0]
 8011164:	6833      	ldr	r3, [r6, #0]
 8011166:	0608      	lsls	r0, r1, #24
 8011168:	f853 5b04 	ldr.w	r5, [r3], #4
 801116c:	d402      	bmi.n	8011174 <_printf_i+0xe8>
 801116e:	0649      	lsls	r1, r1, #25
 8011170:	bf48      	it	mi
 8011172:	b2ad      	uxthmi	r5, r5
 8011174:	2f6f      	cmp	r7, #111	@ 0x6f
 8011176:	4852      	ldr	r0, [pc, #328]	@ (80112c0 <_printf_i+0x234>)
 8011178:	6033      	str	r3, [r6, #0]
 801117a:	bf14      	ite	ne
 801117c:	230a      	movne	r3, #10
 801117e:	2308      	moveq	r3, #8
 8011180:	2100      	movs	r1, #0
 8011182:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011186:	6866      	ldr	r6, [r4, #4]
 8011188:	60a6      	str	r6, [r4, #8]
 801118a:	2e00      	cmp	r6, #0
 801118c:	db05      	blt.n	801119a <_printf_i+0x10e>
 801118e:	6821      	ldr	r1, [r4, #0]
 8011190:	432e      	orrs	r6, r5
 8011192:	f021 0104 	bic.w	r1, r1, #4
 8011196:	6021      	str	r1, [r4, #0]
 8011198:	d04b      	beq.n	8011232 <_printf_i+0x1a6>
 801119a:	4616      	mov	r6, r2
 801119c:	fbb5 f1f3 	udiv	r1, r5, r3
 80111a0:	fb03 5711 	mls	r7, r3, r1, r5
 80111a4:	5dc7      	ldrb	r7, [r0, r7]
 80111a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80111aa:	462f      	mov	r7, r5
 80111ac:	42bb      	cmp	r3, r7
 80111ae:	460d      	mov	r5, r1
 80111b0:	d9f4      	bls.n	801119c <_printf_i+0x110>
 80111b2:	2b08      	cmp	r3, #8
 80111b4:	d10b      	bne.n	80111ce <_printf_i+0x142>
 80111b6:	6823      	ldr	r3, [r4, #0]
 80111b8:	07df      	lsls	r7, r3, #31
 80111ba:	d508      	bpl.n	80111ce <_printf_i+0x142>
 80111bc:	6923      	ldr	r3, [r4, #16]
 80111be:	6861      	ldr	r1, [r4, #4]
 80111c0:	4299      	cmp	r1, r3
 80111c2:	bfde      	ittt	le
 80111c4:	2330      	movle	r3, #48	@ 0x30
 80111c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80111ca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80111ce:	1b92      	subs	r2, r2, r6
 80111d0:	6122      	str	r2, [r4, #16]
 80111d2:	f8cd a000 	str.w	sl, [sp]
 80111d6:	464b      	mov	r3, r9
 80111d8:	aa03      	add	r2, sp, #12
 80111da:	4621      	mov	r1, r4
 80111dc:	4640      	mov	r0, r8
 80111de:	f7ff fee7 	bl	8010fb0 <_printf_common>
 80111e2:	3001      	adds	r0, #1
 80111e4:	d14a      	bne.n	801127c <_printf_i+0x1f0>
 80111e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80111ea:	b004      	add	sp, #16
 80111ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80111f0:	6823      	ldr	r3, [r4, #0]
 80111f2:	f043 0320 	orr.w	r3, r3, #32
 80111f6:	6023      	str	r3, [r4, #0]
 80111f8:	4832      	ldr	r0, [pc, #200]	@ (80112c4 <_printf_i+0x238>)
 80111fa:	2778      	movs	r7, #120	@ 0x78
 80111fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011200:	6823      	ldr	r3, [r4, #0]
 8011202:	6831      	ldr	r1, [r6, #0]
 8011204:	061f      	lsls	r7, r3, #24
 8011206:	f851 5b04 	ldr.w	r5, [r1], #4
 801120a:	d402      	bmi.n	8011212 <_printf_i+0x186>
 801120c:	065f      	lsls	r7, r3, #25
 801120e:	bf48      	it	mi
 8011210:	b2ad      	uxthmi	r5, r5
 8011212:	6031      	str	r1, [r6, #0]
 8011214:	07d9      	lsls	r1, r3, #31
 8011216:	bf44      	itt	mi
 8011218:	f043 0320 	orrmi.w	r3, r3, #32
 801121c:	6023      	strmi	r3, [r4, #0]
 801121e:	b11d      	cbz	r5, 8011228 <_printf_i+0x19c>
 8011220:	2310      	movs	r3, #16
 8011222:	e7ad      	b.n	8011180 <_printf_i+0xf4>
 8011224:	4826      	ldr	r0, [pc, #152]	@ (80112c0 <_printf_i+0x234>)
 8011226:	e7e9      	b.n	80111fc <_printf_i+0x170>
 8011228:	6823      	ldr	r3, [r4, #0]
 801122a:	f023 0320 	bic.w	r3, r3, #32
 801122e:	6023      	str	r3, [r4, #0]
 8011230:	e7f6      	b.n	8011220 <_printf_i+0x194>
 8011232:	4616      	mov	r6, r2
 8011234:	e7bd      	b.n	80111b2 <_printf_i+0x126>
 8011236:	6833      	ldr	r3, [r6, #0]
 8011238:	6825      	ldr	r5, [r4, #0]
 801123a:	6961      	ldr	r1, [r4, #20]
 801123c:	1d18      	adds	r0, r3, #4
 801123e:	6030      	str	r0, [r6, #0]
 8011240:	062e      	lsls	r6, r5, #24
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	d501      	bpl.n	801124a <_printf_i+0x1be>
 8011246:	6019      	str	r1, [r3, #0]
 8011248:	e002      	b.n	8011250 <_printf_i+0x1c4>
 801124a:	0668      	lsls	r0, r5, #25
 801124c:	d5fb      	bpl.n	8011246 <_printf_i+0x1ba>
 801124e:	8019      	strh	r1, [r3, #0]
 8011250:	2300      	movs	r3, #0
 8011252:	6123      	str	r3, [r4, #16]
 8011254:	4616      	mov	r6, r2
 8011256:	e7bc      	b.n	80111d2 <_printf_i+0x146>
 8011258:	6833      	ldr	r3, [r6, #0]
 801125a:	1d1a      	adds	r2, r3, #4
 801125c:	6032      	str	r2, [r6, #0]
 801125e:	681e      	ldr	r6, [r3, #0]
 8011260:	6862      	ldr	r2, [r4, #4]
 8011262:	2100      	movs	r1, #0
 8011264:	4630      	mov	r0, r6
 8011266:	f7ef f823 	bl	80002b0 <memchr>
 801126a:	b108      	cbz	r0, 8011270 <_printf_i+0x1e4>
 801126c:	1b80      	subs	r0, r0, r6
 801126e:	6060      	str	r0, [r4, #4]
 8011270:	6863      	ldr	r3, [r4, #4]
 8011272:	6123      	str	r3, [r4, #16]
 8011274:	2300      	movs	r3, #0
 8011276:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801127a:	e7aa      	b.n	80111d2 <_printf_i+0x146>
 801127c:	6923      	ldr	r3, [r4, #16]
 801127e:	4632      	mov	r2, r6
 8011280:	4649      	mov	r1, r9
 8011282:	4640      	mov	r0, r8
 8011284:	47d0      	blx	sl
 8011286:	3001      	adds	r0, #1
 8011288:	d0ad      	beq.n	80111e6 <_printf_i+0x15a>
 801128a:	6823      	ldr	r3, [r4, #0]
 801128c:	079b      	lsls	r3, r3, #30
 801128e:	d413      	bmi.n	80112b8 <_printf_i+0x22c>
 8011290:	68e0      	ldr	r0, [r4, #12]
 8011292:	9b03      	ldr	r3, [sp, #12]
 8011294:	4298      	cmp	r0, r3
 8011296:	bfb8      	it	lt
 8011298:	4618      	movlt	r0, r3
 801129a:	e7a6      	b.n	80111ea <_printf_i+0x15e>
 801129c:	2301      	movs	r3, #1
 801129e:	4632      	mov	r2, r6
 80112a0:	4649      	mov	r1, r9
 80112a2:	4640      	mov	r0, r8
 80112a4:	47d0      	blx	sl
 80112a6:	3001      	adds	r0, #1
 80112a8:	d09d      	beq.n	80111e6 <_printf_i+0x15a>
 80112aa:	3501      	adds	r5, #1
 80112ac:	68e3      	ldr	r3, [r4, #12]
 80112ae:	9903      	ldr	r1, [sp, #12]
 80112b0:	1a5b      	subs	r3, r3, r1
 80112b2:	42ab      	cmp	r3, r5
 80112b4:	dcf2      	bgt.n	801129c <_printf_i+0x210>
 80112b6:	e7eb      	b.n	8011290 <_printf_i+0x204>
 80112b8:	2500      	movs	r5, #0
 80112ba:	f104 0619 	add.w	r6, r4, #25
 80112be:	e7f5      	b.n	80112ac <_printf_i+0x220>
 80112c0:	0802ac0b 	.word	0x0802ac0b
 80112c4:	0802ac1c 	.word	0x0802ac1c

080112c8 <__sflush_r>:
 80112c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80112cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112d0:	0716      	lsls	r6, r2, #28
 80112d2:	4605      	mov	r5, r0
 80112d4:	460c      	mov	r4, r1
 80112d6:	d454      	bmi.n	8011382 <__sflush_r+0xba>
 80112d8:	684b      	ldr	r3, [r1, #4]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	dc02      	bgt.n	80112e4 <__sflush_r+0x1c>
 80112de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	dd48      	ble.n	8011376 <__sflush_r+0xae>
 80112e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80112e6:	2e00      	cmp	r6, #0
 80112e8:	d045      	beq.n	8011376 <__sflush_r+0xae>
 80112ea:	2300      	movs	r3, #0
 80112ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80112f0:	682f      	ldr	r7, [r5, #0]
 80112f2:	6a21      	ldr	r1, [r4, #32]
 80112f4:	602b      	str	r3, [r5, #0]
 80112f6:	d030      	beq.n	801135a <__sflush_r+0x92>
 80112f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80112fa:	89a3      	ldrh	r3, [r4, #12]
 80112fc:	0759      	lsls	r1, r3, #29
 80112fe:	d505      	bpl.n	801130c <__sflush_r+0x44>
 8011300:	6863      	ldr	r3, [r4, #4]
 8011302:	1ad2      	subs	r2, r2, r3
 8011304:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011306:	b10b      	cbz	r3, 801130c <__sflush_r+0x44>
 8011308:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801130a:	1ad2      	subs	r2, r2, r3
 801130c:	2300      	movs	r3, #0
 801130e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011310:	6a21      	ldr	r1, [r4, #32]
 8011312:	4628      	mov	r0, r5
 8011314:	47b0      	blx	r6
 8011316:	1c43      	adds	r3, r0, #1
 8011318:	89a3      	ldrh	r3, [r4, #12]
 801131a:	d106      	bne.n	801132a <__sflush_r+0x62>
 801131c:	6829      	ldr	r1, [r5, #0]
 801131e:	291d      	cmp	r1, #29
 8011320:	d82b      	bhi.n	801137a <__sflush_r+0xb2>
 8011322:	4a2a      	ldr	r2, [pc, #168]	@ (80113cc <__sflush_r+0x104>)
 8011324:	40ca      	lsrs	r2, r1
 8011326:	07d6      	lsls	r6, r2, #31
 8011328:	d527      	bpl.n	801137a <__sflush_r+0xb2>
 801132a:	2200      	movs	r2, #0
 801132c:	6062      	str	r2, [r4, #4]
 801132e:	04d9      	lsls	r1, r3, #19
 8011330:	6922      	ldr	r2, [r4, #16]
 8011332:	6022      	str	r2, [r4, #0]
 8011334:	d504      	bpl.n	8011340 <__sflush_r+0x78>
 8011336:	1c42      	adds	r2, r0, #1
 8011338:	d101      	bne.n	801133e <__sflush_r+0x76>
 801133a:	682b      	ldr	r3, [r5, #0]
 801133c:	b903      	cbnz	r3, 8011340 <__sflush_r+0x78>
 801133e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011340:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011342:	602f      	str	r7, [r5, #0]
 8011344:	b1b9      	cbz	r1, 8011376 <__sflush_r+0xae>
 8011346:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801134a:	4299      	cmp	r1, r3
 801134c:	d002      	beq.n	8011354 <__sflush_r+0x8c>
 801134e:	4628      	mov	r0, r5
 8011350:	f7ff fb42 	bl	80109d8 <_free_r>
 8011354:	2300      	movs	r3, #0
 8011356:	6363      	str	r3, [r4, #52]	@ 0x34
 8011358:	e00d      	b.n	8011376 <__sflush_r+0xae>
 801135a:	2301      	movs	r3, #1
 801135c:	4628      	mov	r0, r5
 801135e:	47b0      	blx	r6
 8011360:	4602      	mov	r2, r0
 8011362:	1c50      	adds	r0, r2, #1
 8011364:	d1c9      	bne.n	80112fa <__sflush_r+0x32>
 8011366:	682b      	ldr	r3, [r5, #0]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d0c6      	beq.n	80112fa <__sflush_r+0x32>
 801136c:	2b1d      	cmp	r3, #29
 801136e:	d001      	beq.n	8011374 <__sflush_r+0xac>
 8011370:	2b16      	cmp	r3, #22
 8011372:	d11e      	bne.n	80113b2 <__sflush_r+0xea>
 8011374:	602f      	str	r7, [r5, #0]
 8011376:	2000      	movs	r0, #0
 8011378:	e022      	b.n	80113c0 <__sflush_r+0xf8>
 801137a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801137e:	b21b      	sxth	r3, r3
 8011380:	e01b      	b.n	80113ba <__sflush_r+0xf2>
 8011382:	690f      	ldr	r7, [r1, #16]
 8011384:	2f00      	cmp	r7, #0
 8011386:	d0f6      	beq.n	8011376 <__sflush_r+0xae>
 8011388:	0793      	lsls	r3, r2, #30
 801138a:	680e      	ldr	r6, [r1, #0]
 801138c:	bf08      	it	eq
 801138e:	694b      	ldreq	r3, [r1, #20]
 8011390:	600f      	str	r7, [r1, #0]
 8011392:	bf18      	it	ne
 8011394:	2300      	movne	r3, #0
 8011396:	eba6 0807 	sub.w	r8, r6, r7
 801139a:	608b      	str	r3, [r1, #8]
 801139c:	f1b8 0f00 	cmp.w	r8, #0
 80113a0:	dde9      	ble.n	8011376 <__sflush_r+0xae>
 80113a2:	6a21      	ldr	r1, [r4, #32]
 80113a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80113a6:	4643      	mov	r3, r8
 80113a8:	463a      	mov	r2, r7
 80113aa:	4628      	mov	r0, r5
 80113ac:	47b0      	blx	r6
 80113ae:	2800      	cmp	r0, #0
 80113b0:	dc08      	bgt.n	80113c4 <__sflush_r+0xfc>
 80113b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113ba:	81a3      	strh	r3, [r4, #12]
 80113bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80113c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113c4:	4407      	add	r7, r0
 80113c6:	eba8 0800 	sub.w	r8, r8, r0
 80113ca:	e7e7      	b.n	801139c <__sflush_r+0xd4>
 80113cc:	20400001 	.word	0x20400001

080113d0 <_fflush_r>:
 80113d0:	b538      	push	{r3, r4, r5, lr}
 80113d2:	690b      	ldr	r3, [r1, #16]
 80113d4:	4605      	mov	r5, r0
 80113d6:	460c      	mov	r4, r1
 80113d8:	b913      	cbnz	r3, 80113e0 <_fflush_r+0x10>
 80113da:	2500      	movs	r5, #0
 80113dc:	4628      	mov	r0, r5
 80113de:	bd38      	pop	{r3, r4, r5, pc}
 80113e0:	b118      	cbz	r0, 80113ea <_fflush_r+0x1a>
 80113e2:	6a03      	ldr	r3, [r0, #32]
 80113e4:	b90b      	cbnz	r3, 80113ea <_fflush_r+0x1a>
 80113e6:	f7ff f84b 	bl	8010480 <__sinit>
 80113ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d0f3      	beq.n	80113da <_fflush_r+0xa>
 80113f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80113f4:	07d0      	lsls	r0, r2, #31
 80113f6:	d404      	bmi.n	8011402 <_fflush_r+0x32>
 80113f8:	0599      	lsls	r1, r3, #22
 80113fa:	d402      	bmi.n	8011402 <_fflush_r+0x32>
 80113fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80113fe:	f7ff fada 	bl	80109b6 <__retarget_lock_acquire_recursive>
 8011402:	4628      	mov	r0, r5
 8011404:	4621      	mov	r1, r4
 8011406:	f7ff ff5f 	bl	80112c8 <__sflush_r>
 801140a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801140c:	07da      	lsls	r2, r3, #31
 801140e:	4605      	mov	r5, r0
 8011410:	d4e4      	bmi.n	80113dc <_fflush_r+0xc>
 8011412:	89a3      	ldrh	r3, [r4, #12]
 8011414:	059b      	lsls	r3, r3, #22
 8011416:	d4e1      	bmi.n	80113dc <_fflush_r+0xc>
 8011418:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801141a:	f7ff facd 	bl	80109b8 <__retarget_lock_release_recursive>
 801141e:	e7dd      	b.n	80113dc <_fflush_r+0xc>

08011420 <__swhatbuf_r>:
 8011420:	b570      	push	{r4, r5, r6, lr}
 8011422:	460c      	mov	r4, r1
 8011424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011428:	2900      	cmp	r1, #0
 801142a:	b096      	sub	sp, #88	@ 0x58
 801142c:	4615      	mov	r5, r2
 801142e:	461e      	mov	r6, r3
 8011430:	da0d      	bge.n	801144e <__swhatbuf_r+0x2e>
 8011432:	89a3      	ldrh	r3, [r4, #12]
 8011434:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011438:	f04f 0100 	mov.w	r1, #0
 801143c:	bf14      	ite	ne
 801143e:	2340      	movne	r3, #64	@ 0x40
 8011440:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011444:	2000      	movs	r0, #0
 8011446:	6031      	str	r1, [r6, #0]
 8011448:	602b      	str	r3, [r5, #0]
 801144a:	b016      	add	sp, #88	@ 0x58
 801144c:	bd70      	pop	{r4, r5, r6, pc}
 801144e:	466a      	mov	r2, sp
 8011450:	f000 f848 	bl	80114e4 <_fstat_r>
 8011454:	2800      	cmp	r0, #0
 8011456:	dbec      	blt.n	8011432 <__swhatbuf_r+0x12>
 8011458:	9901      	ldr	r1, [sp, #4]
 801145a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801145e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011462:	4259      	negs	r1, r3
 8011464:	4159      	adcs	r1, r3
 8011466:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801146a:	e7eb      	b.n	8011444 <__swhatbuf_r+0x24>

0801146c <__smakebuf_r>:
 801146c:	898b      	ldrh	r3, [r1, #12]
 801146e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011470:	079d      	lsls	r5, r3, #30
 8011472:	4606      	mov	r6, r0
 8011474:	460c      	mov	r4, r1
 8011476:	d507      	bpl.n	8011488 <__smakebuf_r+0x1c>
 8011478:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801147c:	6023      	str	r3, [r4, #0]
 801147e:	6123      	str	r3, [r4, #16]
 8011480:	2301      	movs	r3, #1
 8011482:	6163      	str	r3, [r4, #20]
 8011484:	b003      	add	sp, #12
 8011486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011488:	ab01      	add	r3, sp, #4
 801148a:	466a      	mov	r2, sp
 801148c:	f7ff ffc8 	bl	8011420 <__swhatbuf_r>
 8011490:	9f00      	ldr	r7, [sp, #0]
 8011492:	4605      	mov	r5, r0
 8011494:	4639      	mov	r1, r7
 8011496:	4630      	mov	r0, r6
 8011498:	f7fe feac 	bl	80101f4 <_malloc_r>
 801149c:	b948      	cbnz	r0, 80114b2 <__smakebuf_r+0x46>
 801149e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114a2:	059a      	lsls	r2, r3, #22
 80114a4:	d4ee      	bmi.n	8011484 <__smakebuf_r+0x18>
 80114a6:	f023 0303 	bic.w	r3, r3, #3
 80114aa:	f043 0302 	orr.w	r3, r3, #2
 80114ae:	81a3      	strh	r3, [r4, #12]
 80114b0:	e7e2      	b.n	8011478 <__smakebuf_r+0xc>
 80114b2:	89a3      	ldrh	r3, [r4, #12]
 80114b4:	6020      	str	r0, [r4, #0]
 80114b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114ba:	81a3      	strh	r3, [r4, #12]
 80114bc:	9b01      	ldr	r3, [sp, #4]
 80114be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80114c2:	b15b      	cbz	r3, 80114dc <__smakebuf_r+0x70>
 80114c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80114c8:	4630      	mov	r0, r6
 80114ca:	f000 f81d 	bl	8011508 <_isatty_r>
 80114ce:	b128      	cbz	r0, 80114dc <__smakebuf_r+0x70>
 80114d0:	89a3      	ldrh	r3, [r4, #12]
 80114d2:	f023 0303 	bic.w	r3, r3, #3
 80114d6:	f043 0301 	orr.w	r3, r3, #1
 80114da:	81a3      	strh	r3, [r4, #12]
 80114dc:	89a3      	ldrh	r3, [r4, #12]
 80114de:	431d      	orrs	r5, r3
 80114e0:	81a5      	strh	r5, [r4, #12]
 80114e2:	e7cf      	b.n	8011484 <__smakebuf_r+0x18>

080114e4 <_fstat_r>:
 80114e4:	b538      	push	{r3, r4, r5, lr}
 80114e6:	4d07      	ldr	r5, [pc, #28]	@ (8011504 <_fstat_r+0x20>)
 80114e8:	2300      	movs	r3, #0
 80114ea:	4604      	mov	r4, r0
 80114ec:	4608      	mov	r0, r1
 80114ee:	4611      	mov	r1, r2
 80114f0:	602b      	str	r3, [r5, #0]
 80114f2:	f000 f821 	bl	8011538 <_fstat>
 80114f6:	1c43      	adds	r3, r0, #1
 80114f8:	d102      	bne.n	8011500 <_fstat_r+0x1c>
 80114fa:	682b      	ldr	r3, [r5, #0]
 80114fc:	b103      	cbz	r3, 8011500 <_fstat_r+0x1c>
 80114fe:	6023      	str	r3, [r4, #0]
 8011500:	bd38      	pop	{r3, r4, r5, pc}
 8011502:	bf00      	nop
 8011504:	200160fc 	.word	0x200160fc

08011508 <_isatty_r>:
 8011508:	b538      	push	{r3, r4, r5, lr}
 801150a:	4d06      	ldr	r5, [pc, #24]	@ (8011524 <_isatty_r+0x1c>)
 801150c:	2300      	movs	r3, #0
 801150e:	4604      	mov	r4, r0
 8011510:	4608      	mov	r0, r1
 8011512:	602b      	str	r3, [r5, #0]
 8011514:	f000 f820 	bl	8011558 <_isatty>
 8011518:	1c43      	adds	r3, r0, #1
 801151a:	d102      	bne.n	8011522 <_isatty_r+0x1a>
 801151c:	682b      	ldr	r3, [r5, #0]
 801151e:	b103      	cbz	r3, 8011522 <_isatty_r+0x1a>
 8011520:	6023      	str	r3, [r4, #0]
 8011522:	bd38      	pop	{r3, r4, r5, pc}
 8011524:	200160fc 	.word	0x200160fc

08011528 <_close>:
 8011528:	4b02      	ldr	r3, [pc, #8]	@ (8011534 <_close+0xc>)
 801152a:	2258      	movs	r2, #88	@ 0x58
 801152c:	601a      	str	r2, [r3, #0]
 801152e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011532:	4770      	bx	lr
 8011534:	200160fc 	.word	0x200160fc

08011538 <_fstat>:
 8011538:	4b02      	ldr	r3, [pc, #8]	@ (8011544 <_fstat+0xc>)
 801153a:	2258      	movs	r2, #88	@ 0x58
 801153c:	601a      	str	r2, [r3, #0]
 801153e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011542:	4770      	bx	lr
 8011544:	200160fc 	.word	0x200160fc

08011548 <_getpid>:
 8011548:	4b02      	ldr	r3, [pc, #8]	@ (8011554 <_getpid+0xc>)
 801154a:	2258      	movs	r2, #88	@ 0x58
 801154c:	601a      	str	r2, [r3, #0]
 801154e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011552:	4770      	bx	lr
 8011554:	200160fc 	.word	0x200160fc

08011558 <_isatty>:
 8011558:	4b02      	ldr	r3, [pc, #8]	@ (8011564 <_isatty+0xc>)
 801155a:	2258      	movs	r2, #88	@ 0x58
 801155c:	601a      	str	r2, [r3, #0]
 801155e:	2000      	movs	r0, #0
 8011560:	4770      	bx	lr
 8011562:	bf00      	nop
 8011564:	200160fc 	.word	0x200160fc

08011568 <_kill>:
 8011568:	4b02      	ldr	r3, [pc, #8]	@ (8011574 <_kill+0xc>)
 801156a:	2258      	movs	r2, #88	@ 0x58
 801156c:	601a      	str	r2, [r3, #0]
 801156e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011572:	4770      	bx	lr
 8011574:	200160fc 	.word	0x200160fc

08011578 <_lseek>:
 8011578:	4b02      	ldr	r3, [pc, #8]	@ (8011584 <_lseek+0xc>)
 801157a:	2258      	movs	r2, #88	@ 0x58
 801157c:	601a      	str	r2, [r3, #0]
 801157e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011582:	4770      	bx	lr
 8011584:	200160fc 	.word	0x200160fc

08011588 <_read>:
 8011588:	4b02      	ldr	r3, [pc, #8]	@ (8011594 <_read+0xc>)
 801158a:	2258      	movs	r2, #88	@ 0x58
 801158c:	601a      	str	r2, [r3, #0]
 801158e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011592:	4770      	bx	lr
 8011594:	200160fc 	.word	0x200160fc

08011598 <_write>:
 8011598:	4b02      	ldr	r3, [pc, #8]	@ (80115a4 <_write+0xc>)
 801159a:	2258      	movs	r2, #88	@ 0x58
 801159c:	601a      	str	r2, [r3, #0]
 801159e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80115a2:	4770      	bx	lr
 80115a4:	200160fc 	.word	0x200160fc

080115a8 <_exit>:
 80115a8:	e7fe      	b.n	80115a8 <_exit>
	...

080115ac <_init>:
 80115ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115ae:	bf00      	nop
 80115b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80115b2:	bc08      	pop	{r3}
 80115b4:	469e      	mov	lr, r3
 80115b6:	4770      	bx	lr

080115b8 <_fini>:
 80115b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115ba:	bf00      	nop
 80115bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80115be:	bc08      	pop	{r3}
 80115c0:	469e      	mov	lr, r3
 80115c2:	4770      	bx	lr
