Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 17:43:52 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IMain_timing_summary_routed.rpt -pb IMain_timing_summary_routed.pb -rpx IMain_timing_summary_routed.rpx -warn_on_violation
| Design       : IMain
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     42          
LUTAR-1    Warning           LUT drives async reset alert    15          
TIMING-18  Warning           Missing input or output delay   20          
TIMING-20  Warning           Non-clocked latch               48          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1040)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (146)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1040)
---------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: piIMEna (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: piIMRst (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instCommProtRx/rxrdy_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instDecodeCmd/auto_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instDecodeCmd/stop_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/poUaRxC_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (146)
--------------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.126        0.000                      0                  430        0.107        0.000                      0                  430        4.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.126        0.000                      0                  368        0.107        0.000                      0                  368        4.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.132        0.000                      0                   62        0.397        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 instDecodeCmd/instModuleCounter/auxCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.180ns (24.950%)  route 3.549ns (75.050%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.640     5.243    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X39Y99         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDCE (Prop_fdce_C_Q)         0.456     5.699 f  instDecodeCmd/instModuleCounter/auxCount_reg[1]/Q
                         net (fo=2, routed)           0.911     6.610    instDecodeCmd/instModuleCounter/auxCount[1]
    SLICE_X38Y99         LUT4 (Prop_lut4_I0_O)        0.148     6.758 f  instDecodeCmd/instModuleCounter/auxCount[19]_i_6/O
                         net (fo=1, routed)           0.824     7.582    instDecodeCmd/instModuleCounter/auxCount[19]_i_6_n_0
    SLICE_X38Y100        LUT5 (Prop_lut5_I4_O)        0.328     7.910 f  instDecodeCmd/instModuleCounter/auxCount[19]_i_4/O
                         net (fo=1, routed)           0.378     8.288    instDecodeCmd/instModuleCounter/auxCount[19]_i_4_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.412 f  instDecodeCmd/instModuleCounter/auxCount[19]_i_2/O
                         net (fo=20, routed)          0.636     9.049    instDecodeCmd/instModuleCounter/auxCount[19]_i_2_n_0
    SLICE_X40Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.173 r  instDecodeCmd/instModuleCounter/auxCount[1]_i_1/O
                         net (fo=1, routed)           0.799     9.972    instDecodeCmd/instModuleCounter/auxCount_0[1]
    SLICE_X39Y99         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.519    14.942    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X39Y99         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[1]/C
                         clock pessimism              0.301    15.243    
                         clock uncertainty           -0.035    15.207    
    SLICE_X39Y99         FDCE (Setup_fdce_C_D)       -0.109    15.098    instDecodeCmd/instModuleCounter/auxCount_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 instUaRx/brCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.014ns (23.239%)  route 3.349ns (76.761%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.634     5.237    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  instUaRx/brCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  instUaRx/brCount_reg[5]/Q
                         net (fo=3, routed)           0.882     6.636    instUaRx/brCount_reg_n_0_[5]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.760 r  instUaRx/FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.442     7.203    instUaRx/FSM_onehot_state[10]_i_5_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  instUaRx/FSM_onehot_state[10]_i_2/O
                         net (fo=19, routed)          0.991     8.318    instUaRx/FSM_onehot_state[10]_i_2_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.442 r  instUaRx/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.655     9.097    instUaRx/FSM_onehot_state[10]_i_3_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.221 r  instUaRx/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.379     9.600    instUaRx/FSM_onehot_state[10]_i_1_n_0
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498    14.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDSE (Setup_fdse_C_CE)      -0.205    14.860    instUaRx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 instUaRx/brCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.014ns (23.239%)  route 3.349ns (76.761%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.634     5.237    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  instUaRx/brCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  instUaRx/brCount_reg[5]/Q
                         net (fo=3, routed)           0.882     6.636    instUaRx/brCount_reg_n_0_[5]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.760 r  instUaRx/FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.442     7.203    instUaRx/FSM_onehot_state[10]_i_5_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  instUaRx/FSM_onehot_state[10]_i_2/O
                         net (fo=19, routed)          0.991     8.318    instUaRx/FSM_onehot_state[10]_i_2_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.442 r  instUaRx/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.655     9.097    instUaRx/FSM_onehot_state[10]_i_3_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.221 r  instUaRx/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.379     9.600    instUaRx/FSM_onehot_state[10]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498    14.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.860    instUaRx/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 instUaRx/brCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.014ns (23.239%)  route 3.349ns (76.761%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.634     5.237    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  instUaRx/brCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  instUaRx/brCount_reg[5]/Q
                         net (fo=3, routed)           0.882     6.636    instUaRx/brCount_reg_n_0_[5]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.760 r  instUaRx/FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.442     7.203    instUaRx/FSM_onehot_state[10]_i_5_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  instUaRx/FSM_onehot_state[10]_i_2/O
                         net (fo=19, routed)          0.991     8.318    instUaRx/FSM_onehot_state[10]_i_2_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.442 r  instUaRx/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.655     9.097    instUaRx/FSM_onehot_state[10]_i_3_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.221 r  instUaRx/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.379     9.600    instUaRx/FSM_onehot_state[10]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498    14.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.860    instUaRx/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 instUaRx/brCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.014ns (23.239%)  route 3.349ns (76.761%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.634     5.237    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  instUaRx/brCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  instUaRx/brCount_reg[5]/Q
                         net (fo=3, routed)           0.882     6.636    instUaRx/brCount_reg_n_0_[5]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.760 r  instUaRx/FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.442     7.203    instUaRx/FSM_onehot_state[10]_i_5_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  instUaRx/FSM_onehot_state[10]_i_2/O
                         net (fo=19, routed)          0.991     8.318    instUaRx/FSM_onehot_state[10]_i_2_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.442 r  instUaRx/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.655     9.097    instUaRx/FSM_onehot_state[10]_i_3_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.221 r  instUaRx/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.379     9.600    instUaRx/FSM_onehot_state[10]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498    14.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.860    instUaRx/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 instUaRx/brCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.014ns (23.239%)  route 3.349ns (76.761%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.634     5.237    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  instUaRx/brCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  instUaRx/brCount_reg[5]/Q
                         net (fo=3, routed)           0.882     6.636    instUaRx/brCount_reg_n_0_[5]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.760 r  instUaRx/FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.442     7.203    instUaRx/FSM_onehot_state[10]_i_5_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  instUaRx/FSM_onehot_state[10]_i_2/O
                         net (fo=19, routed)          0.991     8.318    instUaRx/FSM_onehot_state[10]_i_2_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.442 r  instUaRx/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.655     9.097    instUaRx/FSM_onehot_state[10]_i_3_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.221 r  instUaRx/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.379     9.600    instUaRx/FSM_onehot_state[10]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498    14.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.860    instUaRx/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.966ns (21.395%)  route 3.549ns (78.605%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.619     5.221    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X43Y104        FDCE                                         r  instToDisplay/instCounter/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.419     5.640 f  instToDisplay/instCounter/count_reg[21]/Q
                         net (fo=2, routed)           0.819     6.459    instToDisplay/instCounter/count[21]
    SLICE_X43Y103        LUT4 (Prop_lut4_I0_O)        0.299     6.758 f  instToDisplay/instCounter/count[27]_i_8/O
                         net (fo=1, routed)           0.433     7.191    instToDisplay/instCounter/count[27]_i_8_n_0
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.315 f  instToDisplay/instCounter/count[27]_i_4/O
                         net (fo=28, routed)          1.482     8.797    instToDisplay/instCounter/count[27]_i_4_n_0
    SLICE_X41Y100        LUT4 (Prop_lut4_I3_O)        0.124     8.921 r  instToDisplay/instCounter/count[1]_i_1/O
                         net (fo=1, routed)           0.815     9.736    instToDisplay/instCounter/count_0[1]
    SLICE_X42Y99         FDCE                                         r  instToDisplay/instCounter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.516    14.939    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  instToDisplay/instCounter/count_reg[1]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X42Y99         FDCE (Setup_fdce_C_D)       -0.061    15.022    instToDisplay/instCounter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/val_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.320ns (29.167%)  route 3.206ns (70.833%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.619     5.221    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X43Y104        FDCE                                         r  instToDisplay/instCounter/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.419     5.640 r  instToDisplay/instCounter/count_reg[21]/Q
                         net (fo=2, routed)           0.819     6.459    instToDisplay/instCounter/count[21]
    SLICE_X43Y103        LUT4 (Prop_lut4_I0_O)        0.299     6.758 r  instToDisplay/instCounter/count[27]_i_8/O
                         net (fo=1, routed)           0.433     7.191    instToDisplay/instCounter/count[27]_i_8_n_0
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.315 r  instToDisplay/instCounter/count[27]_i_4/O
                         net (fo=28, routed)          1.482     8.797    instToDisplay/instCounter/count[27]_i_4_n_0
    SLICE_X41Y100        LUT4 (Prop_lut4_I3_O)        0.152     8.949 r  instToDisplay/instCounter/val[2]_i_2/O
                         net (fo=3, routed)           0.472     9.421    instToDisplay/instCounter/val0
    SLICE_X41Y100        LUT4 (Prop_lut4_I2_O)        0.326     9.747 r  instToDisplay/instCounter/val[1]_i_1/O
                         net (fo=1, routed)           0.000     9.747    instToDisplay/instCounter/val[1]_i_1_n_0
    SLICE_X41Y100        FDCE                                         r  instToDisplay/instCounter/val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.503    14.925    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X41Y100        FDCE                                         r  instToDisplay/instCounter/val_reg[1]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X41Y100        FDCE (Setup_fdce_C_D)        0.031    15.180    instToDisplay/instCounter/val_reg[1]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 instDecodeCmd/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.242ns (31.432%)  route 2.709ns (68.568%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.616     5.218    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X50Y104        FDRE                                         r  instDecodeCmd/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  instDecodeCmd/stop_reg/Q
                         net (fo=7, routed)           0.558     6.294    instCommProtRx/avg_power_reg[6]
    SLICE_X50Y104        LUT5 (Prop_lut5_I4_O)        0.148     6.442 f  instCommProtRx/avg_power[4]_i_2/O
                         net (fo=4, routed)           0.339     6.781    instCommProtRx/avg_power[4]_i_2_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I0_O)        0.328     7.109 f  instCommProtRx/avg_power[4]_i_1/O
                         net (fo=11, routed)          0.845     7.954    instCommProtRx/power[4]
    SLICE_X49Y104        LUT5 (Prop_lut5_I2_O)        0.124     8.078 f  instCommProtRx/lpower[6]_i_4/O
                         net (fo=2, routed)           0.449     8.527    instCommProtRx/lpower[6]_i_4_n_0
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.651 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.519     9.170    instDecodeCmd/lpower_reg[6]_0[0]
    SLICE_X46Y103        FDRE                                         r  instDecodeCmd/lpower_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.497    14.919    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  instDecodeCmd/lpower_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X46Y103        FDRE (Setup_fdre_C_R)       -0.524    14.619    instDecodeCmd/lpower_reg[1]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.320ns (29.325%)  route 3.181ns (70.675%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.619     5.221    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X43Y104        FDCE                                         r  instToDisplay/instCounter/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.419     5.640 r  instToDisplay/instCounter/count_reg[21]/Q
                         net (fo=2, routed)           0.819     6.459    instToDisplay/instCounter/count[21]
    SLICE_X43Y103        LUT4 (Prop_lut4_I0_O)        0.299     6.758 r  instToDisplay/instCounter/count[27]_i_8/O
                         net (fo=1, routed)           0.433     7.191    instToDisplay/instCounter/count[27]_i_8_n_0
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.315 r  instToDisplay/instCounter/count[27]_i_4/O
                         net (fo=28, routed)          1.482     8.797    instToDisplay/instCounter/count[27]_i_4_n_0
    SLICE_X41Y100        LUT4 (Prop_lut4_I3_O)        0.152     8.949 r  instToDisplay/instCounter/val[2]_i_2/O
                         net (fo=3, routed)           0.448     9.397    instToDisplay/instCounter/val0
    SLICE_X41Y100        LUT2 (Prop_lut2_I0_O)        0.326     9.723 r  instToDisplay/instCounter/val[0]_i_1/O
                         net (fo=1, routed)           0.000     9.723    instToDisplay/instCounter/val[0]_i_1_n_0
    SLICE_X41Y100        FDCE                                         r  instToDisplay/instCounter/val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.503    14.925    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X41Y100        FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X41Y100        FDCE (Setup_fdce_C_D)        0.031    15.180    instToDisplay/instCounter/val_reg[0]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  5.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.566     1.485    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  instCommProtRx/instTTrigger/auxCount_reg[14]/Q
                         net (fo=2, routed)           0.120     1.747    instCommProtRx/instTTrigger/auxCount_reg[14]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  instCommProtRx/instTTrigger/auxCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    instCommProtRx/instTTrigger/auxCount_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  instCommProtRx/instTTrigger/auxCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    instCommProtRx/instTTrigger/auxCount_reg[16]_i_1_n_7
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.995    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    instCommProtRx/instTTrigger/auxCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.231ns (45.782%)  route 0.274ns (54.218%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.560     1.479    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  instCommProtRx/instTTrigger/auxCount_reg[19]/Q
                         net (fo=2, routed)           0.218     1.838    instCommProtRx/instTTrigger/auxCount_reg[19]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  instCommProtRx/instTTrigger/trigger_i_4/O
                         net (fo=1, routed)           0.056     1.939    instCommProtRx/instTTrigger/trigger_i_4_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.984 r  instCommProtRx/instTTrigger/trigger_i_1/O
                         net (fo=1, routed)           0.000     1.984    instCommProtRx/instTTrigger/trigger_i_1_n_0
    SLICE_X50Y99         FDCE                                         r  instCommProtRx/instTTrigger/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.836     2.001    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  instCommProtRx/instTTrigger/trigger_reg/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.120     1.875    instCommProtRx/instTTrigger/trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.566     1.485    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  instCommProtRx/instTTrigger/auxCount_reg[14]/Q
                         net (fo=2, routed)           0.120     1.747    instCommProtRx/instTTrigger/auxCount_reg[14]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  instCommProtRx/instTTrigger/auxCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    instCommProtRx/instTTrigger/auxCount_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  instCommProtRx/instTTrigger/auxCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    instCommProtRx/instTTrigger/auxCount_reg[16]_i_1_n_5
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.995    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    instCommProtRx/instTTrigger/auxCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.566     1.485    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  instCommProtRx/instTTrigger/auxCount_reg[14]/Q
                         net (fo=2, routed)           0.120     1.747    instCommProtRx/instTTrigger/auxCount_reg[14]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  instCommProtRx/instTTrigger/auxCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    instCommProtRx/instTTrigger/auxCount_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  instCommProtRx/instTTrigger/auxCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    instCommProtRx/instTTrigger/auxCount_reg[16]_i_1_n_6
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.995    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    instCommProtRx/instTTrigger/auxCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.566     1.485    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  instCommProtRx/instTTrigger/auxCount_reg[14]/Q
                         net (fo=2, routed)           0.120     1.747    instCommProtRx/instTTrigger/auxCount_reg[14]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  instCommProtRx/instTTrigger/auxCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    instCommProtRx/instTTrigger/auxCount_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  instCommProtRx/instTTrigger/auxCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.998    instCommProtRx/instTTrigger/auxCount_reg[16]_i_1_n_4
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.995    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    instCommProtRx/instTTrigger/auxCount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  instUaRx/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.068     1.713    instUaRx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X46Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.832     1.997    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.060     1.540    instUaRx/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDSE                                         r  instCommProtRx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDSE (Prop_fdse_C_Q)         0.141     1.620 r  instCommProtRx/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.151     1.772    instCommProtRx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X50Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.817 r  instCommProtRx/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    instCommProtRx/FSM_onehot_state[1]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.995    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.120     1.612    instCommProtRx/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  instUaRx/FSM_onehot_state_reg[10]/Q
                         net (fo=3, routed)           0.070     1.679    instUaRx/FSM_onehot_state_reg_n_0_[10]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.099     1.778 r  instUaRx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    instUaRx/FSM_onehot_state[0]_i_1_n_0
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.832     1.997    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X47Y100        FDSE (Hold_fdse_C_D)         0.091     1.571    instUaRx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 instUaTx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.722%)  route 0.181ns (49.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.567     1.486    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X49Y98         FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  instUaTx/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.181     1.808    instUaTx/instUaTxBRG/Q[0]
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  instUaTx/instUaTxBRG/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    instUaTx/instUaTxBRG_n_3
    SLICE_X50Y97         FDRE                                         r  instUaTx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.836     2.001    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  instUaTx/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.120     1.641    instUaTx/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.148ns (62.932%)  route 0.087ns (37.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.148     1.628 r  instUaRx/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.087     1.716    instUaRx/FSM_onehot_state_reg_n_0_[3]
    SLICE_X46Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.832     1.997    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  instUaRx/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.023     1.503    instUaRx/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { piIMClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  piIMClk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y105   instComStatus/auxCount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y107   instComStatus/auxCount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y107   instComStatus/auxCount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y108   instComStatus/auxCount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y108   instComStatus/auxCount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y108   instComStatus/auxCount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y108   instComStatus/auxCount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y109   instComStatus/auxCount_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y109   instComStatus/auxCount_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y105   instComStatus/auxCount_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y105   instComStatus/auxCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y107   instComStatus/auxCount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y107   instComStatus/auxCount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y107   instComStatus/auxCount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y107   instComStatus/auxCount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   instComStatus/auxCount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   instComStatus/auxCount_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   instComStatus/auxCount_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   instComStatus/auxCount_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y105   instComStatus/auxCount_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y105   instComStatus/auxCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y107   instComStatus/auxCount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y107   instComStatus/auxCount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y107   instComStatus/auxCount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y107   instComStatus/auxCount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   instComStatus/auxCount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   instComStatus/auxCount_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   instComStatus/auxCount_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   instComStatus/auxCount_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.690ns (20.871%)  route 2.616ns (79.129%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.816     8.525    instComStatus/cmdc_BUFG
    SLICE_X57Y108        FDCE                                         f  instComStatus/auxCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.488    14.910    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y108        FDCE                                         r  instComStatus/auxCount_reg[12]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.658    instComStatus/auxCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.690ns (20.871%)  route 2.616ns (79.129%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.816     8.525    instComStatus/cmdc_BUFG
    SLICE_X57Y108        FDCE                                         f  instComStatus/auxCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.488    14.910    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y108        FDCE                                         r  instComStatus/auxCount_reg[13]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.658    instComStatus/auxCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.690ns (20.871%)  route 2.616ns (79.129%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.816     8.525    instComStatus/cmdc_BUFG
    SLICE_X57Y108        FDCE                                         f  instComStatus/auxCount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.488    14.910    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y108        FDCE                                         r  instComStatus/auxCount_reg[14]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.658    instComStatus/auxCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.690ns (20.871%)  route 2.616ns (79.129%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.816     8.525    instComStatus/cmdc_BUFG
    SLICE_X57Y108        FDCE                                         f  instComStatus/auxCount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.488    14.910    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y108        FDCE                                         r  instComStatus/auxCount_reg[15]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.658    instComStatus/auxCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.690ns (20.931%)  route 2.607ns (79.069%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.806     8.516    instComStatus/cmdc_BUFG
    SLICE_X57Y105        FDCE                                         f  instComStatus/auxCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.489    14.911    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y105        FDCE                                         r  instComStatus/auxCount_reg[0]/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y105        FDCE (Recov_fdce_C_CLR)     -0.405    14.659    instComStatus/auxCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.690ns (20.944%)  route 2.605ns (79.056%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.804     8.514    instComStatus/cmdc_BUFG
    SLICE_X57Y109        FDCE                                         f  instComStatus/auxCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.487    14.909    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y109        FDCE                                         r  instComStatus/auxCount_reg[16]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.657    instComStatus/auxCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.690ns (20.944%)  route 2.605ns (79.056%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.804     8.514    instComStatus/cmdc_BUFG
    SLICE_X57Y109        FDCE                                         f  instComStatus/auxCount_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.487    14.909    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y109        FDCE                                         r  instComStatus/auxCount_reg[17]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.657    instComStatus/auxCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.690ns (20.944%)  route 2.605ns (79.056%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.804     8.514    instComStatus/cmdc_BUFG
    SLICE_X57Y109        FDCE                                         f  instComStatus/auxCount_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.487    14.909    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y109        FDCE                                         r  instComStatus/auxCount_reg[18]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.657    instComStatus/auxCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.690ns (20.944%)  route 2.605ns (79.056%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.804     8.514    instComStatus/cmdc_BUFG
    SLICE_X57Y109        FDCE                                         f  instComStatus/auxCount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.487    14.909    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y109        FDCE                                         r  instComStatus/auxCount_reg[19]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.657    instComStatus/auxCount_reg[19]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.690ns (20.931%)  route 2.607ns (79.069%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.617     5.219    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     5.638 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.800     6.438    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.709 f  cmdc_BUFG_inst/O
                         net (fo=41, routed)          1.806     8.516    instComStatus/cmdc_BUFG
    SLICE_X57Y105        FDCE                                         f  instComStatus/auxCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.489    14.911    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X57Y105        FDCE                                         r  instComStatus/auxCount_reg[1]/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y105        FDCE (Recov_fdce_C_CLR)     -0.405    14.659    instComStatus/auxCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/brCount_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.676%)  route 0.420ns (69.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDSE (Prop_fdse_C_Q)         0.141     1.621 f  instUaRx/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.248     1.870    instUaRx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.915 f  instUaRx/brCount[13]_i_2/O
                         net (fo=14, routed)          0.172     2.087    instUaRx/RstBR
    SLICE_X46Y93         FDCE                                         f  instUaRx/brCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.002    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y93         FDCE                                         r  instUaRx/brCount_reg[1]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X46Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.689    instUaRx/brCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/brCount_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.676%)  route 0.420ns (69.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDSE (Prop_fdse_C_Q)         0.141     1.621 f  instUaRx/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.248     1.870    instUaRx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.915 f  instUaRx/brCount[13]_i_2/O
                         net (fo=14, routed)          0.172     2.087    instUaRx/RstBR
    SLICE_X46Y93         FDCE                                         f  instUaRx/brCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.002    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y93         FDCE                                         r  instUaRx/brCount_reg[2]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X46Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.689    instUaRx/brCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/brCount_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.676%)  route 0.420ns (69.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDSE (Prop_fdse_C_Q)         0.141     1.621 f  instUaRx/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.248     1.870    instUaRx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.915 f  instUaRx/brCount[13]_i_2/O
                         net (fo=14, routed)          0.172     2.087    instUaRx/RstBR
    SLICE_X46Y93         FDPE                                         f  instUaRx/brCount_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.002    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y93         FDPE                                         r  instUaRx/brCount_reg[3]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X46Y93         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    instUaRx/brCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 instDecodeCmd/auto_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMD_reg__0/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.141%)  route 0.210ns (59.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  instDecodeCmd/auto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  instDecodeCmd/auto_reg/Q
                         net (fo=17, routed)          0.210     1.832    instDecodeCmd/auto_reg_0
    SLICE_X49Y102        FDPE                                         f  instDecodeCmd/poDCMDSetMD_reg__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.832     1.997    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X49Y102        FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/C
                         clock pessimism             -0.503     1.493    
    SLICE_X49Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     1.398    instDecodeCmd/poDCMDSetMD_reg__0
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/brCount_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.777%)  route 0.484ns (72.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDSE (Prop_fdse_C_Q)         0.141     1.621 f  instUaRx/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.248     1.870    instUaRx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.915 f  instUaRx/brCount[13]_i_2/O
                         net (fo=14, routed)          0.235     2.150    instUaRx/RstBR
    SLICE_X46Y94         FDCE                                         f  instUaRx/brCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.002    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  instUaRx/brCount_reg[5]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X46Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.689    instUaRx/brCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/brCount_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.777%)  route 0.484ns (72.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDSE (Prop_fdse_C_Q)         0.141     1.621 f  instUaRx/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.248     1.870    instUaRx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.915 f  instUaRx/brCount[13]_i_2/O
                         net (fo=14, routed)          0.235     2.150    instUaRx/RstBR
    SLICE_X46Y94         FDCE                                         f  instUaRx/brCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.002    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  instUaRx/brCount_reg[7]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X46Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.689    instUaRx/brCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/brCount_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.777%)  route 0.484ns (72.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDSE (Prop_fdse_C_Q)         0.141     1.621 f  instUaRx/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.248     1.870    instUaRx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.915 f  instUaRx/brCount[13]_i_2/O
                         net (fo=14, routed)          0.235     2.150    instUaRx/RstBR
    SLICE_X46Y94         FDPE                                         f  instUaRx/brCount_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.002    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y94         FDPE                                         r  instUaRx/brCount_reg[4]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X46Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    instUaRx/brCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/brCount_reg[6]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.777%)  route 0.484ns (72.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X47Y100        FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDSE (Prop_fdse_C_Q)         0.141     1.621 f  instUaRx/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.248     1.870    instUaRx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.915 f  instUaRx/brCount[13]_i_2/O
                         net (fo=14, routed)          0.235     2.150    instUaRx/RstBR
    SLICE_X46Y94         FDPE                                         f  instUaRx/brCount_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.002    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X46Y94         FDPE                                         r  instUaRx/brCount_reg[6]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X46Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    instUaRx/brCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.128ns (21.254%)  route 0.474ns (78.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.567     1.486    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.128     1.614 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.474     2.089    instCommProtRx/instTTrigger/rxc
    SLICE_X51Y100        FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.995    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.603    instCommProtRx/instTTrigger/auxCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.128ns (21.254%)  route 0.474ns (78.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.567     1.486    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.128     1.614 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.474     2.089    instCommProtRx/instTTrigger/rxc
    SLICE_X51Y100        FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.995    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.603    instCommProtRx/instTTrigger/auxCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.485    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.141ns  (logic 5.446ns (35.972%)  route 9.694ns (64.028%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.965     7.475    piIMRst_IBUF
    SLICE_X45Y97         LUT1 (Prop_lut1_I0_O)        0.152     7.627 r  poIMDirMD_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.729    11.356    poIMDirMI_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.141 r  poIMDirMI_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.141    poIMDirMI[0]
    T10                                                               r  poIMDirMI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMPowerMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.173ns  (logic 5.395ns (38.064%)  route 8.778ns (61.936%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.778     7.287    instHBridgeCtrlMD/instPwmGen/piIMRst_IBUF
    SLICE_X42Y95         LUT3 (Prop_lut3_I0_O)        0.150     7.437 r  instHBridgeCtrlMD/instPwmGen/poIMPowerMD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.000    10.437    poIMPowerMD_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.735    14.173 r  poIMPowerMD_OBUF_inst/O
                         net (fo=0)                   0.000    14.173    poIMPowerMD
    N17                                                               r  poIMPowerMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.131ns  (logic 5.380ns (38.072%)  route 8.751ns (61.928%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.965     7.475    piIMRst_IBUF
    SLICE_X45Y97         LUT1 (Prop_lut1_I0_O)        0.152     7.627 r  poIMDirMD_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.785    10.412    poIMDirMI_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         3.719    14.131 r  poIMDirMD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.131    poIMDirMD[0]
    J5                                                                r  poIMDirMD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.126ns  (logic 5.221ns (36.960%)  route 8.905ns (63.040%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         4.643     6.184    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.308 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           4.262    10.571    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.126 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.126    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMPowerMI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.827ns  (logic 5.168ns (37.377%)  route 8.659ns (62.623%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.638     7.147    instHBridgeCtrlMI/instPwmGen/piIMRst_IBUF
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  instHBridgeCtrlMI/instPwmGen/poIMPowerMI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.021    10.292    poIMPowerMI_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.535    13.827 r  poIMPowerMI_OBUF_inst/O
                         net (fo=0)                   0.000    13.827    poIMPowerMI
    P18                                                               r  poIMPowerMI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.706ns  (logic 5.213ns (38.034%)  route 8.493ns (61.966%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         4.811     6.352    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.476 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           3.683    10.159    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    13.706 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.706    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.513ns  (logic 5.396ns (39.934%)  route 8.117ns (60.066%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         4.636     6.178    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.120     6.298 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           3.481     9.778    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    13.513 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.513    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.248ns  (logic 5.433ns (41.014%)  route 7.814ns (58.986%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         4.811     6.352    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.150     6.502 r  instToDisplay/instCounter/g0_b1/O
                         net (fo=1, routed)           3.004     9.506    poIMSevSeg_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.742    13.248 r  poIMSevSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.248    poIMSevSeg[1]
    M13                                                               r  poIMSevSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.824ns  (logic 5.410ns (42.182%)  route 7.415ns (57.818%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         4.643     6.184    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.119     6.303 r  instToDisplay/instCounter/g0_b3/O
                         net (fo=1, routed)           2.772     9.075    poIMSevSeg_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.749    12.824 r  poIMSevSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.824    poIMSevSeg[3]
    R11                                                               r  poIMSevSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.789ns  (logic 5.199ns (40.654%)  route 7.589ns (59.346%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         4.635     6.177    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.301 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           2.954     9.255    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.789 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.789    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instCommProtRx/data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[0]/G
    SLICE_X51Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/data_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    instCommProtRx/data_1[0]
    SLICE_X51Y103        LDCE                                         r  instCommProtRx/poCPRxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[2]/G
    SLICE_X51Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/data_reg[2]/Q
                         net (fo=1, routed)           0.112     0.270    instCommProtRx/data_1[2]
    SLICE_X51Y103        LDCE                                         r  instCommProtRx/poCPRxData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[11]/G
    SLICE_X50Y102        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instCommProtRx/data_reg[11]/Q
                         net (fo=1, routed)           0.112     0.290    instCommProtRx/data_1[11]
    SLICE_X50Y103        LDCE                                         r  instCommProtRx/poCPRxData_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[9]/G
    SLICE_X50Y102        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instCommProtRx/data_reg[9]/Q
                         net (fo=1, routed)           0.112     0.290    instCommProtRx/data_1[9]
    SLICE_X50Y103        LDCE                                         r  instCommProtRx/poCPRxData_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.158ns (52.294%)  route 0.144ns (47.706%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[1]/G
    SLICE_X51Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/data_reg[1]/Q
                         net (fo=1, routed)           0.144     0.302    instCommProtRx/data_1[1]
    SLICE_X51Y103        LDCE                                         r  instCommProtRx/poCPRxData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.178ns (55.256%)  route 0.144ns (44.744%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[10]/G
    SLICE_X50Y102        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instCommProtRx/data_reg[10]/Q
                         net (fo=1, routed)           0.144     0.322    instCommProtRx/data_1[10]
    SLICE_X50Y103        LDCE                                         r  instCommProtRx/poCPRxData_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.178ns (55.085%)  route 0.145ns (44.915%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[8]/G
    SLICE_X50Y102        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instCommProtRx/data_reg[8]/Q
                         net (fo=1, routed)           0.145     0.323    instCommProtRx/data_1[8]
    SLICE_X50Y103        LDCE                                         r  instCommProtRx/poCPRxData_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.158ns (47.714%)  route 0.173ns (52.286%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[3]/G
    SLICE_X51Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/data_reg[3]/Q
                         net (fo=1, routed)           0.173     0.331    instCommProtRx/data_1[3]
    SLICE_X51Y103        LDCE                                         r  instCommProtRx/poCPRxData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/cmd_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxCmd_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.226ns (68.023%)  route 0.106ns (31.977%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         LDCE                         0.000     0.000 r  instCommProtRx/cmd_reg[7]/G
    SLICE_X48Y99         LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  instCommProtRx/cmd_reg[7]/Q
                         net (fo=1, routed)           0.106     0.332    instCommProtRx/cmd_0[7]
    SLICE_X47Y99         LDCE                                         r  instCommProtRx/poCPRxCmd_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.818%)  route 0.147ns (44.182%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/C
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/Q
                         net (fo=7, routed)           0.147     0.288    instHBridgeCtrlMI/instPwmGen/powerCount[2]
    SLICE_X43Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.333 r  instHBridgeCtrlMI/instPwmGen/powerCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.333    instHBridgeCtrlMI/instPwmGen/powerCount_0[2]
    SLICE_X43Y99         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instUaTx/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.033ns  (logic 4.362ns (36.247%)  route 7.671ns (63.753%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.635     5.238    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  instUaTx/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  instUaTx/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.684     6.341    instUaTx/FSM_onehot_state_reg_n_0_[9]
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.296     6.637 r  instUaTx/poIMTx_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.665     7.302    instUaTx/poIMTx_OBUF_inst_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  instUaTx/poIMTx_OBUF_inst_i_1/O
                         net (fo=2, routed)           6.321    13.748    poIMTxTest_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    17.270 r  poIMTx_OBUF_inst/O
                         net (fo=0)                   0.000    17.270    poIMTx
    D10                                                               r  poIMTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMDot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.825ns  (logic 4.517ns (38.197%)  route 7.308ns (61.803%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.619     5.221    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  instHBridgeCtrlMD/powerSel_reg[4]/Q
                         net (fo=8, routed)           1.366     7.043    instHBridgeCtrlMD/latchPoMD[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.167 f  instHBridgeCtrlMD/poIMDot_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.808     7.975    instToDisplay/instCounter/poIMDot_OBUF_inst_i_2_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I3_O)        0.124     8.099 r  instToDisplay/instCounter/poIMDot_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.979     9.078    instHBridgeCtrlMI/poIMDot
    SLICE_X45Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.202 r  instHBridgeCtrlMI/poIMDot_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.263     9.465    instHBridgeCtrlMI/poIMDot_OBUF_inst_i_2_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  instHBridgeCtrlMI/poIMDot_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.892    13.481    poIMDot_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.565    17.046 r  poIMDot_OBUF_inst/O
                         net (fo=0)                   0.000    17.046    poIMDot
    U11                                                               r  poIMDot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.470ns  (logic 4.383ns (38.217%)  route 7.086ns (61.783%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.619     5.221    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  instHBridgeCtrlMD/powerSel_reg[5]/Q
                         net (fo=8, routed)           1.172     6.850    instHBridgeCtrlMD/latchPoMD[5]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.974 r  instHBridgeCtrlMD/g0_b0_i_5/O
                         net (fo=1, routed)           0.804     7.778    instToDisplay/instCounter/g0_b0_1
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.902 f  instToDisplay/instCounter/g0_b0_i_1/O
                         net (fo=7, routed)           0.847     8.749    instToDisplay/instCounter/dispData[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124     8.873 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           4.262    13.136    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.691 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.691    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.880ns  (logic 4.376ns (40.216%)  route 6.505ns (59.784%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.619     5.221    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  instHBridgeCtrlMD/powerSel_reg[5]/Q
                         net (fo=8, routed)           1.172     6.850    instHBridgeCtrlMD/latchPoMD[5]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.974 f  instHBridgeCtrlMD/g0_b0_i_5/O
                         net (fo=1, routed)           0.804     7.778    instToDisplay/instCounter/g0_b0_1
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.902 r  instToDisplay/instCounter/g0_b0_i_1/O
                         net (fo=7, routed)           0.845     8.747    instToDisplay/instCounter/dispData[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.124     8.871 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           3.683    12.554    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    16.102 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.102    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.662ns  (logic 4.593ns (43.077%)  route 6.069ns (56.923%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.620     5.222    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.456     5.678 r  instHBridgeCtrlMD/powerSel_reg[2]/Q
                         net (fo=6, routed)           1.011     6.690    instHBridgeCtrlMD/latchPoMD[2]
    SLICE_X45Y101        LUT5 (Prop_lut5_I3_O)        0.124     6.814 f  instHBridgeCtrlMD/g0_b0_i_7/O
                         net (fo=1, routed)           0.585     7.399    instToDisplay/instCounter/g0_b0_3
    SLICE_X44Y100        LUT5 (Prop_lut5_I2_O)        0.124     7.523 r  instToDisplay/instCounter/g0_b0_i_2/O
                         net (fo=7, routed)           0.992     8.515    instToDisplay/instCounter/dispData[1]
    SLICE_X41Y101        LUT5 (Prop_lut5_I1_O)        0.154     8.669 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           3.481    12.149    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    15.884 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.884    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.424ns  (logic 4.598ns (44.111%)  route 5.826ns (55.889%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.619     5.221    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  instHBridgeCtrlMD/powerSel_reg[5]/Q
                         net (fo=8, routed)           1.172     6.850    instHBridgeCtrlMD/latchPoMD[5]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.974 r  instHBridgeCtrlMD/g0_b0_i_5/O
                         net (fo=1, routed)           0.804     7.778    instToDisplay/instCounter/g0_b0_1
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.902 f  instToDisplay/instCounter/g0_b0_i_1/O
                         net (fo=7, routed)           0.845     8.747    instToDisplay/instCounter/dispData[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.152     8.899 r  instToDisplay/instCounter/g0_b1/O
                         net (fo=1, routed)           3.004    11.903    poIMSevSeg_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.742    15.645 r  poIMSevSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.645    poIMSevSeg[1]
    M13                                                               r  poIMSevSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMPowerMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.314ns  (logic 4.996ns (48.444%)  route 5.317ns (51.556%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.620     5.222    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.456     5.678 r  instHBridgeCtrlMD/powerSel_reg[3]/Q
                         net (fo=7, routed)           1.159     6.837    instHBridgeCtrlMD/instPwmGen/Q[3]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.961 r  instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.961    instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_i_7_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.494 r  instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry/CO[3]
                         net (fo=1, routed)           1.158     8.653    instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_n_0
    SLICE_X42Y95         LUT3 (Prop_lut3_I2_O)        0.148     8.801 r  instHBridgeCtrlMD/instPwmGen/poIMPowerMD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.000    11.801    poIMPowerMD_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.735    15.536 r  poIMPowerMD_OBUF_inst/O
                         net (fo=0)                   0.000    15.536    poIMPowerMD
    N17                                                               r  poIMPowerMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.201ns  (logic 4.605ns (45.143%)  route 5.596ns (54.857%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.619     5.221    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  instHBridgeCtrlMD/powerSel_reg[5]/Q
                         net (fo=8, routed)           1.172     6.850    instHBridgeCtrlMD/latchPoMD[5]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.974 f  instHBridgeCtrlMD/g0_b0_i_5/O
                         net (fo=1, routed)           0.804     7.778    instToDisplay/instCounter/g0_b0_1
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.902 r  instToDisplay/instCounter/g0_b0_i_1/O
                         net (fo=7, routed)           0.847     8.749    instToDisplay/instCounter/dispData[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.152     8.901 r  instToDisplay/instCounter/g0_b3/O
                         net (fo=1, routed)           2.772    11.673    poIMSevSeg_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.749    15.423 r  poIMSevSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.423    poIMSevSeg[3]
    R11                                                               r  poIMSevSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMPowerMI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.948ns  (logic 4.851ns (48.763%)  route 5.097ns (51.237%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.620     5.222    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  instHBridgeCtrlMI/powerSel_reg[3]/Q
                         net (fo=6, routed)           0.820     6.561    instHBridgeCtrlMI/instPwmGen/Q[3]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.685 r  instHBridgeCtrlMI/instPwmGen/poPwmPower0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.685    instHBridgeCtrlMI/instPwmGen/poPwmPower0_carry_i_7__0_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.235 r  instHBridgeCtrlMI/instPwmGen/poPwmPower0_carry/CO[3]
                         net (fo=1, routed)           1.255     8.490    instHBridgeCtrlMI/instPwmGen/poPwmPower0_carry_n_0
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.124     8.614 r  instHBridgeCtrlMI/instPwmGen/poIMPowerMI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.021    11.635    poIMPowerMI_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.535    15.170 r  poIMPowerMI_OBUF_inst/O
                         net (fo=0)                   0.000    15.170    poIMPowerMI
    P18                                                               r  poIMPowerMI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.909ns  (logic 4.362ns (44.014%)  route 5.548ns (55.986%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.620     5.222    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.456     5.678 r  instHBridgeCtrlMD/powerSel_reg[2]/Q
                         net (fo=6, routed)           1.011     6.690    instHBridgeCtrlMD/latchPoMD[2]
    SLICE_X45Y101        LUT5 (Prop_lut5_I3_O)        0.124     6.814 f  instHBridgeCtrlMD/g0_b0_i_7/O
                         net (fo=1, routed)           0.585     7.399    instToDisplay/instCounter/g0_b0_3
    SLICE_X44Y100        LUT5 (Prop_lut5_I2_O)        0.124     7.523 r  instToDisplay/instCounter/g0_b0_i_2/O
                         net (fo=7, routed)           0.997     8.520    instToDisplay/instCounter/dispData[1]
    SLICE_X41Y101        LUT5 (Prop_lut5_I1_O)        0.124     8.644 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           2.954    11.598    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.132 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.132    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.112%)  route 0.135ns (48.888%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  instUaRx/poByte_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  instUaRx/poByte_n_reg[4]/Q
                         net (fo=5, routed)           0.135     1.756    instUaTx/D[4]
    SLICE_X49Y100        LDCE                                         r  instUaTx/latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/cmd_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.491%)  route 0.144ns (50.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  instUaRx/poByte_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  instUaRx/poByte_n_reg[4]/Q
                         net (fo=5, routed)           0.144     1.765    instCommProtRx/rxdata[4]
    SLICE_X49Y101        LDCE                                         r  instCommProtRx/cmd_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.894%)  route 0.153ns (52.106%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  instUaRx/poByte_n_reg[7]/Q
                         net (fo=4, routed)           0.153     1.775    instUaTx/D[7]
    SLICE_X49Y100        LDCE                                         r  instUaTx/latch_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/cmd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.927%)  route 0.166ns (54.073%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  instUaRx/poByte_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  instUaRx/poByte_n_reg[2]/Q
                         net (fo=7, routed)           0.166     1.787    instCommProtRx/rxdata[2]
    SLICE_X49Y101        LDCE                                         r  instCommProtRx/cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/cmd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.307%)  route 0.192ns (57.693%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.569     1.488    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X45Y99         FDRE                                         r  instUaRx/poByte_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  instUaRx/poByte_n_reg[0]/Q
                         net (fo=6, routed)           0.192     1.822    instCommProtRx/rxdata[0]
    SLICE_X49Y101        LDCE                                         r  instCommProtRx/cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.684%)  route 0.197ns (58.316%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.569     1.488    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X45Y99         FDRE                                         r  instUaRx/poByte_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  instUaRx/poByte_n_reg[1]/Q
                         net (fo=7, routed)           0.197     1.827    instUaTx/D[1]
    SLICE_X50Y98         LDCE                                         r  instUaTx/latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/cmd_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.459%)  route 0.208ns (59.541%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  instUaRx/poByte_n_reg[5]/Q
                         net (fo=4, routed)           0.208     1.829    instCommProtRx/rxdata[5]
    SLICE_X48Y99         LDCE                                         r  instCommProtRx/cmd_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/cmd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.751%)  route 0.214ns (60.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  instUaRx/poByte_n_reg[3]/Q
                         net (fo=7, routed)           0.214     1.835    instCommProtRx/rxdata[3]
    SLICE_X48Y99         LDCE                                         r  instCommProtRx/cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.141ns (34.671%)  route 0.266ns (65.329%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  instUaRx/poByte_n_reg[3]/Q
                         net (fo=7, routed)           0.266     1.887    instUaTx/D[3]
    SLICE_X50Y98         LDCE                                         r  instUaTx/latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.141ns (34.410%)  route 0.269ns (65.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  instUaRx/poByte_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  instUaRx/poByte_n_reg[2]/Q
                         net (fo=7, routed)           0.269     1.890    instUaTx/D[2]
    SLICE_X49Y100        LDCE                                         r  instUaTx/latch_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           371 Endpoints
Min Delay           371 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.989ns  (logic 1.990ns (22.142%)  route 6.998ns (77.858%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.813     7.322    instUaRx/piIMRst_IBUF
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.154     7.476 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           1.185     8.662    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.327     8.989 r  instUaRx/poByte_n[3]_i_1/O
                         net (fo=1, routed)           0.000     8.989    instUaRx/poByte_n[3]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498     4.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[3]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.610ns  (logic 1.990ns (23.116%)  route 6.620ns (76.884%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.813     7.322    instUaRx/piIMRst_IBUF
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.154     7.476 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.807     8.283    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.327     8.610 r  instUaRx/poByte_n[5]_i_1/O
                         net (fo=1, routed)           0.000     8.610    instUaRx/poByte_n[5]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498     4.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[5]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.594ns  (logic 1.990ns (23.159%)  route 6.604ns (76.841%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.813     7.322    instUaRx/piIMRst_IBUF
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.154     7.476 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.791     8.267    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.327     8.594 r  instUaRx/poByte_n[4]_i_1/O
                         net (fo=1, routed)           0.000     8.594    instUaRx/poByte_n[4]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  instUaRx/poByte_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498     4.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  instUaRx/poByte_n_reg[4]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.594ns  (logic 1.990ns (23.159%)  route 6.604ns (76.841%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.813     7.322    instUaRx/piIMRst_IBUF
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.154     7.476 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.791     8.267    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.327     8.594 r  instUaRx/poByte_n[6]_i_1/O
                         net (fo=1, routed)           0.000     8.594    instUaRx/poByte_n[6]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498     4.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[6]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.990ns (23.169%)  route 6.600ns (76.831%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.813     7.322    instUaRx/piIMRst_IBUF
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.154     7.476 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.787     8.263    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.327     8.590 r  instUaRx/poByte_n[2]_i_1/O
                         net (fo=1, routed)           0.000     8.590    instUaRx/poByte_n[2]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  instUaRx/poByte_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498     4.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  instUaRx/poByte_n_reg[2]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.589ns  (logic 1.990ns (23.172%)  route 6.599ns (76.828%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         5.813     7.322    instUaRx/piIMRst_IBUF
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.154     7.476 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.786     8.262    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.327     8.589 r  instUaRx/poByte_n[7]_i_1/O
                         net (fo=1, routed)           0.000     8.589    instUaRx/poByte_n[7]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.498     4.920    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  instUaRx/poByte_n_reg[7]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instCommProtRx/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.352ns  (logic 1.633ns (19.557%)  route 6.718ns (80.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         6.092     7.602    instCommProtRx/instTTrigger/piIMRst_IBUF
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.726 r  instCommProtRx/instTTrigger/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.626     8.352    instCommProtRx/instTTrigger_n_0
    SLICE_X51Y101        FDSE                                         r  instCommProtRx/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.496     4.918    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X51Y101        FDSE                                         r  instCommProtRx/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instCommProtRx/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.352ns  (logic 1.633ns (19.557%)  route 6.718ns (80.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         6.092     7.602    instCommProtRx/instTTrigger/piIMRst_IBUF
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.726 r  instCommProtRx/instTTrigger/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.626     8.352    instCommProtRx/instTTrigger_n_0
    SLICE_X50Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.496     4.918    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instCommProtRx/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.352ns  (logic 1.633ns (19.557%)  route 6.718ns (80.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         6.092     7.602    instCommProtRx/instTTrigger/piIMRst_IBUF
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.726 r  instCommProtRx/instTTrigger/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.626     8.352    instCommProtRx/instTTrigger_n_0
    SLICE_X50Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.496     4.918    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instCommProtRx/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.352ns  (logic 1.633ns (19.557%)  route 6.718ns (80.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=151, routed)         6.092     7.602    instCommProtRx/instTTrigger/piIMRst_IBUF
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.726 r  instCommProtRx/instTTrigger/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.626     8.352    instCommProtRx/instTTrigger_n_0
    SLICE_X50Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.496     4.918    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.248ns (71.912%)  route 0.097ns (28.088%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/C
    SLICE_X45Y101        FDPE (Prop_fdpe_C_Q)         0.203     0.203 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/Q
                         net (fo=1, routed)           0.097     0.300    instDecodeCmd/poDCMDPowerSelMD_reg[6]_P_n_0
    SLICE_X44Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.345 r  instDecodeCmd/powerSel[6]_i_1/O
                         net (fo=1, routed)           0.000     0.345    instHBridgeCtrlMD/D[6]
    SLICE_X44Y101        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.833     1.998    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X44Y101        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.946%)  route 0.146ns (37.054%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/C
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.203     0.203 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/Q
                         net (fo=1, routed)           0.146     0.349    instDecodeCmd/poDCMDPowerSelMD_reg[0]_C_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.045     0.394 r  instDecodeCmd/powerSel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    instHBridgeCtrlMD/D[0]
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.833     1.998    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            instHBridgeCtrlMD/powerSel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.265ns (65.044%)  route 0.142ns (34.956%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        LDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC/G
    SLICE_X41Y104        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC/Q
                         net (fo=2, routed)           0.142     0.362    instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC_n_0
    SLICE_X45Y104        LUT3 (Prop_lut3_I1_O)        0.045     0.407 r  instDecodeCmd/powerSel[4]_i_1/O
                         net (fo=1, routed)           0.000     0.407    instHBridgeCtrlMD/D[4]
    SLICE_X45Y104        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.831     1.997    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/C

Slack:                    inf
  Source:                 instUaTx/txrdy_reg/G
                            (positive level-sensitive latch)
  Destination:            instUaTx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.268ns (64.068%)  route 0.150ns (35.932%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         LDCE                         0.000     0.000 r  instUaTx/txrdy_reg/G
    SLICE_X49Y97         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 f  instUaTx/txrdy_reg/Q
                         net (fo=2, routed)           0.150     0.373    instUaTx/txrdy
    SLICE_X49Y98         LUT5 (Prop_lut5_I2_O)        0.045     0.418 r  instUaTx/FSM_onehot_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.418    instUaTx/FSM_onehot_state[0]_i_1__1_n_0
    SLICE_X49Y98         FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.838     2.003    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X49Y98         FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            instHBridgeCtrlMD/powerSel_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.276ns (65.806%)  route 0.143ns (34.194%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        LDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC/G
    SLICE_X45Y106        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC/Q
                         net (fo=2, routed)           0.143     0.374    instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC_n_0
    SLICE_X45Y104        LUT3 (Prop_lut3_I1_O)        0.045     0.419 r  instDecodeCmd/powerSel[5]_i_1/O
                         net (fo=1, routed)           0.000     0.419    instHBridgeCtrlMD/D[5]
    SLICE_X45Y104        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.831     1.997    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.248ns (57.534%)  route 0.183ns (42.466%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/C
    SLICE_X43Y102        FDPE (Prop_fdpe_C_Q)         0.203     0.203 r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/Q
                         net (fo=1, routed)           0.183     0.386    instDecodeCmd/poDCMDPowerSelMD_reg[3]_P_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I0_O)        0.045     0.431 r  instDecodeCmd/powerSel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.431    instHBridgeCtrlMD/D[3]
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.833     1.998    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C

Slack:                    inf
  Source:                 instCommProtRx/poCPRxCmd_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            instDecodeCmd/poDCMDSetMI_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.223ns (51.330%)  route 0.211ns (48.670%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        LDCE                         0.000     0.000 r  instCommProtRx/poCPRxCmd_reg[2]/G
    SLICE_X50Y100        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  instCommProtRx/poCPRxCmd_reg[2]/Q
                         net (fo=7, routed)           0.211     0.389    instCommProtRx/cmd[2]
    SLICE_X47Y101        LUT3 (Prop_lut3_I1_O)        0.045     0.434 r  instCommProtRx/poDCMDSetMI_i_1/O
                         net (fo=1, routed)           0.000     0.434    instDecodeCmd/poDCMDSetMI0_out
    SLICE_X47Y101        FDPE                                         r  instDecodeCmd/poDCMDSetMI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.832     1.997    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X47Y101        FDPE                                         r  instDecodeCmd/poDCMDSetMI_reg/C

Slack:                    inf
  Source:                 instCommProtRx/poCPRxCmd_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            instDecodeCmd/poDCMDSetMD_reg__0/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.223ns (49.238%)  route 0.230ns (50.762%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        LDCE                         0.000     0.000 r  instCommProtRx/poCPRxCmd_reg[2]/G
    SLICE_X50Y100        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  instCommProtRx/poCPRxCmd_reg[2]/Q
                         net (fo=7, routed)           0.230     0.408    instCommProtRx/cmd[2]
    SLICE_X49Y102        LUT3 (Prop_lut3_I1_O)        0.045     0.453 r  instCommProtRx/poDCMDSetMD__0_i_1/O
                         net (fo=1, routed)           0.000     0.453    instDecodeCmd/poDCMDSetMD6_out
    SLICE_X49Y102        FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.832     1.997    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X49Y102        FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.271ns (59.783%)  route 0.182ns (40.217%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/C
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.226     0.226 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/Q
                         net (fo=1, routed)           0.182     0.408    instDecodeCmd/poDCMDPowerSelMD_reg[1]_C_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.045     0.453 r  instDecodeCmd/powerSel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.453    instHBridgeCtrlMD/D[1]
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.833     1.998    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            instHBridgeCtrlMD/powerSel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.203ns (42.103%)  route 0.279ns (57.897%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        LDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC/G
    SLICE_X44Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC/Q
                         net (fo=2, routed)           0.279     0.437    instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I1_O)        0.045     0.482 r  instDecodeCmd/powerSel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.482    instHBridgeCtrlMD/D[2]
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.833     1.998    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X45Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/C





