# DigiAlpha
Optimized 32-Bit Full Adder, CEC-SAT Verifier &amp; 2-SAT Solver

This is a SUTD 2020 ISTD Term 4 2D Project.

Group 11 Team Members:

- [Velusamy Sathiakumar Ragul Balaji](https://github.com/ragulbalaji) (Team Leader)
- [James Raphael Tiovalen](https://github.com/jamestiotio)
- [Anirudh Shrinivason](https://github.com/Anirudh181001)
- [Jia Shuyi](https://github.com/shuyijia)
- [Gerald Hoo Yong Wei](https://github.com/geraldhyw)
- [Shoham Chakraborty](https://github.com/shohamc1)
