<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_R_U_87d90302</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_87d90302'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_R_U_87d90302')">rsnoc_z_H_R_G_G2_R_U_87d90302</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.52</td>
<td class="s5 cl rt"><a href="mod693.html#Line" > 56.41</a></td>
<td class="s4 cl rt"><a href="mod693.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod693.html#Toggle" >  0.66</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod693.html#Branch" > 45.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod693.html#inst_tag_220133"  onclick="showContent('inst_tag_220133')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ir</a></td>
<td class="s3 cl rt"> 35.52</td>
<td class="s5 cl rt"><a href="mod693.html#Line" > 56.41</a></td>
<td class="s4 cl rt"><a href="mod693.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod693.html#Toggle" >  0.66</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod693.html#Branch" > 45.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_R_U_87d90302'>
<hr>
<a name="inst_tag_220133"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_220133" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ir</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.52</td>
<td class="s5 cl rt"><a href="mod693.html#Line" > 56.41</a></td>
<td class="s4 cl rt"><a href="mod693.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod693.html#Toggle" >  0.66</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod693.html#Branch" > 45.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"> 56.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.98</td>
<td class="s6 cl rt"> 66.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.27</td>
<td class="wht cl rt"></td>
<td><a href="mod105.html#inst_tag_19341" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254337" id="tag_urg_inst_254337">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254338" id="tag_urg_inst_254338">ud25</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254336" id="tag_urg_inst_254336">ud59</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod87.html#inst_tag_17790" id="tag_urg_inst_17790">unc4b9b294</a></td>
<td class="s0 cl rt">  4.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190029" id="tag_urg_inst_190029">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_87d90302'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod693.html" >rsnoc_z_H_R_G_G2_R_U_87d90302</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>39</td><td>22</td><td>56.41</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141351</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>141357</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141366</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141371</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141377</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141384</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>141396</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>141477</td><td>7</td><td>3</td><td>42.86</td></tr>
</table>
<pre class="code"><br clear=all>
141350                  	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
141351     1/1          	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
141352     1/1          	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
141353     1/1          	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
141354     <font color = "red">0/1     ==>  	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];</font>
                        MISSING_ELSE
141355                  	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
141356                  	assign u_fd35_Data_Last = TxIn_Data [37];
141357     1/1          	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
141358     <font color = "red">0/1     ==>  	assign u_fd35_Data_Err = TxIn_Data [36];</font>
141359     <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;</font>
141360     <font color = "red">0/1     ==>  	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];</font>
141361     <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;</font>
141362     1/1          	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
141363                  	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
141364                  	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
141365                  	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
141366     1/1          	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
141367     1/1          	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
141368     1/1          	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
141369     <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;</font>
                        MISSING_ELSE
141370                  	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
141371     1/1          	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
141372     1/1          	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
141373     1/1          	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
141374     <font color = "red">0/1     ==>  	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];</font>
                        MISSING_ELSE
141375                  	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
141376                  	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
141377     1/1          	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
141378     1/1          	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
141379     1/1          	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
141380     <font color = "red">0/1     ==>  	assign u_fd35_Hdr_Lock = TxIn_Data [107];</font>
                        MISSING_ELSE
141381                  	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
141382                  	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
141383                  	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
141384     1/1          	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
141385     1/1          	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
141386     1/1          	assign u_fd35_Hdr_User = TxIn_Data [48:41];
141387     <font color = "red">0/1     ==>  	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;</font>
                        MISSING_ELSE
141388                  	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
141389                  	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
141390                  	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
141391                  	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
141392                  	assign IllRsp = Rsp0_Vld &amp; ~ ChainVld;
141393                  	// synopsys translate_off
141394                  	// synthesis translate_off
141395                  	always @( posedge Sys_Clk )
141396     1/1          		if ( Sys_Clk == 1'b1 )
141397     1/1          			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
141398     <font color = "red">0/1     ==>  				dontStop = 0;</font>
141399     <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
141400     <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
141401     <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );</font>
141402                  					$stop;
141403                  				end
141404                  			end
141405                  	// synthesis translate_on
141406                  	// synopsys translate_on
141407                  	endmodule
141408                  
141409                  
141410                  
141411                  // FlexNoC version    : 4.7.0
141412                  // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
141413                  // Exported Structure : /Specification.Architecture.Structure
141414                  // ExportOption       : /verilog
141415                  
141416                  `timescale 1ps/1ps
141417                  module rsnoc_z_H_R_G_U_P_U_5512aa03 (
141418                  	GenLcl_Req_Addr
141419                  ,	GenLcl_Req_Be
141420                  ,	GenLcl_Req_BurstType
141421                  ,	GenLcl_Req_Data
141422                  ,	GenLcl_Req_Last
141423                  ,	GenLcl_Req_Len1
141424                  ,	GenLcl_Req_Lock
141425                  ,	GenLcl_Req_Opc
141426                  ,	GenLcl_Req_Rdy
141427                  ,	GenLcl_Req_SeqId
141428                  ,	GenLcl_Req_SeqUnOrdered
141429                  ,	GenLcl_Req_SeqUnique
141430                  ,	GenLcl_Req_User
141431                  ,	GenLcl_Req_Vld
141432                  ,	GenLcl_Rsp_Data
141433                  ,	GenLcl_Rsp_Last
141434                  ,	GenLcl_Rsp_Opc
141435                  ,	GenLcl_Rsp_Rdy
141436                  ,	GenLcl_Rsp_SeqId
141437                  ,	GenLcl_Rsp_SeqUnOrdered
141438                  ,	GenLcl_Rsp_Status
141439                  ,	GenLcl_Rsp_Vld
141440                  ,	GenPrt_Req_Addr
141441                  ,	GenPrt_Req_Be
141442                  ,	GenPrt_Req_BurstType
141443                  ,	GenPrt_Req_Data
141444                  ,	GenPrt_Req_Last
141445                  ,	GenPrt_Req_Len1
141446                  ,	GenPrt_Req_Lock
141447                  ,	GenPrt_Req_Opc
141448                  ,	GenPrt_Req_Rdy
141449                  ,	GenPrt_Req_SeqId
141450                  ,	GenPrt_Req_SeqUnOrdered
141451                  ,	GenPrt_Req_SeqUnique
141452                  ,	GenPrt_Req_User
141453                  ,	GenPrt_Req_Vld
141454                  ,	GenPrt_Rsp_Data
141455                  ,	GenPrt_Rsp_Last
141456                  ,	GenPrt_Rsp_Opc
141457                  ,	GenPrt_Rsp_Rdy
141458                  ,	GenPrt_Rsp_SeqId
141459                  ,	GenPrt_Rsp_SeqUnOrdered
141460                  ,	GenPrt_Rsp_Status
141461                  ,	GenPrt_Rsp_Vld
141462                  );
141463                  	output [31:0] GenLcl_Req_Addr         ;
141464                  	output [3:0]  GenLcl_Req_Be           ;
141465                  	output        GenLcl_Req_BurstType    ;
141466                  	output [31:0] GenLcl_Req_Data         ;
141467                  	output        GenLcl_Req_Last         ;
141468                  	output [5:0]  GenLcl_Req_Len1         ;
141469                  	output        GenLcl_Req_Lock         ;
141470                  	output [2:0]  GenLcl_Req_Opc          ;
141471                  	input         GenLcl_Req_Rdy          ;
141472                  	output [3:0]  GenLcl_Req_SeqId        ;
141473                  	output        GenLcl_Req_SeqUnOrdered ;
141474                  	output        GenLcl_Req_SeqUnique    ;
141475                  	output [7:0]  GenLcl_Req_User         ;
141476                  	output        GenLcl_Req_Vld          ;
141477     1/1          	input  [31:0] GenLcl_Rsp_Data         ;
141478     1/1          	input         GenLcl_Rsp_Last         ;
141479     <font color = "red">0/1     ==>  	input  [2:0]  GenLcl_Rsp_Opc          ;</font>
141480     <font color = "red">0/1     ==>  	output        GenLcl_Rsp_Rdy          ;</font>
141481     <font color = "red">0/1     ==>  	input  [3:0]  GenLcl_Rsp_SeqId        ;</font>
141482     <font color = "red">0/1     ==>  	input         GenLcl_Rsp_SeqUnOrdered ;</font>
141483     1/1          	input  [1:0]  GenLcl_Rsp_Status       ;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod693.html" >rsnoc_z_H_R_G_G2_R_U_87d90302</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141290
 EXPRESSION (u_1036 ? u_4f86 : u_db7b)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141303
 EXPRESSION (u_ba23 ? u_7d1d : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141309
 EXPRESSION (RxHead ? u_c4ee : u_51f2)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141345
 EXPRESSION (u_d54f ? u_a203 : u_44bc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141369
 EXPRESSION (RxHead ? ((u_c4ee - 6'b1)) : ((RdCnt - 6'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod693.html" >rsnoc_z_H_R_G_G2_R_U_87d90302</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">169</td>
<td class="rt">4</td>
<td class="rt">2.37  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1518</td>
<td class="rt">10</td>
<td class="rt">0.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">759</td>
<td class="rt">6</td>
<td class="rt">0.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">759</td>
<td class="rt">4</td>
<td class="rt">0.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">48</td>
<td class="rt">4</td>
<td class="rt">8.33  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">446</td>
<td class="rt">10</td>
<td class="rt">2.24  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">6</td>
<td class="rt">2.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">4</td>
<td class="rt">1.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">121</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1072</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">536</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">536</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Cxt_First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_PktCnt1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_WrInErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ErrPld[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1036</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2c77[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35b1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_44bc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4f86[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_51f2[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ba9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_624f[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_10[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_16[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_19</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_4[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6a3d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_786a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b6a[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bcb[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9505[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a203[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ba23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc61[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc76[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d54f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_db7b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_de78[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_10[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_16[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_19</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_4[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eeda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fd5e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataMaskErr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Expand</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LastWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_DataMaskErr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_DataMaskErr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxFail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxUrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxVldResponseP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WordErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErrRet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGenTx_Rsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Opc_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Status_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod693.html" >rsnoc_z_H_R_G_G2_R_U_87d90302</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">40</td>
<td class="rt">18</td>
<td class="rt">45.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141290</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141303</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141309</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141345</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141351</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">141357</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">141366</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141371</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141377</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">141384</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">141396</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">141477</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141290     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_1036) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141303     			,	TxIn_Data [88:87]
           			 	                 
141304     			,	TxIn_Data [86:80]
           			 	                 
141305     			,	TxIn_Data [79:49]
           			 	                 
141306     			,	TxIn_Data [48:41]
           			 	                 
141307     			,	TxIn_Data [40:38]
           			 	                 
141308     			}
           			 
141309     		,
           		 
141310     		TxBypData
           		         
141311     		};
           		  
141312     	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
           	                                                             
141313     	assign TxLcl_Head = TxIn_Head;
           	                              
141314     	assign Tx_Head = TxLcl_Head;
           	                            
141315     	assign TxLcl_Tail = TxIn_Tail;
           	                              
141316     	assign Tx_Tail = TxLcl_Tail;
           	                            
141317     	assign TxLcl_Vld = TxIn_Vld;
           	                            
141318     	assign Tx_Vld = TxLcl_Vld;
           	                          
141319     	assign WakeUp_Other = 1'b0;
           	                           
141320     	assign u_a9bf_Data_Last = RxIn_Data [37];
           	                                         
141321     	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
           	                                           
141322     	assign u_a9bf_Data_Err = RxIn_Data [36];
           	                                        
141323     	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
           	                                         
141324     	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
           	                                              
141325     	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
           	                                                     
141326     	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
141327     	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
           	                                                         
141328     	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
           	                                             
141329     	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
           	                                                     
141330     	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
141331     	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
           	                                                         
141332     	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
           	                                              
141333     	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
           	                                                     
141334     	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
141335     	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
           	                                                         
141336     	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
           	                                              
141337     	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
           	                                                     
141338     	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
141339     	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
           	                                                         
141340     	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
           	                                             
141341     	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
           	                                             
141342     	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
           	                                           
141343     	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
           	                                         
141344     	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
           	                                         
141345     	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
           	                                         
141346     	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
           	                                           
141347     	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
           	                                         
141348     	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
           	                                           
141349     	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
           	                                         
141350     	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
           	                                           
141351     	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
           	                                         
141352     	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
           	                                          
141353     	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
           	                                       
141354     	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
           	                                               
141355     	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
           	                                               
141356     	assign u_fd35_Data_Last = TxIn_Data [37];
           	                                         
141357     	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
           	                                           
141358     	assign u_fd35_Data_Err = TxIn_Data [36];
           	                                        
141359     	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
           	                                         
141360     	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
           	                                              
141361     	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
           	                                                     
141362     	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
141363     	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
           	                                                         
141364     	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
           	                                             
141365     	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
           	                                                     
141366     	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
141367     	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
           	                                                         
141368     	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
           	                                              
141369     	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
           	                                                     
141370     	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
141371     	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
           	                                                         
141372     	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
           	                                              
141373     	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
           	                                                     
141374     	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
141375     	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
           	                                                         
141376     	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
           	                                             
141377     	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
           	                                             
141378     	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
           	                                           
141379     	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
           	                                         
141380     	assign u_fd35_Hdr_Lock = TxIn_Data [107];
           	                                         
141381     	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
           	                                         
141382     	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
           	                                           
141383     	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
           	                                         
141384     	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
           	                                           
141385     	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
           	                                         
141386     	assign u_fd35_Hdr_User = TxIn_Data [48:41];
           	                                           
141387     	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
           	                                         
141388     	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
           	                                          
141389     	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
           	                                       
141390     	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
           	                                               
141391     	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
           	                                               
141392     	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
141393     	// synopsys translate_off
           	                         
141394     	// synthesis translate_off
           	                          
141395     	always @( posedge Sys_Clk )
           	                           
141396     		if ( Sys_Clk == 1'b1 )
           		                      
141397     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
141398     				dontStop = 0;
           				             
141399     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
141400     				if (!dontStop) begin
           				                    
141401     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
141402     					$stop;
           					      
141403     				end
           				   
141404     			end
           			   
141405     	// synthesis translate_on
           	                         
141406     	// synopsys translate_on
           	                        
141407     	endmodule
           	         
141408     
           
141409     
           
141410     
           
141411     // FlexNoC version    : 4.7.0
                                        
141412     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
141413     // Exported Structure : /Specification.Architecture.Structure
                                                                        
141414     // ExportOption       : /verilog
                                           
141415     
           
141416     `timescale 1ps/1ps
                             
141417     module rsnoc_z_H_R_G_U_P_U_5512aa03 (
                                                
141418     	GenLcl_Req_Addr
           	               
141419     ,	GenLcl_Req_Be
            	             
141420     ,	GenLcl_Req_BurstType
            	                    
141421     ,	GenLcl_Req_Data
            	               
141422     ,	GenLcl_Req_Last
            	               
141423     ,	GenLcl_Req_Len1
            	               
141424     ,	GenLcl_Req_Lock
            	               
141425     ,	GenLcl_Req_Opc
            	              
141426     ,	GenLcl_Req_Rdy
            	              
141427     ,	GenLcl_Req_SeqId
            	                
141428     ,	GenLcl_Req_SeqUnOrdered
            	                       
141429     ,	GenLcl_Req_SeqUnique
            	                    
141430     ,	GenLcl_Req_User
            	               
141431     ,	GenLcl_Req_Vld
            	              
141432     ,	GenLcl_Rsp_Data
            	               
141433     ,	GenLcl_Rsp_Last
            	               
141434     ,	GenLcl_Rsp_Opc
            	              
141435     ,	GenLcl_Rsp_Rdy
            	              
141436     ,	GenLcl_Rsp_SeqId
            	                
141437     ,	GenLcl_Rsp_SeqUnOrdered
            	                       
141438     ,	GenLcl_Rsp_Status
            	                 
141439     ,	GenLcl_Rsp_Vld
            	              
141440     ,	GenPrt_Req_Addr
            	               
141441     ,	GenPrt_Req_Be
            	             
141442     ,	GenPrt_Req_BurstType
            	                    
141443     ,	GenPrt_Req_Data
            	               
141444     ,	GenPrt_Req_Last
            	               
141445     ,	GenPrt_Req_Len1
            	               
141446     ,	GenPrt_Req_Lock
            	               
141447     ,	GenPrt_Req_Opc
            	              
141448     ,	GenPrt_Req_Rdy
            	              
141449     ,	GenPrt_Req_SeqId
            	                
141450     ,	GenPrt_Req_SeqUnOrdered
            	                       
141451     ,	GenPrt_Req_SeqUnique
            	                    
141452     ,	GenPrt_Req_User
            	               
141453     ,	GenPrt_Req_Vld
            	              
141454     ,	GenPrt_Rsp_Data
            	               
141455     ,	GenPrt_Rsp_Last
            	               
141456     ,	GenPrt_Rsp_Opc
            	              
141457     ,	GenPrt_Rsp_Rdy
            	              
141458     ,	GenPrt_Rsp_SeqId
            	                
141459     ,	GenPrt_Rsp_SeqUnOrdered
            	                       
141460     ,	GenPrt_Rsp_Status
            	                 
141461     ,	GenPrt_Rsp_Vld
            	              
141462     );
             
141463     	output [31:0] GenLcl_Req_Addr         ;
           	                                       
141464     	output [3:0]  GenLcl_Req_Be           ;
           	                                       
141465     	output        GenLcl_Req_BurstType    ;
           	                                       
141466     	output [31:0] GenLcl_Req_Data         ;
           	                                       
141467     	output        GenLcl_Req_Last         ;
           	                                       
141468     	output [5:0]  GenLcl_Req_Len1         ;
           	                                       
141469     	output        GenLcl_Req_Lock         ;
           	                                       
141470     	output [2:0]  GenLcl_Req_Opc          ;
           	                                       
141471     	input         GenLcl_Req_Rdy          ;
           	                                       
141472     	output [3:0]  GenLcl_Req_SeqId        ;
           	                                       
141473     	output        GenLcl_Req_SeqUnOrdered ;
           	                                       
141474     	output        GenLcl_Req_SeqUnique    ;
           	                                       
141475     	output [7:0]  GenLcl_Req_User         ;
           	                                       
141476     	output        GenLcl_Req_Vld          ;
           	                                       
141477     	input  [31:0] GenLcl_Rsp_Data         ;
           	                                       
141478     	input         GenLcl_Rsp_Last         ;
           	                                       
141479     	input  [2:0]  GenLcl_Rsp_Opc          ;
           	                                       
141480     	output        GenLcl_Rsp_Rdy          ;
           	                                       
141481     	input  [3:0]  GenLcl_Rsp_SeqId        ;
           	                                       
141482     	input         GenLcl_Rsp_SeqUnOrdered ;
           	                                       
141483     	input  [1:0]  GenLcl_Rsp_Status       ;
           	                                       
141484     	input         GenLcl_Rsp_Vld          ;
           	                                       
141485     	input  [31:0] GenPrt_Req_Addr         ;
           	                                       
141486     	input  [3:0]  GenPrt_Req_Be           ;
           	                                       
141487     	input         GenPrt_Req_BurstType    ;
           	                                       
141488     	input  [31:0] GenPrt_Req_Data         ;
           	                                       
141489     	input         GenPrt_Req_Last         ;
           	                                       
141490     	input  [5:0]  GenPrt_Req_Len1         ;
           	                                       
141491     	input         GenPrt_Req_Lock         ;
           	                                       
141492     	input  [2:0]  GenPrt_Req_Opc          ;
           	                                       
141493     	output        GenPrt_Req_Rdy          ;
           	                                       
141494     	input  [3:0]  GenPrt_Req_SeqId        ;
           	                                       
141495     	input         GenPrt_Req_SeqUnOrdered ;
           	                                       
141496     	input         GenPrt_Req_SeqUnique    ;
           	                                       
141497     	input  [7:0]  GenPrt_Req_User         ;
           	                                       
141498     	input         GenPrt_Req_Vld          ;
           	                                       
141499     	output [31:0] GenPrt_Rsp_Data         ;
           	                                       
141500     	output        GenPrt_Rsp_Last         ;
           	                                       
141501     	output [2:0]  GenPrt_Rsp_Opc          ;
           	                                       
141502     	input         GenPrt_Rsp_Rdy          ;
           	                                       
141503     	output [3:0]  GenPrt_Rsp_SeqId        ;
           	                                       
141504     	output        GenPrt_Rsp_SeqUnOrdered ;
           	                                       
141505     	output [1:0]  GenPrt_Rsp_Status       ;
           	                                       
141506     	output        GenPrt_Rsp_Vld          ;
           	                                       
141507     	assign GenLcl_Req_Addr = GenPrt_Req_Addr;
           	                                         
141508     	assign GenLcl_Req_Be = GenPrt_Req_Be;
           	                                     
141509     	assign GenLcl_Req_BurstType = GenPrt_Req_BurstType;
           	                                                   
141510     	assign GenLcl_Req_Data = GenPrt_Req_Data;
           	                                         
141511     	assign GenLcl_Req_Last = GenPrt_Req_Last;
           	                                         
141512     	assign GenLcl_Req_Len1 = GenPrt_Req_Len1;
           	                                         
141513     	assign GenLcl_Req_Lock = GenPrt_Req_Lock;
           	                                         
141514     	assign GenLcl_Req_Opc = GenPrt_Req_Opc;
           	                                       
141515     	assign GenLcl_Req_SeqId = GenPrt_Req_SeqId;
           	                                           
141516     	assign GenLcl_Req_SeqUnOrdered = GenPrt_Req_SeqUnOrdered;
           	                                                         
141517     	assign GenLcl_Req_SeqUnique = GenPrt_Req_SeqUnique;
           	                                                   
141518     	assign GenLcl_Req_User = GenPrt_Req_User;
           	                                         
141519     	assign GenLcl_Req_Vld = GenPrt_Req_Vld;
           	                                       
141520     	assign GenLcl_Rsp_Rdy = GenPrt_Rsp_Rdy;
           	                                       
141521     	assign GenPrt_Req_Rdy = GenLcl_Req_Rdy;
           	                                       
141522     	assign GenPrt_Rsp_Data = GenLcl_Rsp_Data;
           	                                         
141523     	assign GenPrt_Rsp_Last = GenLcl_Rsp_Last;
           	                                         
141524     	assign GenPrt_Rsp_Opc = GenLcl_Rsp_Opc;
           	                                       
141525     	assign GenPrt_Rsp_SeqId = GenLcl_Rsp_SeqId;
           	                                           
141526     	assign GenPrt_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
           	                                                         
141527     	assign GenPrt_Rsp_Status = GenLcl_Rsp_Status;
           	                                             
141528     	assign GenPrt_Rsp_Vld = GenLcl_Rsp_Vld;
           	                                       
141529     endmodule
                    
141530     
           
141531     `timescale 1ps/1ps
                             
141532     module rsnoc_z_H_R_G_U_Q_U_853f9d663c (
                                                  
141533     	GenLcl_Req_Addr
           	               
141534     ,	GenLcl_Req_Be
            	             
141535     ,	GenLcl_Req_BurstType
            	                    
141536     ,	GenLcl_Req_Data
            	               
141537     ,	GenLcl_Req_Last
            	               
141538     ,	GenLcl_Req_Len1
            	               
141539     ,	GenLcl_Req_Lock
            	               
141540     ,	GenLcl_Req_Opc
            	              
141541     ,	GenLcl_Req_Rdy
            	              
141542     ,	GenLcl_Req_SeqId
            	                
141543     ,	GenLcl_Req_SeqUnOrdered
            	                       
141544     ,	GenLcl_Req_SeqUnique
            	                    
141545     ,	GenLcl_Req_User
            	               
141546     ,	GenLcl_Req_Vld
            	              
141547     ,	GenLcl_Rsp_Data
            	               
141548     ,	GenLcl_Rsp_Last
            	               
141549     ,	GenLcl_Rsp_Opc
            	              
141550     ,	GenLcl_Rsp_Rdy
            	              
141551     ,	GenLcl_Rsp_SeqId
            	                
141552     ,	GenLcl_Rsp_SeqUnOrdered
            	                       
141553     ,	GenLcl_Rsp_Status
            	                 
141554     ,	GenLcl_Rsp_Vld
            	              
141555     ,	GenPrt_Req_Addr
            	               
141556     ,	GenPrt_Req_Be
            	             
141557     ,	GenPrt_Req_BurstType
            	                    
141558     ,	GenPrt_Req_Data
            	               
141559     ,	GenPrt_Req_Last
            	               
141560     ,	GenPrt_Req_Len1
            	               
141561     ,	GenPrt_Req_Lock
            	               
141562     ,	GenPrt_Req_Opc
            	              
141563     ,	GenPrt_Req_Rdy
            	              
141564     ,	GenPrt_Req_SeqId
            	                
141565     ,	GenPrt_Req_SeqUnOrdered
            	                       
141566     ,	GenPrt_Req_SeqUnique
            	                    
141567     ,	GenPrt_Req_User
            	               
141568     ,	GenPrt_Req_Vld
            	              
141569     ,	GenPrt_Rsp_Data
            	               
141570     ,	GenPrt_Rsp_Last
            	               
141571     ,	GenPrt_Rsp_Opc
            	              
141572     ,	GenPrt_Rsp_Rdy
            	              
141573     ,	GenPrt_Rsp_SeqId
            	                
141574     ,	GenPrt_Rsp_SeqUnOrdered
            	                       
141575     ,	GenPrt_Rsp_Status
            	                 
141576     ,	GenPrt_Rsp_Vld
            	              
141577     ,	Sys_Clk
            	       
141578     ,	Sys_Clk_ClkS
            	            
141579     ,	Sys_Clk_En
            	          
141580     ,	Sys_Clk_EnS
            	           
141581     ,	Sys_Clk_RetRstN
            	               
141582     ,	Sys_Clk_RstN
            	            
141583     ,	Sys_Clk_Tm
            	          
141584     ,	Sys_Pwr_Idle
            	            
141585     ,	Sys_Pwr_WakeUp
            	              
141586     );
             
141587     	output [31:0] GenLcl_Req_Addr         ;
           	                                       
141588     	output [3:0]  GenLcl_Req_Be           ;
           	                                       
141589     	output        GenLcl_Req_BurstType    ;
           	                                       
141590     	output [31:0] GenLcl_Req_Data         ;
           	                                       
141591     	output        GenLcl_Req_Last         ;
           	                                       
141592     	output [5:0]  GenLcl_Req_Len1         ;
           	                                       
141593     	output        GenLcl_Req_Lock         ;
           	                                       
141594     	output [2:0]  GenLcl_Req_Opc          ;
           	                                       
141595     	input         GenLcl_Req_Rdy          ;
           	                                       
141596     	output [3:0]  GenLcl_Req_SeqId        ;
           	                                       
141597     	output        GenLcl_Req_SeqUnOrdered ;
           	                                       
141598     	output        GenLcl_Req_SeqUnique    ;
           	                                       
141599     	output [7:0]  GenLcl_Req_User         ;
           	                                       
141600     	output        GenLcl_Req_Vld          ;
           	                                       
141601     	input  [31:0] GenLcl_Rsp_Data         ;
           	                                       
141602     	input         GenLcl_Rsp_Last         ;
           	                                       
141603     	input  [2:0]  GenLcl_Rsp_Opc          ;
           	                                       
141604     	output        GenLcl_Rsp_Rdy          ;
           	                                       
141605     	input  [3:0]  GenLcl_Rsp_SeqId        ;
           	                                       
141606     	input         GenLcl_Rsp_SeqUnOrdered ;
           	                                       
141607     	input  [1:0]  GenLcl_Rsp_Status       ;
           	                                       
141608     	input         GenLcl_Rsp_Vld          ;
           	                                       
141609     	input  [31:0] GenPrt_Req_Addr         ;
           	                                       
141610     	input  [3:0]  GenPrt_Req_Be           ;
           	                                       
141611     	input         GenPrt_Req_BurstType    ;
           	                                       
141612     	input  [31:0] GenPrt_Req_Data         ;
           	                                       
141613     	input         GenPrt_Req_Last         ;
           	                                       
141614     	input  [5:0]  GenPrt_Req_Len1         ;
           	                                       
141615     	input         GenPrt_Req_Lock         ;
           	                                       
141616     	input  [2:0]  GenPrt_Req_Opc          ;
           	                                       
141617     	output        GenPrt_Req_Rdy          ;
           	                                       
141618     	input  [3:0]  GenPrt_Req_SeqId        ;
           	                                       
141619     	input         GenPrt_Req_SeqUnOrdered ;
           	                                       
141620     	input         GenPrt_Req_SeqUnique    ;
           	                                       
141621     	input  [7:0]  GenPrt_Req_User         ;
           	                                       
141622     	input         GenPrt_Req_Vld          ;
           	                                       
141623     	output [31:0] GenPrt_Rsp_Data         ;
           	                                       
141624     	output        GenPrt_Rsp_Last         ;
           	                                       
141625     	output [2:0]  GenPrt_Rsp_Opc          ;
           	                                       
141626     	input         GenPrt_Rsp_Rdy          ;
           	                                       
141627     	output [3:0]  GenPrt_Rsp_SeqId        ;
           	                                       
141628     	output        GenPrt_Rsp_SeqUnOrdered ;
           	                                       
141629     	output [1:0]  GenPrt_Rsp_Status       ;
           	                                       
141630     	output        GenPrt_Rsp_Vld          ;
           	                                       
141631     	input         Sys_Clk                 ;
           	                                       
141632     	input         Sys_Clk_ClkS            ;
           	                                       
141633     	input         Sys_Clk_En              ;
           	                                       
141634     	input         Sys_Clk_EnS             ;
           	                                       
141635     	input         Sys_Clk_RetRstN         ;
           	                                       
141636     	input         Sys_Clk_RstN            ;
           	                                       
141637     	input         Sys_Clk_Tm              ;
           	                                       
141638     	output        Sys_Pwr_Idle            ;
           	                                       
141639     	output        Sys_Pwr_WakeUp          ;
           	                                       
141640     	assign GenLcl_Req_Addr = GenPrt_Req_Addr;
           	                                         
141641     	assign GenLcl_Req_Be = GenPrt_Req_Be;
           	                                     
141642     	assign GenLcl_Req_BurstType = GenPrt_Req_BurstType;
           	                                                   
141643     	assign GenLcl_Req_Data = GenPrt_Req_Data;
           	                                         
141644     	assign GenLcl_Req_Last = GenPrt_Req_Last;
           	                                         
141645     	assign GenLcl_Req_Len1 = GenPrt_Req_Len1;
           	                                         
141646     	assign GenLcl_Req_Lock = GenPrt_Req_Lock;
           	                                         
141647     	assign GenLcl_Req_Opc = GenPrt_Req_Opc;
           	                                       
141648     	assign GenLcl_Req_SeqId = GenPrt_Req_SeqId;
           	                                           
141649     	assign GenLcl_Req_SeqUnOrdered = GenPrt_Req_SeqUnOrdered;
           	                                                         
141650     	assign GenLcl_Req_SeqUnique = GenPrt_Req_SeqUnique;
           	                                                   
141651     	assign GenLcl_Req_User = GenPrt_Req_User;
           	                                         
141652     	assign GenLcl_Req_Vld = GenPrt_Req_Vld;
           	                                       
141653     	assign GenLcl_Rsp_Rdy = GenPrt_Rsp_Rdy;
           	                                       
141654     	assign GenPrt_Req_Rdy = GenLcl_Req_Rdy;
           	                                       
141655     	assign GenPrt_Rsp_Data = GenLcl_Rsp_Data;
           	                                         
141656     	assign GenPrt_Rsp_Last = GenLcl_Rsp_Last;
           	                                         
141657     	assign GenPrt_Rsp_Opc = GenLcl_Rsp_Opc;
           	                                       
141658     	assign GenPrt_Rsp_SeqId = GenLcl_Rsp_SeqId;
           	                                           
141659     	assign GenPrt_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
           	                                                         
141660     	assign GenPrt_Rsp_Status = GenLcl_Rsp_Status;
           	                                             
141661     	assign GenPrt_Rsp_Vld = GenLcl_Rsp_Vld;
           	                                       
141662     	assign Sys_Pwr_Idle = 1'b1;
           	                           
141663     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
141664     endmodule
                    
141665     
           
141666     `timescale 1ps/1ps
                             
141667     module rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 (
                                                              
141668     	Rx_0
           	    
141669     ,	Rx_1
            	    
141670     ,	Rx_10
            	     
141671     ,	Rx_2
            	    
141672     ,	Rx_3
            	    
141673     ,	Rx_4
            	    
141674     ,	Rx_5
            	    
141675     ,	Rx_6
            	    
141676     ,	RxRdy
            	     
141677     ,	RxVld
            	     
141678     ,	Sys_Clk
            	       
141679     ,	Sys_Clk_ClkS
            	            
141680     ,	Sys_Clk_En
            	          
141681     ,	Sys_Clk_EnS
            	           
141682     ,	Sys_Clk_RetRstN
            	               
141683     ,	Sys_Clk_RstN
            	            
141684     ,	Sys_Clk_Tm
            	          
141685     ,	Sys_Pwr_Idle
            	            
141686     ,	Sys_Pwr_WakeUp
            	              
141687     ,	Tx_0
            	    
141688     ,	Tx_1
            	    
141689     ,	Tx_10
            	     
141690     ,	Tx_2
            	    
141691     ,	Tx_3
            	    
141692     ,	Tx_4
            	    
141693     ,	Tx_5
            	    
141694     ,	Tx_6
            	    
141695     ,	TxRdy
            	     
141696     ,	TxVld
            	     
141697     );
             
141698     	input  [31:0] Rx_0            ;
           	                               
141699     	input  [1:0]  Rx_1            ;
           	                               
141700     	input  [2:0]  Rx_10           ;
           	                               
141701     	input  [3:0]  Rx_2            ;
           	                               
141702     	input  [3:0]  Rx_3            ;
           	                               
141703     	input  [3:0]  Rx_4            ;
           	                               
141704     	input         Rx_5            ;
           	                               
141705     	input  [2:0]  Rx_6            ;
           	                               
141706     	output        RxRdy           ;
           	                               
141707     	input         RxVld           ;
           	                               
141708     	input         Sys_Clk         ;
           	                               
141709     	input         Sys_Clk_ClkS    ;
           	                               
141710     	input         Sys_Clk_En      ;
           	                               
141711     	input         Sys_Clk_EnS     ;
           	                               
141712     	input         Sys_Clk_RetRstN ;
           	                               
141713     	input         Sys_Clk_RstN    ;
           	                               
141714     	input         Sys_Clk_Tm      ;
           	                               
141715     	output        Sys_Pwr_Idle    ;
           	                               
141716     	output        Sys_Pwr_WakeUp  ;
           	                               
141717     	output [31:0] Tx_0            ;
           	                               
141718     	output [1:0]  Tx_1            ;
           	                               
141719     	output [2:0]  Tx_10           ;
           	                               
141720     	output [3:0]  Tx_2            ;
           	                               
141721     	output [3:0]  Tx_3            ;
           	                               
141722     	output [3:0]  Tx_4            ;
           	                               
141723     	output        Tx_5            ;
           	                               
141724     	output [2:0]  Tx_6            ;
           	                               
141725     	input         TxRdy           ;
           	                               
141726     	output        TxVld           ;
           	                               
141727     	reg  [2:0]  u_1cbd   ;
           	                      
141728     	reg  [3:0]  u_79a6   ;
           	                      
141729     	reg  [31:0] u_7c15   ;
           	                      
141730     	reg  [1:0]  u_8549   ;
           	                      
141731     	reg  [3:0]  u_9e8e   ;
           	                      
141732     	reg         u_c560   ;
           	                      
141733     	reg  [3:0]  u_d68f   ;
           	                      
141734     	reg  [2:0]  u_f0bb   ;
           	                      
141735     	wire        CeVld    ;
           	                      
141736     	wire [31:0] RxInt_0  ;
           	                      
141737     	wire [1:0]  RxInt_1  ;
           	                      
141738     	wire [2:0]  RxInt_10 ;
           	                      
141739     	wire [3:0]  RxInt_2  ;
           	                      
141740     	wire [3:0]  RxInt_3  ;
           	                      
141741     	wire [3:0]  RxInt_4  ;
           	                      
141742     	wire        RxInt_5  ;
           	                      
141743     	wire [2:0]  RxInt_6  ;
           	                      
141744     	reg         TxVld    ;
           	                      
141745     	reg         dontStop ;
           	                      
141746     	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
141747     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141748     		if ( ! Sys_Clk_RstN )
           		                     
141749     			TxVld <= #1.0 ( 1'b0 );
           			                       
141750     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
141751     	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
141752     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
141753     	assign RxInt_0 = Rx_0;
           	                      
141754     	assign CeVld = RxVld;
           	                     
141755     	assign Tx_0 = u_7c15;
           	                     
141756     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141757     		if ( ! Sys_Clk_RstN )
           		                     
141758     			u_7c15 <= #1.0 ( 32'b0 );
           			                         
141759     		else if ( CeVld & RxRdy )
           		                         
141760     			u_7c15 <= #1.0 ( RxInt_0 );
           			                           
141761     	assign RxInt_1 = Rx_1;
           	                      
141762     	assign Tx_1 = u_8549;
           	                     
141763     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141764     		if ( ! Sys_Clk_RstN )
           		                     
141765     			u_8549 <= #1.0 ( 2'b0 );
           			                        
141766     		else if ( CeVld & RxRdy )
           		                         
141767     			u_8549 <= #1.0 ( RxInt_1 );
           			                           
141768     	assign RxInt_10 = Rx_10;
           	                        
141769     	assign Tx_10 = u_f0bb;
           	                      
141770     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141771     		if ( ! Sys_Clk_RstN )
           		                     
141772     			u_f0bb <= #1.0 ( 3'b0 );
           			                        
141773     		else if ( CeVld & RxRdy )
           		                         
141774     			u_f0bb <= #1.0 ( RxInt_10 );
           			                            
141775     	assign RxInt_2 = Rx_2;
           	                      
141776     	assign Tx_2 = u_79a6;
           	                     
141777     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141778     		if ( ! Sys_Clk_RstN )
           		                     
141779     			u_79a6 <= #1.0 ( 4'b0 );
           			                        
141780     		else if ( CeVld & RxRdy )
           		                         
141781     			u_79a6 <= #1.0 ( RxInt_2 );
           			                           
141782     	assign RxInt_3 = Rx_3;
           	                      
141783     	assign Tx_3 = u_9e8e;
           	                     
141784     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141785     		if ( ! Sys_Clk_RstN )
           		                     
141786     			u_9e8e <= #1.0 ( 4'b0 );
           			                        
141787     		else if ( CeVld & RxRdy )
           		                         
141788     			u_9e8e <= #1.0 ( RxInt_3 );
           			                           
141789     	assign RxInt_4 = Rx_4;
           	                      
141790     	assign Tx_4 = u_d68f;
           	                     
141791     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141792     		if ( ! Sys_Clk_RstN )
           		                     
141793     			u_d68f <= #1.0 ( 4'b0 );
           			                        
141794     		else if ( CeVld & RxRdy )
           		                         
141795     			u_d68f <= #1.0 ( RxInt_4 );
           			                           
141796     	assign RxInt_5 = Rx_5;
           	                      
141797     	assign Tx_5 = u_c560;
           	                     
141798     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141799     		if ( ! Sys_Clk_RstN )
           		                     
141800     			u_c560 <= #1.0 ( 1'b0 );
           			                        
141801     		else if ( CeVld & RxRdy )
           		                         
141802     			u_c560 <= #1.0 ( RxInt_5 );
           			                           
141803     	assign RxInt_6 = Rx_6;
           	                      
141804     	assign Tx_6 = u_1cbd;
           	                     
141805     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141806     		if ( ! Sys_Clk_RstN )
           		                     
141807     			u_1cbd <= #1.0 ( 3'b0 );
           			                        
141808     		else if ( CeVld & RxRdy )
           		                         
141809     			u_1cbd <= #1.0 ( RxInt_6 );
           			                           
141810     	// synopsys translate_off
           	                         
141811     	// synthesis translate_off
           	                          
141812     	always @( posedge Sys_Clk )
           	                           
141813     		if ( Sys_Clk == 1'b1 )
           		                      
141814     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
141815     				dontStop = 0;
           				             
141816     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
141817     				if (!dontStop) begin
           				                    
141818     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
141819     					$stop;
           					      
141820     				end
           				   
141821     			end
           			   
141822     	// synthesis translate_on
           	                         
141823     	// synopsys translate_on
           	                        
141824     	endmodule
           	         
141825     
           
141826     `timescale 1ps/1ps
                             
141827     module rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 (
                                                      
141828     	Rx_0
           	    
141829     ,	Rx_2
            	    
141830     ,	Rx_4
            	    
141831     ,	RxRdy
            	     
141832     ,	RxVld
            	     
141833     ,	Sys_Clk
            	       
141834     ,	Sys_Clk_ClkS
            	            
141835     ,	Sys_Clk_En
            	          
141836     ,	Sys_Clk_EnS
            	           
141837     ,	Sys_Clk_RetRstN
            	               
141838     ,	Sys_Clk_RstN
            	            
141839     ,	Sys_Clk_Tm
            	          
141840     ,	Sys_Pwr_Idle
            	            
141841     ,	Sys_Pwr_WakeUp
            	              
141842     ,	Tx_0
            	    
141843     ,	Tx_2
            	    
141844     ,	Tx_4
            	    
141845     ,	TxRdy
            	     
141846     ,	TxVld
            	     
141847     );
             
141848     	input  [31:0] Rx_0            ;
           	                               
141849     	input         Rx_2            ;
           	                               
141850     	input  [3:0]  Rx_4            ;
           	                               
141851     	output        RxRdy           ;
           	                               
141852     	input         RxVld           ;
           	                               
141853     	input         Sys_Clk         ;
           	                               
141854     	input         Sys_Clk_ClkS    ;
           	                               
141855     	input         Sys_Clk_En      ;
           	                               
141856     	input         Sys_Clk_EnS     ;
           	                               
141857     	input         Sys_Clk_RetRstN ;
           	                               
141858     	input         Sys_Clk_RstN    ;
           	                               
141859     	input         Sys_Clk_Tm      ;
           	                               
141860     	output        Sys_Pwr_Idle    ;
           	                               
141861     	output        Sys_Pwr_WakeUp  ;
           	                               
141862     	output [31:0] Tx_0            ;
           	                               
141863     	output        Tx_2            ;
           	                               
141864     	output [3:0]  Tx_4            ;
           	                               
141865     	input         TxRdy           ;
           	                               
141866     	output        TxVld           ;
           	                               
141867     	reg         u_79a6   ;
           	                      
141868     	reg  [31:0] u_7c15   ;
           	                      
141869     	reg  [3:0]  u_9e8e   ;
           	                      
141870     	wire        CeVld    ;
           	                      
141871     	wire [31:0] RxInt_0  ;
           	                      
141872     	wire        RxInt_2  ;
           	                      
141873     	wire [3:0]  RxInt_4  ;
           	                      
141874     	reg         TxVld    ;
           	                      
141875     	reg         dontStop ;
           	                      
141876     	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
141877     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141878     		if ( ! Sys_Clk_RstN )
           		                     
141879     			TxVld <= #1.0 ( 1'b0 );
           			                       
141880     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
141881     	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
141882     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
141883     	assign RxInt_0 = Rx_0;
           	                      
141884     	assign CeVld = RxVld;
           	                     
141885     	assign Tx_0 = u_7c15;
           	                     
141886     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141887     		if ( ! Sys_Clk_RstN )
           		                     
141888     			u_7c15 <= #1.0 ( 32'b0 );
           			                         
141889     		else if ( CeVld & RxRdy )
           		                         
141890     			u_7c15 <= #1.0 ( RxInt_0 );
           			                           
141891     	assign RxInt_2 = Rx_2;
           	                      
141892     	assign Tx_2 = u_79a6;
           	                     
141893     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141894     		if ( ! Sys_Clk_RstN )
           		                     
141895     			u_79a6 <= #1.0 ( 1'b0 );
           			                        
141896     		else if ( CeVld & RxRdy )
           		                         
141897     			u_79a6 <= #1.0 ( RxInt_2 );
           			                           
141898     	assign RxInt_4 = Rx_4;
           	                      
141899     	assign Tx_4 = u_9e8e;
           	                     
141900     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141901     		if ( ! Sys_Clk_RstN )
           		                     
141902     			u_9e8e <= #1.0 ( 4'b0 );
           			                        
141903     		else if ( CeVld & RxRdy )
           		                         
141904     			u_9e8e <= #1.0 ( RxInt_4 );
           			                           
141905     	// synopsys translate_off
           	                         
141906     	// synthesis translate_off
           	                          
141907     	always @( posedge Sys_Clk )
           	                           
141908     		if ( Sys_Clk == 1'b1 )
           		                      
141909     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
141910     				dontStop = 0;
           				             
141911     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
141912     				if (!dontStop) begin
           				                    
141913     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
141914     					$stop;
           					      
141915     				end
           				   
141916     			end
           			   
141917     	// synthesis translate_on
           	                         
141918     	// synopsys translate_on
           	                        
141919     	endmodule
           	         
141920     
           
141921     `timescale 1ps/1ps
                             
141922     module rsnoc_z_H_R_N_A_G2_R_Req_c29ec720 (
                                                     
141923     	Axi_ar_addr
           	           
141924     ,	Axi_ar_burst
            	            
141925     ,	Axi_ar_cache
            	            
141926     ,	Axi_ar_id
            	         
141927     ,	Axi_ar_len
            	          
141928     ,	Axi_ar_lock
            	           
141929     ,	Axi_ar_prot
            	           
141930     ,	Axi_ar_ready
            	            
141931     ,	Axi_ar_size
            	           
141932     ,	Axi_ar_valid
            	            
141933     ,	Axi_aw_addr
            	           
141934     ,	Axi_aw_burst
            	            
141935     ,	Axi_aw_cache
            	            
141936     ,	Axi_aw_id
            	         
141937     ,	Axi_aw_len
            	          
141938     ,	Axi_aw_lock
            	           
141939     ,	Axi_aw_prot
            	           
141940     ,	Axi_aw_ready
            	            
141941     ,	Axi_aw_size
            	           
141942     ,	Axi_aw_valid
            	            
141943     ,	Axi_w_data
            	          
141944     ,	Axi_w_last
            	          
141945     ,	Axi_w_ready
            	           
141946     ,	Axi_w_strb
            	          
141947     ,	Axi_w_valid
            	           
141948     ,	Gen_Req_Addr
            	            
141949     ,	Gen_Req_Be
            	          
141950     ,	Gen_Req_BurstType
            	                 
141951     ,	Gen_Req_Data
            	            
141952     ,	Gen_Req_Last
            	            
141953     ,	Gen_Req_Len1
            	            
141954     ,	Gen_Req_Lock
            	            
141955     ,	Gen_Req_Opc
            	           
141956     ,	Gen_Req_Rdy
            	           
141957     ,	Gen_Req_SeqId
            	             
141958     ,	Gen_Req_SeqUnOrdered
            	                    
141959     ,	Gen_Req_SeqUnique
            	                 
141960     ,	Gen_Req_User
            	            
141961     ,	Gen_Req_Vld
            	           
141962     ,	LockAbort
            	         
141963     ,	PwrOn
            	     
141964     ,	Sys_Clk
            	       
141965     ,	Sys_Clk_ClkS
            	            
141966     ,	Sys_Clk_En
            	          
141967     ,	Sys_Clk_EnS
            	           
141968     ,	Sys_Clk_RetRstN
            	               
141969     ,	Sys_Clk_RstN
            	            
141970     ,	Sys_Clk_Tm
            	          
141971     ,	Sys_Pwr_Idle
            	            
141972     ,	Sys_Pwr_WakeUp
            	              
141973     );
             
141974     	output [31:0] Axi_ar_addr          ;
           	                                    
141975     	output [1:0]  Axi_ar_burst         ;
           	                                    
141976     	output [3:0]  Axi_ar_cache         ;
           	                                    
141977     	output [3:0]  Axi_ar_id            ;
           	                                    
141978     	output [3:0]  Axi_ar_len           ;
           	                                    
141979     	output        Axi_ar_lock          ;
           	                                    
141980     	output [2:0]  Axi_ar_prot          ;
           	                                    
141981     	input         Axi_ar_ready         ;
           	                                    
141982     	output [2:0]  Axi_ar_size          ;
           	                                    
141983     	output        Axi_ar_valid         ;
           	                                    
141984     	output [31:0] Axi_aw_addr          ;
           	                                    
141985     	output [1:0]  Axi_aw_burst         ;
           	                                    
141986     	output [3:0]  Axi_aw_cache         ;
           	                                    
141987     	output [3:0]  Axi_aw_id            ;
           	                                    
141988     	output [3:0]  Axi_aw_len           ;
           	                                    
141989     	output        Axi_aw_lock          ;
           	                                    
141990     	output [2:0]  Axi_aw_prot          ;
           	                                    
141991     	input         Axi_aw_ready         ;
           	                                    
141992     	output [2:0]  Axi_aw_size          ;
           	                                    
141993     	output        Axi_aw_valid         ;
           	                                    
141994     	output [31:0] Axi_w_data           ;
           	                                    
141995     	output        Axi_w_last           ;
           	                                    
141996     	input         Axi_w_ready          ;
           	                                    
141997     	output [3:0]  Axi_w_strb           ;
           	                                    
141998     	output        Axi_w_valid          ;
           	                                    
141999     	input  [31:0] Gen_Req_Addr         ;
           	                                    
142000     	input  [3:0]  Gen_Req_Be           ;
           	                                    
142001     	input         Gen_Req_BurstType    ;
           	                                    
142002     	input  [31:0] Gen_Req_Data         ;
           	                                    
142003     	input         Gen_Req_Last         ;
           	                                    
142004     	input  [5:0]  Gen_Req_Len1         ;
           	                                    
142005     	input         Gen_Req_Lock         ;
           	                                    
142006     	input  [2:0]  Gen_Req_Opc          ;
           	                                    
142007     	output        Gen_Req_Rdy          ;
           	                                    
142008     	input  [3:0]  Gen_Req_SeqId        ;
           	                                    
142009     	input         Gen_Req_SeqUnOrdered ;
           	                                    
142010     	input         Gen_Req_SeqUnique    ;
           	                                    
142011     	input  [7:0]  Gen_Req_User         ;
           	                                    
142012     	input         Gen_Req_Vld          ;
           	                                    
142013     	output        LockAbort            ;
           	                                    
142014     	input         PwrOn                ;
           	                                    
142015     	input         Sys_Clk              ;
           	                                    
142016     	input         Sys_Clk_ClkS         ;
           	                                    
142017     	input         Sys_Clk_En           ;
           	                                    
142018     	input         Sys_Clk_EnS          ;
           	                                    
142019     	input         Sys_Clk_RetRstN      ;
           	                                    
142020     	input         Sys_Clk_RstN         ;
           	                                    
142021     	input         Sys_Clk_Tm           ;
           	                                    
142022     	output        Sys_Pwr_Idle         ;
           	                                    
142023     	output        Sys_Pwr_WakeUp       ;
           	                                    
142024     	reg         u_14a              ;
           	                                
142025     	wire [31:0] u_2393             ;
           	                                
142026     	wire [31:0] u_2e3f_0           ;
           	                                
142027     	wire        u_2e3f_2           ;
           	                                
142028     	wire [3:0]  u_2e3f_4           ;
           	                                
142029     	wire        u_336              ;
           	                                
142030     	wire [31:0] u_474f_0           ;
           	                                
142031     	wire [1:0]  u_474f_1           ;
           	                                
142032     	wire [2:0]  u_474f_10          ;
           	                                
142033     	wire [3:0]  u_474f_2           ;
           	                                
142034     	wire [3:0]  u_474f_3           ;
           	                                
142035     	wire [3:0]  u_474f_4           ;
           	                                
142036     	wire        u_474f_5           ;
           	                                
142037     	wire [2:0]  u_474f_6           ;
           	                                
142038     	wire        u_574              ;
           	                                
142039     	wire        u_614              ;
           	                                
142040     	wire [31:0] u_6808_0           ;
           	                                
142041     	wire [1:0]  u_6808_1           ;
           	                                
142042     	wire [2:0]  u_6808_10          ;
           	                                
142043     	wire [3:0]  u_6808_2           ;
           	                                
142044     	wire [3:0]  u_6808_3           ;
           	                                
142045     	wire [3:0]  u_6808_4           ;
           	                                
142046     	wire        u_6808_5           ;
           	                                
142047     	wire [2:0]  u_6808_6           ;
           	                                
142048     	wire [2:0]  u_761f             ;
           	                                
142049     	reg  [2:0]  u_7c15             ;
           	                                
142050     	wire        u_8130             ;
           	                                
142051     	wire [31:0] u_828c             ;
           	                                
142052     	reg  [3:0]  u_9820             ;
           	                                
142053     	wire [31:0] u_a246_0           ;
           	                                
142054     	wire [1:0]  u_a246_1           ;
           	                                
142055     	wire [2:0]  u_a246_10          ;
           	                                
142056     	wire [3:0]  u_a246_2           ;
           	                                
142057     	wire [3:0]  u_a246_3           ;
           	                                
142058     	wire [3:0]  u_a246_4           ;
           	                                
142059     	wire        u_a246_5           ;
           	                                
142060     	wire [2:0]  u_a246_6           ;
           	                                
142061     	wire [3:0]  u_b175             ;
           	                                
142062     	wire [31:0] u_b31_0            ;
           	                                
142063     	wire [1:0]  u_b31_1            ;
           	                                
142064     	wire [2:0]  u_b31_10           ;
           	                                
142065     	wire [3:0]  u_b31_2            ;
           	                                
142066     	wire [3:0]  u_b31_3            ;
           	                                
142067     	wire [3:0]  u_b31_4            ;
           	                                
142068     	wire        u_b31_5            ;
           	                                
142069     	wire [2:0]  u_b31_6            ;
           	                                
142070     	wire [3:0]  u_d49a             ;
           	                                
142071     	wire [31:0] u_d641_0           ;
           	                                
142072     	wire        u_d641_2           ;
           	                                
142073     	wire [3:0]  u_d641_4           ;
           	                                
142074     	wire [1:0]  u_dade             ;
           	                                
142075     	reg         u_f766             ;
           	                                
142076     	wire [6:0]  upreStrm_AddrLsb   ;
           	                                
142077     	wire [7:0]  upreStrm_Len1W     ;
           	                                
142078     	wire [3:0]  upreStrm_StrmWidth ;
           	                                
142079     	reg  [6:0]  AddrLsb            ;
           	                                
142080     	wire [31:0] ArAddr             ;
           	                                
142081     	wire [31:0] AwAddr             ;
           	                                
142082     	wire [31:0] AxiAr_Addr         ;
           	                                
142083     	wire [1:0]  AxiAr_Burst        ;
           	                                
142084     	wire [3:0]  AxiAr_Cache        ;
           	                                
142085     	wire [3:0]  AxiAr_Id           ;
           	                                
142086     	wire [3:0]  AxiAr_Len          ;
           	                                
142087     	wire        AxiAr_Lock         ;
           	                                
142088     	wire [2:0]  AxiAr_Prot         ;
           	                                
142089     	wire        AxiAr_Ready        ;
           	                                
142090     	wire [2:0]  AxiAr_Size         ;
           	                                
142091     	wire        AxiAr_Valid        ;
           	                                
142092     	wire [31:0] AxiArD_Addr        ;
           	                                
142093     	wire [1:0]  AxiArD_Burst       ;
           	                                
142094     	wire [3:0]  AxiArD_Cache       ;
           	                                
142095     	wire [3:0]  AxiArD_Id          ;
           	                                
142096     	wire [3:0]  AxiArD_Len         ;
           	                                
142097     	wire        AxiArD_Lock        ;
           	                                
142098     	wire [2:0]  AxiArD_Prot        ;
           	                                
142099     	wire        AxiArD_Ready       ;
           	                                
142100     	wire [2:0]  AxiArD_Size        ;
           	                                
142101     	wire        AxiArD_Valid       ;
           	                                
142102     	wire [31:0] AxiArDB_Addr       ;
           	                                
142103     	wire [1:0]  AxiArDB_Burst      ;
           	                                
142104     	wire [3:0]  AxiArDB_Cache      ;
           	                                
142105     	wire [3:0]  AxiArDB_Id         ;
           	                                
142106     	wire [3:0]  AxiArDB_Len        ;
           	                                
142107     	wire        AxiArDB_Lock       ;
           	                                
142108     	wire [2:0]  AxiArDB_Prot       ;
           	                                
142109     	wire        AxiArDB_Ready      ;
           	                                
142110     	wire [2:0]  AxiArDB_Size       ;
           	                                
142111     	wire        AxiArDB_Valid      ;
           	                                
142112     	wire        AxiArPwr_Idle      ;
           	                                
142113     	wire        AxiArPwr_WakeUp    ;
           	                                
142114     	wire        AxiArReady         ;
           	                                
142115     	wire [31:0] AxiAw_Addr         ;
           	                                
142116     	wire [1:0]  AxiAw_Burst        ;
           	                                
142117     	wire [3:0]  AxiAw_Cache        ;
           	                                
142118     	wire [3:0]  AxiAw_Id           ;
           	                                
142119     	wire [3:0]  AxiAw_Len          ;
           	                                
142120     	wire        AxiAw_Lock         ;
           	                                
142121     	wire [2:0]  AxiAw_Prot         ;
           	                                
142122     	wire        AxiAw_Ready        ;
           	                                
142123     	wire [2:0]  AxiAw_Size         ;
           	                                
142124     	wire        AxiAw_Valid        ;
           	                                
142125     	wire [31:0] AxiAwB_Addr        ;
           	                                
142126     	wire [1:0]  AxiAwB_Burst       ;
           	                                
142127     	wire [3:0]  AxiAwB_Cache       ;
           	                                
142128     	wire [3:0]  AxiAwB_Id          ;
           	                                
142129     	wire [3:0]  AxiAwB_Len         ;
           	                                
142130     	wire        AxiAwB_Lock        ;
           	                                
142131     	wire [2:0]  AxiAwB_Prot        ;
           	                                
142132     	wire        AxiAwB_Ready       ;
           	                                
142133     	wire [2:0]  AxiAwB_Size        ;
           	                                
142134     	wire        AxiAwB_Valid       ;
           	                                
142135     	wire        AxiAwPwr_Idle      ;
           	                                
142136     	wire        AxiAwPwr_WakeUp    ;
           	                                
142137     	wire        AxiAwReady         ;
           	                                
142138     	wire [3:0]  AxiLen             ;
           	                                
142139     	wire        AxiRdy             ;
           	                                
142140     	wire [2:0]  AxiSize            ;
           	                                
142141     	wire [31:0] AxiW_Data          ;
           	                                
142142     	wire        AxiW_Last          ;
           	                                
142143     	wire        AxiW_Ready         ;
           	                                
142144     	wire [3:0]  AxiW_Strb          ;
           	                                
142145     	wire        AxiW_Valid         ;
           	                                
142146     	wire        AxiWPwr_Idle       ;
           	                                
142147     	wire        AxiWPwr_WakeUp     ;
           	                                
142148     	wire        EnIdReg            ;
           	                                
142149     	wire        EnRegReq           ;
           	                                
142150     	wire        EnStream           ;
           	                                
142151     	wire [31:0] GenAddrForLen      ;
           	                                
142152     	wire [5:0]  GenAddrLsbEnd      ;
           	                                
142153     	wire [5:0]  GenReqLen1         ;
           	                                
142154     	wire        IllStrmBurst       ;
           	                                
142155     	wire        IllStrmLen1W       ;
           	                                
142156     	wire        IllStrmWidth       ;
           	                                
142157     	wire        IsLastReq          ;
           	                                
142158     	wire        IsRd               ;
           	                                
142159     	wire        IsReqInc           ;
           	                                
142160     	wire        IsReqWrap          ;
           	                                
142161     	wire        IsWr               ;
           	                                
142162     	wire        IsWrData           ;
           	                                
142163     	reg  [7:0]  Len1W              ;
           	                                
142164     	wire [2:0]  OneWdSize          ;
           	                                
142165     	wire [6:0]  PreAddrLsb         ;
           	                                
142166     	wire [7:0]  PreLen1W           ;
           	                                
142167     	wire [3:0]  PreStrmWidth       ;
           	                                
142168     	wire [3:0]  ReqAxiLength       ;
           	                                
142169     	wire [2:0]  ReqAxiSize         ;
           	                                
142170     	wire [3:0]  ReqBeLitE          ;
           	                                
142171     	wire [1:0]  ReqBurst           ;
           	                                
142172     	wire [3:0]  ReqCacheMap        ;
           	                                
142173     	wire [31:0] ReqDataLitE        ;
           	                                
142174     	reg         ReqHead            ;
           	                                
142175     	wire [3:0]  ReqId              ;
           	                                
142176     	wire        ReqIsAbort         ;
           	                                
142177     	wire        ReqIsPre           ;
           	                                
142178     	wire        ReqIsPreStrm       ;
           	                                
142179     	wire        ReqIsVld           ;
           	                                
142180     	wire [1:0]  ReqLock            ;
           	                                
142181     	wire [2:0]  ReqOpcReg          ;
           	                                
142182     	wire [2:0]  ReqProtMap         ;
           	                                
142183     	wire        ReqPwr_WakeUp      ;
           	                                
142184     	wire [3:0]  ReqSeqIdReg        ;
           	                                
142185     	wire        RstWrAddrCyN       ;
           	                                
142186     	reg  [2:0]  StrmWidth          ;
           	                                
142187     	wire        WrAddrCyN          ;
           	                                
142188     	wire        WrDataNotVld       ;
           	                                
142189     	reg         dontStop           ;
           	                                
142190     	assign ReqIsVld = Gen_Req_Vld;
           	                              
142191     	assign AxiArDB_Ready = u_336;
           	                             
142192     	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
142193     	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
142194     	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
142195     	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
142196     	assign ReqDataLitE = { Gen_Req_Data [7:0] , Gen_Req_Data [15:8] , Gen_Req_Data [23:16] , Gen_Req_Data [31:24] };
           	                                                                                                                
142197     	assign AxiW_Data = ReqDataLitE & { 32 { 1'b1 }  };
           	                                                  
142198     	assign u_2e3f_0 = AxiW_Data;
           	                            
142199     	assign AxiW_Last = Gen_Req_Last;
           	                                
142200     	assign u_2e3f_2 = AxiW_Last;
           	                            
142201     	assign ReqBeLitE = { Gen_Req_Be [0] , Gen_Req_Be [1] , Gen_Req_Be [2] , Gen_Req_Be [3] };
           	                                                                                         
142202     	assign AxiW_Strb = ReqBeLitE;
           	                             
142203     	assign u_2e3f_4 = AxiW_Strb;
           	                            
142204     	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
142205     	assign IsWrData = IsWr;
           	                       
142206     	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
142207     	assign u_2393 = Gen_Req_Data;
           	                             
142208     	assign u_828c = u_2393;
           	                       
142209     	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
142210     	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
142211     	assign u_d49a = Gen_Req_Data [31:28];
           	                                     
142212     	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141309     		,
           		 
141310     		TxBypData
           		         
141311     		};
           		  
141312     	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
           	                                                             
141313     	assign TxLcl_Head = TxIn_Head;
           	                              
141314     	assign Tx_Head = TxLcl_Head;
           	                            
141315     	assign TxLcl_Tail = TxIn_Tail;
           	                              
141316     	assign Tx_Tail = TxLcl_Tail;
           	                            
141317     	assign TxLcl_Vld = TxIn_Vld;
           	                            
141318     	assign Tx_Vld = TxLcl_Vld;
           	                          
141319     	assign WakeUp_Other = 1'b0;
           	                           
141320     	assign u_a9bf_Data_Last = RxIn_Data [37];
           	                                         
141321     	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
           	                                           
141322     	assign u_a9bf_Data_Err = RxIn_Data [36];
           	                                        
141323     	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
           	                                         
141324     	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
           	                                              
141325     	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
           	                                                     
141326     	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
141327     	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
           	                                                         
141328     	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
           	                                             
141329     	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
           	                                                     
141330     	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
141331     	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
           	                                                         
141332     	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
           	                                              
141333     	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
           	                                                     
141334     	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
141335     	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
           	                                                         
141336     	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
           	                                              
141337     	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
           	                                                     
141338     	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
141339     	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
           	                                                         
141340     	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
           	                                             
141341     	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
           	                                             
141342     	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
           	                                           
141343     	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
           	                                         
141344     	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
           	                                         
141345     	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
           	                                         
141346     	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
           	                                           
141347     	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
           	                                         
141348     	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
           	                                           
141349     	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
           	                                         
141350     	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
           	                                           
141351     	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
           	                                         
141352     	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
           	                                          
141353     	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
           	                                       
141354     	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
           	                                               
141355     	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
           	                                               
141356     	assign u_fd35_Data_Last = TxIn_Data [37];
           	                                         
141357     	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
           	                                           
141358     	assign u_fd35_Data_Err = TxIn_Data [36];
           	                                        
141359     	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
           	                                         
141360     	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
           	                                              
141361     	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
           	                                                     
141362     	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
141363     	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
           	                                                         
141364     	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
           	                                             
141365     	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
           	                                                     
141366     	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
141367     	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
           	                                                         
141368     	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
           	                                              
141369     	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
           	                                                     
141370     	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
141371     	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
           	                                                         
141372     	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
           	                                              
141373     	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
           	                                                     
141374     	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
141375     	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
           	                                                         
141376     	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
           	                                             
141377     	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
           	                                             
141378     	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
           	                                           
141379     	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
           	                                         
141380     	assign u_fd35_Hdr_Lock = TxIn_Data [107];
           	                                         
141381     	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
           	                                         
141382     	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
           	                                           
141383     	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
           	                                         
141384     	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
           	                                           
141385     	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
           	                                         
141386     	assign u_fd35_Hdr_User = TxIn_Data [48:41];
           	                                           
141387     	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
           	                                         
141388     	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
           	                                          
141389     	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
           	                                       
141390     	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
           	                                               
141391     	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
           	                                               
141392     	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
141393     	// synopsys translate_off
           	                         
141394     	// synthesis translate_off
           	                          
141395     	always @( posedge Sys_Clk )
           	                           
141396     		if ( Sys_Clk == 1'b1 )
           		                      
141397     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
141398     				dontStop = 0;
           				             
141399     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
141400     				if (!dontStop) begin
           				                    
141401     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
141402     					$stop;
           					      
141403     				end
           				   
141404     			end
           			   
141405     	// synthesis translate_on
           	                         
141406     	// synopsys translate_on
           	                        
141407     	endmodule
           	         
141408     
           
141409     
           
141410     
           
141411     // FlexNoC version    : 4.7.0
                                        
141412     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
141413     // Exported Structure : /Specification.Architecture.Structure
                                                                        
141414     // ExportOption       : /verilog
                                           
141415     
           
141416     `timescale 1ps/1ps
                             
141417     module rsnoc_z_H_R_G_U_P_U_5512aa03 (
                                                
141418     	GenLcl_Req_Addr
           	               
141419     ,	GenLcl_Req_Be
            	             
141420     ,	GenLcl_Req_BurstType
            	                    
141421     ,	GenLcl_Req_Data
            	               
141422     ,	GenLcl_Req_Last
            	               
141423     ,	GenLcl_Req_Len1
            	               
141424     ,	GenLcl_Req_Lock
            	               
141425     ,	GenLcl_Req_Opc
            	              
141426     ,	GenLcl_Req_Rdy
            	              
141427     ,	GenLcl_Req_SeqId
            	                
141428     ,	GenLcl_Req_SeqUnOrdered
            	                       
141429     ,	GenLcl_Req_SeqUnique
            	                    
141430     ,	GenLcl_Req_User
            	               
141431     ,	GenLcl_Req_Vld
            	              
141432     ,	GenLcl_Rsp_Data
            	               
141433     ,	GenLcl_Rsp_Last
            	               
141434     ,	GenLcl_Rsp_Opc
            	              
141435     ,	GenLcl_Rsp_Rdy
            	              
141436     ,	GenLcl_Rsp_SeqId
            	                
141437     ,	GenLcl_Rsp_SeqUnOrdered
            	                       
141438     ,	GenLcl_Rsp_Status
            	                 
141439     ,	GenLcl_Rsp_Vld
            	              
141440     ,	GenPrt_Req_Addr
            	               
141441     ,	GenPrt_Req_Be
            	             
141442     ,	GenPrt_Req_BurstType
            	                    
141443     ,	GenPrt_Req_Data
            	               
141444     ,	GenPrt_Req_Last
            	               
141445     ,	GenPrt_Req_Len1
            	               
141446     ,	GenPrt_Req_Lock
            	               
141447     ,	GenPrt_Req_Opc
            	              
141448     ,	GenPrt_Req_Rdy
            	              
141449     ,	GenPrt_Req_SeqId
            	                
141450     ,	GenPrt_Req_SeqUnOrdered
            	                       
141451     ,	GenPrt_Req_SeqUnique
            	                    
141452     ,	GenPrt_Req_User
            	               
141453     ,	GenPrt_Req_Vld
            	              
141454     ,	GenPrt_Rsp_Data
            	               
141455     ,	GenPrt_Rsp_Last
            	               
141456     ,	GenPrt_Rsp_Opc
            	              
141457     ,	GenPrt_Rsp_Rdy
            	              
141458     ,	GenPrt_Rsp_SeqId
            	                
141459     ,	GenPrt_Rsp_SeqUnOrdered
            	                       
141460     ,	GenPrt_Rsp_Status
            	                 
141461     ,	GenPrt_Rsp_Vld
            	              
141462     );
             
141463     	output [31:0] GenLcl_Req_Addr         ;
           	                                       
141464     	output [3:0]  GenLcl_Req_Be           ;
           	                                       
141465     	output        GenLcl_Req_BurstType    ;
           	                                       
141466     	output [31:0] GenLcl_Req_Data         ;
           	                                       
141467     	output        GenLcl_Req_Last         ;
           	                                       
141468     	output [5:0]  GenLcl_Req_Len1         ;
           	                                       
141469     	output        GenLcl_Req_Lock         ;
           	                                       
141470     	output [2:0]  GenLcl_Req_Opc          ;
           	                                       
141471     	input         GenLcl_Req_Rdy          ;
           	                                       
141472     	output [3:0]  GenLcl_Req_SeqId        ;
           	                                       
141473     	output        GenLcl_Req_SeqUnOrdered ;
           	                                       
141474     	output        GenLcl_Req_SeqUnique    ;
           	                                       
141475     	output [7:0]  GenLcl_Req_User         ;
           	                                       
141476     	output        GenLcl_Req_Vld          ;
           	                                       
141477     	input  [31:0] GenLcl_Rsp_Data         ;
           	                                       
141478     	input         GenLcl_Rsp_Last         ;
           	                                       
141479     	input  [2:0]  GenLcl_Rsp_Opc          ;
           	                                       
141480     	output        GenLcl_Rsp_Rdy          ;
           	                                       
141481     	input  [3:0]  GenLcl_Rsp_SeqId        ;
           	                                       
141482     	input         GenLcl_Rsp_SeqUnOrdered ;
           	                                       
141483     	input  [1:0]  GenLcl_Rsp_Status       ;
           	                                       
141484     	input         GenLcl_Rsp_Vld          ;
           	                                       
141485     	input  [31:0] GenPrt_Req_Addr         ;
           	                                       
141486     	input  [3:0]  GenPrt_Req_Be           ;
           	                                       
141487     	input         GenPrt_Req_BurstType    ;
           	                                       
141488     	input  [31:0] GenPrt_Req_Data         ;
           	                                       
141489     	input         GenPrt_Req_Last         ;
           	                                       
141490     	input  [5:0]  GenPrt_Req_Len1         ;
           	                                       
141491     	input         GenPrt_Req_Lock         ;
           	                                       
141492     	input  [2:0]  GenPrt_Req_Opc          ;
           	                                       
141493     	output        GenPrt_Req_Rdy          ;
           	                                       
141494     	input  [3:0]  GenPrt_Req_SeqId        ;
           	                                       
141495     	input         GenPrt_Req_SeqUnOrdered ;
           	                                       
141496     	input         GenPrt_Req_SeqUnique    ;
           	                                       
141497     	input  [7:0]  GenPrt_Req_User         ;
           	                                       
141498     	input         GenPrt_Req_Vld          ;
           	                                       
141499     	output [31:0] GenPrt_Rsp_Data         ;
           	                                       
141500     	output        GenPrt_Rsp_Last         ;
           	                                       
141501     	output [2:0]  GenPrt_Rsp_Opc          ;
           	                                       
141502     	input         GenPrt_Rsp_Rdy          ;
           	                                       
141503     	output [3:0]  GenPrt_Rsp_SeqId        ;
           	                                       
141504     	output        GenPrt_Rsp_SeqUnOrdered ;
           	                                       
141505     	output [1:0]  GenPrt_Rsp_Status       ;
           	                                       
141506     	output        GenPrt_Rsp_Vld          ;
           	                                       
141507     	assign GenLcl_Req_Addr = GenPrt_Req_Addr;
           	                                         
141508     	assign GenLcl_Req_Be = GenPrt_Req_Be;
           	                                     
141509     	assign GenLcl_Req_BurstType = GenPrt_Req_BurstType;
           	                                                   
141510     	assign GenLcl_Req_Data = GenPrt_Req_Data;
           	                                         
141511     	assign GenLcl_Req_Last = GenPrt_Req_Last;
           	                                         
141512     	assign GenLcl_Req_Len1 = GenPrt_Req_Len1;
           	                                         
141513     	assign GenLcl_Req_Lock = GenPrt_Req_Lock;
           	                                         
141514     	assign GenLcl_Req_Opc = GenPrt_Req_Opc;
           	                                       
141515     	assign GenLcl_Req_SeqId = GenPrt_Req_SeqId;
           	                                           
141516     	assign GenLcl_Req_SeqUnOrdered = GenPrt_Req_SeqUnOrdered;
           	                                                         
141517     	assign GenLcl_Req_SeqUnique = GenPrt_Req_SeqUnique;
           	                                                   
141518     	assign GenLcl_Req_User = GenPrt_Req_User;
           	                                         
141519     	assign GenLcl_Req_Vld = GenPrt_Req_Vld;
           	                                       
141520     	assign GenLcl_Rsp_Rdy = GenPrt_Rsp_Rdy;
           	                                       
141521     	assign GenPrt_Req_Rdy = GenLcl_Req_Rdy;
           	                                       
141522     	assign GenPrt_Rsp_Data = GenLcl_Rsp_Data;
           	                                         
141523     	assign GenPrt_Rsp_Last = GenLcl_Rsp_Last;
           	                                         
141524     	assign GenPrt_Rsp_Opc = GenLcl_Rsp_Opc;
           	                                       
141525     	assign GenPrt_Rsp_SeqId = GenLcl_Rsp_SeqId;
           	                                           
141526     	assign GenPrt_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
           	                                                         
141527     	assign GenPrt_Rsp_Status = GenLcl_Rsp_Status;
           	                                             
141528     	assign GenPrt_Rsp_Vld = GenLcl_Rsp_Vld;
           	                                       
141529     endmodule
                    
141530     
           
141531     `timescale 1ps/1ps
                             
141532     module rsnoc_z_H_R_G_U_Q_U_853f9d663c (
                                                  
141533     	GenLcl_Req_Addr
           	               
141534     ,	GenLcl_Req_Be
            	             
141535     ,	GenLcl_Req_BurstType
            	                    
141536     ,	GenLcl_Req_Data
            	               
141537     ,	GenLcl_Req_Last
            	               
141538     ,	GenLcl_Req_Len1
            	               
141539     ,	GenLcl_Req_Lock
            	               
141540     ,	GenLcl_Req_Opc
            	              
141541     ,	GenLcl_Req_Rdy
            	              
141542     ,	GenLcl_Req_SeqId
            	                
141543     ,	GenLcl_Req_SeqUnOrdered
            	                       
141544     ,	GenLcl_Req_SeqUnique
            	                    
141545     ,	GenLcl_Req_User
            	               
141546     ,	GenLcl_Req_Vld
            	              
141547     ,	GenLcl_Rsp_Data
            	               
141548     ,	GenLcl_Rsp_Last
            	               
141549     ,	GenLcl_Rsp_Opc
            	              
141550     ,	GenLcl_Rsp_Rdy
            	              
141551     ,	GenLcl_Rsp_SeqId
            	                
141552     ,	GenLcl_Rsp_SeqUnOrdered
            	                       
141553     ,	GenLcl_Rsp_Status
            	                 
141554     ,	GenLcl_Rsp_Vld
            	              
141555     ,	GenPrt_Req_Addr
            	               
141556     ,	GenPrt_Req_Be
            	             
141557     ,	GenPrt_Req_BurstType
            	                    
141558     ,	GenPrt_Req_Data
            	               
141559     ,	GenPrt_Req_Last
            	               
141560     ,	GenPrt_Req_Len1
            	               
141561     ,	GenPrt_Req_Lock
            	               
141562     ,	GenPrt_Req_Opc
            	              
141563     ,	GenPrt_Req_Rdy
            	              
141564     ,	GenPrt_Req_SeqId
            	                
141565     ,	GenPrt_Req_SeqUnOrdered
            	                       
141566     ,	GenPrt_Req_SeqUnique
            	                    
141567     ,	GenPrt_Req_User
            	               
141568     ,	GenPrt_Req_Vld
            	              
141569     ,	GenPrt_Rsp_Data
            	               
141570     ,	GenPrt_Rsp_Last
            	               
141571     ,	GenPrt_Rsp_Opc
            	              
141572     ,	GenPrt_Rsp_Rdy
            	              
141573     ,	GenPrt_Rsp_SeqId
            	                
141574     ,	GenPrt_Rsp_SeqUnOrdered
            	                       
141575     ,	GenPrt_Rsp_Status
            	                 
141576     ,	GenPrt_Rsp_Vld
            	              
141577     ,	Sys_Clk
            	       
141578     ,	Sys_Clk_ClkS
            	            
141579     ,	Sys_Clk_En
            	          
141580     ,	Sys_Clk_EnS
            	           
141581     ,	Sys_Clk_RetRstN
            	               
141582     ,	Sys_Clk_RstN
            	            
141583     ,	Sys_Clk_Tm
            	          
141584     ,	Sys_Pwr_Idle
            	            
141585     ,	Sys_Pwr_WakeUp
            	              
141586     );
             
141587     	output [31:0] GenLcl_Req_Addr         ;
           	                                       
141588     	output [3:0]  GenLcl_Req_Be           ;
           	                                       
141589     	output        GenLcl_Req_BurstType    ;
           	                                       
141590     	output [31:0] GenLcl_Req_Data         ;
           	                                       
141591     	output        GenLcl_Req_Last         ;
           	                                       
141592     	output [5:0]  GenLcl_Req_Len1         ;
           	                                       
141593     	output        GenLcl_Req_Lock         ;
           	                                       
141594     	output [2:0]  GenLcl_Req_Opc          ;
           	                                       
141595     	input         GenLcl_Req_Rdy          ;
           	                                       
141596     	output [3:0]  GenLcl_Req_SeqId        ;
           	                                       
141597     	output        GenLcl_Req_SeqUnOrdered ;
           	                                       
141598     	output        GenLcl_Req_SeqUnique    ;
           	                                       
141599     	output [7:0]  GenLcl_Req_User         ;
           	                                       
141600     	output        GenLcl_Req_Vld          ;
           	                                       
141601     	input  [31:0] GenLcl_Rsp_Data         ;
           	                                       
141602     	input         GenLcl_Rsp_Last         ;
           	                                       
141603     	input  [2:0]  GenLcl_Rsp_Opc          ;
           	                                       
141604     	output        GenLcl_Rsp_Rdy          ;
           	                                       
141605     	input  [3:0]  GenLcl_Rsp_SeqId        ;
           	                                       
141606     	input         GenLcl_Rsp_SeqUnOrdered ;
           	                                       
141607     	input  [1:0]  GenLcl_Rsp_Status       ;
           	                                       
141608     	input         GenLcl_Rsp_Vld          ;
           	                                       
141609     	input  [31:0] GenPrt_Req_Addr         ;
           	                                       
141610     	input  [3:0]  GenPrt_Req_Be           ;
           	                                       
141611     	input         GenPrt_Req_BurstType    ;
           	                                       
141612     	input  [31:0] GenPrt_Req_Data         ;
           	                                       
141613     	input         GenPrt_Req_Last         ;
           	                                       
141614     	input  [5:0]  GenPrt_Req_Len1         ;
           	                                       
141615     	input         GenPrt_Req_Lock         ;
           	                                       
141616     	input  [2:0]  GenPrt_Req_Opc          ;
           	                                       
141617     	output        GenPrt_Req_Rdy          ;
           	                                       
141618     	input  [3:0]  GenPrt_Req_SeqId        ;
           	                                       
141619     	input         GenPrt_Req_SeqUnOrdered ;
           	                                       
141620     	input         GenPrt_Req_SeqUnique    ;
           	                                       
141621     	input  [7:0]  GenPrt_Req_User         ;
           	                                       
141622     	input         GenPrt_Req_Vld          ;
           	                                       
141623     	output [31:0] GenPrt_Rsp_Data         ;
           	                                       
141624     	output        GenPrt_Rsp_Last         ;
           	                                       
141625     	output [2:0]  GenPrt_Rsp_Opc          ;
           	                                       
141626     	input         GenPrt_Rsp_Rdy          ;
           	                                       
141627     	output [3:0]  GenPrt_Rsp_SeqId        ;
           	                                       
141628     	output        GenPrt_Rsp_SeqUnOrdered ;
           	                                       
141629     	output [1:0]  GenPrt_Rsp_Status       ;
           	                                       
141630     	output        GenPrt_Rsp_Vld          ;
           	                                       
141631     	input         Sys_Clk                 ;
           	                                       
141632     	input         Sys_Clk_ClkS            ;
           	                                       
141633     	input         Sys_Clk_En              ;
           	                                       
141634     	input         Sys_Clk_EnS             ;
           	                                       
141635     	input         Sys_Clk_RetRstN         ;
           	                                       
141636     	input         Sys_Clk_RstN            ;
           	                                       
141637     	input         Sys_Clk_Tm              ;
           	                                       
141638     	output        Sys_Pwr_Idle            ;
           	                                       
141639     	output        Sys_Pwr_WakeUp          ;
           	                                       
141640     	assign GenLcl_Req_Addr = GenPrt_Req_Addr;
           	                                         
141641     	assign GenLcl_Req_Be = GenPrt_Req_Be;
           	                                     
141642     	assign GenLcl_Req_BurstType = GenPrt_Req_BurstType;
           	                                                   
141643     	assign GenLcl_Req_Data = GenPrt_Req_Data;
           	                                         
141644     	assign GenLcl_Req_Last = GenPrt_Req_Last;
           	                                         
141645     	assign GenLcl_Req_Len1 = GenPrt_Req_Len1;
           	                                         
141646     	assign GenLcl_Req_Lock = GenPrt_Req_Lock;
           	                                         
141647     	assign GenLcl_Req_Opc = GenPrt_Req_Opc;
           	                                       
141648     	assign GenLcl_Req_SeqId = GenPrt_Req_SeqId;
           	                                           
141649     	assign GenLcl_Req_SeqUnOrdered = GenPrt_Req_SeqUnOrdered;
           	                                                         
141650     	assign GenLcl_Req_SeqUnique = GenPrt_Req_SeqUnique;
           	                                                   
141651     	assign GenLcl_Req_User = GenPrt_Req_User;
           	                                         
141652     	assign GenLcl_Req_Vld = GenPrt_Req_Vld;
           	                                       
141653     	assign GenLcl_Rsp_Rdy = GenPrt_Rsp_Rdy;
           	                                       
141654     	assign GenPrt_Req_Rdy = GenLcl_Req_Rdy;
           	                                       
141655     	assign GenPrt_Rsp_Data = GenLcl_Rsp_Data;
           	                                         
141656     	assign GenPrt_Rsp_Last = GenLcl_Rsp_Last;
           	                                         
141657     	assign GenPrt_Rsp_Opc = GenLcl_Rsp_Opc;
           	                                       
141658     	assign GenPrt_Rsp_SeqId = GenLcl_Rsp_SeqId;
           	                                           
141659     	assign GenPrt_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
           	                                                         
141660     	assign GenPrt_Rsp_Status = GenLcl_Rsp_Status;
           	                                             
141661     	assign GenPrt_Rsp_Vld = GenLcl_Rsp_Vld;
           	                                       
141662     	assign Sys_Pwr_Idle = 1'b1;
           	                           
141663     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
141664     endmodule
                    
141665     
           
141666     `timescale 1ps/1ps
                             
141667     module rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 (
                                                              
141668     	Rx_0
           	    
141669     ,	Rx_1
            	    
141670     ,	Rx_10
            	     
141671     ,	Rx_2
            	    
141672     ,	Rx_3
            	    
141673     ,	Rx_4
            	    
141674     ,	Rx_5
            	    
141675     ,	Rx_6
            	    
141676     ,	RxRdy
            	     
141677     ,	RxVld
            	     
141678     ,	Sys_Clk
            	       
141679     ,	Sys_Clk_ClkS
            	            
141680     ,	Sys_Clk_En
            	          
141681     ,	Sys_Clk_EnS
            	           
141682     ,	Sys_Clk_RetRstN
            	               
141683     ,	Sys_Clk_RstN
            	            
141684     ,	Sys_Clk_Tm
            	          
141685     ,	Sys_Pwr_Idle
            	            
141686     ,	Sys_Pwr_WakeUp
            	              
141687     ,	Tx_0
            	    
141688     ,	Tx_1
            	    
141689     ,	Tx_10
            	     
141690     ,	Tx_2
            	    
141691     ,	Tx_3
            	    
141692     ,	Tx_4
            	    
141693     ,	Tx_5
            	    
141694     ,	Tx_6
            	    
141695     ,	TxRdy
            	     
141696     ,	TxVld
            	     
141697     );
             
141698     	input  [31:0] Rx_0            ;
           	                               
141699     	input  [1:0]  Rx_1            ;
           	                               
141700     	input  [2:0]  Rx_10           ;
           	                               
141701     	input  [3:0]  Rx_2            ;
           	                               
141702     	input  [3:0]  Rx_3            ;
           	                               
141703     	input  [3:0]  Rx_4            ;
           	                               
141704     	input         Rx_5            ;
           	                               
141705     	input  [2:0]  Rx_6            ;
           	                               
141706     	output        RxRdy           ;
           	                               
141707     	input         RxVld           ;
           	                               
141708     	input         Sys_Clk         ;
           	                               
141709     	input         Sys_Clk_ClkS    ;
           	                               
141710     	input         Sys_Clk_En      ;
           	                               
141711     	input         Sys_Clk_EnS     ;
           	                               
141712     	input         Sys_Clk_RetRstN ;
           	                               
141713     	input         Sys_Clk_RstN    ;
           	                               
141714     	input         Sys_Clk_Tm      ;
           	                               
141715     	output        Sys_Pwr_Idle    ;
           	                               
141716     	output        Sys_Pwr_WakeUp  ;
           	                               
141717     	output [31:0] Tx_0            ;
           	                               
141718     	output [1:0]  Tx_1            ;
           	                               
141719     	output [2:0]  Tx_10           ;
           	                               
141720     	output [3:0]  Tx_2            ;
           	                               
141721     	output [3:0]  Tx_3            ;
           	                               
141722     	output [3:0]  Tx_4            ;
           	                               
141723     	output        Tx_5            ;
           	                               
141724     	output [2:0]  Tx_6            ;
           	                               
141725     	input         TxRdy           ;
           	                               
141726     	output        TxVld           ;
           	                               
141727     	reg  [2:0]  u_1cbd   ;
           	                      
141728     	reg  [3:0]  u_79a6   ;
           	                      
141729     	reg  [31:0] u_7c15   ;
           	                      
141730     	reg  [1:0]  u_8549   ;
           	                      
141731     	reg  [3:0]  u_9e8e   ;
           	                      
141732     	reg         u_c560   ;
           	                      
141733     	reg  [3:0]  u_d68f   ;
           	                      
141734     	reg  [2:0]  u_f0bb   ;
           	                      
141735     	wire        CeVld    ;
           	                      
141736     	wire [31:0] RxInt_0  ;
           	                      
141737     	wire [1:0]  RxInt_1  ;
           	                      
141738     	wire [2:0]  RxInt_10 ;
           	                      
141739     	wire [3:0]  RxInt_2  ;
           	                      
141740     	wire [3:0]  RxInt_3  ;
           	                      
141741     	wire [3:0]  RxInt_4  ;
           	                      
141742     	wire        RxInt_5  ;
           	                      
141743     	wire [2:0]  RxInt_6  ;
           	                      
141744     	reg         TxVld    ;
           	                      
141745     	reg         dontStop ;
           	                      
141746     	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
141747     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141748     		if ( ! Sys_Clk_RstN )
           		                     
141749     			TxVld <= #1.0 ( 1'b0 );
           			                       
141750     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
141751     	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
141752     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
141753     	assign RxInt_0 = Rx_0;
           	                      
141754     	assign CeVld = RxVld;
           	                     
141755     	assign Tx_0 = u_7c15;
           	                     
141756     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141757     		if ( ! Sys_Clk_RstN )
           		                     
141758     			u_7c15 <= #1.0 ( 32'b0 );
           			                         
141759     		else if ( CeVld & RxRdy )
           		                         
141760     			u_7c15 <= #1.0 ( RxInt_0 );
           			                           
141761     	assign RxInt_1 = Rx_1;
           	                      
141762     	assign Tx_1 = u_8549;
           	                     
141763     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141764     		if ( ! Sys_Clk_RstN )
           		                     
141765     			u_8549 <= #1.0 ( 2'b0 );
           			                        
141766     		else if ( CeVld & RxRdy )
           		                         
141767     			u_8549 <= #1.0 ( RxInt_1 );
           			                           
141768     	assign RxInt_10 = Rx_10;
           	                        
141769     	assign Tx_10 = u_f0bb;
           	                      
141770     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141771     		if ( ! Sys_Clk_RstN )
           		                     
141772     			u_f0bb <= #1.0 ( 3'b0 );
           			                        
141773     		else if ( CeVld & RxRdy )
           		                         
141774     			u_f0bb <= #1.0 ( RxInt_10 );
           			                            
141775     	assign RxInt_2 = Rx_2;
           	                      
141776     	assign Tx_2 = u_79a6;
           	                     
141777     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141778     		if ( ! Sys_Clk_RstN )
           		                     
141779     			u_79a6 <= #1.0 ( 4'b0 );
           			                        
141780     		else if ( CeVld & RxRdy )
           		                         
141781     			u_79a6 <= #1.0 ( RxInt_2 );
           			                           
141782     	assign RxInt_3 = Rx_3;
           	                      
141783     	assign Tx_3 = u_9e8e;
           	                     
141784     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141785     		if ( ! Sys_Clk_RstN )
           		                     
141786     			u_9e8e <= #1.0 ( 4'b0 );
           			                        
141787     		else if ( CeVld & RxRdy )
           		                         
141788     			u_9e8e <= #1.0 ( RxInt_3 );
           			                           
141789     	assign RxInt_4 = Rx_4;
           	                      
141790     	assign Tx_4 = u_d68f;
           	                     
141791     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141792     		if ( ! Sys_Clk_RstN )
           		                     
141793     			u_d68f <= #1.0 ( 4'b0 );
           			                        
141794     		else if ( CeVld & RxRdy )
           		                         
141795     			u_d68f <= #1.0 ( RxInt_4 );
           			                           
141796     	assign RxInt_5 = Rx_5;
           	                      
141797     	assign Tx_5 = u_c560;
           	                     
141798     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141799     		if ( ! Sys_Clk_RstN )
           		                     
141800     			u_c560 <= #1.0 ( 1'b0 );
           			                        
141801     		else if ( CeVld & RxRdy )
           		                         
141802     			u_c560 <= #1.0 ( RxInt_5 );
           			                           
141803     	assign RxInt_6 = Rx_6;
           	                      
141804     	assign Tx_6 = u_1cbd;
           	                     
141805     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141806     		if ( ! Sys_Clk_RstN )
           		                     
141807     			u_1cbd <= #1.0 ( 3'b0 );
           			                        
141808     		else if ( CeVld & RxRdy )
           		                         
141809     			u_1cbd <= #1.0 ( RxInt_6 );
           			                           
141810     	// synopsys translate_off
           	                         
141811     	// synthesis translate_off
           	                          
141812     	always @( posedge Sys_Clk )
           	                           
141813     		if ( Sys_Clk == 1'b1 )
           		                      
141814     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
141815     				dontStop = 0;
           				             
141816     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
141817     				if (!dontStop) begin
           				                    
141818     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
141819     					$stop;
           					      
141820     				end
           				   
141821     			end
           			   
141822     	// synthesis translate_on
           	                         
141823     	// synopsys translate_on
           	                        
141824     	endmodule
           	         
141825     
           
141826     `timescale 1ps/1ps
                             
141827     module rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 (
                                                      
141828     	Rx_0
           	    
141829     ,	Rx_2
            	    
141830     ,	Rx_4
            	    
141831     ,	RxRdy
            	     
141832     ,	RxVld
            	     
141833     ,	Sys_Clk
            	       
141834     ,	Sys_Clk_ClkS
            	            
141835     ,	Sys_Clk_En
            	          
141836     ,	Sys_Clk_EnS
            	           
141837     ,	Sys_Clk_RetRstN
            	               
141838     ,	Sys_Clk_RstN
            	            
141839     ,	Sys_Clk_Tm
            	          
141840     ,	Sys_Pwr_Idle
            	            
141841     ,	Sys_Pwr_WakeUp
            	              
141842     ,	Tx_0
            	    
141843     ,	Tx_2
            	    
141844     ,	Tx_4
            	    
141845     ,	TxRdy
            	     
141846     ,	TxVld
            	     
141847     );
             
141848     	input  [31:0] Rx_0            ;
           	                               
141849     	input         Rx_2            ;
           	                               
141850     	input  [3:0]  Rx_4            ;
           	                               
141851     	output        RxRdy           ;
           	                               
141852     	input         RxVld           ;
           	                               
141853     	input         Sys_Clk         ;
           	                               
141854     	input         Sys_Clk_ClkS    ;
           	                               
141855     	input         Sys_Clk_En      ;
           	                               
141856     	input         Sys_Clk_EnS     ;
           	                               
141857     	input         Sys_Clk_RetRstN ;
           	                               
141858     	input         Sys_Clk_RstN    ;
           	                               
141859     	input         Sys_Clk_Tm      ;
           	                               
141860     	output        Sys_Pwr_Idle    ;
           	                               
141861     	output        Sys_Pwr_WakeUp  ;
           	                               
141862     	output [31:0] Tx_0            ;
           	                               
141863     	output        Tx_2            ;
           	                               
141864     	output [3:0]  Tx_4            ;
           	                               
141865     	input         TxRdy           ;
           	                               
141866     	output        TxVld           ;
           	                               
141867     	reg         u_79a6   ;
           	                      
141868     	reg  [31:0] u_7c15   ;
           	                      
141869     	reg  [3:0]  u_9e8e   ;
           	                      
141870     	wire        CeVld    ;
           	                      
141871     	wire [31:0] RxInt_0  ;
           	                      
141872     	wire        RxInt_2  ;
           	                      
141873     	wire [3:0]  RxInt_4  ;
           	                      
141874     	reg         TxVld    ;
           	                      
141875     	reg         dontStop ;
           	                      
141876     	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
141877     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141878     		if ( ! Sys_Clk_RstN )
           		                     
141879     			TxVld <= #1.0 ( 1'b0 );
           			                       
141880     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
141881     	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
141882     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
141883     	assign RxInt_0 = Rx_0;
           	                      
141884     	assign CeVld = RxVld;
           	                     
141885     	assign Tx_0 = u_7c15;
           	                     
141886     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141887     		if ( ! Sys_Clk_RstN )
           		                     
141888     			u_7c15 <= #1.0 ( 32'b0 );
           			                         
141889     		else if ( CeVld & RxRdy )
           		                         
141890     			u_7c15 <= #1.0 ( RxInt_0 );
           			                           
141891     	assign RxInt_2 = Rx_2;
           	                      
141892     	assign Tx_2 = u_79a6;
           	                     
141893     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141894     		if ( ! Sys_Clk_RstN )
           		                     
141895     			u_79a6 <= #1.0 ( 1'b0 );
           			                        
141896     		else if ( CeVld & RxRdy )
           		                         
141897     			u_79a6 <= #1.0 ( RxInt_2 );
           			                           
141898     	assign RxInt_4 = Rx_4;
           	                      
141899     	assign Tx_4 = u_9e8e;
           	                     
141900     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
141901     		if ( ! Sys_Clk_RstN )
           		                     
141902     			u_9e8e <= #1.0 ( 4'b0 );
           			                        
141903     		else if ( CeVld & RxRdy )
           		                         
141904     			u_9e8e <= #1.0 ( RxInt_4 );
           			                           
141905     	// synopsys translate_off
           	                         
141906     	// synthesis translate_off
           	                          
141907     	always @( posedge Sys_Clk )
           	                           
141908     		if ( Sys_Clk == 1'b1 )
           		                      
141909     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
141910     				dontStop = 0;
           				             
141911     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
141912     				if (!dontStop) begin
           				                    
141913     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
141914     					$stop;
           					      
141915     				end
           				   
141916     			end
           			   
141917     	// synthesis translate_on
           	                         
141918     	// synopsys translate_on
           	                        
141919     	endmodule
           	         
141920     
           
141921     `timescale 1ps/1ps
                             
141922     module rsnoc_z_H_R_N_A_G2_R_Req_c29ec720 (
                                                     
141923     	Axi_ar_addr
           	           
141924     ,	Axi_ar_burst
            	            
141925     ,	Axi_ar_cache
            	            
141926     ,	Axi_ar_id
            	         
141927     ,	Axi_ar_len
            	          
141928     ,	Axi_ar_lock
            	           
141929     ,	Axi_ar_prot
            	           
141930     ,	Axi_ar_ready
            	            
141931     ,	Axi_ar_size
            	           
141932     ,	Axi_ar_valid
            	            
141933     ,	Axi_aw_addr
            	           
141934     ,	Axi_aw_burst
            	            
141935     ,	Axi_aw_cache
            	            
141936     ,	Axi_aw_id
            	         
141937     ,	Axi_aw_len
            	          
141938     ,	Axi_aw_lock
            	           
141939     ,	Axi_aw_prot
            	           
141940     ,	Axi_aw_ready
            	            
141941     ,	Axi_aw_size
            	           
141942     ,	Axi_aw_valid
            	            
141943     ,	Axi_w_data
            	          
141944     ,	Axi_w_last
            	          
141945     ,	Axi_w_ready
            	           
141946     ,	Axi_w_strb
            	          
141947     ,	Axi_w_valid
            	           
141948     ,	Gen_Req_Addr
            	            
141949     ,	Gen_Req_Be
            	          
141950     ,	Gen_Req_BurstType
            	                 
141951     ,	Gen_Req_Data
            	            
141952     ,	Gen_Req_Last
            	            
141953     ,	Gen_Req_Len1
            	            
141954     ,	Gen_Req_Lock
            	            
141955     ,	Gen_Req_Opc
            	           
141956     ,	Gen_Req_Rdy
            	           
141957     ,	Gen_Req_SeqId
            	             
141958     ,	Gen_Req_SeqUnOrdered
            	                    
141959     ,	Gen_Req_SeqUnique
            	                 
141960     ,	Gen_Req_User
            	            
141961     ,	Gen_Req_Vld
            	           
141962     ,	LockAbort
            	         
141963     ,	PwrOn
            	     
141964     ,	Sys_Clk
            	       
141965     ,	Sys_Clk_ClkS
            	            
141966     ,	Sys_Clk_En
            	          
141967     ,	Sys_Clk_EnS
            	           
141968     ,	Sys_Clk_RetRstN
            	               
141969     ,	Sys_Clk_RstN
            	            
141970     ,	Sys_Clk_Tm
            	          
141971     ,	Sys_Pwr_Idle
            	            
141972     ,	Sys_Pwr_WakeUp
            	              
141973     );
             
141974     	output [31:0] Axi_ar_addr          ;
           	                                    
141975     	output [1:0]  Axi_ar_burst         ;
           	                                    
141976     	output [3:0]  Axi_ar_cache         ;
           	                                    
141977     	output [3:0]  Axi_ar_id            ;
           	                                    
141978     	output [3:0]  Axi_ar_len           ;
           	                                    
141979     	output        Axi_ar_lock          ;
           	                                    
141980     	output [2:0]  Axi_ar_prot          ;
           	                                    
141981     	input         Axi_ar_ready         ;
           	                                    
141982     	output [2:0]  Axi_ar_size          ;
           	                                    
141983     	output        Axi_ar_valid         ;
           	                                    
141984     	output [31:0] Axi_aw_addr          ;
           	                                    
141985     	output [1:0]  Axi_aw_burst         ;
           	                                    
141986     	output [3:0]  Axi_aw_cache         ;
           	                                    
141987     	output [3:0]  Axi_aw_id            ;
           	                                    
141988     	output [3:0]  Axi_aw_len           ;
           	                                    
141989     	output        Axi_aw_lock          ;
           	                                    
141990     	output [2:0]  Axi_aw_prot          ;
           	                                    
141991     	input         Axi_aw_ready         ;
           	                                    
141992     	output [2:0]  Axi_aw_size          ;
           	                                    
141993     	output        Axi_aw_valid         ;
           	                                    
141994     	output [31:0] Axi_w_data           ;
           	                                    
141995     	output        Axi_w_last           ;
           	                                    
141996     	input         Axi_w_ready          ;
           	                                    
141997     	output [3:0]  Axi_w_strb           ;
           	                                    
141998     	output        Axi_w_valid          ;
           	                                    
141999     	input  [31:0] Gen_Req_Addr         ;
           	                                    
142000     	input  [3:0]  Gen_Req_Be           ;
           	                                    
142001     	input         Gen_Req_BurstType    ;
           	                                    
142002     	input  [31:0] Gen_Req_Data         ;
           	                                    
142003     	input         Gen_Req_Last         ;
           	                                    
142004     	input  [5:0]  Gen_Req_Len1         ;
           	                                    
142005     	input         Gen_Req_Lock         ;
           	                                    
142006     	input  [2:0]  Gen_Req_Opc          ;
           	                                    
142007     	output        Gen_Req_Rdy          ;
           	                                    
142008     	input  [3:0]  Gen_Req_SeqId        ;
           	                                    
142009     	input         Gen_Req_SeqUnOrdered ;
           	                                    
142010     	input         Gen_Req_SeqUnique    ;
           	                                    
142011     	input  [7:0]  Gen_Req_User         ;
           	                                    
142012     	input         Gen_Req_Vld          ;
           	                                    
142013     	output        LockAbort            ;
           	                                    
142014     	input         PwrOn                ;
           	                                    
142015     	input         Sys_Clk              ;
           	                                    
142016     	input         Sys_Clk_ClkS         ;
           	                                    
142017     	input         Sys_Clk_En           ;
           	                                    
142018     	input         Sys_Clk_EnS          ;
           	                                    
142019     	input         Sys_Clk_RetRstN      ;
           	                                    
142020     	input         Sys_Clk_RstN         ;
           	                                    
142021     	input         Sys_Clk_Tm           ;
           	                                    
142022     	output        Sys_Pwr_Idle         ;
           	                                    
142023     	output        Sys_Pwr_WakeUp       ;
           	                                    
142024     	reg         u_14a              ;
           	                                
142025     	wire [31:0] u_2393             ;
           	                                
142026     	wire [31:0] u_2e3f_0           ;
           	                                
142027     	wire        u_2e3f_2           ;
           	                                
142028     	wire [3:0]  u_2e3f_4           ;
           	                                
142029     	wire        u_336              ;
           	                                
142030     	wire [31:0] u_474f_0           ;
           	                                
142031     	wire [1:0]  u_474f_1           ;
           	                                
142032     	wire [2:0]  u_474f_10          ;
           	                                
142033     	wire [3:0]  u_474f_2           ;
           	                                
142034     	wire [3:0]  u_474f_3           ;
           	                                
142035     	wire [3:0]  u_474f_4           ;
           	                                
142036     	wire        u_474f_5           ;
           	                                
142037     	wire [2:0]  u_474f_6           ;
           	                                
142038     	wire        u_574              ;
           	                                
142039     	wire        u_614              ;
           	                                
142040     	wire [31:0] u_6808_0           ;
           	                                
142041     	wire [1:0]  u_6808_1           ;
           	                                
142042     	wire [2:0]  u_6808_10          ;
           	                                
142043     	wire [3:0]  u_6808_2           ;
           	                                
142044     	wire [3:0]  u_6808_3           ;
           	                                
142045     	wire [3:0]  u_6808_4           ;
           	                                
142046     	wire        u_6808_5           ;
           	                                
142047     	wire [2:0]  u_6808_6           ;
           	                                
142048     	wire [2:0]  u_761f             ;
           	                                
142049     	reg  [2:0]  u_7c15             ;
           	                                
142050     	wire        u_8130             ;
           	                                
142051     	wire [31:0] u_828c             ;
           	                                
142052     	reg  [3:0]  u_9820             ;
           	                                
142053     	wire [31:0] u_a246_0           ;
           	                                
142054     	wire [1:0]  u_a246_1           ;
           	                                
142055     	wire [2:0]  u_a246_10          ;
           	                                
142056     	wire [3:0]  u_a246_2           ;
           	                                
142057     	wire [3:0]  u_a246_3           ;
           	                                
142058     	wire [3:0]  u_a246_4           ;
           	                                
142059     	wire        u_a246_5           ;
           	                                
142060     	wire [2:0]  u_a246_6           ;
           	                                
142061     	wire [3:0]  u_b175             ;
           	                                
142062     	wire [31:0] u_b31_0            ;
           	                                
142063     	wire [1:0]  u_b31_1            ;
           	                                
142064     	wire [2:0]  u_b31_10           ;
           	                                
142065     	wire [3:0]  u_b31_2            ;
           	                                
142066     	wire [3:0]  u_b31_3            ;
           	                                
142067     	wire [3:0]  u_b31_4            ;
           	                                
142068     	wire        u_b31_5            ;
           	                                
142069     	wire [2:0]  u_b31_6            ;
           	                                
142070     	wire [3:0]  u_d49a             ;
           	                                
142071     	wire [31:0] u_d641_0           ;
           	                                
142072     	wire        u_d641_2           ;
           	                                
142073     	wire [3:0]  u_d641_4           ;
           	                                
142074     	wire [1:0]  u_dade             ;
           	                                
142075     	reg         u_f766             ;
           	                                
142076     	wire [6:0]  upreStrm_AddrLsb   ;
           	                                
142077     	wire [7:0]  upreStrm_Len1W     ;
           	                                
142078     	wire [3:0]  upreStrm_StrmWidth ;
           	                                
142079     	reg  [6:0]  AddrLsb            ;
           	                                
142080     	wire [31:0] ArAddr             ;
           	                                
142081     	wire [31:0] AwAddr             ;
           	                                
142082     	wire [31:0] AxiAr_Addr         ;
           	                                
142083     	wire [1:0]  AxiAr_Burst        ;
           	                                
142084     	wire [3:0]  AxiAr_Cache        ;
           	                                
142085     	wire [3:0]  AxiAr_Id           ;
           	                                
142086     	wire [3:0]  AxiAr_Len          ;
           	                                
142087     	wire        AxiAr_Lock         ;
           	                                
142088     	wire [2:0]  AxiAr_Prot         ;
           	                                
142089     	wire        AxiAr_Ready        ;
           	                                
142090     	wire [2:0]  AxiAr_Size         ;
           	                                
142091     	wire        AxiAr_Valid        ;
           	                                
142092     	wire [31:0] AxiArD_Addr        ;
           	                                
142093     	wire [1:0]  AxiArD_Burst       ;
           	                                
142094     	wire [3:0]  AxiArD_Cache       ;
           	                                
142095     	wire [3:0]  AxiArD_Id          ;
           	                                
142096     	wire [3:0]  AxiArD_Len         ;
           	                                
142097     	wire        AxiArD_Lock        ;
           	                                
142098     	wire [2:0]  AxiArD_Prot        ;
           	                                
142099     	wire        AxiArD_Ready       ;
           	                                
142100     	wire [2:0]  AxiArD_Size        ;
           	                                
142101     	wire        AxiArD_Valid       ;
           	                                
142102     	wire [31:0] AxiArDB_Addr       ;
           	                                
142103     	wire [1:0]  AxiArDB_Burst      ;
           	                                
142104     	wire [3:0]  AxiArDB_Cache      ;
           	                                
142105     	wire [3:0]  AxiArDB_Id         ;
           	                                
142106     	wire [3:0]  AxiArDB_Len        ;
           	                                
142107     	wire        AxiArDB_Lock       ;
           	                                
142108     	wire [2:0]  AxiArDB_Prot       ;
           	                                
142109     	wire        AxiArDB_Ready      ;
           	                                
142110     	wire [2:0]  AxiArDB_Size       ;
           	                                
142111     	wire        AxiArDB_Valid      ;
           	                                
142112     	wire        AxiArPwr_Idle      ;
           	                                
142113     	wire        AxiArPwr_WakeUp    ;
           	                                
142114     	wire        AxiArReady         ;
           	                                
142115     	wire [31:0] AxiAw_Addr         ;
           	                                
142116     	wire [1:0]  AxiAw_Burst        ;
           	                                
142117     	wire [3:0]  AxiAw_Cache        ;
           	                                
142118     	wire [3:0]  AxiAw_Id           ;
           	                                
142119     	wire [3:0]  AxiAw_Len          ;
           	                                
142120     	wire        AxiAw_Lock         ;
           	                                
142121     	wire [2:0]  AxiAw_Prot         ;
           	                                
142122     	wire        AxiAw_Ready        ;
           	                                
142123     	wire [2:0]  AxiAw_Size         ;
           	                                
142124     	wire        AxiAw_Valid        ;
           	                                
142125     	wire [31:0] AxiAwB_Addr        ;
           	                                
142126     	wire [1:0]  AxiAwB_Burst       ;
           	                                
142127     	wire [3:0]  AxiAwB_Cache       ;
           	                                
142128     	wire [3:0]  AxiAwB_Id          ;
           	                                
142129     	wire [3:0]  AxiAwB_Len         ;
           	                                
142130     	wire        AxiAwB_Lock        ;
           	                                
142131     	wire [2:0]  AxiAwB_Prot        ;
           	                                
142132     	wire        AxiAwB_Ready       ;
           	                                
142133     	wire [2:0]  AxiAwB_Size        ;
           	                                
142134     	wire        AxiAwB_Valid       ;
           	                                
142135     	wire        AxiAwPwr_Idle      ;
           	                                
142136     	wire        AxiAwPwr_WakeUp    ;
           	                                
142137     	wire        AxiAwReady         ;
           	                                
142138     	wire [3:0]  AxiLen             ;
           	                                
142139     	wire        AxiRdy             ;
           	                                
142140     	wire [2:0]  AxiSize            ;
           	                                
142141     	wire [31:0] AxiW_Data          ;
           	                                
142142     	wire        AxiW_Last          ;
           	                                
142143     	wire        AxiW_Ready         ;
           	                                
142144     	wire [3:0]  AxiW_Strb          ;
           	                                
142145     	wire        AxiW_Valid         ;
           	                                
142146     	wire        AxiWPwr_Idle       ;
           	                                
142147     	wire        AxiWPwr_WakeUp     ;
           	                                
142148     	wire        EnIdReg            ;
           	                                
142149     	wire        EnRegReq           ;
           	                                
142150     	wire        EnStream           ;
           	                                
142151     	wire [31:0] GenAddrForLen      ;
           	                                
142152     	wire [5:0]  GenAddrLsbEnd      ;
           	                                
142153     	wire [5:0]  GenReqLen1         ;
           	                                
142154     	wire        IllStrmBurst       ;
           	                                
142155     	wire        IllStrmLen1W       ;
           	                                
142156     	wire        IllStrmWidth       ;
           	                                
142157     	wire        IsLastReq          ;
           	                                
142158     	wire        IsRd               ;
           	                                
142159     	wire        IsReqInc           ;
           	                                
142160     	wire        IsReqWrap          ;
           	                                
142161     	wire        IsWr               ;
           	                                
142162     	wire        IsWrData           ;
           	                                
142163     	reg  [7:0]  Len1W              ;
           	                                
142164     	wire [2:0]  OneWdSize          ;
           	                                
142165     	wire [6:0]  PreAddrLsb         ;
           	                                
142166     	wire [7:0]  PreLen1W           ;
           	                                
142167     	wire [3:0]  PreStrmWidth       ;
           	                                
142168     	wire [3:0]  ReqAxiLength       ;
           	                                
142169     	wire [2:0]  ReqAxiSize         ;
           	                                
142170     	wire [3:0]  ReqBeLitE          ;
           	                                
142171     	wire [1:0]  ReqBurst           ;
           	                                
142172     	wire [3:0]  ReqCacheMap        ;
           	                                
142173     	wire [31:0] ReqDataLitE        ;
           	                                
142174     	reg         ReqHead            ;
           	                                
142175     	wire [3:0]  ReqId              ;
           	                                
142176     	wire        ReqIsAbort         ;
           	                                
142177     	wire        ReqIsPre           ;
           	                                
142178     	wire        ReqIsPreStrm       ;
           	                                
142179     	wire        ReqIsVld           ;
           	                                
142180     	wire [1:0]  ReqLock            ;
           	                                
142181     	wire [2:0]  ReqOpcReg          ;
           	                                
142182     	wire [2:0]  ReqProtMap         ;
           	                                
142183     	wire        ReqPwr_WakeUp      ;
           	                                
142184     	wire [3:0]  ReqSeqIdReg        ;
           	                                
142185     	wire        RstWrAddrCyN       ;
           	                                
142186     	reg  [2:0]  StrmWidth          ;
           	                                
142187     	wire        WrAddrCyN          ;
           	                                
142188     	wire        WrDataNotVld       ;
           	                                
142189     	reg         dontStop           ;
           	                                
142190     	assign ReqIsVld = Gen_Req_Vld;
           	                              
142191     	assign AxiArDB_Ready = u_336;
           	                             
142192     	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
142193     	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
142194     	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
142195     	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
142196     	assign ReqDataLitE = { Gen_Req_Data [7:0] , Gen_Req_Data [15:8] , Gen_Req_Data [23:16] , Gen_Req_Data [31:24] };
           	                                                                                                                
142197     	assign AxiW_Data = ReqDataLitE & { 32 { 1'b1 }  };
           	                                                  
142198     	assign u_2e3f_0 = AxiW_Data;
           	                            
142199     	assign AxiW_Last = Gen_Req_Last;
           	                                
142200     	assign u_2e3f_2 = AxiW_Last;
           	                            
142201     	assign ReqBeLitE = { Gen_Req_Be [0] , Gen_Req_Be [1] , Gen_Req_Be [2] , Gen_Req_Be [3] };
           	                                                                                         
142202     	assign AxiW_Strb = ReqBeLitE;
           	                             
142203     	assign u_2e3f_4 = AxiW_Strb;
           	                            
142204     	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
142205     	assign IsWrData = IsWr;
           	                       
142206     	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
142207     	assign u_2393 = Gen_Req_Data;
           	                             
142208     	assign u_828c = u_2393;
           	                       
142209     	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
142210     	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
142211     	assign u_d49a = Gen_Req_Data [31:28];
           	                                     
142212     	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
142213     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141345     	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
           	                                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_d54f) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141351     	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
           	<font color = "green">-1-</font>                                         
141352     	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
           <font color = "green">	==></font>
141353     	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
           	<font color = "red">-2-</font>                                       
141354     	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141357     	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
           	<font color = "red">-1-</font>                                           
141358     	assign u_fd35_Data_Err = TxIn_Data [36];
           <font color = "red">	==></font>
141359     	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
           <font color = "red">	==></font>
141360     	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
           <font color = "red">	==></font>
141361     	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
           <font color = "red">	==></font>
141362     	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141366     	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
           	<font color = "green">-1-</font>                                                 
141367     	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
           <font color = "green">	==></font>
141368     	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
           	<font color = "red">-2-</font>                                              
141369     	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
           	                                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (RxHead) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141371     	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
           	<font color = "green">-1-</font>                                                         
141372     	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
           <font color = "green">	==></font>
141373     	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
           	<font color = "red">-2-</font>                                                     
141374     	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141377     	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
           	<font color = "green">-1-</font>                                             
141378     	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
           <font color = "green">	==></font>
141379     	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
           	<font color = "red">-2-</font>                                         
141380     	assign u_fd35_Hdr_Lock = TxIn_Data [107];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141384     	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
           	<font color = "green">-1-</font>                                           
141385     	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
           <font color = "green">	==></font>
141386     	assign u_fd35_Hdr_User = TxIn_Data [48:41];
           	<font color = "red">-2-</font>                                           
141387     	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141396     		if ( Sys_Clk == 1'b1 )
           		<font color = "red">-1-</font>                      
141397     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           <font color = "green">			==></font>
141398     				dontStop = 0;
           <font color = "red">				==></font>
141399     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
141400     				if (!dontStop) begin
           <font color = "red">				==></font>
141401     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           <font color = "red">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141477     	input  [31:0] GenLcl_Rsp_Data         ;
           	<font color = "red">-1-</font>                                       
141478     	input         GenLcl_Rsp_Last         ;
           <font color = "green">	==></font>
141479     	input  [2:0]  GenLcl_Rsp_Opc          ;
           <font color = "red">	==></font>
141480     	output        GenLcl_Rsp_Rdy          ;
           <font color = "red">	==></font>
141481     	input  [3:0]  GenLcl_Rsp_SeqId        ;
           <font color = "red">	==></font>
141482     	input         GenLcl_Rsp_SeqUnOrdered ;
           <font color = "red">	==></font>
141483     	input  [1:0]  GenLcl_Rsp_Status       ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_220133">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_R_U_87d90302">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
