$date
	Sat Oct 22 23:53:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#458255
b10101 !
1"
#458258
b10101 &
b10101 %
1$
#458259
0"
#458262
b1000000 &
b1000000 %
#458266
b100000 &
b100000 %
#458270
b10000 &
b10000 %
#458274
b1000 &
b1000 %
#458278
b100 &
b100 %
#458282
b10 &
b10 %
#458286
b1 &
1#
b1 %
#458290
b0 &
b0 %
0#
0$
#1456586
b11101 &
b11101 %
1$
b11101 !
1"
#1456587
0"
#1456590
b1011000 &
b1011000 %
#1456594
b101100 &
b101100 %
#1456598
b10110 &
b10110 %
#1456602
b1011 &
b1011 %
#1456606
b100010 &
b100010 %
#1456610
b10001 &
b10001 %
#1456614
b110100 &
b110100 %
#1456618
b11010 &
b11010 %
#1456622
b1101 &
b1101 %
#1456626
b101000 &
b101000 %
#1456630
b10100 &
b10100 %
#1456634
b1010 &
b1010 %
#1456638
b101 &
b101 %
#1456642
b10000 &
b10000 %
#1456646
b1000 &
b1000 %
#1456650
b100 &
b100 %
#1456654
b10 &
b10 %
#1456658
b1 &
b1 %
1#
#1456662
b0 &
0#
b0 %
0$
#2459458
b1 &
b1 %
1$
b1 !
1"
#2459459
0"
#2459462
1#
#2459466
b0 &
b0 %
0#
0$
#4500012
