
ESE680A_ApplicationCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001172c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001e8  20000000  0001172c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000d18  200001e8  00011914  000301e8  2**2
                  ALLOC
  3 .stack        00002000  20000f00  0001262c  000301e8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
  6 .debug_info   00062750  00000000  00000000  00030269  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007a2e  00000000  00000000  000929b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007be0  00000000  00000000  0009a3e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000015d8  00000000  00000000  000a1fc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001418  00000000  00000000  000a359f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00023c8b  00000000  00000000  000a49b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00021226  00000000  00000000  000c8642  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00095451  00000000  00000000  000e9868  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000576c  00000000  00000000  0017ecbc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
 * \note This will not change setting in user's configuration structure.
 *
 * \param[in, out] module  Pointer to the software instance struct
 */
void rtc_calendar_swap_time_mode(struct rtc_module *const module)
{
       0:	00 2f 00 20 b9 8a 00 00 b1 8b 00 00 b1 8b 00 00     ./. ............
	...
	rtc_calendar_get_time(module, &time);

	/* Check current mode. */
	if (module->clock_24h) {
		/* Set pm flag. */
		time.pm = (uint8_t)(time.hour / 12);
      2c:	b1 8b 00 00 00 00 00 00 00 00 00 00 b1 8b 00 00     ................
      3c:	b1 8b 00 00 b1 8b 00 00 b1 8b 00 00 b1 8b 00 00     ................

		/* Set 12h clock hour value. */
		time.hour = time.hour % 12;
      4c:	09 61 00 00 1d 5c 00 00 b1 8b 00 00 b1 8b 00 00     .a...\..........
		if (time.hour == 0) {
      5c:	b1 8b 00 00 b1 8b 00 00 19 a5 00 00 31 a5 00 00     ............1...
			time.hour = 12;
		}

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
      6c:	49 a5 00 00 61 a5 00 00 79 a5 00 00 91 a5 00 00     I...a...y.......
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
      7c:	0d 6d 00 00 21 6d 00 00 35 6d 00 00 b1 8b 00 00     .m..!m..5m......
			alarm.time.pm = (uint8_t)(alarm.time.hour / 12);
      8c:	b1 8b 00 00 b1 8b 00 00 00 00 00 00 00 00 00 00     ................
      9c:	b1 8b 00 00 b1 8b 00 00 b1 8b 00 00 b1 8b 00 00     ................
			alarm.time.hour = alarm.time.hour % 12;
      ac:	b1 8b 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
			if (alarm.time.hour == 0) {
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
				alarm.time.hour = 12;
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
			}
			module->clock_24h = false;
      d0:	200001e8 	.word	0x200001e8
      d4:	00000000 	.word	0x00000000
			rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
      d8:	0001172c 	.word	0x0001172c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
			module->clock_24h = true;
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001ec 	.word	0x200001ec
		}

		/* Change value in configuration structure. */
		module->clock_24h = false;
     108:	0001172c 	.word	0x0001172c
     10c:	0001172c 	.word	0x0001172c
	} else {
		/* Set hour value based on pm flag. */
		if (time.pm == 1) {
     110:	00000000 	.word	0x00000000

00000114 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     114:	b580      	push	{r7, lr}
     116:	b084      	sub	sp, #16
     118:	af00      	add	r7, sp, #0
     11a:	0002      	movs	r2, r0
     11c:	1dfb      	adds	r3, r7, #7
     11e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
     120:	230f      	movs	r3, #15
     122:	18fb      	adds	r3, r7, r3
     124:	1dfa      	adds	r2, r7, #7
     126:	7812      	ldrb	r2, [r2, #0]
     128:	09d2      	lsrs	r2, r2, #7
     12a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
     12c:	230e      	movs	r3, #14
     12e:	18fb      	adds	r3, r7, r3
     130:	1dfa      	adds	r2, r7, #7
     132:	7812      	ldrb	r2, [r2, #0]
     134:	0952      	lsrs	r2, r2, #5
     136:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
     138:	4b0d      	ldr	r3, [pc, #52]	; (170 <system_pinmux_get_group_from_gpio_pin+0x5c>)
     13a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
     13c:	230f      	movs	r3, #15
     13e:	18fb      	adds	r3, r7, r3
     140:	781b      	ldrb	r3, [r3, #0]
     142:	2b00      	cmp	r3, #0
     144:	d10f      	bne.n	166 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
     146:	230f      	movs	r3, #15
     148:	18fb      	adds	r3, r7, r3
     14a:	781b      	ldrb	r3, [r3, #0]
     14c:	009b      	lsls	r3, r3, #2
     14e:	2210      	movs	r2, #16
     150:	4694      	mov	ip, r2
     152:	44bc      	add	ip, r7
     154:	4463      	add	r3, ip
     156:	3b08      	subs	r3, #8
     158:	681a      	ldr	r2, [r3, #0]
     15a:	230e      	movs	r3, #14
     15c:	18fb      	adds	r3, r7, r3
     15e:	781b      	ldrb	r3, [r3, #0]
     160:	01db      	lsls	r3, r3, #7
     162:	18d3      	adds	r3, r2, r3
     164:	e000      	b.n	168 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
     166:	2300      	movs	r3, #0
	}
}
     168:	0018      	movs	r0, r3
     16a:	46bd      	mov	sp, r7
     16c:	b004      	add	sp, #16
     16e:	bd80      	pop	{r7, pc}
     170:	41004400 	.word	0x41004400

00000174 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     174:	b580      	push	{r7, lr}
     176:	b082      	sub	sp, #8
     178:	af00      	add	r7, sp, #0
     17a:	0002      	movs	r2, r0
     17c:	1dfb      	adds	r3, r7, #7
     17e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
     180:	1dfb      	adds	r3, r7, #7
     182:	781b      	ldrb	r3, [r3, #0]
     184:	0018      	movs	r0, r3
     186:	4b03      	ldr	r3, [pc, #12]	; (194 <port_get_group_from_gpio_pin+0x20>)
     188:	4798      	blx	r3
     18a:	0003      	movs	r3, r0
}
     18c:	0018      	movs	r0, r3
     18e:	46bd      	mov	sp, r7
     190:	b002      	add	sp, #8
     192:	bd80      	pop	{r7, pc}
     194:	00000115 	.word	0x00000115

00000198 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
     198:	b580      	push	{r7, lr}
     19a:	b082      	sub	sp, #8
     19c:	af00      	add	r7, sp, #0
     19e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     1a0:	687b      	ldr	r3, [r7, #4]
     1a2:	2200      	movs	r2, #0
     1a4:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     1a6:	687b      	ldr	r3, [r7, #4]
     1a8:	2201      	movs	r2, #1
     1aa:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
     1ac:	687b      	ldr	r3, [r7, #4]
     1ae:	2200      	movs	r2, #0
     1b0:	709a      	strb	r2, [r3, #2]
}
     1b2:	46c0      	nop			; (mov r8, r8)
     1b4:	46bd      	mov	sp, r7
     1b6:	b002      	add	sp, #8
     1b8:	bd80      	pop	{r7, pc}
	...

000001bc <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
     1bc:	b580      	push	{r7, lr}
     1be:	b084      	sub	sp, #16
     1c0:	af00      	add	r7, sp, #0
     1c2:	0002      	movs	r2, r0
     1c4:	1dfb      	adds	r3, r7, #7
     1c6:	701a      	strb	r2, [r3, #0]
     1c8:	1dbb      	adds	r3, r7, #6
     1ca:	1c0a      	adds	r2, r1, #0
     1cc:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     1ce:	1dfb      	adds	r3, r7, #7
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	0018      	movs	r0, r3
     1d4:	4b0d      	ldr	r3, [pc, #52]	; (20c <port_pin_set_output_level+0x50>)
     1d6:	4798      	blx	r3
     1d8:	0003      	movs	r3, r0
     1da:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1dc:	1dfb      	adds	r3, r7, #7
     1de:	781b      	ldrb	r3, [r3, #0]
     1e0:	221f      	movs	r2, #31
     1e2:	4013      	ands	r3, r2
     1e4:	2201      	movs	r2, #1
     1e6:	409a      	lsls	r2, r3
     1e8:	0013      	movs	r3, r2
     1ea:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
     1ec:	1dbb      	adds	r3, r7, #6
     1ee:	781b      	ldrb	r3, [r3, #0]
     1f0:	2b00      	cmp	r3, #0
     1f2:	d003      	beq.n	1fc <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     1f4:	68fb      	ldr	r3, [r7, #12]
     1f6:	68ba      	ldr	r2, [r7, #8]
     1f8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
     1fa:	e002      	b.n	202 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
     1fc:	68fb      	ldr	r3, [r7, #12]
     1fe:	68ba      	ldr	r2, [r7, #8]
     200:	615a      	str	r2, [r3, #20]
}
     202:	46c0      	nop			; (mov r8, r8)
     204:	46bd      	mov	sp, r7
     206:	b004      	add	sp, #16
     208:	bd80      	pop	{r7, pc}
     20a:	46c0      	nop			; (mov r8, r8)
     20c:	00000175 	.word	0x00000175

00000210 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
     210:	b580      	push	{r7, lr}
     212:	af00      	add	r7, sp, #0
	cpu_irq_enable();
     214:	4b04      	ldr	r3, [pc, #16]	; (228 <system_interrupt_enable_global+0x18>)
     216:	2201      	movs	r2, #1
     218:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     21a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     21e:	b662      	cpsie	i
}
     220:	46c0      	nop			; (mov r8, r8)
     222:	46bd      	mov	sp, r7
     224:	bd80      	pop	{r7, pc}
     226:	46c0      	nop			; (mov r8, r8)
     228:	2000000c 	.word	0x2000000c

0000022c <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     22c:	b580      	push	{r7, lr}
     22e:	af00      	add	r7, sp, #0
	if (gpfIsr) {
     230:	4b04      	ldr	r3, [pc, #16]	; (244 <chip_isr+0x18>)
     232:	681b      	ldr	r3, [r3, #0]
     234:	2b00      	cmp	r3, #0
     236:	d002      	beq.n	23e <chip_isr+0x12>
		gpfIsr();
     238:	4b02      	ldr	r3, [pc, #8]	; (244 <chip_isr+0x18>)
     23a:	681b      	ldr	r3, [r3, #0]
     23c:	4798      	blx	r3
	}
}
     23e:	46c0      	nop			; (mov r8, r8)
     240:	46bd      	mov	sp, r7
     242:	bd80      	pop	{r7, pc}
     244:	20000204 	.word	0x20000204

00000248 <init_chip_pins>:
/*
 *	@fn		init_chip_pins
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
     248:	b580      	push	{r7, lr}
     24a:	b082      	sub	sp, #8
     24c:	af00      	add	r7, sp, #0
	struct port_config pin_conf;

	port_get_config_defaults(&pin_conf);
     24e:	1d3b      	adds	r3, r7, #4
     250:	0018      	movs	r0, r3
     252:	4b10      	ldr	r3, [pc, #64]	; (294 <init_chip_pins+0x4c>)
     254:	4798      	blx	r3

	/* Configure control pins as output. */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     256:	1d3b      	adds	r3, r7, #4
     258:	2201      	movs	r2, #1
     25a:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     25c:	1d3b      	adds	r3, r7, #4
     25e:	0019      	movs	r1, r3
     260:	201b      	movs	r0, #27
     262:	4b0d      	ldr	r3, [pc, #52]	; (298 <init_chip_pins+0x50>)
     264:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     266:	1d3b      	adds	r3, r7, #4
     268:	0019      	movs	r1, r3
     26a:	201c      	movs	r0, #28
     26c:	4b0a      	ldr	r3, [pc, #40]	; (298 <init_chip_pins+0x50>)
     26e:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     270:	1d3b      	adds	r3, r7, #4
     272:	0019      	movs	r1, r3
     274:	2028      	movs	r0, #40	; 0x28
     276:	4b08      	ldr	r3, [pc, #32]	; (298 <init_chip_pins+0x50>)
     278:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
     27a:	2100      	movs	r1, #0
     27c:	201c      	movs	r0, #28
     27e:	4b07      	ldr	r3, [pc, #28]	; (29c <init_chip_pins+0x54>)
     280:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
     282:	2100      	movs	r1, #0
     284:	201b      	movs	r0, #27
     286:	4b05      	ldr	r3, [pc, #20]	; (29c <init_chip_pins+0x54>)
     288:	4798      	blx	r3
}
     28a:	46c0      	nop			; (mov r8, r8)
     28c:	46bd      	mov	sp, r7
     28e:	b002      	add	sp, #8
     290:	bd80      	pop	{r7, pc}
     292:	46c0      	nop			; (mov r8, r8)
     294:	00000199 	.word	0x00000199
     298:	00009e21 	.word	0x00009e21
     29c:	000001bd 	.word	0x000001bd

000002a0 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
     2a0:	b580      	push	{r7, lr}
     2a2:	af00      	add	r7, sp, #0
	gpfIsr = NULL;
     2a4:	4b0c      	ldr	r3, [pc, #48]	; (2d8 <nm_bsp_init+0x38>)
     2a6:	2200      	movs	r2, #0
     2a8:	601a      	str	r2, [r3, #0]

	/* Initialize chip IOs. */
	init_chip_pins();
     2aa:	4b0c      	ldr	r3, [pc, #48]	; (2dc <nm_bsp_init+0x3c>)
     2ac:	4798      	blx	r3

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
     2ae:	4b0c      	ldr	r3, [pc, #48]	; (2e0 <nm_bsp_init+0x40>)
     2b0:	681b      	ldr	r3, [r3, #0]
     2b2:	2201      	movs	r2, #1
     2b4:	4013      	ands	r3, r2
     2b6:	d004      	beq.n	2c2 <nm_bsp_init+0x22>
     2b8:	4b09      	ldr	r3, [pc, #36]	; (2e0 <nm_bsp_init+0x40>)
     2ba:	681b      	ldr	r3, [r3, #0]
     2bc:	2202      	movs	r2, #2
     2be:	4013      	ands	r3, r2
     2c0:	d101      	bne.n	2c6 <nm_bsp_init+0x26>
	    delay_init();
     2c2:	4b08      	ldr	r3, [pc, #32]	; (2e4 <nm_bsp_init+0x44>)
     2c4:	4798      	blx	r3
    }

	/* Perform chip reset. */
	nm_bsp_reset();
     2c6:	4b08      	ldr	r3, [pc, #32]	; (2e8 <nm_bsp_init+0x48>)
     2c8:	4798      	blx	r3

	system_interrupt_enable_global();
     2ca:	4b08      	ldr	r3, [pc, #32]	; (2ec <nm_bsp_init+0x4c>)
     2cc:	4798      	blx	r3

	return M2M_SUCCESS;
     2ce:	2300      	movs	r3, #0
}
     2d0:	0018      	movs	r0, r3
     2d2:	46bd      	mov	sp, r7
     2d4:	bd80      	pop	{r7, pc}
     2d6:	46c0      	nop			; (mov r8, r8)
     2d8:	20000204 	.word	0x20000204
     2dc:	00000249 	.word	0x00000249
     2e0:	e000e010 	.word	0xe000e010
     2e4:	00009a3d 	.word	0x00009a3d
     2e8:	000002f1 	.word	0x000002f1
     2ec:	00000211 	.word	0x00000211

000002f0 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
     2f0:	b580      	push	{r7, lr}
     2f2:	af00      	add	r7, sp, #0
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
     2f4:	2100      	movs	r1, #0
     2f6:	201c      	movs	r0, #28
     2f8:	4b0c      	ldr	r3, [pc, #48]	; (32c <nm_bsp_reset+0x3c>)
     2fa:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
     2fc:	2100      	movs	r1, #0
     2fe:	201b      	movs	r0, #27
     300:	4b0a      	ldr	r3, [pc, #40]	; (32c <nm_bsp_reset+0x3c>)
     302:	4798      	blx	r3
	nm_bsp_sleep(100);
     304:	2064      	movs	r0, #100	; 0x64
     306:	4b0a      	ldr	r3, [pc, #40]	; (330 <nm_bsp_reset+0x40>)
     308:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, true);
     30a:	2101      	movs	r1, #1
     30c:	201c      	movs	r0, #28
     30e:	4b07      	ldr	r3, [pc, #28]	; (32c <nm_bsp_reset+0x3c>)
     310:	4798      	blx	r3
	nm_bsp_sleep(100);
     312:	2064      	movs	r0, #100	; 0x64
     314:	4b06      	ldr	r3, [pc, #24]	; (330 <nm_bsp_reset+0x40>)
     316:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, true);
     318:	2101      	movs	r1, #1
     31a:	201b      	movs	r0, #27
     31c:	4b03      	ldr	r3, [pc, #12]	; (32c <nm_bsp_reset+0x3c>)
     31e:	4798      	blx	r3
	nm_bsp_sleep(100);
     320:	2064      	movs	r0, #100	; 0x64
     322:	4b03      	ldr	r3, [pc, #12]	; (330 <nm_bsp_reset+0x40>)
     324:	4798      	blx	r3
}
     326:	46c0      	nop			; (mov r8, r8)
     328:	46bd      	mov	sp, r7
     32a:	bd80      	pop	{r7, pc}
     32c:	000001bd 	.word	0x000001bd
     330:	00000335 	.word	0x00000335

00000334 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     334:	b580      	push	{r7, lr}
     336:	b082      	sub	sp, #8
     338:	af00      	add	r7, sp, #0
     33a:	6078      	str	r0, [r7, #4]
	while (u32TimeMsec--) {
     33c:	e002      	b.n	344 <nm_bsp_sleep+0x10>
		delay_ms(1);
     33e:	2001      	movs	r0, #1
     340:	4b05      	ldr	r3, [pc, #20]	; (358 <nm_bsp_sleep+0x24>)
     342:	4798      	blx	r3
	while (u32TimeMsec--) {
     344:	687b      	ldr	r3, [r7, #4]
     346:	1e5a      	subs	r2, r3, #1
     348:	607a      	str	r2, [r7, #4]
     34a:	2b00      	cmp	r3, #0
     34c:	d1f7      	bne.n	33e <nm_bsp_sleep+0xa>
	}
}
     34e:	46c0      	nop			; (mov r8, r8)
     350:	46bd      	mov	sp, r7
     352:	b002      	add	sp, #8
     354:	bd80      	pop	{r7, pc}
     356:	46c0      	nop			; (mov r8, r8)
     358:	00009a95 	.word	0x00009a95

0000035c <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     35c:	b580      	push	{r7, lr}
     35e:	b086      	sub	sp, #24
     360:	af00      	add	r7, sp, #0
     362:	6078      	str	r0, [r7, #4]
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     364:	4b15      	ldr	r3, [pc, #84]	; (3bc <nm_bsp_register_isr+0x60>)
     366:	687a      	ldr	r2, [r7, #4]
     368:	601a      	str	r2, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     36a:	230c      	movs	r3, #12
     36c:	18fb      	adds	r3, r7, r3
     36e:	0018      	movs	r0, r3
     370:	4b13      	ldr	r3, [pc, #76]	; (3c0 <nm_bsp_register_isr+0x64>)
     372:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     374:	230c      	movs	r3, #12
     376:	18fb      	adds	r3, r7, r3
     378:	2229      	movs	r2, #41	; 0x29
     37a:	601a      	str	r2, [r3, #0]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     37c:	230c      	movs	r3, #12
     37e:	18fb      	adds	r3, r7, r3
     380:	2200      	movs	r2, #0
     382:	605a      	str	r2, [r3, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     384:	230c      	movs	r3, #12
     386:	18fb      	adds	r3, r7, r3
     388:	2201      	movs	r2, #1
     38a:	721a      	strb	r2, [r3, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     38c:	230c      	movs	r3, #12
     38e:	18fb      	adds	r3, r7, r3
     390:	2202      	movs	r2, #2
     392:	72da      	strb	r2, [r3, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     394:	230c      	movs	r3, #12
     396:	18fb      	adds	r3, r7, r3
     398:	0019      	movs	r1, r3
     39a:	2009      	movs	r0, #9
     39c:	4b09      	ldr	r3, [pc, #36]	; (3c4 <nm_bsp_register_isr+0x68>)
     39e:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     3a0:	4b09      	ldr	r3, [pc, #36]	; (3c8 <nm_bsp_register_isr+0x6c>)
     3a2:	2200      	movs	r2, #0
     3a4:	2109      	movs	r1, #9
     3a6:	0018      	movs	r0, r3
     3a8:	4b08      	ldr	r3, [pc, #32]	; (3cc <nm_bsp_register_isr+0x70>)
     3aa:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     3ac:	2100      	movs	r1, #0
     3ae:	2009      	movs	r0, #9
     3b0:	4b07      	ldr	r3, [pc, #28]	; (3d0 <nm_bsp_register_isr+0x74>)
     3b2:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     3b4:	46c0      	nop			; (mov r8, r8)
     3b6:	46bd      	mov	sp, r7
     3b8:	b006      	add	sp, #24
     3ba:	bd80      	pop	{r7, pc}
     3bc:	20000204 	.word	0x20000204
     3c0:	00005f29 	.word	0x00005f29
     3c4:	00005f5d 	.word	0x00005f5d
     3c8:	0000022d 	.word	0x0000022d
     3cc:	00005b29 	.word	0x00005b29
     3d0:	00005b8d 	.word	0x00005b8d

000003d4 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     3d4:	b580      	push	{r7, lr}
     3d6:	b082      	sub	sp, #8
     3d8:	af00      	add	r7, sp, #0
     3da:	0002      	movs	r2, r0
     3dc:	1dfb      	adds	r3, r7, #7
     3de:	701a      	strb	r2, [r3, #0]
	if (u8Enable) {
     3e0:	1dfb      	adds	r3, r7, #7
     3e2:	781b      	ldrb	r3, [r3, #0]
     3e4:	2b00      	cmp	r3, #0
     3e6:	d004      	beq.n	3f2 <nm_bsp_interrupt_ctrl+0x1e>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     3e8:	2100      	movs	r1, #0
     3ea:	2009      	movs	r0, #9
     3ec:	4b05      	ldr	r3, [pc, #20]	; (404 <nm_bsp_interrupt_ctrl+0x30>)
     3ee:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     3f0:	e003      	b.n	3fa <nm_bsp_interrupt_ctrl+0x26>
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     3f2:	2100      	movs	r1, #0
     3f4:	2009      	movs	r0, #9
     3f6:	4b04      	ldr	r3, [pc, #16]	; (408 <nm_bsp_interrupt_ctrl+0x34>)
     3f8:	4798      	blx	r3
}
     3fa:	46c0      	nop			; (mov r8, r8)
     3fc:	46bd      	mov	sp, r7
     3fe:	b002      	add	sp, #8
     400:	bd80      	pop	{r7, pc}
     402:	46c0      	nop			; (mov r8, r8)
     404:	00005b8d 	.word	0x00005b8d
     408:	00005bd5 	.word	0x00005bd5

0000040c <system_pinmux_get_group_from_gpio_pin>:
{
     40c:	b580      	push	{r7, lr}
     40e:	b084      	sub	sp, #16
     410:	af00      	add	r7, sp, #0
     412:	0002      	movs	r2, r0
     414:	1dfb      	adds	r3, r7, #7
     416:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
     418:	230f      	movs	r3, #15
     41a:	18fb      	adds	r3, r7, r3
     41c:	1dfa      	adds	r2, r7, #7
     41e:	7812      	ldrb	r2, [r2, #0]
     420:	09d2      	lsrs	r2, r2, #7
     422:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
     424:	230e      	movs	r3, #14
     426:	18fb      	adds	r3, r7, r3
     428:	1dfa      	adds	r2, r7, #7
     42a:	7812      	ldrb	r2, [r2, #0]
     42c:	0952      	lsrs	r2, r2, #5
     42e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
     430:	4b0d      	ldr	r3, [pc, #52]	; (468 <system_pinmux_get_group_from_gpio_pin+0x5c>)
     432:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
     434:	230f      	movs	r3, #15
     436:	18fb      	adds	r3, r7, r3
     438:	781b      	ldrb	r3, [r3, #0]
     43a:	2b00      	cmp	r3, #0
     43c:	d10f      	bne.n	45e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
     43e:	230f      	movs	r3, #15
     440:	18fb      	adds	r3, r7, r3
     442:	781b      	ldrb	r3, [r3, #0]
     444:	009b      	lsls	r3, r3, #2
     446:	2210      	movs	r2, #16
     448:	4694      	mov	ip, r2
     44a:	44bc      	add	ip, r7
     44c:	4463      	add	r3, ip
     44e:	3b08      	subs	r3, #8
     450:	681a      	ldr	r2, [r3, #0]
     452:	230e      	movs	r3, #14
     454:	18fb      	adds	r3, r7, r3
     456:	781b      	ldrb	r3, [r3, #0]
     458:	01db      	lsls	r3, r3, #7
     45a:	18d3      	adds	r3, r2, r3
     45c:	e000      	b.n	460 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
     45e:	2300      	movs	r3, #0
}
     460:	0018      	movs	r0, r3
     462:	46bd      	mov	sp, r7
     464:	b004      	add	sp, #16
     466:	bd80      	pop	{r7, pc}
     468:	41004400 	.word	0x41004400

0000046c <port_get_group_from_gpio_pin>:
{
     46c:	b580      	push	{r7, lr}
     46e:	b082      	sub	sp, #8
     470:	af00      	add	r7, sp, #0
     472:	0002      	movs	r2, r0
     474:	1dfb      	adds	r3, r7, #7
     476:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
     478:	1dfb      	adds	r3, r7, #7
     47a:	781b      	ldrb	r3, [r3, #0]
     47c:	0018      	movs	r0, r3
     47e:	4b03      	ldr	r3, [pc, #12]	; (48c <port_get_group_from_gpio_pin+0x20>)
     480:	4798      	blx	r3
     482:	0003      	movs	r3, r0
}
     484:	0018      	movs	r0, r3
     486:	46bd      	mov	sp, r7
     488:	b002      	add	sp, #8
     48a:	bd80      	pop	{r7, pc}
     48c:	0000040d 	.word	0x0000040d

00000490 <port_get_config_defaults>:
{
     490:	b580      	push	{r7, lr}
     492:	b082      	sub	sp, #8
     494:	af00      	add	r7, sp, #0
     496:	6078      	str	r0, [r7, #4]
	config->direction  = PORT_PIN_DIR_INPUT;
     498:	687b      	ldr	r3, [r7, #4]
     49a:	2200      	movs	r2, #0
     49c:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     49e:	687b      	ldr	r3, [r7, #4]
     4a0:	2201      	movs	r2, #1
     4a2:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
     4a4:	687b      	ldr	r3, [r7, #4]
     4a6:	2200      	movs	r2, #0
     4a8:	709a      	strb	r2, [r3, #2]
}
     4aa:	46c0      	nop			; (mov r8, r8)
     4ac:	46bd      	mov	sp, r7
     4ae:	b002      	add	sp, #8
     4b0:	bd80      	pop	{r7, pc}
	...

000004b4 <port_pin_set_output_level>:
{
     4b4:	b580      	push	{r7, lr}
     4b6:	b084      	sub	sp, #16
     4b8:	af00      	add	r7, sp, #0
     4ba:	0002      	movs	r2, r0
     4bc:	1dfb      	adds	r3, r7, #7
     4be:	701a      	strb	r2, [r3, #0]
     4c0:	1dbb      	adds	r3, r7, #6
     4c2:	1c0a      	adds	r2, r1, #0
     4c4:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     4c6:	1dfb      	adds	r3, r7, #7
     4c8:	781b      	ldrb	r3, [r3, #0]
     4ca:	0018      	movs	r0, r3
     4cc:	4b0d      	ldr	r3, [pc, #52]	; (504 <port_pin_set_output_level+0x50>)
     4ce:	4798      	blx	r3
     4d0:	0003      	movs	r3, r0
     4d2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     4d4:	1dfb      	adds	r3, r7, #7
     4d6:	781b      	ldrb	r3, [r3, #0]
     4d8:	221f      	movs	r2, #31
     4da:	4013      	ands	r3, r2
     4dc:	2201      	movs	r2, #1
     4de:	409a      	lsls	r2, r3
     4e0:	0013      	movs	r3, r2
     4e2:	60bb      	str	r3, [r7, #8]
	if (level) {
     4e4:	1dbb      	adds	r3, r7, #6
     4e6:	781b      	ldrb	r3, [r3, #0]
     4e8:	2b00      	cmp	r3, #0
     4ea:	d003      	beq.n	4f4 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     4ec:	68fb      	ldr	r3, [r7, #12]
     4ee:	68ba      	ldr	r2, [r7, #8]
     4f0:	619a      	str	r2, [r3, #24]
}
     4f2:	e002      	b.n	4fa <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
     4f4:	68fb      	ldr	r3, [r7, #12]
     4f6:	68ba      	ldr	r2, [r7, #8]
     4f8:	615a      	str	r2, [r3, #20]
}
     4fa:	46c0      	nop			; (mov r8, r8)
     4fc:	46bd      	mov	sp, r7
     4fe:	b004      	add	sp, #16
     500:	bd80      	pop	{r7, pc}
     502:	46c0      	nop			; (mov r8, r8)
     504:	0000046d 	.word	0x0000046d

00000508 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     508:	b580      	push	{r7, lr}
     50a:	b082      	sub	sp, #8
     50c:	af00      	add	r7, sp, #0
     50e:	0002      	movs	r2, r0
     510:	1dfb      	adds	r3, r7, #7
     512:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     514:	4b06      	ldr	r3, [pc, #24]	; (530 <system_interrupt_enable+0x28>)
     516:	1dfa      	adds	r2, r7, #7
     518:	7812      	ldrb	r2, [r2, #0]
     51a:	0011      	movs	r1, r2
     51c:	221f      	movs	r2, #31
     51e:	400a      	ands	r2, r1
     520:	2101      	movs	r1, #1
     522:	4091      	lsls	r1, r2
     524:	000a      	movs	r2, r1
     526:	601a      	str	r2, [r3, #0]
}
     528:	46c0      	nop			; (mov r8, r8)
     52a:	46bd      	mov	sp, r7
     52c:	b002      	add	sp, #8
     52e:	bd80      	pop	{r7, pc}
     530:	e000e100 	.word	0xe000e100

00000534 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
     534:	b580      	push	{r7, lr}
     536:	b082      	sub	sp, #8
     538:	af00      	add	r7, sp, #0
     53a:	0002      	movs	r2, r0
     53c:	1dfb      	adds	r3, r7, #7
     53e:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     540:	4a07      	ldr	r2, [pc, #28]	; (560 <system_interrupt_disable+0x2c>)
     542:	1dfb      	adds	r3, r7, #7
     544:	781b      	ldrb	r3, [r3, #0]
     546:	0019      	movs	r1, r3
     548:	231f      	movs	r3, #31
     54a:	400b      	ands	r3, r1
     54c:	2101      	movs	r1, #1
     54e:	4099      	lsls	r1, r3
     550:	000b      	movs	r3, r1
     552:	0019      	movs	r1, r3
     554:	2380      	movs	r3, #128	; 0x80
     556:	50d1      	str	r1, [r2, r3]
}
     558:	46c0      	nop			; (mov r8, r8)
     55a:	46bd      	mov	sp, r7
     55c:	b002      	add	sp, #8
     55e:	bd80      	pop	{r7, pc}
     560:	e000e100 	.word	0xe000e100

00000564 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
     564:	b580      	push	{r7, lr}
     566:	b084      	sub	sp, #16
     568:	af00      	add	r7, sp, #0
     56a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     56c:	687b      	ldr	r3, [r7, #4]
     56e:	681b      	ldr	r3, [r3, #0]
     570:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     572:	68fb      	ldr	r3, [r7, #12]
     574:	69db      	ldr	r3, [r3, #28]
     576:	1e5a      	subs	r2, r3, #1
     578:	4193      	sbcs	r3, r2
     57a:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
     57c:	0018      	movs	r0, r3
     57e:	46bd      	mov	sp, r7
     580:	b004      	add	sp, #16
     582:	bd80      	pop	{r7, pc}

00000584 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
     584:	b580      	push	{r7, lr}
     586:	b082      	sub	sp, #8
     588:	af00      	add	r7, sp, #0
     58a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     58c:	687b      	ldr	r3, [r7, #4]
     58e:	2201      	movs	r2, #1
     590:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     592:	687b      	ldr	r3, [r7, #4]
     594:	2200      	movs	r2, #0
     596:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     598:	687b      	ldr	r3, [r7, #4]
     59a:	2200      	movs	r2, #0
     59c:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
     59e:	687b      	ldr	r3, [r7, #4]
     5a0:	22c0      	movs	r2, #192	; 0xc0
     5a2:	0392      	lsls	r2, r2, #14
     5a4:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     5a6:	687b      	ldr	r3, [r7, #4]
     5a8:	2200      	movs	r2, #0
     5aa:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
     5ac:	687b      	ldr	r3, [r7, #4]
     5ae:	2200      	movs	r2, #0
     5b0:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
     5b2:	687b      	ldr	r3, [r7, #4]
     5b4:	2201      	movs	r2, #1
     5b6:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     5b8:	687b      	ldr	r3, [r7, #4]
     5ba:	2201      	movs	r2, #1
     5bc:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     5be:	687b      	ldr	r3, [r7, #4]
     5c0:	2200      	movs	r2, #0
     5c2:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     5c4:	687b      	ldr	r3, [r7, #4]
     5c6:	2224      	movs	r2, #36	; 0x24
     5c8:	2100      	movs	r1, #0
     5ca:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     5cc:	687b      	ldr	r3, [r7, #4]
     5ce:	3318      	adds	r3, #24
     5d0:	220c      	movs	r2, #12
     5d2:	2100      	movs	r1, #0
     5d4:	0018      	movs	r0, r3
     5d6:	4b0a      	ldr	r3, [pc, #40]	; (600 <spi_get_config_defaults+0x7c>)
     5d8:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
     5da:	687b      	ldr	r3, [r7, #4]
     5dc:	4a09      	ldr	r2, [pc, #36]	; (604 <spi_get_config_defaults+0x80>)
     5de:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
     5e0:	687b      	ldr	r3, [r7, #4]
     5e2:	2200      	movs	r2, #0
     5e4:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
     5e6:	687b      	ldr	r3, [r7, #4]
     5e8:	2200      	movs	r2, #0
     5ea:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
     5ec:	687b      	ldr	r3, [r7, #4]
     5ee:	2200      	movs	r2, #0
     5f0:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
     5f2:	687b      	ldr	r3, [r7, #4]
     5f4:	2200      	movs	r2, #0
     5f6:	635a      	str	r2, [r3, #52]	; 0x34

};
     5f8:	46c0      	nop			; (mov r8, r8)
     5fa:	46bd      	mov	sp, r7
     5fc:	b002      	add	sp, #8
     5fe:	bd80      	pop	{r7, pc}
     600:	0000e66f 	.word	0x0000e66f
     604:	000186a0 	.word	0x000186a0

00000608 <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
     608:	b580      	push	{r7, lr}
     60a:	b082      	sub	sp, #8
     60c:	af00      	add	r7, sp, #0
     60e:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
     610:	687b      	ldr	r3, [r7, #4]
     612:	220a      	movs	r2, #10
     614:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
     616:	687b      	ldr	r3, [r7, #4]
     618:	2200      	movs	r2, #0
     61a:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
     61c:	687b      	ldr	r3, [r7, #4]
     61e:	2200      	movs	r2, #0
     620:	709a      	strb	r2, [r3, #2]
}
     622:	46c0      	nop			; (mov r8, r8)
     624:	46bd      	mov	sp, r7
     626:	b002      	add	sp, #8
     628:	bd80      	pop	{r7, pc}
	...

0000062c <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		const struct spi_slave_inst_config *const config)
{
     62c:	b580      	push	{r7, lr}
     62e:	b084      	sub	sp, #16
     630:	af00      	add	r7, sp, #0
     632:	6078      	str	r0, [r7, #4]
     634:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     636:	683b      	ldr	r3, [r7, #0]
     638:	781a      	ldrb	r2, [r3, #0]
     63a:	687b      	ldr	r3, [r7, #4]
     63c:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
     63e:	683b      	ldr	r3, [r7, #0]
     640:	785a      	ldrb	r2, [r3, #1]
     642:	687b      	ldr	r3, [r7, #4]
     644:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
     646:	683b      	ldr	r3, [r7, #0]
     648:	789a      	ldrb	r2, [r3, #2]
     64a:	687b      	ldr	r3, [r7, #4]
     64c:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
     64e:	230c      	movs	r3, #12
     650:	18fb      	adds	r3, r7, r3
     652:	0018      	movs	r0, r3
     654:	4b0b      	ldr	r3, [pc, #44]	; (684 <spi_attach_slave+0x58>)
     656:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     658:	230c      	movs	r3, #12
     65a:	18fb      	adds	r3, r7, r3
     65c:	2201      	movs	r2, #1
     65e:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     660:	687b      	ldr	r3, [r7, #4]
     662:	781b      	ldrb	r3, [r3, #0]
     664:	220c      	movs	r2, #12
     666:	18ba      	adds	r2, r7, r2
     668:	0011      	movs	r1, r2
     66a:	0018      	movs	r0, r3
     66c:	4b06      	ldr	r3, [pc, #24]	; (688 <spi_attach_slave+0x5c>)
     66e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     670:	687b      	ldr	r3, [r7, #4]
     672:	781b      	ldrb	r3, [r3, #0]
     674:	2101      	movs	r1, #1
     676:	0018      	movs	r0, r3
     678:	4b04      	ldr	r3, [pc, #16]	; (68c <spi_attach_slave+0x60>)
     67a:	4798      	blx	r3
}
     67c:	46c0      	nop			; (mov r8, r8)
     67e:	46bd      	mov	sp, r7
     680:	b004      	add	sp, #16
     682:	bd80      	pop	{r7, pc}
     684:	00000491 	.word	0x00000491
     688:	00009e21 	.word	0x00009e21
     68c:	000004b5 	.word	0x000004b5

00000690 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
     690:	b580      	push	{r7, lr}
     692:	b084      	sub	sp, #16
     694:	af00      	add	r7, sp, #0
     696:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     698:	687b      	ldr	r3, [r7, #4]
     69a:	681b      	ldr	r3, [r3, #0]
     69c:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     69e:	687b      	ldr	r3, [r7, #4]
     6a0:	681b      	ldr	r3, [r3, #0]
     6a2:	0018      	movs	r0, r3
     6a4:	4b0b      	ldr	r3, [pc, #44]	; (6d4 <spi_enable+0x44>)
     6a6:	4798      	blx	r3
     6a8:	0003      	movs	r3, r0
     6aa:	0018      	movs	r0, r3
     6ac:	4b0a      	ldr	r3, [pc, #40]	; (6d8 <spi_enable+0x48>)
     6ae:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
     6b0:	46c0      	nop			; (mov r8, r8)
     6b2:	687b      	ldr	r3, [r7, #4]
     6b4:	0018      	movs	r0, r3
     6b6:	4b09      	ldr	r3, [pc, #36]	; (6dc <spi_enable+0x4c>)
     6b8:	4798      	blx	r3
     6ba:	1e03      	subs	r3, r0, #0
     6bc:	d1f9      	bne.n	6b2 <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     6be:	68fb      	ldr	r3, [r7, #12]
     6c0:	681b      	ldr	r3, [r3, #0]
     6c2:	2202      	movs	r2, #2
     6c4:	431a      	orrs	r2, r3
     6c6:	68fb      	ldr	r3, [r7, #12]
     6c8:	601a      	str	r2, [r3, #0]
}
     6ca:	46c0      	nop			; (mov r8, r8)
     6cc:	46bd      	mov	sp, r7
     6ce:	b004      	add	sp, #16
     6d0:	bd80      	pop	{r7, pc}
     6d2:	46c0      	nop			; (mov r8, r8)
     6d4:	0000a4cd 	.word	0x0000a4cd
     6d8:	00000509 	.word	0x00000509
     6dc:	00000565 	.word	0x00000565

000006e0 <spi_disable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_disable(
		struct spi_module *const module)
{
     6e0:	b580      	push	{r7, lr}
     6e2:	b084      	sub	sp, #16
     6e4:	af00      	add	r7, sp, #0
     6e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     6e8:	687b      	ldr	r3, [r7, #4]
     6ea:	681b      	ldr	r3, [r3, #0]
     6ec:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
     6ee:	687b      	ldr	r3, [r7, #4]
     6f0:	681b      	ldr	r3, [r3, #0]
     6f2:	0018      	movs	r0, r3
     6f4:	4b0e      	ldr	r3, [pc, #56]	; (730 <spi_disable+0x50>)
     6f6:	4798      	blx	r3
     6f8:	0003      	movs	r3, r0
     6fa:	0018      	movs	r0, r3
     6fc:	4b0d      	ldr	r3, [pc, #52]	; (734 <spi_disable+0x54>)
     6fe:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
     700:	46c0      	nop			; (mov r8, r8)
     702:	687b      	ldr	r3, [r7, #4]
     704:	0018      	movs	r0, r3
     706:	4b0c      	ldr	r3, [pc, #48]	; (738 <spi_disable+0x58>)
     708:	4798      	blx	r3
     70a:	1e03      	subs	r3, r0, #0
     70c:	d1f9      	bne.n	702 <spi_disable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Disbale interrupt */
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
     70e:	68fb      	ldr	r3, [r7, #12]
     710:	228f      	movs	r2, #143	; 0x8f
     712:	751a      	strb	r2, [r3, #20]
	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
     714:	68fb      	ldr	r3, [r7, #12]
     716:	228f      	movs	r2, #143	; 0x8f
     718:	761a      	strb	r2, [r3, #24]

	/* Disable SPI */
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     71a:	68fb      	ldr	r3, [r7, #12]
     71c:	681b      	ldr	r3, [r3, #0]
     71e:	2202      	movs	r2, #2
     720:	4393      	bics	r3, r2
     722:	001a      	movs	r2, r3
     724:	68fb      	ldr	r3, [r7, #12]
     726:	601a      	str	r2, [r3, #0]
}
     728:	46c0      	nop			; (mov r8, r8)
     72a:	46bd      	mov	sp, r7
     72c:	b004      	add	sp, #16
     72e:	bd80      	pop	{r7, pc}
     730:	0000a4cd 	.word	0x0000a4cd
     734:	00000535 	.word	0x00000535
     738:	00000565 	.word	0x00000565

0000073c <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
     73c:	b580      	push	{r7, lr}
     73e:	b084      	sub	sp, #16
     740:	af00      	add	r7, sp, #0
     742:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     744:	687b      	ldr	r3, [r7, #4]
     746:	681b      	ldr	r3, [r3, #0]
     748:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     74a:	68fb      	ldr	r3, [r7, #12]
     74c:	7e1b      	ldrb	r3, [r3, #24]
     74e:	b2db      	uxtb	r3, r3
     750:	001a      	movs	r2, r3
     752:	2302      	movs	r3, #2
     754:	4013      	ands	r3, r2
     756:	1e5a      	subs	r2, r3, #1
     758:	4193      	sbcs	r3, r2
     75a:	b2db      	uxtb	r3, r3
}
     75c:	0018      	movs	r0, r3
     75e:	46bd      	mov	sp, r7
     760:	b004      	add	sp, #16
     762:	bd80      	pop	{r7, pc}

00000764 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
     764:	b580      	push	{r7, lr}
     766:	b084      	sub	sp, #16
     768:	af00      	add	r7, sp, #0
     76a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     76c:	687b      	ldr	r3, [r7, #4]
     76e:	681b      	ldr	r3, [r3, #0]
     770:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     772:	68fb      	ldr	r3, [r7, #12]
     774:	7e1b      	ldrb	r3, [r3, #24]
     776:	b2db      	uxtb	r3, r3
     778:	001a      	movs	r2, r3
     77a:	2301      	movs	r3, #1
     77c:	4013      	ands	r3, r2
     77e:	1e5a      	subs	r2, r3, #1
     780:	4193      	sbcs	r3, r2
     782:	b2db      	uxtb	r3, r3
}
     784:	0018      	movs	r0, r3
     786:	46bd      	mov	sp, r7
     788:	b004      	add	sp, #16
     78a:	bd80      	pop	{r7, pc}

0000078c <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
     78c:	b580      	push	{r7, lr}
     78e:	b084      	sub	sp, #16
     790:	af00      	add	r7, sp, #0
     792:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     794:	687b      	ldr	r3, [r7, #4]
     796:	681b      	ldr	r3, [r3, #0]
     798:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     79a:	68fb      	ldr	r3, [r7, #12]
     79c:	7e1b      	ldrb	r3, [r3, #24]
     79e:	b2db      	uxtb	r3, r3
     7a0:	001a      	movs	r2, r3
     7a2:	2304      	movs	r3, #4
     7a4:	4013      	ands	r3, r2
     7a6:	1e5a      	subs	r2, r3, #1
     7a8:	4193      	sbcs	r3, r2
     7aa:	b2db      	uxtb	r3, r3
}
     7ac:	0018      	movs	r0, r3
     7ae:	46bd      	mov	sp, r7
     7b0:	b004      	add	sp, #16
     7b2:	bd80      	pop	{r7, pc}

000007b4 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
     7b4:	b580      	push	{r7, lr}
     7b6:	b084      	sub	sp, #16
     7b8:	af00      	add	r7, sp, #0
     7ba:	6078      	str	r0, [r7, #4]
     7bc:	000a      	movs	r2, r1
     7be:	1cbb      	adds	r3, r7, #2
     7c0:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     7c2:	687b      	ldr	r3, [r7, #4]
     7c4:	681b      	ldr	r3, [r3, #0]
     7c6:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     7c8:	687b      	ldr	r3, [r7, #4]
     7ca:	0018      	movs	r0, r3
     7cc:	4b0a      	ldr	r3, [pc, #40]	; (7f8 <spi_write+0x44>)
     7ce:	4798      	blx	r3
     7d0:	0003      	movs	r3, r0
     7d2:	001a      	movs	r2, r3
     7d4:	2301      	movs	r3, #1
     7d6:	4053      	eors	r3, r2
     7d8:	b2db      	uxtb	r3, r3
     7da:	2b00      	cmp	r3, #0
     7dc:	d001      	beq.n	7e2 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
     7de:	2305      	movs	r3, #5
     7e0:	e006      	b.n	7f0 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     7e2:	1cbb      	adds	r3, r7, #2
     7e4:	881b      	ldrh	r3, [r3, #0]
     7e6:	05db      	lsls	r3, r3, #23
     7e8:	0dda      	lsrs	r2, r3, #23
     7ea:	68fb      	ldr	r3, [r7, #12]
     7ec:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
     7ee:	2300      	movs	r3, #0
}
     7f0:	0018      	movs	r0, r3
     7f2:	46bd      	mov	sp, r7
     7f4:	b004      	add	sp, #16
     7f6:	bd80      	pop	{r7, pc}
     7f8:	00000765 	.word	0x00000765

000007fc <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
     7fc:	b580      	push	{r7, lr}
     7fe:	b084      	sub	sp, #16
     800:	af00      	add	r7, sp, #0
     802:	6078      	str	r0, [r7, #4]
     804:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     806:	687b      	ldr	r3, [r7, #4]
     808:	681b      	ldr	r3, [r3, #0]
     80a:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     80c:	687b      	ldr	r3, [r7, #4]
     80e:	0018      	movs	r0, r3
     810:	4b1b      	ldr	r3, [pc, #108]	; (880 <spi_read+0x84>)
     812:	4798      	blx	r3
     814:	0003      	movs	r3, r0
     816:	001a      	movs	r2, r3
     818:	2301      	movs	r3, #1
     81a:	4053      	eors	r3, r2
     81c:	b2db      	uxtb	r3, r3
     81e:	2b00      	cmp	r3, #0
     820:	d001      	beq.n	826 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
     822:	2310      	movs	r3, #16
     824:	e027      	b.n	876 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
     826:	230f      	movs	r3, #15
     828:	18fb      	adds	r3, r7, r3
     82a:	2200      	movs	r2, #0
     82c:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     82e:	68bb      	ldr	r3, [r7, #8]
     830:	8b5b      	ldrh	r3, [r3, #26]
     832:	b29b      	uxth	r3, r3
     834:	001a      	movs	r2, r3
     836:	2304      	movs	r3, #4
     838:	4013      	ands	r3, r2
     83a:	d006      	beq.n	84a <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
     83c:	230f      	movs	r3, #15
     83e:	18fb      	adds	r3, r7, r3
     840:	221e      	movs	r2, #30
     842:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     844:	68bb      	ldr	r3, [r7, #8]
     846:	2204      	movs	r2, #4
     848:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     84a:	687b      	ldr	r3, [r7, #4]
     84c:	799b      	ldrb	r3, [r3, #6]
     84e:	2b01      	cmp	r3, #1
     850:	d108      	bne.n	864 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     852:	68bb      	ldr	r3, [r7, #8]
     854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     856:	b29b      	uxth	r3, r3
     858:	05db      	lsls	r3, r3, #23
     85a:	0ddb      	lsrs	r3, r3, #23
     85c:	b29a      	uxth	r2, r3
     85e:	683b      	ldr	r3, [r7, #0]
     860:	801a      	strh	r2, [r3, #0]
     862:	e005      	b.n	870 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     864:	68bb      	ldr	r3, [r7, #8]
     866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     868:	b2db      	uxtb	r3, r3
     86a:	b29a      	uxth	r2, r3
     86c:	683b      	ldr	r3, [r7, #0]
     86e:	801a      	strh	r2, [r3, #0]
	}

	return retval;
     870:	230f      	movs	r3, #15
     872:	18fb      	adds	r3, r7, r3
     874:	781b      	ldrb	r3, [r3, #0]
}
     876:	0018      	movs	r0, r3
     878:	46bd      	mov	sp, r7
     87a:	b004      	add	sp, #16
     87c:	bd80      	pop	{r7, pc}
     87e:	46c0      	nop			; (mov r8, r8)
     880:	0000078d 	.word	0x0000078d

00000884 <spi_rw>:

struct spi_module master;
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
     884:	b580      	push	{r7, lr}
     886:	b086      	sub	sp, #24
     888:	af00      	add	r7, sp, #0
     88a:	60f8      	str	r0, [r7, #12]
     88c:	60b9      	str	r1, [r7, #8]
     88e:	1dbb      	adds	r3, r7, #6
     890:	801a      	strh	r2, [r3, #0]
	uint8 u8Dummy = 0;
     892:	2313      	movs	r3, #19
     894:	18fb      	adds	r3, r7, r3
     896:	2200      	movs	r2, #0
     898:	701a      	strb	r2, [r3, #0]
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     89a:	2317      	movs	r3, #23
     89c:	18fb      	adds	r3, r7, r3
     89e:	2200      	movs	r2, #0
     8a0:	701a      	strb	r2, [r3, #0]
     8a2:	2316      	movs	r3, #22
     8a4:	18fb      	adds	r3, r7, r3
     8a6:	2200      	movs	r2, #0
     8a8:	701a      	strb	r2, [r3, #0]
	uint16_t txd_data = 0;
     8aa:	2314      	movs	r3, #20
     8ac:	18fb      	adds	r3, r7, r3
     8ae:	2200      	movs	r2, #0
     8b0:	801a      	strh	r2, [r3, #0]
	uint16_t rxd_data = 0;
     8b2:	2310      	movs	r3, #16
     8b4:	18fb      	adds	r3, r7, r3
     8b6:	2200      	movs	r2, #0
     8b8:	801a      	strh	r2, [r3, #0]

	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     8ba:	68bb      	ldr	r3, [r7, #8]
     8bc:	2b00      	cmp	r3, #0
     8be:	d102      	bne.n	8c6 <spi_rw+0x42>
     8c0:	68fb      	ldr	r3, [r7, #12]
     8c2:	2b00      	cmp	r3, #0
     8c4:	d003      	beq.n	8ce <spi_rw+0x4a>
     8c6:	1dbb      	adds	r3, r7, #6
     8c8:	881b      	ldrh	r3, [r3, #0]
     8ca:	2b00      	cmp	r3, #0
     8cc:	d102      	bne.n	8d4 <spi_rw+0x50>
		return M2M_ERR_INVALID_ARG;
     8ce:	230f      	movs	r3, #15
     8d0:	425b      	negs	r3, r3
     8d2:	e07e      	b.n	9d2 <spi_rw+0x14e>
	}

	if (pu8Mosi == NULL) {
     8d4:	68fb      	ldr	r3, [r7, #12]
     8d6:	2b00      	cmp	r3, #0
     8d8:	d106      	bne.n	8e8 <spi_rw+0x64>
		pu8Mosi = &u8Dummy;
     8da:	2313      	movs	r3, #19
     8dc:	18fb      	adds	r3, r7, r3
     8de:	60fb      	str	r3, [r7, #12]
		u8SkipMosi = 1;
     8e0:	2317      	movs	r3, #23
     8e2:	18fb      	adds	r3, r7, r3
     8e4:	2201      	movs	r2, #1
     8e6:	701a      	strb	r2, [r3, #0]
	}
	if(pu8Miso == NULL) {
     8e8:	68bb      	ldr	r3, [r7, #8]
     8ea:	2b00      	cmp	r3, #0
     8ec:	d106      	bne.n	8fc <spi_rw+0x78>
		pu8Miso = &u8Dummy;
     8ee:	2313      	movs	r3, #19
     8f0:	18fb      	adds	r3, r7, r3
     8f2:	60bb      	str	r3, [r7, #8]
		u8SkipMiso = 1;
     8f4:	2316      	movs	r3, #22
     8f6:	18fb      	adds	r3, r7, r3
     8f8:	2201      	movs	r2, #1
     8fa:	701a      	strb	r2, [r3, #0]
	}

	spi_select_slave(&master, &slave_inst, true);
     8fc:	4937      	ldr	r1, [pc, #220]	; (9dc <spi_rw+0x158>)
     8fe:	4b38      	ldr	r3, [pc, #224]	; (9e0 <spi_rw+0x15c>)
     900:	2201      	movs	r2, #1
     902:	0018      	movs	r0, r3
     904:	4b37      	ldr	r3, [pc, #220]	; (9e4 <spi_rw+0x160>)
     906:	4798      	blx	r3

	while (u16Sz) {
     908:	e04c      	b.n	9a4 <spi_rw+0x120>
		txd_data = *pu8Mosi;
     90a:	68fb      	ldr	r3, [r7, #12]
     90c:	781a      	ldrb	r2, [r3, #0]
     90e:	2314      	movs	r3, #20
     910:	18fb      	adds	r3, r7, r3
     912:	801a      	strh	r2, [r3, #0]
		while (!spi_is_ready_to_write(&master))
     914:	46c0      	nop			; (mov r8, r8)
     916:	4b32      	ldr	r3, [pc, #200]	; (9e0 <spi_rw+0x15c>)
     918:	0018      	movs	r0, r3
     91a:	4b33      	ldr	r3, [pc, #204]	; (9e8 <spi_rw+0x164>)
     91c:	4798      	blx	r3
     91e:	0003      	movs	r3, r0
     920:	001a      	movs	r2, r3
     922:	2301      	movs	r3, #1
     924:	4053      	eors	r3, r2
     926:	b2db      	uxtb	r3, r3
     928:	2b00      	cmp	r3, #0
     92a:	d1f4      	bne.n	916 <spi_rw+0x92>
			;
		while(spi_write(&master, txd_data) != STATUS_OK)
     92c:	46c0      	nop			; (mov r8, r8)
     92e:	2314      	movs	r3, #20
     930:	18fb      	adds	r3, r7, r3
     932:	881a      	ldrh	r2, [r3, #0]
     934:	4b2a      	ldr	r3, [pc, #168]	; (9e0 <spi_rw+0x15c>)
     936:	0011      	movs	r1, r2
     938:	0018      	movs	r0, r3
     93a:	4b2c      	ldr	r3, [pc, #176]	; (9ec <spi_rw+0x168>)
     93c:	4798      	blx	r3
     93e:	1e03      	subs	r3, r0, #0
     940:	d1f5      	bne.n	92e <spi_rw+0xaa>
			;

		/* Read SPI master data register. */
		while (!spi_is_ready_to_read(&master))
     942:	46c0      	nop			; (mov r8, r8)
     944:	4b26      	ldr	r3, [pc, #152]	; (9e0 <spi_rw+0x15c>)
     946:	0018      	movs	r0, r3
     948:	4b29      	ldr	r3, [pc, #164]	; (9f0 <spi_rw+0x16c>)
     94a:	4798      	blx	r3
     94c:	0003      	movs	r3, r0
     94e:	001a      	movs	r2, r3
     950:	2301      	movs	r3, #1
     952:	4053      	eors	r3, r2
     954:	b2db      	uxtb	r3, r3
     956:	2b00      	cmp	r3, #0
     958:	d1f4      	bne.n	944 <spi_rw+0xc0>
			;
		while (spi_read(&master, &rxd_data) != STATUS_OK)
     95a:	46c0      	nop			; (mov r8, r8)
     95c:	2310      	movs	r3, #16
     95e:	18fa      	adds	r2, r7, r3
     960:	4b1f      	ldr	r3, [pc, #124]	; (9e0 <spi_rw+0x15c>)
     962:	0011      	movs	r1, r2
     964:	0018      	movs	r0, r3
     966:	4b23      	ldr	r3, [pc, #140]	; (9f4 <spi_rw+0x170>)
     968:	4798      	blx	r3
     96a:	1e03      	subs	r3, r0, #0
     96c:	d1f6      	bne.n	95c <spi_rw+0xd8>
			;
		*pu8Miso = rxd_data;
     96e:	2310      	movs	r3, #16
     970:	18fb      	adds	r3, r7, r3
     972:	881b      	ldrh	r3, [r3, #0]
     974:	b2da      	uxtb	r2, r3
     976:	68bb      	ldr	r3, [r7, #8]
     978:	701a      	strb	r2, [r3, #0]
			
		u16Sz--;
     97a:	1dbb      	adds	r3, r7, #6
     97c:	881a      	ldrh	r2, [r3, #0]
     97e:	1dbb      	adds	r3, r7, #6
     980:	3a01      	subs	r2, #1
     982:	801a      	strh	r2, [r3, #0]
		if (!u8SkipMiso)
     984:	2316      	movs	r3, #22
     986:	18fb      	adds	r3, r7, r3
     988:	781b      	ldrb	r3, [r3, #0]
     98a:	2b00      	cmp	r3, #0
     98c:	d102      	bne.n	994 <spi_rw+0x110>
			pu8Miso++;
     98e:	68bb      	ldr	r3, [r7, #8]
     990:	3301      	adds	r3, #1
     992:	60bb      	str	r3, [r7, #8]
		if (!u8SkipMosi)
     994:	2317      	movs	r3, #23
     996:	18fb      	adds	r3, r7, r3
     998:	781b      	ldrb	r3, [r3, #0]
     99a:	2b00      	cmp	r3, #0
     99c:	d102      	bne.n	9a4 <spi_rw+0x120>
			pu8Mosi++;
     99e:	68fb      	ldr	r3, [r7, #12]
     9a0:	3301      	adds	r3, #1
     9a2:	60fb      	str	r3, [r7, #12]
	while (u16Sz) {
     9a4:	1dbb      	adds	r3, r7, #6
     9a6:	881b      	ldrh	r3, [r3, #0]
     9a8:	2b00      	cmp	r3, #0
     9aa:	d1ae      	bne.n	90a <spi_rw+0x86>
	}

	while (!spi_is_write_complete(&master))
     9ac:	46c0      	nop			; (mov r8, r8)
     9ae:	4b0c      	ldr	r3, [pc, #48]	; (9e0 <spi_rw+0x15c>)
     9b0:	0018      	movs	r0, r3
     9b2:	4b11      	ldr	r3, [pc, #68]	; (9f8 <spi_rw+0x174>)
     9b4:	4798      	blx	r3
     9b6:	0003      	movs	r3, r0
     9b8:	001a      	movs	r2, r3
     9ba:	2301      	movs	r3, #1
     9bc:	4053      	eors	r3, r2
     9be:	b2db      	uxtb	r3, r3
     9c0:	2b00      	cmp	r3, #0
     9c2:	d1f4      	bne.n	9ae <spi_rw+0x12a>
		;

	spi_select_slave(&master, &slave_inst, false);
     9c4:	4905      	ldr	r1, [pc, #20]	; (9dc <spi_rw+0x158>)
     9c6:	4b06      	ldr	r3, [pc, #24]	; (9e0 <spi_rw+0x15c>)
     9c8:	2200      	movs	r2, #0
     9ca:	0018      	movs	r0, r3
     9cc:	4b05      	ldr	r3, [pc, #20]	; (9e4 <spi_rw+0x160>)
     9ce:	4798      	blx	r3

	return M2M_SUCCESS;
     9d0:	2300      	movs	r3, #0
}
     9d2:	0018      	movs	r0, r3
     9d4:	46bd      	mov	sp, r7
     9d6:	b006      	add	sp, #24
     9d8:	bd80      	pop	{r7, pc}
     9da:	46c0      	nop			; (mov r8, r8)
     9dc:	200003a0 	.word	0x200003a0
     9e0:	200003a4 	.word	0x200003a4
     9e4:	0000ae51 	.word	0x0000ae51
     9e8:	00000765 	.word	0x00000765
     9ec:	000007b5 	.word	0x000007b5
     9f0:	0000078d 	.word	0x0000078d
     9f4:	000007fd 	.word	0x000007fd
     9f8:	0000073d 	.word	0x0000073d

000009fc <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     9fc:	b580      	push	{r7, lr}
     9fe:	b092      	sub	sp, #72	; 0x48
     a00:	af00      	add	r7, sp, #0
     a02:	6078      	str	r0, [r7, #4]
	sint8 result = M2M_SUCCESS;
     a04:	2347      	movs	r3, #71	; 0x47
     a06:	18fb      	adds	r3, r7, r3
     a08:	2200      	movs	r2, #0
     a0a:	701a      	strb	r2, [r3, #0]
	struct spi_config config;
	struct spi_slave_inst_config slave_config;

	/* Select SPI slave CS pin. */
	/* This step will set the CS high */
	spi_slave_inst_get_config_defaults(&slave_config);
     a0c:	2308      	movs	r3, #8
     a0e:	18fb      	adds	r3, r7, r3
     a10:	0018      	movs	r0, r3
     a12:	4b26      	ldr	r3, [pc, #152]	; (aac <nm_bus_init+0xb0>)
     a14:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
     a16:	2308      	movs	r3, #8
     a18:	18fb      	adds	r3, r7, r3
     a1a:	220e      	movs	r2, #14
     a1c:	701a      	strb	r2, [r3, #0]
	spi_attach_slave(&slave_inst, &slave_config);
     a1e:	2308      	movs	r3, #8
     a20:	18fa      	adds	r2, r7, r3
     a22:	4b23      	ldr	r3, [pc, #140]	; (ab0 <nm_bus_init+0xb4>)
     a24:	0011      	movs	r1, r2
     a26:	0018      	movs	r0, r3
     a28:	4b22      	ldr	r3, [pc, #136]	; (ab4 <nm_bus_init+0xb8>)
     a2a:	4798      	blx	r3

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
     a2c:	230c      	movs	r3, #12
     a2e:	18fb      	adds	r3, r7, r3
     a30:	0018      	movs	r0, r3
     a32:	4b21      	ldr	r3, [pc, #132]	; (ab8 <nm_bus_init+0xbc>)
     a34:	4798      	blx	r3
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
     a36:	230c      	movs	r3, #12
     a38:	18fb      	adds	r3, r7, r3
     a3a:	22c0      	movs	r2, #192	; 0xc0
     a3c:	0392      	lsls	r2, r2, #14
     a3e:	60da      	str	r2, [r3, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     a40:	230c      	movs	r3, #12
     a42:	18fb      	adds	r3, r7, r3
     a44:	4a1d      	ldr	r2, [pc, #116]	; (abc <nm_bus_init+0xc0>)
     a46:	629a      	str	r2, [r3, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     a48:	230c      	movs	r3, #12
     a4a:	18fb      	adds	r3, r7, r3
     a4c:	4a1c      	ldr	r2, [pc, #112]	; (ac0 <nm_bus_init+0xc4>)
     a4e:	62da      	str	r2, [r3, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     a50:	230c      	movs	r3, #12
     a52:	18fb      	adds	r3, r7, r3
     a54:	2201      	movs	r2, #1
     a56:	4252      	negs	r2, r2
     a58:	631a      	str	r2, [r3, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     a5a:	230c      	movs	r3, #12
     a5c:	18fb      	adds	r3, r7, r3
     a5e:	4a19      	ldr	r2, [pc, #100]	; (ac4 <nm_bus_init+0xc8>)
     a60:	635a      	str	r2, [r3, #52]	; 0x34
	config.master_slave_select_enable = false;
     a62:	230c      	movs	r3, #12
     a64:	18fb      	adds	r3, r7, r3
     a66:	2200      	movs	r2, #0
     a68:	751a      	strb	r2, [r3, #20]
	
	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     a6a:	230c      	movs	r3, #12
     a6c:	18fb      	adds	r3, r7, r3
     a6e:	4a16      	ldr	r2, [pc, #88]	; (ac8 <nm_bus_init+0xcc>)
     a70:	619a      	str	r2, [r3, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
     a72:	230c      	movs	r3, #12
     a74:	18fa      	adds	r2, r7, r3
     a76:	4915      	ldr	r1, [pc, #84]	; (acc <nm_bus_init+0xd0>)
     a78:	4b15      	ldr	r3, [pc, #84]	; (ad0 <nm_bus_init+0xd4>)
     a7a:	0018      	movs	r0, r3
     a7c:	4b15      	ldr	r3, [pc, #84]	; (ad4 <nm_bus_init+0xd8>)
     a7e:	4798      	blx	r3
     a80:	1e03      	subs	r3, r0, #0
     a82:	d002      	beq.n	a8a <nm_bus_init+0x8e>
		return M2M_ERR_BUS_FAIL;
     a84:	2306      	movs	r3, #6
     a86:	425b      	negs	r3, r3
     a88:	e00c      	b.n	aa4 <nm_bus_init+0xa8>
	}

	/* Enable the SPI master. */
	spi_enable(&master);
     a8a:	4b11      	ldr	r3, [pc, #68]	; (ad0 <nm_bus_init+0xd4>)
     a8c:	0018      	movs	r0, r3
     a8e:	4b12      	ldr	r3, [pc, #72]	; (ad8 <nm_bus_init+0xdc>)
     a90:	4798      	blx	r3

	nm_bsp_reset();
     a92:	4b12      	ldr	r3, [pc, #72]	; (adc <nm_bus_init+0xe0>)
     a94:	4798      	blx	r3
	nm_bsp_sleep(1);
     a96:	2001      	movs	r0, #1
     a98:	4b11      	ldr	r3, [pc, #68]	; (ae0 <nm_bus_init+0xe4>)
     a9a:	4798      	blx	r3
#endif
	return result;
     a9c:	2347      	movs	r3, #71	; 0x47
     a9e:	18fb      	adds	r3, r7, r3
     aa0:	781b      	ldrb	r3, [r3, #0]
     aa2:	b25b      	sxtb	r3, r3
}
     aa4:	0018      	movs	r0, r3
     aa6:	46bd      	mov	sp, r7
     aa8:	b012      	add	sp, #72	; 0x48
     aaa:	bd80      	pop	{r7, pc}
     aac:	00000609 	.word	0x00000609
     ab0:	200003a0 	.word	0x200003a0
     ab4:	0000062d 	.word	0x0000062d
     ab8:	00000585 	.word	0x00000585
     abc:	000c0002 	.word	0x000c0002
     ac0:	000d0002 	.word	0x000d0002
     ac4:	000f0002 	.word	0x000f0002
     ac8:	00b71b00 	.word	0x00b71b00
     acc:	42001000 	.word	0x42001000
     ad0:	200003a4 	.word	0x200003a4
     ad4:	0000aaf1 	.word	0x0000aaf1
     ad8:	00000691 	.word	0x00000691
     adc:	000002f1 	.word	0x000002f1
     ae0:	00000335 	.word	0x00000335

00000ae4 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     ae4:	b590      	push	{r4, r7, lr}
     ae6:	b085      	sub	sp, #20
     ae8:	af00      	add	r7, sp, #0
     aea:	0002      	movs	r2, r0
     aec:	6039      	str	r1, [r7, #0]
     aee:	1dfb      	adds	r3, r7, #7
     af0:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = 0;
     af2:	230f      	movs	r3, #15
     af4:	18fb      	adds	r3, r7, r3
     af6:	2200      	movs	r2, #0
     af8:	701a      	strb	r2, [r3, #0]
	switch(u8Cmd)
     afa:	1dfb      	adds	r3, r7, #7
     afc:	781b      	ldrb	r3, [r3, #0]
     afe:	2b03      	cmp	r3, #3
     b00:	d10f      	bne.n	b22 <nm_bus_ioctl+0x3e>
			s8Ret = nm_i2c_write_special(pstrParam->pu8Buf1, pstrParam->u16Sz1, pstrParam->pu8Buf2, pstrParam->u16Sz2);
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
     b02:	683b      	ldr	r3, [r7, #0]
     b04:	60bb      	str	r3, [r7, #8]
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     b06:	68bb      	ldr	r3, [r7, #8]
     b08:	6818      	ldr	r0, [r3, #0]
     b0a:	68bb      	ldr	r3, [r7, #8]
     b0c:	6859      	ldr	r1, [r3, #4]
     b0e:	68bb      	ldr	r3, [r7, #8]
     b10:	891b      	ldrh	r3, [r3, #8]
     b12:	220f      	movs	r2, #15
     b14:	18bc      	adds	r4, r7, r2
     b16:	001a      	movs	r2, r3
     b18:	4b10      	ldr	r3, [pc, #64]	; (b5c <nm_bus_ioctl+0x78>)
     b1a:	4798      	blx	r3
     b1c:	0003      	movs	r3, r0
     b1e:	7023      	strb	r3, [r4, #0]
		}
		break;
     b20:	e013      	b.n	b4a <nm_bus_ioctl+0x66>
#endif
		default:
			s8Ret = -1;
     b22:	230f      	movs	r3, #15
     b24:	18fb      	adds	r3, r7, r3
     b26:	22ff      	movs	r2, #255	; 0xff
     b28:	701a      	strb	r2, [r3, #0]
			M2M_ERR("invalide ioclt cmd\n");
     b2a:	230e      	movs	r3, #14
     b2c:	33ff      	adds	r3, #255	; 0xff
     b2e:	001a      	movs	r2, r3
     b30:	490b      	ldr	r1, [pc, #44]	; (b60 <nm_bus_ioctl+0x7c>)
     b32:	4b0c      	ldr	r3, [pc, #48]	; (b64 <nm_bus_ioctl+0x80>)
     b34:	0018      	movs	r0, r3
     b36:	4b0c      	ldr	r3, [pc, #48]	; (b68 <nm_bus_ioctl+0x84>)
     b38:	4798      	blx	r3
     b3a:	4b0c      	ldr	r3, [pc, #48]	; (b6c <nm_bus_ioctl+0x88>)
     b3c:	0018      	movs	r0, r3
     b3e:	4b0c      	ldr	r3, [pc, #48]	; (b70 <nm_bus_ioctl+0x8c>)
     b40:	4798      	blx	r3
     b42:	200d      	movs	r0, #13
     b44:	4b0b      	ldr	r3, [pc, #44]	; (b74 <nm_bus_ioctl+0x90>)
     b46:	4798      	blx	r3
			break;
     b48:	46c0      	nop			; (mov r8, r8)
	}

	return s8Ret;
     b4a:	230f      	movs	r3, #15
     b4c:	18fb      	adds	r3, r7, r3
     b4e:	781b      	ldrb	r3, [r3, #0]
     b50:	b25b      	sxtb	r3, r3
}
     b52:	0018      	movs	r0, r3
     b54:	46bd      	mov	sp, r7
     b56:	b005      	add	sp, #20
     b58:	bd90      	pop	{r4, r7, pc}
     b5a:	46c0      	nop			; (mov r8, r8)
     b5c:	00000885 	.word	0x00000885
     b60:	0000fd74 	.word	0x0000fd74
     b64:	0000fd4c 	.word	0x0000fd4c
     b68:	0000e7d1 	.word	0x0000e7d1
     b6c:	0000fd60 	.word	0x0000fd60
     b70:	0000e8ed 	.word	0x0000e8ed
     b74:	0000e805 	.word	0x0000e805

00000b78 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     b78:	b580      	push	{r7, lr}
     b7a:	b082      	sub	sp, #8
     b7c:	af00      	add	r7, sp, #0
	sint8 result = M2M_SUCCESS;
     b7e:	1dfb      	adds	r3, r7, #7
     b80:	2200      	movs	r2, #0
     b82:	701a      	strb	r2, [r3, #0]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
     b84:	1d3b      	adds	r3, r7, #4
     b86:	0018      	movs	r0, r3
     b88:	4b13      	ldr	r3, [pc, #76]	; (bd8 <nm_bus_deinit+0x60>)
     b8a:	4798      	blx	r3
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     b8c:	1d3b      	adds	r3, r7, #4
     b8e:	2200      	movs	r2, #0
     b90:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     b92:	1d3b      	adds	r3, r7, #4
     b94:	2200      	movs	r2, #0
     b96:	705a      	strb	r2, [r3, #1]
	i2c_master_disable(&i2c_master_instance);
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
     b98:	4b10      	ldr	r3, [pc, #64]	; (bdc <nm_bus_deinit+0x64>)
     b9a:	0018      	movs	r0, r3
     b9c:	4b10      	ldr	r3, [pc, #64]	; (be0 <nm_bus_deinit+0x68>)
     b9e:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
     ba0:	1d3b      	adds	r3, r7, #4
     ba2:	0019      	movs	r1, r3
     ba4:	200c      	movs	r0, #12
     ba6:	4b0f      	ldr	r3, [pc, #60]	; (be4 <nm_bus_deinit+0x6c>)
     ba8:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
     baa:	1d3b      	adds	r3, r7, #4
     bac:	0019      	movs	r1, r3
     bae:	200f      	movs	r0, #15
     bb0:	4b0c      	ldr	r3, [pc, #48]	; (be4 <nm_bus_deinit+0x6c>)
     bb2:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
     bb4:	1d3b      	adds	r3, r7, #4
     bb6:	0019      	movs	r1, r3
     bb8:	200d      	movs	r0, #13
     bba:	4b0a      	ldr	r3, [pc, #40]	; (be4 <nm_bus_deinit+0x6c>)
     bbc:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
     bbe:	1d3b      	adds	r3, r7, #4
     bc0:	0019      	movs	r1, r3
     bc2:	200e      	movs	r0, #14
     bc4:	4b07      	ldr	r3, [pc, #28]	; (be4 <nm_bus_deinit+0x6c>)
     bc6:	4798      	blx	r3
	//port_pin_set_output_level(CONF_WINC_SPI_MOSI, false);
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
     bc8:	1dfb      	adds	r3, r7, #7
     bca:	781b      	ldrb	r3, [r3, #0]
     bcc:	b25b      	sxtb	r3, r3
}
     bce:	0018      	movs	r0, r3
     bd0:	46bd      	mov	sp, r7
     bd2:	b002      	add	sp, #8
     bd4:	bd80      	pop	{r7, pc}
     bd6:	46c0      	nop			; (mov r8, r8)
     bd8:	00000491 	.word	0x00000491
     bdc:	200003a4 	.word	0x200003a4
     be0:	000006e1 	.word	0x000006e1
     be4:	00009e21 	.word	0x00009e21

00000be8 <m2m_memcpy>:
 *
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
     be8:	b580      	push	{r7, lr}
     bea:	b084      	sub	sp, #16
     bec:	af00      	add	r7, sp, #0
     bee:	60f8      	str	r0, [r7, #12]
     bf0:	60b9      	str	r1, [r7, #8]
     bf2:	607a      	str	r2, [r7, #4]
	if(sz == 0) return;
     bf4:	687b      	ldr	r3, [r7, #4]
     bf6:	2b00      	cmp	r3, #0
     bf8:	d010      	beq.n	c1c <m2m_memcpy+0x34>
	do
	{
		*pDst = *pSrc;
     bfa:	68bb      	ldr	r3, [r7, #8]
     bfc:	781a      	ldrb	r2, [r3, #0]
     bfe:	68fb      	ldr	r3, [r7, #12]
     c00:	701a      	strb	r2, [r3, #0]
		pDst++;
     c02:	68fb      	ldr	r3, [r7, #12]
     c04:	3301      	adds	r3, #1
     c06:	60fb      	str	r3, [r7, #12]
		pSrc++;
     c08:	68bb      	ldr	r3, [r7, #8]
     c0a:	3301      	adds	r3, #1
     c0c:	60bb      	str	r3, [r7, #8]
	}while(--sz);
     c0e:	687b      	ldr	r3, [r7, #4]
     c10:	3b01      	subs	r3, #1
     c12:	607b      	str	r3, [r7, #4]
     c14:	687b      	ldr	r3, [r7, #4]
     c16:	2b00      	cmp	r3, #0
     c18:	d1ef      	bne.n	bfa <m2m_memcpy+0x12>
     c1a:	e000      	b.n	c1e <m2m_memcpy+0x36>
	if(sz == 0) return;
     c1c:	46c0      	nop			; (mov r8, r8)
}
     c1e:	46bd      	mov	sp, r7
     c20:	b004      	add	sp, #16
     c22:	bd80      	pop	{r7, pc}

00000c24 <m2m_memset>:

	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
     c24:	b580      	push	{r7, lr}
     c26:	b084      	sub	sp, #16
     c28:	af00      	add	r7, sp, #0
     c2a:	60f8      	str	r0, [r7, #12]
     c2c:	607a      	str	r2, [r7, #4]
     c2e:	230b      	movs	r3, #11
     c30:	18fb      	adds	r3, r7, r3
     c32:	1c0a      	adds	r2, r1, #0
     c34:	701a      	strb	r2, [r3, #0]
	if(sz == 0) return;
     c36:	687b      	ldr	r3, [r7, #4]
     c38:	2b00      	cmp	r3, #0
     c3a:	d00e      	beq.n	c5a <m2m_memset+0x36>
	do
	{
		*pBuf = val;
     c3c:	68fb      	ldr	r3, [r7, #12]
     c3e:	220b      	movs	r2, #11
     c40:	18ba      	adds	r2, r7, r2
     c42:	7812      	ldrb	r2, [r2, #0]
     c44:	701a      	strb	r2, [r3, #0]
		pBuf++;
     c46:	68fb      	ldr	r3, [r7, #12]
     c48:	3301      	adds	r3, #1
     c4a:	60fb      	str	r3, [r7, #12]
	}while(--sz);
     c4c:	687b      	ldr	r3, [r7, #4]
     c4e:	3b01      	subs	r3, #1
     c50:	607b      	str	r3, [r7, #4]
     c52:	687b      	ldr	r3, [r7, #4]
     c54:	2b00      	cmp	r3, #0
     c56:	d1f1      	bne.n	c3c <m2m_memset+0x18>
     c58:	e000      	b.n	c5c <m2m_memset+0x38>
	if(sz == 0) return;
     c5a:	46c0      	nop			; (mov r8, r8)
}
     c5c:	46bd      	mov	sp, r7
     c5e:	b004      	add	sp, #16
     c60:	bd80      	pop	{r7, pc}

00000c62 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     c62:	b580      	push	{r7, lr}
     c64:	b084      	sub	sp, #16
     c66:	af00      	add	r7, sp, #0
     c68:	6078      	str	r0, [r7, #4]
	uint16	u16StrLen = 0;
     c6a:	230e      	movs	r3, #14
     c6c:	18fb      	adds	r3, r7, r3
     c6e:	2200      	movs	r2, #0
     c70:	801a      	strh	r2, [r3, #0]
	while(*pcStr)
     c72:	e009      	b.n	c88 <m2m_strlen+0x26>
	{
		u16StrLen ++;
     c74:	230e      	movs	r3, #14
     c76:	18fb      	adds	r3, r7, r3
     c78:	881a      	ldrh	r2, [r3, #0]
     c7a:	230e      	movs	r3, #14
     c7c:	18fb      	adds	r3, r7, r3
     c7e:	3201      	adds	r2, #1
     c80:	801a      	strh	r2, [r3, #0]
		pcStr++;
     c82:	687b      	ldr	r3, [r7, #4]
     c84:	3301      	adds	r3, #1
     c86:	607b      	str	r3, [r7, #4]
	while(*pcStr)
     c88:	687b      	ldr	r3, [r7, #4]
     c8a:	781b      	ldrb	r3, [r3, #0]
     c8c:	2b00      	cmp	r3, #0
     c8e:	d1f1      	bne.n	c74 <m2m_strlen+0x12>
	}
	return u16StrLen;
     c90:	230e      	movs	r3, #14
     c92:	18fb      	adds	r3, r7, r3
     c94:	881b      	ldrh	r3, [r3, #0]
}
     c96:	0018      	movs	r0, r3
     c98:	46bd      	mov	sp, r7
     c9a:	b004      	add	sp, #16
     c9c:	bd80      	pop	{r7, pc}
	...

00000ca0 <isr>:
}tstrHifContext;

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
     ca0:	b580      	push	{r7, lr}
     ca2:	af00      	add	r7, sp, #0
	gstrHifCxt.u8Interrupt++;
     ca4:	4b04      	ldr	r3, [pc, #16]	; (cb8 <isr+0x18>)
     ca6:	78db      	ldrb	r3, [r3, #3]
     ca8:	b2db      	uxtb	r3, r3
     caa:	3301      	adds	r3, #1
     cac:	b2da      	uxtb	r2, r3
     cae:	4b02      	ldr	r3, [pc, #8]	; (cb8 <isr+0x18>)
     cb0:	70da      	strb	r2, [r3, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
     cb2:	46c0      	nop			; (mov r8, r8)
     cb4:	46bd      	mov	sp, r7
     cb6:	bd80      	pop	{r7, pc}
     cb8:	200003e0 	.word	0x200003e0

00000cbc <hif_set_rx_done>:
static sint8 hif_set_rx_done(void)
{
     cbc:	b590      	push	{r4, r7, lr}
     cbe:	b083      	sub	sp, #12
     cc0:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
     cc2:	1dfb      	adds	r3, r7, #7
     cc4:	2200      	movs	r2, #0
     cc6:	701a      	strb	r2, [r3, #0]

	gstrHifCxt.u8HifRXDone = 0;
     cc8:	4b14      	ldr	r3, [pc, #80]	; (d1c <hif_set_rx_done+0x60>)
     cca:	2200      	movs	r2, #0
     ccc:	709a      	strb	r2, [r3, #2]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
     cce:	2001      	movs	r0, #1
     cd0:	4b13      	ldr	r3, [pc, #76]	; (d20 <hif_set_rx_done+0x64>)
     cd2:	4798      	blx	r3
#endif
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     cd4:	1dfc      	adds	r4, r7, #7
     cd6:	003b      	movs	r3, r7
     cd8:	4a12      	ldr	r2, [pc, #72]	; (d24 <hif_set_rx_done+0x68>)
     cda:	0019      	movs	r1, r3
     cdc:	0010      	movs	r0, r2
     cde:	4b12      	ldr	r3, [pc, #72]	; (d28 <hif_set_rx_done+0x6c>)
     ce0:	4798      	blx	r3
     ce2:	0003      	movs	r3, r0
     ce4:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
     ce6:	1dfb      	adds	r3, r7, #7
     ce8:	781b      	ldrb	r3, [r3, #0]
     cea:	b25b      	sxtb	r3, r3
     cec:	2b00      	cmp	r3, #0
     cee:	d10d      	bne.n	d0c <hif_set_rx_done+0x50>
	/* Set RX Done */
	reg |= NBIT1;
     cf0:	683b      	ldr	r3, [r7, #0]
     cf2:	2202      	movs	r2, #2
     cf4:	4313      	orrs	r3, r2
     cf6:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     cf8:	683b      	ldr	r3, [r7, #0]
     cfa:	1dfc      	adds	r4, r7, #7
     cfc:	4a09      	ldr	r2, [pc, #36]	; (d24 <hif_set_rx_done+0x68>)
     cfe:	0019      	movs	r1, r3
     d00:	0010      	movs	r0, r2
     d02:	4b0a      	ldr	r3, [pc, #40]	; (d2c <hif_set_rx_done+0x70>)
     d04:	4798      	blx	r3
     d06:	0003      	movs	r3, r0
     d08:	7023      	strb	r3, [r4, #0]
     d0a:	e000      	b.n	d0e <hif_set_rx_done+0x52>
	if(ret != M2M_SUCCESS)goto ERR1;
     d0c:	46c0      	nop			; (mov r8, r8)
	if(ret != M2M_SUCCESS)goto ERR1;
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;
     d0e:	1dfb      	adds	r3, r7, #7
     d10:	781b      	ldrb	r3, [r3, #0]
     d12:	b25b      	sxtb	r3, r3

}
     d14:	0018      	movs	r0, r3
     d16:	46bd      	mov	sp, r7
     d18:	b003      	add	sp, #12
     d1a:	bd90      	pop	{r4, r7, pc}
     d1c:	200003e0 	.word	0x200003e0
     d20:	000003d5 	.word	0x000003d5
     d24:	00001070 	.word	0x00001070
     d28:	00002c61 	.word	0x00002c61
     d2c:	00002c85 	.word	0x00002c85

00000d30 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     d30:	b580      	push	{r7, lr}
     d32:	b082      	sub	sp, #8
     d34:	af00      	add	r7, sp, #0
     d36:	603a      	str	r2, [r7, #0]
     d38:	1dfb      	adds	r3, r7, #7
     d3a:	1c02      	adds	r2, r0, #0
     d3c:	701a      	strb	r2, [r3, #0]
     d3e:	1d3b      	adds	r3, r7, #4
     d40:	1c0a      	adds	r2, r1, #0
     d42:	801a      	strh	r2, [r3, #0]


}
     d44:	46c0      	nop			; (mov r8, r8)
     d46:	46bd      	mov	sp, r7
     d48:	b002      	add	sp, #8
     d4a:	bd80      	pop	{r7, pc}

00000d4c <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     d4c:	b590      	push	{r4, r7, lr}
     d4e:	b083      	sub	sp, #12
     d50:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
     d52:	1dfb      	adds	r3, r7, #7
     d54:	2200      	movs	r2, #0
     d56:	701a      	strb	r2, [r3, #0]
	if(gstrHifCxt.u8HifRXDone)
     d58:	4b16      	ldr	r3, [pc, #88]	; (db4 <hif_chip_wake+0x68>)
     d5a:	789b      	ldrb	r3, [r3, #2]
     d5c:	b2db      	uxtb	r3, r3
     d5e:	2b00      	cmp	r3, #0
     d60:	d003      	beq.n	d6a <hif_chip_wake+0x1e>
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
     d62:	1dfb      	adds	r3, r7, #7
     d64:	781b      	ldrb	r3, [r3, #0]
     d66:	b25b      	sxtb	r3, r3
     d68:	e01f      	b.n	daa <hif_chip_wake+0x5e>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
     d6a:	4b12      	ldr	r3, [pc, #72]	; (db4 <hif_chip_wake+0x68>)
     d6c:	785b      	ldrb	r3, [r3, #1]
     d6e:	b2db      	uxtb	r3, r3
     d70:	2b00      	cmp	r3, #0
     d72:	d10e      	bne.n	d92 <hif_chip_wake+0x46>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     d74:	4b0f      	ldr	r3, [pc, #60]	; (db4 <hif_chip_wake+0x68>)
     d76:	781b      	ldrb	r3, [r3, #0]
     d78:	b2db      	uxtb	r3, r3
     d7a:	2b00      	cmp	r3, #0
     d7c:	d009      	beq.n	d92 <hif_chip_wake+0x46>
		{
			ret = chip_wake();
     d7e:	1dfc      	adds	r4, r7, #7
     d80:	4b0d      	ldr	r3, [pc, #52]	; (db8 <hif_chip_wake+0x6c>)
     d82:	4798      	blx	r3
     d84:	0003      	movs	r3, r0
     d86:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
     d88:	1dfb      	adds	r3, r7, #7
     d8a:	781b      	ldrb	r3, [r3, #0]
     d8c:	b25b      	sxtb	r3, r3
     d8e:	2b00      	cmp	r3, #0
     d90:	d107      	bne.n	da2 <hif_chip_wake+0x56>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
     d92:	4b08      	ldr	r3, [pc, #32]	; (db4 <hif_chip_wake+0x68>)
     d94:	785b      	ldrb	r3, [r3, #1]
     d96:	b2db      	uxtb	r3, r3
     d98:	3301      	adds	r3, #1
     d9a:	b2da      	uxtb	r2, r3
     d9c:	4b05      	ldr	r3, [pc, #20]	; (db4 <hif_chip_wake+0x68>)
     d9e:	705a      	strb	r2, [r3, #1]
     da0:	e000      	b.n	da4 <hif_chip_wake+0x58>
			if(ret != M2M_SUCCESS)goto ERR1;
     da2:	46c0      	nop			; (mov r8, r8)
ERR1:
	return ret;
     da4:	1dfb      	adds	r3, r7, #7
     da6:	781b      	ldrb	r3, [r3, #0]
     da8:	b25b      	sxtb	r3, r3
}
     daa:	0018      	movs	r0, r3
     dac:	46bd      	mov	sp, r7
     dae:	b003      	add	sp, #12
     db0:	bd90      	pop	{r4, r7, pc}
     db2:	46c0      	nop			; (mov r8, r8)
     db4:	200003e0 	.word	0x200003e0
     db8:	00002735 	.word	0x00002735

00000dbc <hif_chip_sleep_sc>:
*	@brief	To clear the chip sleep but keep the chip sleep
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
     dbc:	b580      	push	{r7, lr}
     dbe:	af00      	add	r7, sp, #0
	if(gstrHifCxt.u8ChipSleep >= 1)
     dc0:	4b07      	ldr	r3, [pc, #28]	; (de0 <hif_chip_sleep_sc+0x24>)
     dc2:	785b      	ldrb	r3, [r3, #1]
     dc4:	b2db      	uxtb	r3, r3
     dc6:	2b00      	cmp	r3, #0
     dc8:	d006      	beq.n	dd8 <hif_chip_sleep_sc+0x1c>
	{
		gstrHifCxt.u8ChipSleep--;
     dca:	4b05      	ldr	r3, [pc, #20]	; (de0 <hif_chip_sleep_sc+0x24>)
     dcc:	785b      	ldrb	r3, [r3, #1]
     dce:	b2db      	uxtb	r3, r3
     dd0:	3b01      	subs	r3, #1
     dd2:	b2da      	uxtb	r2, r3
     dd4:	4b02      	ldr	r3, [pc, #8]	; (de0 <hif_chip_sleep_sc+0x24>)
     dd6:	705a      	strb	r2, [r3, #1]
	}
	return M2M_SUCCESS;
     dd8:	2300      	movs	r3, #0
}
     dda:	0018      	movs	r0, r3
     ddc:	46bd      	mov	sp, r7
     dde:	bd80      	pop	{r7, pc}
     de0:	200003e0 	.word	0x200003e0

00000de4 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     de4:	b590      	push	{r4, r7, lr}
     de6:	b083      	sub	sp, #12
     de8:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
     dea:	1dfb      	adds	r3, r7, #7
     dec:	2200      	movs	r2, #0
     dee:	701a      	strb	r2, [r3, #0]

	if(gstrHifCxt.u8ChipSleep >= 1)
     df0:	4b10      	ldr	r3, [pc, #64]	; (e34 <hif_chip_sleep+0x50>)
     df2:	785b      	ldrb	r3, [r3, #1]
     df4:	b2db      	uxtb	r3, r3
     df6:	2b00      	cmp	r3, #0
     df8:	d006      	beq.n	e08 <hif_chip_sleep+0x24>
	{
		gstrHifCxt.u8ChipSleep--;
     dfa:	4b0e      	ldr	r3, [pc, #56]	; (e34 <hif_chip_sleep+0x50>)
     dfc:	785b      	ldrb	r3, [r3, #1]
     dfe:	b2db      	uxtb	r3, r3
     e00:	3b01      	subs	r3, #1
     e02:	b2da      	uxtb	r2, r3
     e04:	4b0b      	ldr	r3, [pc, #44]	; (e34 <hif_chip_sleep+0x50>)
     e06:	705a      	strb	r2, [r3, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
     e08:	4b0a      	ldr	r3, [pc, #40]	; (e34 <hif_chip_sleep+0x50>)
     e0a:	785b      	ldrb	r3, [r3, #1]
     e0c:	b2db      	uxtb	r3, r3
     e0e:	2b00      	cmp	r3, #0
     e10:	d109      	bne.n	e26 <hif_chip_sleep+0x42>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     e12:	4b08      	ldr	r3, [pc, #32]	; (e34 <hif_chip_sleep+0x50>)
     e14:	781b      	ldrb	r3, [r3, #0]
     e16:	b2db      	uxtb	r3, r3
     e18:	2b00      	cmp	r3, #0
     e1a:	d004      	beq.n	e26 <hif_chip_sleep+0x42>
		{
			ret = chip_sleep();
     e1c:	1dfc      	adds	r4, r7, #7
     e1e:	4b06      	ldr	r3, [pc, #24]	; (e38 <hif_chip_sleep+0x54>)
     e20:	4798      	blx	r3
     e22:	0003      	movs	r3, r0
     e24:	7023      	strb	r3, [r4, #0]
		else
		{
		}
	}
ERR1:
	return ret;
     e26:	1dfb      	adds	r3, r7, #7
     e28:	781b      	ldrb	r3, [r3, #0]
     e2a:	b25b      	sxtb	r3, r3
}
     e2c:	0018      	movs	r0, r3
     e2e:	46bd      	mov	sp, r7
     e30:	b003      	add	sp, #12
     e32:	bd90      	pop	{r4, r7, pc}
     e34:	200003e0 	.word	0x200003e0
     e38:	0000265d 	.word	0x0000265d

00000e3c <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
     e3c:	b580      	push	{r7, lr}
     e3e:	b082      	sub	sp, #8
     e40:	af00      	add	r7, sp, #0
     e42:	6078      	str	r0, [r7, #4]
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
     e44:	4b09      	ldr	r3, [pc, #36]	; (e6c <hif_init+0x30>)
     e46:	2228      	movs	r2, #40	; 0x28
     e48:	2100      	movs	r1, #0
     e4a:	0018      	movs	r0, r3
     e4c:	4b08      	ldr	r3, [pc, #32]	; (e70 <hif_init+0x34>)
     e4e:	4798      	blx	r3
	nm_bsp_register_isr(isr);
     e50:	4b08      	ldr	r3, [pc, #32]	; (e74 <hif_init+0x38>)
     e52:	0018      	movs	r0, r3
     e54:	4b08      	ldr	r3, [pc, #32]	; (e78 <hif_init+0x3c>)
     e56:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
     e58:	4b08      	ldr	r3, [pc, #32]	; (e7c <hif_init+0x40>)
     e5a:	0019      	movs	r1, r3
     e5c:	2003      	movs	r0, #3
     e5e:	4b08      	ldr	r3, [pc, #32]	; (e80 <hif_init+0x44>)
     e60:	4798      	blx	r3
	return M2M_SUCCESS;
     e62:	2300      	movs	r3, #0
}
     e64:	0018      	movs	r0, r3
     e66:	46bd      	mov	sp, r7
     e68:	b002      	add	sp, #8
     e6a:	bd80      	pop	{r7, pc}
     e6c:	200003e0 	.word	0x200003e0
     e70:	00000c25 	.word	0x00000c25
     e74:	00000ca1 	.word	0x00000ca1
     e78:	0000035d 	.word	0x0000035d
     e7c:	00000d31 	.word	0x00000d31
     e80:	000018f9 	.word	0x000018f9

00000e84 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     e84:	b590      	push	{r4, r7, lr}
     e86:	b089      	sub	sp, #36	; 0x24
     e88:	af00      	add	r7, sp, #0
     e8a:	0004      	movs	r4, r0
     e8c:	0008      	movs	r0, r1
     e8e:	603a      	str	r2, [r7, #0]
     e90:	0019      	movs	r1, r3
     e92:	1dfb      	adds	r3, r7, #7
     e94:	1c22      	adds	r2, r4, #0
     e96:	701a      	strb	r2, [r3, #0]
     e98:	1dbb      	adds	r3, r7, #6
     e9a:	1c02      	adds	r2, r0, #0
     e9c:	701a      	strb	r2, [r3, #0]
     e9e:	1d3b      	adds	r3, r7, #4
     ea0:	1c0a      	adds	r2, r1, #0
     ea2:	801a      	strh	r2, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
     ea4:	231f      	movs	r3, #31
     ea6:	18fb      	adds	r3, r7, r3
     ea8:	22ff      	movs	r2, #255	; 0xff
     eaa:	701a      	strb	r2, [r3, #0]
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     eac:	1dbb      	adds	r3, r7, #6
     eae:	781b      	ldrb	r3, [r3, #0]
     eb0:	227f      	movs	r2, #127	; 0x7f
     eb2:	4013      	ands	r3, r2
     eb4:	b2da      	uxtb	r2, r3
     eb6:	2318      	movs	r3, #24
     eb8:	18fb      	adds	r3, r7, r3
     eba:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
     ebc:	2318      	movs	r3, #24
     ebe:	18fb      	adds	r3, r7, r3
     ec0:	1dfa      	adds	r2, r7, #7
     ec2:	7812      	ldrb	r2, [r2, #0]
     ec4:	701a      	strb	r2, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     ec6:	2318      	movs	r3, #24
     ec8:	18fb      	adds	r3, r7, r3
     eca:	2208      	movs	r2, #8
     ecc:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
     ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     ed0:	2b00      	cmp	r3, #0
     ed2:	d011      	beq.n	ef8 <hif_send+0x74>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     ed4:	2318      	movs	r3, #24
     ed6:	18fb      	adds	r3, r7, r3
     ed8:	885b      	ldrh	r3, [r3, #2]
     eda:	b29a      	uxth	r2, r3
     edc:	2338      	movs	r3, #56	; 0x38
     ede:	18f9      	adds	r1, r7, r3
     ee0:	2334      	movs	r3, #52	; 0x34
     ee2:	18fb      	adds	r3, r7, r3
     ee4:	8809      	ldrh	r1, [r1, #0]
     ee6:	881b      	ldrh	r3, [r3, #0]
     ee8:	18cb      	adds	r3, r1, r3
     eea:	b29b      	uxth	r3, r3
     eec:	18d3      	adds	r3, r2, r3
     eee:	b29a      	uxth	r2, r3
     ef0:	2318      	movs	r3, #24
     ef2:	18fb      	adds	r3, r7, r3
     ef4:	805a      	strh	r2, [r3, #2]
     ef6:	e00a      	b.n	f0e <hif_send+0x8a>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
     ef8:	2318      	movs	r3, #24
     efa:	18fb      	adds	r3, r7, r3
     efc:	885b      	ldrh	r3, [r3, #2]
     efe:	b29a      	uxth	r2, r3
     f00:	1d3b      	adds	r3, r7, #4
     f02:	881b      	ldrh	r3, [r3, #0]
     f04:	18d3      	adds	r3, r2, r3
     f06:	b29a      	uxth	r2, r3
     f08:	2318      	movs	r3, #24
     f0a:	18fb      	adds	r3, r7, r3
     f0c:	805a      	strh	r2, [r3, #2]
	}
	ret = hif_chip_wake();
     f0e:	231f      	movs	r3, #31
     f10:	18fc      	adds	r4, r7, r3
     f12:	4bb0      	ldr	r3, [pc, #704]	; (11d4 <hif_send+0x350>)
     f14:	4798      	blx	r3
     f16:	0003      	movs	r3, r0
     f18:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
     f1a:	231f      	movs	r3, #31
     f1c:	18fb      	adds	r3, r7, r3
     f1e:	781b      	ldrb	r3, [r3, #0]
     f20:	b25b      	sxtb	r3, r3
     f22:	2b00      	cmp	r3, #0
     f24:	d000      	beq.n	f28 <hif_send+0xa4>
     f26:	e127      	b.n	1178 <hif_send+0x2f4>
	{
		volatile uint32 reg, dma_addr = 0;
     f28:	2300      	movs	r3, #0
     f2a:	613b      	str	r3, [r7, #16]
		volatile uint16 cnt = 0;
     f2c:	230e      	movs	r3, #14
     f2e:	18fb      	adds	r3, r7, r3
     f30:	2200      	movs	r2, #0
     f32:	801a      	strh	r2, [r3, #0]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
     f34:	2300      	movs	r3, #0
     f36:	617b      	str	r3, [r7, #20]
		reg |= (uint32)u8Gid;
     f38:	1dfb      	adds	r3, r7, #7
     f3a:	781a      	ldrb	r2, [r3, #0]
     f3c:	697b      	ldr	r3, [r7, #20]
     f3e:	4313      	orrs	r3, r2
     f40:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)u8Opcode<<8);
     f42:	1dbb      	adds	r3, r7, #6
     f44:	781b      	ldrb	r3, [r3, #0]
     f46:	021a      	lsls	r2, r3, #8
     f48:	697b      	ldr	r3, [r7, #20]
     f4a:	4313      	orrs	r3, r2
     f4c:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)strHif.u16Length<<16);
     f4e:	2318      	movs	r3, #24
     f50:	18fb      	adds	r3, r7, r3
     f52:	885b      	ldrh	r3, [r3, #2]
     f54:	b29b      	uxth	r3, r3
     f56:	041a      	lsls	r2, r3, #16
     f58:	697b      	ldr	r3, [r7, #20]
     f5a:	4313      	orrs	r3, r2
     f5c:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(NMI_STATE_REG,reg);
     f5e:	697b      	ldr	r3, [r7, #20]
     f60:	221f      	movs	r2, #31
     f62:	18bc      	adds	r4, r7, r2
     f64:	4a9c      	ldr	r2, [pc, #624]	; (11d8 <hif_send+0x354>)
     f66:	0019      	movs	r1, r3
     f68:	0010      	movs	r0, r2
     f6a:	4b9c      	ldr	r3, [pc, #624]	; (11dc <hif_send+0x358>)
     f6c:	4798      	blx	r3
     f6e:	0003      	movs	r3, r0
     f70:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
     f72:	231f      	movs	r3, #31
     f74:	18fb      	adds	r3, r7, r3
     f76:	781b      	ldrb	r3, [r3, #0]
     f78:	b25b      	sxtb	r3, r3
     f7a:	2b00      	cmp	r3, #0
     f7c:	d000      	beq.n	f80 <hif_send+0xfc>
     f7e:	e115      	b.n	11ac <hif_send+0x328>

		reg = 0UL;
     f80:	2300      	movs	r3, #0
     f82:	617b      	str	r3, [r7, #20]
		reg |= NBIT1;
     f84:	697b      	ldr	r3, [r7, #20]
     f86:	2202      	movs	r2, #2
     f88:	4313      	orrs	r3, r2
     f8a:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     f8c:	697b      	ldr	r3, [r7, #20]
     f8e:	221f      	movs	r2, #31
     f90:	18bc      	adds	r4, r7, r2
     f92:	4a93      	ldr	r2, [pc, #588]	; (11e0 <hif_send+0x35c>)
     f94:	0019      	movs	r1, r3
     f96:	0010      	movs	r0, r2
     f98:	4b90      	ldr	r3, [pc, #576]	; (11dc <hif_send+0x358>)
     f9a:	4798      	blx	r3
     f9c:	0003      	movs	r3, r0
     f9e:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
     fa0:	231f      	movs	r3, #31
     fa2:	18fb      	adds	r3, r7, r3
     fa4:	781b      	ldrb	r3, [r3, #0]
     fa6:	b25b      	sxtb	r3, r3
     fa8:	2b00      	cmp	r3, #0
     faa:	d000      	beq.n	fae <hif_send+0x12a>
     fac:	e100      	b.n	11b0 <hif_send+0x32c>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
     fae:	2300      	movs	r3, #0
     fb0:	613b      	str	r3, [r7, #16]
		
		for(cnt = 0; cnt < 1000; cnt ++)
     fb2:	230e      	movs	r3, #14
     fb4:	18fb      	adds	r3, r7, r3
     fb6:	2200      	movs	r2, #0
     fb8:	801a      	strh	r2, [r3, #0]
     fba:	e04f      	b.n	105c <hif_send+0x1d8>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     fbc:	231f      	movs	r3, #31
     fbe:	18fc      	adds	r4, r7, r3
     fc0:	2314      	movs	r3, #20
     fc2:	18fb      	adds	r3, r7, r3
     fc4:	4a86      	ldr	r2, [pc, #536]	; (11e0 <hif_send+0x35c>)
     fc6:	0019      	movs	r1, r3
     fc8:	0010      	movs	r0, r2
     fca:	4b86      	ldr	r3, [pc, #536]	; (11e4 <hif_send+0x360>)
     fcc:	4798      	blx	r3
     fce:	0003      	movs	r3, r0
     fd0:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS) break;
     fd2:	231f      	movs	r3, #31
     fd4:	18fb      	adds	r3, r7, r3
     fd6:	781b      	ldrb	r3, [r3, #0]
     fd8:	b25b      	sxtb	r3, r3
     fda:	2b00      	cmp	r3, #0
     fdc:	d146      	bne.n	106c <hif_send+0x1e8>
			/*
			 * If it takes too long to get a response, the slow down to 
			 * avoid back-to-back register read operations.
			 */
			if(cnt >= 500) {
     fde:	230e      	movs	r3, #14
     fe0:	18fb      	adds	r3, r7, r3
     fe2:	881b      	ldrh	r3, [r3, #0]
     fe4:	b29a      	uxth	r2, r3
     fe6:	23f4      	movs	r3, #244	; 0xf4
     fe8:	33ff      	adds	r3, #255	; 0xff
     fea:	429a      	cmp	r2, r3
     fec:	d915      	bls.n	101a <hif_send+0x196>
				if(cnt < 501) {
     fee:	230e      	movs	r3, #14
     ff0:	18fb      	adds	r3, r7, r3
     ff2:	881b      	ldrh	r3, [r3, #0]
     ff4:	b29a      	uxth	r2, r3
     ff6:	23fa      	movs	r3, #250	; 0xfa
     ff8:	005b      	lsls	r3, r3, #1
     ffa:	429a      	cmp	r2, r3
     ffc:	d80a      	bhi.n	1014 <hif_send+0x190>
					M2M_INFO("Slowing down...\n");
     ffe:	4b7a      	ldr	r3, [pc, #488]	; (11e8 <hif_send+0x364>)
    1000:	0018      	movs	r0, r3
    1002:	4b7a      	ldr	r3, [pc, #488]	; (11ec <hif_send+0x368>)
    1004:	4798      	blx	r3
    1006:	4b7a      	ldr	r3, [pc, #488]	; (11f0 <hif_send+0x36c>)
    1008:	0018      	movs	r0, r3
    100a:	4b7a      	ldr	r3, [pc, #488]	; (11f4 <hif_send+0x370>)
    100c:	4798      	blx	r3
    100e:	200d      	movs	r0, #13
    1010:	4b79      	ldr	r3, [pc, #484]	; (11f8 <hif_send+0x374>)
    1012:	4798      	blx	r3
				}
				nm_bsp_sleep(1);
    1014:	2001      	movs	r0, #1
    1016:	4b79      	ldr	r3, [pc, #484]	; (11fc <hif_send+0x378>)
    1018:	4798      	blx	r3
			}
			if (!(reg & NBIT1))
    101a:	697b      	ldr	r3, [r7, #20]
    101c:	2202      	movs	r2, #2
    101e:	4013      	ands	r3, r2
    1020:	d113      	bne.n	104a <hif_send+0x1c6>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
    1022:	231f      	movs	r3, #31
    1024:	18fc      	adds	r4, r7, r3
    1026:	2310      	movs	r3, #16
    1028:	18fb      	adds	r3, r7, r3
    102a:	4a75      	ldr	r2, [pc, #468]	; (1200 <hif_send+0x37c>)
    102c:	0019      	movs	r1, r3
    102e:	0010      	movs	r0, r2
    1030:	4b6c      	ldr	r3, [pc, #432]	; (11e4 <hif_send+0x360>)
    1032:	4798      	blx	r3
    1034:	0003      	movs	r3, r0
    1036:	7023      	strb	r3, [r4, #0]
				if(ret != M2M_SUCCESS) {
    1038:	231f      	movs	r3, #31
    103a:	18fb      	adds	r3, r7, r3
    103c:	781b      	ldrb	r3, [r3, #0]
    103e:	b25b      	sxtb	r3, r3
    1040:	2b00      	cmp	r3, #0
    1042:	d015      	beq.n	1070 <hif_send+0x1ec>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
    1044:	2300      	movs	r3, #0
    1046:	613b      	str	r3, [r7, #16]
					goto ERR1;
    1048:	e0b9      	b.n	11be <hif_send+0x33a>
		for(cnt = 0; cnt < 1000; cnt ++)
    104a:	230e      	movs	r3, #14
    104c:	18fb      	adds	r3, r7, r3
    104e:	881b      	ldrh	r3, [r3, #0]
    1050:	b29b      	uxth	r3, r3
    1052:	3301      	adds	r3, #1
    1054:	b29a      	uxth	r2, r3
    1056:	230e      	movs	r3, #14
    1058:	18fb      	adds	r3, r7, r3
    105a:	801a      	strh	r2, [r3, #0]
    105c:	230e      	movs	r3, #14
    105e:	18fb      	adds	r3, r7, r3
    1060:	881b      	ldrh	r3, [r3, #0]
    1062:	b29b      	uxth	r3, r3
    1064:	4a67      	ldr	r2, [pc, #412]	; (1204 <hif_send+0x380>)
    1066:	4293      	cmp	r3, r2
    1068:	d9a8      	bls.n	fbc <hif_send+0x138>
    106a:	e002      	b.n	1072 <hif_send+0x1ee>
			if(ret != M2M_SUCCESS) break;
    106c:	46c0      	nop			; (mov r8, r8)
    106e:	e000      	b.n	1072 <hif_send+0x1ee>
				}
				/*in case of success break */
				break;
    1070:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (dma_addr != 0)
    1072:	693b      	ldr	r3, [r7, #16]
    1074:	2b00      	cmp	r3, #0
    1076:	d100      	bne.n	107a <hif_send+0x1f6>
    1078:	e073      	b.n	1162 <hif_send+0x2de>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
    107a:	693b      	ldr	r3, [r7, #16]
    107c:	60bb      	str	r3, [r7, #8]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
    107e:	2318      	movs	r3, #24
    1080:	18fb      	adds	r3, r7, r3
    1082:	885b      	ldrh	r3, [r3, #2]
    1084:	b29a      	uxth	r2, r3
    1086:	2318      	movs	r3, #24
    1088:	18fb      	adds	r3, r7, r3
    108a:	805a      	strh	r2, [r3, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
    108c:	68bb      	ldr	r3, [r7, #8]
    108e:	221f      	movs	r2, #31
    1090:	18bc      	adds	r4, r7, r2
    1092:	2218      	movs	r2, #24
    1094:	18b9      	adds	r1, r7, r2
    1096:	2208      	movs	r2, #8
    1098:	0018      	movs	r0, r3
    109a:	4b5b      	ldr	r3, [pc, #364]	; (1208 <hif_send+0x384>)
    109c:	4798      	blx	r3
    109e:	0003      	movs	r3, r0
    10a0:	7023      	strb	r3, [r4, #0]
			if(M2M_SUCCESS != ret) goto ERR1;
    10a2:	231f      	movs	r3, #31
    10a4:	18fb      	adds	r3, r7, r3
    10a6:	781b      	ldrb	r3, [r3, #0]
    10a8:	b25b      	sxtb	r3, r3
    10aa:	2b00      	cmp	r3, #0
    10ac:	d000      	beq.n	10b0 <hif_send+0x22c>
    10ae:	e081      	b.n	11b4 <hif_send+0x330>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
    10b0:	68bb      	ldr	r3, [r7, #8]
    10b2:	3308      	adds	r3, #8
    10b4:	60bb      	str	r3, [r7, #8]
			if(pu8CtrlBuf != NULL)
    10b6:	683b      	ldr	r3, [r7, #0]
    10b8:	2b00      	cmp	r3, #0
    10ba:	d015      	beq.n	10e8 <hif_send+0x264>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
    10bc:	68b8      	ldr	r0, [r7, #8]
    10be:	1d3b      	adds	r3, r7, #4
    10c0:	881a      	ldrh	r2, [r3, #0]
    10c2:	231f      	movs	r3, #31
    10c4:	18fc      	adds	r4, r7, r3
    10c6:	683b      	ldr	r3, [r7, #0]
    10c8:	0019      	movs	r1, r3
    10ca:	4b4f      	ldr	r3, [pc, #316]	; (1208 <hif_send+0x384>)
    10cc:	4798      	blx	r3
    10ce:	0003      	movs	r3, r0
    10d0:	7023      	strb	r3, [r4, #0]
				if(M2M_SUCCESS != ret) goto ERR1;
    10d2:	231f      	movs	r3, #31
    10d4:	18fb      	adds	r3, r7, r3
    10d6:	781b      	ldrb	r3, [r3, #0]
    10d8:	b25b      	sxtb	r3, r3
    10da:	2b00      	cmp	r3, #0
    10dc:	d16c      	bne.n	11b8 <hif_send+0x334>
				u32CurrAddr += u16CtrlBufSize;
    10de:	1d3b      	adds	r3, r7, #4
    10e0:	881a      	ldrh	r2, [r3, #0]
    10e2:	68bb      	ldr	r3, [r7, #8]
    10e4:	18d3      	adds	r3, r2, r3
    10e6:	60bb      	str	r3, [r7, #8]
			}
			if(pu8DataBuf != NULL)
    10e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    10ea:	2b00      	cmp	r3, #0
    10ec:	d021      	beq.n	1132 <hif_send+0x2ae>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
    10ee:	2338      	movs	r3, #56	; 0x38
    10f0:	18fb      	adds	r3, r7, r3
    10f2:	881a      	ldrh	r2, [r3, #0]
    10f4:	1d3b      	adds	r3, r7, #4
    10f6:	881b      	ldrh	r3, [r3, #0]
    10f8:	1ad3      	subs	r3, r2, r3
    10fa:	001a      	movs	r2, r3
    10fc:	68bb      	ldr	r3, [r7, #8]
    10fe:	18d3      	adds	r3, r2, r3
    1100:	60bb      	str	r3, [r7, #8]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
    1102:	68b8      	ldr	r0, [r7, #8]
    1104:	2334      	movs	r3, #52	; 0x34
    1106:	18fb      	adds	r3, r7, r3
    1108:	881a      	ldrh	r2, [r3, #0]
    110a:	231f      	movs	r3, #31
    110c:	18fc      	adds	r4, r7, r3
    110e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1110:	0019      	movs	r1, r3
    1112:	4b3d      	ldr	r3, [pc, #244]	; (1208 <hif_send+0x384>)
    1114:	4798      	blx	r3
    1116:	0003      	movs	r3, r0
    1118:	7023      	strb	r3, [r4, #0]
				if(M2M_SUCCESS != ret) goto ERR1;
    111a:	231f      	movs	r3, #31
    111c:	18fb      	adds	r3, r7, r3
    111e:	781b      	ldrb	r3, [r3, #0]
    1120:	b25b      	sxtb	r3, r3
    1122:	2b00      	cmp	r3, #0
    1124:	d14a      	bne.n	11bc <hif_send+0x338>
				u32CurrAddr += u16DataSize;
    1126:	2334      	movs	r3, #52	; 0x34
    1128:	18fb      	adds	r3, r7, r3
    112a:	881a      	ldrh	r2, [r3, #0]
    112c:	68bb      	ldr	r3, [r7, #8]
    112e:	18d3      	adds	r3, r2, r3
    1130:	60bb      	str	r3, [r7, #8]
			}

			reg = dma_addr << 2;
    1132:	693b      	ldr	r3, [r7, #16]
    1134:	009b      	lsls	r3, r3, #2
    1136:	617b      	str	r3, [r7, #20]
			reg |= NBIT1;
    1138:	697b      	ldr	r3, [r7, #20]
    113a:	2202      	movs	r2, #2
    113c:	4313      	orrs	r3, r2
    113e:	617b      	str	r3, [r7, #20]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
    1140:	697b      	ldr	r3, [r7, #20]
    1142:	221f      	movs	r2, #31
    1144:	18bc      	adds	r4, r7, r2
    1146:	4a31      	ldr	r2, [pc, #196]	; (120c <hif_send+0x388>)
    1148:	0019      	movs	r1, r3
    114a:	0010      	movs	r0, r2
    114c:	4b23      	ldr	r3, [pc, #140]	; (11dc <hif_send+0x358>)
    114e:	4798      	blx	r3
    1150:	0003      	movs	r3, r0
    1152:	7023      	strb	r3, [r4, #0]
			if(M2M_SUCCESS != ret) goto ERR1;
    1154:	231f      	movs	r3, #31
    1156:	18fb      	adds	r3, r7, r3
    1158:	781b      	ldrb	r3, [r3, #0]
    115a:	b25b      	sxtb	r3, r3
    115c:	2b00      	cmp	r3, #0
    115e:	d01a      	beq.n	1196 <hif_send+0x312>
    1160:	e02d      	b.n	11be <hif_send+0x33a>
		}
		else
		{
			ret = hif_chip_sleep();
    1162:	231f      	movs	r3, #31
    1164:	18fc      	adds	r4, r7, r3
    1166:	4b2a      	ldr	r3, [pc, #168]	; (1210 <hif_send+0x38c>)
    1168:	4798      	blx	r3
    116a:	0003      	movs	r3, r0
    116c:	7023      	strb	r3, [r4, #0]
			M2M_DBG("Failed to alloc rx size %d\r",ret);
			ret = M2M_ERR_MEM_ALLOC;
    116e:	231f      	movs	r3, #31
    1170:	18fb      	adds	r3, r7, r3
    1172:	22fd      	movs	r2, #253	; 0xfd
    1174:	701a      	strb	r2, [r3, #0]
			goto ERR2;
    1176:	e024      	b.n	11c2 <hif_send+0x33e>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
    1178:	23cb      	movs	r3, #203	; 0xcb
    117a:	005a      	lsls	r2, r3, #1
    117c:	4925      	ldr	r1, [pc, #148]	; (1214 <hif_send+0x390>)
    117e:	4b26      	ldr	r3, [pc, #152]	; (1218 <hif_send+0x394>)
    1180:	0018      	movs	r0, r3
    1182:	4b1a      	ldr	r3, [pc, #104]	; (11ec <hif_send+0x368>)
    1184:	4798      	blx	r3
    1186:	4b25      	ldr	r3, [pc, #148]	; (121c <hif_send+0x398>)
    1188:	0018      	movs	r0, r3
    118a:	4b1a      	ldr	r3, [pc, #104]	; (11f4 <hif_send+0x370>)
    118c:	4798      	blx	r3
    118e:	200d      	movs	r0, #13
    1190:	4b19      	ldr	r3, [pc, #100]	; (11f8 <hif_send+0x374>)
    1192:	4798      	blx	r3
		goto ERR2;
    1194:	e015      	b.n	11c2 <hif_send+0x33e>
	}
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
    1196:	231f      	movs	r3, #31
    1198:	18fc      	adds	r4, r7, r3
    119a:	4b1d      	ldr	r3, [pc, #116]	; (1210 <hif_send+0x38c>)
    119c:	4798      	blx	r3
    119e:	0003      	movs	r3, r0
    11a0:	7023      	strb	r3, [r4, #0]
	return ret;
    11a2:	231f      	movs	r3, #31
    11a4:	18fb      	adds	r3, r7, r3
    11a6:	781b      	ldrb	r3, [r3, #0]
    11a8:	b25b      	sxtb	r3, r3
    11aa:	e00e      	b.n	11ca <hif_send+0x346>
		if(M2M_SUCCESS != ret) goto ERR1;
    11ac:	46c0      	nop			; (mov r8, r8)
    11ae:	e006      	b.n	11be <hif_send+0x33a>
		if(M2M_SUCCESS != ret) goto ERR1;
    11b0:	46c0      	nop			; (mov r8, r8)
    11b2:	e004      	b.n	11be <hif_send+0x33a>
			if(M2M_SUCCESS != ret) goto ERR1;
    11b4:	46c0      	nop			; (mov r8, r8)
    11b6:	e002      	b.n	11be <hif_send+0x33a>
				if(M2M_SUCCESS != ret) goto ERR1;
    11b8:	46c0      	nop			; (mov r8, r8)
    11ba:	e000      	b.n	11be <hif_send+0x33a>
				if(M2M_SUCCESS != ret) goto ERR1;
    11bc:	46c0      	nop			; (mov r8, r8)
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
    11be:	4b18      	ldr	r3, [pc, #96]	; (1220 <hif_send+0x39c>)
    11c0:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
    11c2:	231f      	movs	r3, #31
    11c4:	18fb      	adds	r3, r7, r3
    11c6:	781b      	ldrb	r3, [r3, #0]
    11c8:	b25b      	sxtb	r3, r3
}
    11ca:	0018      	movs	r0, r3
    11cc:	46bd      	mov	sp, r7
    11ce:	b009      	add	sp, #36	; 0x24
    11d0:	bd90      	pop	{r4, r7, pc}
    11d2:	46c0      	nop			; (mov r8, r8)
    11d4:	00000d4d 	.word	0x00000d4d
    11d8:	0000108c 	.word	0x0000108c
    11dc:	00002c85 	.word	0x00002c85
    11e0:	00001078 	.word	0x00001078
    11e4:	00002c61 	.word	0x00002c61
    11e8:	0000fd84 	.word	0x0000fd84
    11ec:	0000e7d1 	.word	0x0000e7d1
    11f0:	0000fd90 	.word	0x0000fd90
    11f4:	0000e8ed 	.word	0x0000e8ed
    11f8:	0000e805 	.word	0x0000e805
    11fc:	00000335 	.word	0x00000335
    1200:	00150400 	.word	0x00150400
    1204:	000003e7 	.word	0x000003e7
    1208:	00002dcd 	.word	0x00002dcd
    120c:	0000106c 	.word	0x0000106c
    1210:	00000de5 	.word	0x00000de5
    1214:	00010098 	.word	0x00010098
    1218:	0000fda0 	.word	0x0000fda0
    121c:	0000fdb4 	.word	0x0000fdb4
    1220:	00000dbd 	.word	0x00000dbd

00001224 <hif_isr>:
*	@date	15 July 2012
*	@return	1 in case of interrupt received else 0 will be returned
*	@version	1.0
*/
static sint8 hif_isr(void)
{
    1224:	b590      	push	{r4, r7, lr}
    1226:	b087      	sub	sp, #28
    1228:	af02      	add	r7, sp, #8
	sint8 ret = M2M_SUCCESS;
    122a:	230f      	movs	r3, #15
    122c:	18fb      	adds	r3, r7, r3
    122e:	2200      	movs	r2, #0
    1230:	701a      	strb	r2, [r3, #0]
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    1232:	230f      	movs	r3, #15
    1234:	18fc      	adds	r4, r7, r3
    1236:	2308      	movs	r3, #8
    1238:	18fb      	adds	r3, r7, r3
    123a:	4ad6      	ldr	r2, [pc, #856]	; (1594 <hif_isr+0x370>)
    123c:	0019      	movs	r1, r3
    123e:	0010      	movs	r0, r2
    1240:	4bd5      	ldr	r3, [pc, #852]	; (1598 <hif_isr+0x374>)
    1242:	4798      	blx	r3
    1244:	0003      	movs	r3, r0
    1246:	7023      	strb	r3, [r4, #0]
	if(M2M_SUCCESS == ret)
    1248:	230f      	movs	r3, #15
    124a:	18fb      	adds	r3, r7, r3
    124c:	781b      	ldrb	r3, [r3, #0]
    124e:	b25b      	sxtb	r3, r3
    1250:	2b00      	cmp	r3, #0
    1252:	d000      	beq.n	1256 <hif_isr+0x32>
    1254:	e217      	b.n	1686 <hif_isr+0x462>
	{
		if(reg & 0x1)	/* New interrupt has been received */
    1256:	68bb      	ldr	r3, [r7, #8]
    1258:	2201      	movs	r2, #1
    125a:	4013      	ands	r3, r2
    125c:	d100      	bne.n	1260 <hif_isr+0x3c>
    125e:	e1fd      	b.n	165c <hif_isr+0x438>
		{
			uint16 size;

			nm_bsp_interrupt_ctrl(0);
    1260:	2000      	movs	r0, #0
    1262:	4bce      	ldr	r3, [pc, #824]	; (159c <hif_isr+0x378>)
    1264:	4798      	blx	r3
			/*Clearing RX interrupt*/
			reg &= ~NBIT0;
    1266:	68bb      	ldr	r3, [r7, #8]
    1268:	2201      	movs	r2, #1
    126a:	4393      	bics	r3, r2
    126c:	60bb      	str	r3, [r7, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    126e:	68bb      	ldr	r3, [r7, #8]
    1270:	220f      	movs	r2, #15
    1272:	18bc      	adds	r4, r7, r2
    1274:	4ac7      	ldr	r2, [pc, #796]	; (1594 <hif_isr+0x370>)
    1276:	0019      	movs	r1, r3
    1278:	0010      	movs	r0, r2
    127a:	4bc9      	ldr	r3, [pc, #804]	; (15a0 <hif_isr+0x37c>)
    127c:	4798      	blx	r3
    127e:	0003      	movs	r3, r0
    1280:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    1282:	230f      	movs	r3, #15
    1284:	18fb      	adds	r3, r7, r3
    1286:	781b      	ldrb	r3, [r3, #0]
    1288:	b25b      	sxtb	r3, r3
    128a:	2b00      	cmp	r3, #0
    128c:	d000      	beq.n	1290 <hif_isr+0x6c>
    128e:	e208      	b.n	16a2 <hif_isr+0x47e>
			gstrHifCxt.u8HifRXDone = 1;
    1290:	4bc4      	ldr	r3, [pc, #784]	; (15a4 <hif_isr+0x380>)
    1292:	2201      	movs	r2, #1
    1294:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
    1296:	68bb      	ldr	r3, [r7, #8]
    1298:	089b      	lsrs	r3, r3, #2
    129a:	b29a      	uxth	r2, r3
    129c:	230c      	movs	r3, #12
    129e:	18fb      	adds	r3, r7, r3
    12a0:	0512      	lsls	r2, r2, #20
    12a2:	0d12      	lsrs	r2, r2, #20
    12a4:	801a      	strh	r2, [r3, #0]
			if (size > 0) {
    12a6:	230c      	movs	r3, #12
    12a8:	18fb      	adds	r3, r7, r3
    12aa:	881b      	ldrh	r3, [r3, #0]
    12ac:	2b00      	cmp	r3, #0
    12ae:	d100      	bne.n	12b2 <hif_isr+0x8e>
    12b0:	e1c1      	b.n	1636 <hif_isr+0x412>
				uint32 address = 0;
    12b2:	2300      	movs	r3, #0
    12b4:	603b      	str	r3, [r7, #0]
				/**
				start bus transfer
				**/
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
    12b6:	230f      	movs	r3, #15
    12b8:	18fc      	adds	r4, r7, r3
    12ba:	003b      	movs	r3, r7
    12bc:	4aba      	ldr	r2, [pc, #744]	; (15a8 <hif_isr+0x384>)
    12be:	0019      	movs	r1, r3
    12c0:	0010      	movs	r0, r2
    12c2:	4bb5      	ldr	r3, [pc, #724]	; (1598 <hif_isr+0x374>)
    12c4:	4798      	blx	r3
    12c6:	0003      	movs	r3, r0
    12c8:	7023      	strb	r3, [r4, #0]
				if(M2M_SUCCESS != ret)
    12ca:	230f      	movs	r3, #15
    12cc:	18fb      	adds	r3, r7, r3
    12ce:	781b      	ldrb	r3, [r3, #0]
    12d0:	b25b      	sxtb	r3, r3
    12d2:	2b00      	cmp	r3, #0
    12d4:	d012      	beq.n	12fc <hif_isr+0xd8>
				{
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
    12d6:	23c8      	movs	r3, #200	; 0xc8
    12d8:	33ff      	adds	r3, #255	; 0xff
    12da:	001a      	movs	r2, r3
    12dc:	49b3      	ldr	r1, [pc, #716]	; (15ac <hif_isr+0x388>)
    12de:	4bb4      	ldr	r3, [pc, #720]	; (15b0 <hif_isr+0x38c>)
    12e0:	0018      	movs	r0, r3
    12e2:	4bb4      	ldr	r3, [pc, #720]	; (15b4 <hif_isr+0x390>)
    12e4:	4798      	blx	r3
    12e6:	4bb4      	ldr	r3, [pc, #720]	; (15b8 <hif_isr+0x394>)
    12e8:	0018      	movs	r0, r3
    12ea:	4bb4      	ldr	r3, [pc, #720]	; (15bc <hif_isr+0x398>)
    12ec:	4798      	blx	r3
    12ee:	200d      	movs	r0, #13
    12f0:	4bb3      	ldr	r3, [pc, #716]	; (15c0 <hif_isr+0x39c>)
    12f2:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    12f4:	2001      	movs	r0, #1
    12f6:	4ba9      	ldr	r3, [pc, #676]	; (159c <hif_isr+0x378>)
    12f8:	4798      	blx	r3
					goto ERR1;
    12fa:	e1d3      	b.n	16a4 <hif_isr+0x480>
				}
				gstrHifCxt.u32RxAddr = address;
    12fc:	683a      	ldr	r2, [r7, #0]
    12fe:	4ba9      	ldr	r3, [pc, #676]	; (15a4 <hif_isr+0x380>)
    1300:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
    1302:	230c      	movs	r3, #12
    1304:	18fb      	adds	r3, r7, r3
    1306:	881a      	ldrh	r2, [r3, #0]
    1308:	4ba6      	ldr	r3, [pc, #664]	; (15a4 <hif_isr+0x380>)
    130a:	609a      	str	r2, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
    130c:	683b      	ldr	r3, [r7, #0]
    130e:	220f      	movs	r2, #15
    1310:	18bc      	adds	r4, r7, r2
    1312:	1d39      	adds	r1, r7, #4
    1314:	2204      	movs	r2, #4
    1316:	0018      	movs	r0, r3
    1318:	4baa      	ldr	r3, [pc, #680]	; (15c4 <hif_isr+0x3a0>)
    131a:	4798      	blx	r3
    131c:	0003      	movs	r3, r0
    131e:	7023      	strb	r3, [r4, #0]
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
    1320:	1d3b      	adds	r3, r7, #4
    1322:	885b      	ldrh	r3, [r3, #2]
    1324:	b29a      	uxth	r2, r3
    1326:	1d3b      	adds	r3, r7, #4
    1328:	805a      	strh	r2, [r3, #2]
				if(M2M_SUCCESS != ret)
    132a:	230f      	movs	r3, #15
    132c:	18fb      	adds	r3, r7, r3
    132e:	781b      	ldrb	r3, [r3, #0]
    1330:	b25b      	sxtb	r3, r3
    1332:	2b00      	cmp	r3, #0
    1334:	d012      	beq.n	135c <hif_isr+0x138>
				{
					M2M_ERR("(hif) address bus fail\n");
    1336:	23d2      	movs	r3, #210	; 0xd2
    1338:	33ff      	adds	r3, #255	; 0xff
    133a:	001a      	movs	r2, r3
    133c:	499b      	ldr	r1, [pc, #620]	; (15ac <hif_isr+0x388>)
    133e:	4b9c      	ldr	r3, [pc, #624]	; (15b0 <hif_isr+0x38c>)
    1340:	0018      	movs	r0, r3
    1342:	4b9c      	ldr	r3, [pc, #624]	; (15b4 <hif_isr+0x390>)
    1344:	4798      	blx	r3
    1346:	4ba0      	ldr	r3, [pc, #640]	; (15c8 <hif_isr+0x3a4>)
    1348:	0018      	movs	r0, r3
    134a:	4b9c      	ldr	r3, [pc, #624]	; (15bc <hif_isr+0x398>)
    134c:	4798      	blx	r3
    134e:	200d      	movs	r0, #13
    1350:	4b9b      	ldr	r3, [pc, #620]	; (15c0 <hif_isr+0x39c>)
    1352:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    1354:	2001      	movs	r0, #1
    1356:	4b91      	ldr	r3, [pc, #580]	; (159c <hif_isr+0x378>)
    1358:	4798      	blx	r3
					goto ERR1;
    135a:	e1a3      	b.n	16a4 <hif_isr+0x480>
				}
				if(strHif.u16Length != size)
    135c:	1d3b      	adds	r3, r7, #4
    135e:	885b      	ldrh	r3, [r3, #2]
    1360:	b29b      	uxth	r3, r3
    1362:	220c      	movs	r2, #12
    1364:	18ba      	adds	r2, r7, r2
    1366:	8812      	ldrh	r2, [r2, #0]
    1368:	429a      	cmp	r2, r3
    136a:	d02d      	beq.n	13c8 <hif_isr+0x1a4>
				{
					if((size - strHif.u16Length) > 4)
    136c:	230c      	movs	r3, #12
    136e:	18fb      	adds	r3, r7, r3
    1370:	881b      	ldrh	r3, [r3, #0]
    1372:	1d3a      	adds	r2, r7, #4
    1374:	8852      	ldrh	r2, [r2, #2]
    1376:	b292      	uxth	r2, r2
    1378:	1a9b      	subs	r3, r3, r2
    137a:	2b04      	cmp	r3, #4
    137c:	dd24      	ble.n	13c8 <hif_isr+0x1a4>
					{
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
    137e:	23ed      	movs	r3, #237	; 0xed
    1380:	005a      	lsls	r2, r3, #1
    1382:	498a      	ldr	r1, [pc, #552]	; (15ac <hif_isr+0x388>)
    1384:	4b8a      	ldr	r3, [pc, #552]	; (15b0 <hif_isr+0x38c>)
    1386:	0018      	movs	r0, r3
    1388:	4b8a      	ldr	r3, [pc, #552]	; (15b4 <hif_isr+0x390>)
    138a:	4798      	blx	r3
    138c:	230c      	movs	r3, #12
    138e:	18fb      	adds	r3, r7, r3
    1390:	8819      	ldrh	r1, [r3, #0]
    1392:	1d3b      	adds	r3, r7, #4
    1394:	885b      	ldrh	r3, [r3, #2]
    1396:	b29b      	uxth	r3, r3
    1398:	001a      	movs	r2, r3
    139a:	1d3b      	adds	r3, r7, #4
    139c:	781b      	ldrb	r3, [r3, #0]
    139e:	b2db      	uxtb	r3, r3
    13a0:	001c      	movs	r4, r3
    13a2:	1d3b      	adds	r3, r7, #4
    13a4:	785b      	ldrb	r3, [r3, #1]
    13a6:	b2db      	uxtb	r3, r3
    13a8:	4888      	ldr	r0, [pc, #544]	; (15cc <hif_isr+0x3a8>)
    13aa:	9300      	str	r3, [sp, #0]
    13ac:	0023      	movs	r3, r4
    13ae:	4c81      	ldr	r4, [pc, #516]	; (15b4 <hif_isr+0x390>)
    13b0:	47a0      	blx	r4
    13b2:	200d      	movs	r0, #13
    13b4:	4b82      	ldr	r3, [pc, #520]	; (15c0 <hif_isr+0x39c>)
    13b6:	4798      	blx	r3
							size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
						nm_bsp_interrupt_ctrl(1);
    13b8:	2001      	movs	r0, #1
    13ba:	4b78      	ldr	r3, [pc, #480]	; (159c <hif_isr+0x378>)
    13bc:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
    13be:	230f      	movs	r3, #15
    13c0:	18fb      	adds	r3, r7, r3
    13c2:	22fa      	movs	r2, #250	; 0xfa
    13c4:	701a      	strb	r2, [r3, #0]
						goto ERR1;
    13c6:	e16d      	b.n	16a4 <hif_isr+0x480>
					}
				}

				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
    13c8:	1d3b      	adds	r3, r7, #4
    13ca:	781b      	ldrb	r3, [r3, #0]
    13cc:	b2db      	uxtb	r3, r3
    13ce:	2b01      	cmp	r3, #1
    13d0:	d120      	bne.n	1414 <hif_isr+0x1f0>
				{
					if(gstrHifCxt.pfWifiCb)
    13d2:	4b74      	ldr	r3, [pc, #464]	; (15a4 <hif_isr+0x380>)
    13d4:	68db      	ldr	r3, [r3, #12]
    13d6:	2b00      	cmp	r3, #0
    13d8:	d00d      	beq.n	13f6 <hif_isr+0x1d2>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    13da:	4b72      	ldr	r3, [pc, #456]	; (15a4 <hif_isr+0x380>)
    13dc:	68db      	ldr	r3, [r3, #12]
    13de:	1d3a      	adds	r2, r7, #4
    13e0:	7852      	ldrb	r2, [r2, #1]
    13e2:	b2d0      	uxtb	r0, r2
    13e4:	1d3a      	adds	r2, r7, #4
    13e6:	8852      	ldrh	r2, [r2, #2]
    13e8:	b292      	uxth	r2, r2
    13ea:	3a08      	subs	r2, #8
    13ec:	b291      	uxth	r1, r2
    13ee:	683a      	ldr	r2, [r7, #0]
    13f0:	3208      	adds	r2, #8
    13f2:	4798      	blx	r3
    13f4:	e0fe      	b.n	15f4 <hif_isr+0x3d0>
					else
						M2M_ERR("WIFI callback is not registered\n");
    13f6:	23f3      	movs	r3, #243	; 0xf3
    13f8:	005a      	lsls	r2, r3, #1
    13fa:	496c      	ldr	r1, [pc, #432]	; (15ac <hif_isr+0x388>)
    13fc:	4b6c      	ldr	r3, [pc, #432]	; (15b0 <hif_isr+0x38c>)
    13fe:	0018      	movs	r0, r3
    1400:	4b6c      	ldr	r3, [pc, #432]	; (15b4 <hif_isr+0x390>)
    1402:	4798      	blx	r3
    1404:	4b72      	ldr	r3, [pc, #456]	; (15d0 <hif_isr+0x3ac>)
    1406:	0018      	movs	r0, r3
    1408:	4b6c      	ldr	r3, [pc, #432]	; (15bc <hif_isr+0x398>)
    140a:	4798      	blx	r3
    140c:	200d      	movs	r0, #13
    140e:	4b6c      	ldr	r3, [pc, #432]	; (15c0 <hif_isr+0x39c>)
    1410:	4798      	blx	r3
    1412:	e0ef      	b.n	15f4 <hif_isr+0x3d0>

				}
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
    1414:	1d3b      	adds	r3, r7, #4
    1416:	781b      	ldrb	r3, [r3, #0]
    1418:	b2db      	uxtb	r3, r3
    141a:	2b02      	cmp	r3, #2
    141c:	d120      	bne.n	1460 <hif_isr+0x23c>
				{
					if(gstrHifCxt.pfIpCb)
    141e:	4b61      	ldr	r3, [pc, #388]	; (15a4 <hif_isr+0x380>)
    1420:	691b      	ldr	r3, [r3, #16]
    1422:	2b00      	cmp	r3, #0
    1424:	d00d      	beq.n	1442 <hif_isr+0x21e>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1426:	4b5f      	ldr	r3, [pc, #380]	; (15a4 <hif_isr+0x380>)
    1428:	691b      	ldr	r3, [r3, #16]
    142a:	1d3a      	adds	r2, r7, #4
    142c:	7852      	ldrb	r2, [r2, #1]
    142e:	b2d0      	uxtb	r0, r2
    1430:	1d3a      	adds	r2, r7, #4
    1432:	8852      	ldrh	r2, [r2, #2]
    1434:	b292      	uxth	r2, r2
    1436:	3a08      	subs	r2, #8
    1438:	b291      	uxth	r1, r2
    143a:	683a      	ldr	r2, [r7, #0]
    143c:	3208      	adds	r2, #8
    143e:	4798      	blx	r3
    1440:	e0d8      	b.n	15f4 <hif_isr+0x3d0>
					else
						M2M_ERR("Scoket callback is not registered\n");
    1442:	23f7      	movs	r3, #247	; 0xf7
    1444:	005a      	lsls	r2, r3, #1
    1446:	4959      	ldr	r1, [pc, #356]	; (15ac <hif_isr+0x388>)
    1448:	4b59      	ldr	r3, [pc, #356]	; (15b0 <hif_isr+0x38c>)
    144a:	0018      	movs	r0, r3
    144c:	4b59      	ldr	r3, [pc, #356]	; (15b4 <hif_isr+0x390>)
    144e:	4798      	blx	r3
    1450:	4b60      	ldr	r3, [pc, #384]	; (15d4 <hif_isr+0x3b0>)
    1452:	0018      	movs	r0, r3
    1454:	4b59      	ldr	r3, [pc, #356]	; (15bc <hif_isr+0x398>)
    1456:	4798      	blx	r3
    1458:	200d      	movs	r0, #13
    145a:	4b59      	ldr	r3, [pc, #356]	; (15c0 <hif_isr+0x39c>)
    145c:	4798      	blx	r3
    145e:	e0c9      	b.n	15f4 <hif_isr+0x3d0>

				}
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
    1460:	1d3b      	adds	r3, r7, #4
    1462:	781b      	ldrb	r3, [r3, #0]
    1464:	b2db      	uxtb	r3, r3
    1466:	2b04      	cmp	r3, #4
    1468:	d120      	bne.n	14ac <hif_isr+0x288>
				{
					if(gstrHifCxt.pfOtaCb)
    146a:	4b4e      	ldr	r3, [pc, #312]	; (15a4 <hif_isr+0x380>)
    146c:	695b      	ldr	r3, [r3, #20]
    146e:	2b00      	cmp	r3, #0
    1470:	d00d      	beq.n	148e <hif_isr+0x26a>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1472:	4b4c      	ldr	r3, [pc, #304]	; (15a4 <hif_isr+0x380>)
    1474:	695b      	ldr	r3, [r3, #20]
    1476:	1d3a      	adds	r2, r7, #4
    1478:	7852      	ldrb	r2, [r2, #1]
    147a:	b2d0      	uxtb	r0, r2
    147c:	1d3a      	adds	r2, r7, #4
    147e:	8852      	ldrh	r2, [r2, #2]
    1480:	b292      	uxth	r2, r2
    1482:	3a08      	subs	r2, #8
    1484:	b291      	uxth	r1, r2
    1486:	683a      	ldr	r2, [r7, #0]
    1488:	3208      	adds	r2, #8
    148a:	4798      	blx	r3
    148c:	e0b2      	b.n	15f4 <hif_isr+0x3d0>
					else
						M2M_ERR("Ota callback is not registered\n");
    148e:	23fb      	movs	r3, #251	; 0xfb
    1490:	005a      	lsls	r2, r3, #1
    1492:	4946      	ldr	r1, [pc, #280]	; (15ac <hif_isr+0x388>)
    1494:	4b46      	ldr	r3, [pc, #280]	; (15b0 <hif_isr+0x38c>)
    1496:	0018      	movs	r0, r3
    1498:	4b46      	ldr	r3, [pc, #280]	; (15b4 <hif_isr+0x390>)
    149a:	4798      	blx	r3
    149c:	4b4e      	ldr	r3, [pc, #312]	; (15d8 <hif_isr+0x3b4>)
    149e:	0018      	movs	r0, r3
    14a0:	4b46      	ldr	r3, [pc, #280]	; (15bc <hif_isr+0x398>)
    14a2:	4798      	blx	r3
    14a4:	200d      	movs	r0, #13
    14a6:	4b46      	ldr	r3, [pc, #280]	; (15c0 <hif_isr+0x39c>)
    14a8:	4798      	blx	r3
    14aa:	e0a3      	b.n	15f4 <hif_isr+0x3d0>

				}
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
    14ac:	1d3b      	adds	r3, r7, #4
    14ae:	781b      	ldrb	r3, [r3, #0]
    14b0:	b2db      	uxtb	r3, r3
    14b2:	2b06      	cmp	r3, #6
    14b4:	d11f      	bne.n	14f6 <hif_isr+0x2d2>
				{
					if(gstrHifCxt.pfCryptoCb)
    14b6:	4b3b      	ldr	r3, [pc, #236]	; (15a4 <hif_isr+0x380>)
    14b8:	6a1b      	ldr	r3, [r3, #32]
    14ba:	2b00      	cmp	r3, #0
    14bc:	d00d      	beq.n	14da <hif_isr+0x2b6>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    14be:	4b39      	ldr	r3, [pc, #228]	; (15a4 <hif_isr+0x380>)
    14c0:	6a1b      	ldr	r3, [r3, #32]
    14c2:	1d3a      	adds	r2, r7, #4
    14c4:	7852      	ldrb	r2, [r2, #1]
    14c6:	b2d0      	uxtb	r0, r2
    14c8:	1d3a      	adds	r2, r7, #4
    14ca:	8852      	ldrh	r2, [r2, #2]
    14cc:	b292      	uxth	r2, r2
    14ce:	3a08      	subs	r2, #8
    14d0:	b291      	uxth	r1, r2
    14d2:	683a      	ldr	r2, [r7, #0]
    14d4:	3208      	adds	r2, #8
    14d6:	4798      	blx	r3
    14d8:	e08c      	b.n	15f4 <hif_isr+0x3d0>

					else
						M2M_ERR("Crypto callback is not registered\n");
    14da:	4a40      	ldr	r2, [pc, #256]	; (15dc <hif_isr+0x3b8>)
    14dc:	4933      	ldr	r1, [pc, #204]	; (15ac <hif_isr+0x388>)
    14de:	4b34      	ldr	r3, [pc, #208]	; (15b0 <hif_isr+0x38c>)
    14e0:	0018      	movs	r0, r3
    14e2:	4b34      	ldr	r3, [pc, #208]	; (15b4 <hif_isr+0x390>)
    14e4:	4798      	blx	r3
    14e6:	4b3e      	ldr	r3, [pc, #248]	; (15e0 <hif_isr+0x3bc>)
    14e8:	0018      	movs	r0, r3
    14ea:	4b34      	ldr	r3, [pc, #208]	; (15bc <hif_isr+0x398>)
    14ec:	4798      	blx	r3
    14ee:	200d      	movs	r0, #13
    14f0:	4b33      	ldr	r3, [pc, #204]	; (15c0 <hif_isr+0x39c>)
    14f2:	4798      	blx	r3
    14f4:	e07e      	b.n	15f4 <hif_isr+0x3d0>
				}
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
    14f6:	1d3b      	adds	r3, r7, #4
    14f8:	781b      	ldrb	r3, [r3, #0]
    14fa:	b2db      	uxtb	r3, r3
    14fc:	2b07      	cmp	r3, #7
    14fe:	d11f      	bne.n	1540 <hif_isr+0x31c>
				{
					if(gstrHifCxt.pfSigmaCb)
    1500:	4b28      	ldr	r3, [pc, #160]	; (15a4 <hif_isr+0x380>)
    1502:	699b      	ldr	r3, [r3, #24]
    1504:	2b00      	cmp	r3, #0
    1506:	d00d      	beq.n	1524 <hif_isr+0x300>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1508:	4b26      	ldr	r3, [pc, #152]	; (15a4 <hif_isr+0x380>)
    150a:	699b      	ldr	r3, [r3, #24]
    150c:	1d3a      	adds	r2, r7, #4
    150e:	7852      	ldrb	r2, [r2, #1]
    1510:	b2d0      	uxtb	r0, r2
    1512:	1d3a      	adds	r2, r7, #4
    1514:	8852      	ldrh	r2, [r2, #2]
    1516:	b292      	uxth	r2, r2
    1518:	3a08      	subs	r2, #8
    151a:	b291      	uxth	r1, r2
    151c:	683a      	ldr	r2, [r7, #0]
    151e:	3208      	adds	r2, #8
    1520:	4798      	blx	r3
    1522:	e067      	b.n	15f4 <hif_isr+0x3d0>
					else
						M2M_ERR("Sigma callback is not registered\n");
    1524:	4a2f      	ldr	r2, [pc, #188]	; (15e4 <hif_isr+0x3c0>)
    1526:	4921      	ldr	r1, [pc, #132]	; (15ac <hif_isr+0x388>)
    1528:	4b21      	ldr	r3, [pc, #132]	; (15b0 <hif_isr+0x38c>)
    152a:	0018      	movs	r0, r3
    152c:	4b21      	ldr	r3, [pc, #132]	; (15b4 <hif_isr+0x390>)
    152e:	4798      	blx	r3
    1530:	4b2d      	ldr	r3, [pc, #180]	; (15e8 <hif_isr+0x3c4>)
    1532:	0018      	movs	r0, r3
    1534:	4b21      	ldr	r3, [pc, #132]	; (15bc <hif_isr+0x398>)
    1536:	4798      	blx	r3
    1538:	200d      	movs	r0, #13
    153a:	4b21      	ldr	r3, [pc, #132]	; (15c0 <hif_isr+0x39c>)
    153c:	4798      	blx	r3
    153e:	e059      	b.n	15f4 <hif_isr+0x3d0>
				}
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
    1540:	1d3b      	adds	r3, r7, #4
    1542:	781b      	ldrb	r3, [r3, #0]
    1544:	b2db      	uxtb	r3, r3
    1546:	2b05      	cmp	r3, #5
    1548:	d111      	bne.n	156e <hif_isr+0x34a>
				{
				    if(gstrHifCxt.pfSslCb)
    154a:	4b16      	ldr	r3, [pc, #88]	; (15a4 <hif_isr+0x380>)
    154c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    154e:	2b00      	cmp	r3, #0
    1550:	d050      	beq.n	15f4 <hif_isr+0x3d0>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1552:	4b14      	ldr	r3, [pc, #80]	; (15a4 <hif_isr+0x380>)
    1554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1556:	1d3a      	adds	r2, r7, #4
    1558:	7852      	ldrb	r2, [r2, #1]
    155a:	b2d0      	uxtb	r0, r2
    155c:	1d3a      	adds	r2, r7, #4
    155e:	8852      	ldrh	r2, [r2, #2]
    1560:	b292      	uxth	r2, r2
    1562:	3a08      	subs	r2, #8
    1564:	b291      	uxth	r1, r2
    1566:	683a      	ldr	r2, [r7, #0]
    1568:	3208      	adds	r2, #8
    156a:	4798      	blx	r3
    156c:	e042      	b.n	15f4 <hif_isr+0x3d0>
				}
				else
				{
					M2M_ERR("(hif) invalid group ID\n");
    156e:	4a1f      	ldr	r2, [pc, #124]	; (15ec <hif_isr+0x3c8>)
    1570:	490e      	ldr	r1, [pc, #56]	; (15ac <hif_isr+0x388>)
    1572:	4b0f      	ldr	r3, [pc, #60]	; (15b0 <hif_isr+0x38c>)
    1574:	0018      	movs	r0, r3
    1576:	4b0f      	ldr	r3, [pc, #60]	; (15b4 <hif_isr+0x390>)
    1578:	4798      	blx	r3
    157a:	4b1d      	ldr	r3, [pc, #116]	; (15f0 <hif_isr+0x3cc>)
    157c:	0018      	movs	r0, r3
    157e:	4b0f      	ldr	r3, [pc, #60]	; (15bc <hif_isr+0x398>)
    1580:	4798      	blx	r3
    1582:	200d      	movs	r0, #13
    1584:	4b0e      	ldr	r3, [pc, #56]	; (15c0 <hif_isr+0x39c>)
    1586:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
    1588:	230f      	movs	r3, #15
    158a:	18fb      	adds	r3, r7, r3
    158c:	22fa      	movs	r2, #250	; 0xfa
    158e:	701a      	strb	r2, [r3, #0]
					goto ERR1;
    1590:	e088      	b.n	16a4 <hif_isr+0x480>
    1592:	46c0      	nop			; (mov r8, r8)
    1594:	00001070 	.word	0x00001070
    1598:	00002c61 	.word	0x00002c61
    159c:	000003d5 	.word	0x000003d5
    15a0:	00002c85 	.word	0x00002c85
    15a4:	200003e0 	.word	0x200003e0
    15a8:	00001084 	.word	0x00001084
    15ac:	000100a4 	.word	0x000100a4
    15b0:	0000fda0 	.word	0x0000fda0
    15b4:	0000e7d1 	.word	0x0000e7d1
    15b8:	0000fdd0 	.word	0x0000fdd0
    15bc:	0000e8ed 	.word	0x0000e8ed
    15c0:	0000e805 	.word	0x0000e805
    15c4:	00002cd5 	.word	0x00002cd5
    15c8:	0000fdf4 	.word	0x0000fdf4
    15cc:	0000fe0c 	.word	0x0000fe0c
    15d0:	0000fe4c 	.word	0x0000fe4c
    15d4:	0000fe6c 	.word	0x0000fe6c
    15d8:	0000fe90 	.word	0x0000fe90
    15dc:	000001ff 	.word	0x000001ff
    15e0:	0000feb0 	.word	0x0000feb0
    15e4:	00000206 	.word	0x00000206
    15e8:	0000fed4 	.word	0x0000fed4
    15ec:	0000020f 	.word	0x0000020f
    15f0:	0000fef8 	.word	0x0000fef8
				}
				if(gstrHifCxt.u8HifRXDone)
    15f4:	4b2f      	ldr	r3, [pc, #188]	; (16b4 <hif_isr+0x490>)
    15f6:	789b      	ldrb	r3, [r3, #2]
    15f8:	b2db      	uxtb	r3, r3
    15fa:	2b00      	cmp	r3, #0
    15fc:	d052      	beq.n	16a4 <hif_isr+0x480>
				{
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
    15fe:	4a2e      	ldr	r2, [pc, #184]	; (16b8 <hif_isr+0x494>)
    1600:	492e      	ldr	r1, [pc, #184]	; (16bc <hif_isr+0x498>)
    1602:	4b2f      	ldr	r3, [pc, #188]	; (16c0 <hif_isr+0x49c>)
    1604:	0018      	movs	r0, r3
    1606:	4b2f      	ldr	r3, [pc, #188]	; (16c4 <hif_isr+0x4a0>)
    1608:	4798      	blx	r3
    160a:	1d3b      	adds	r3, r7, #4
    160c:	781b      	ldrb	r3, [r3, #0]
    160e:	b2db      	uxtb	r3, r3
    1610:	0019      	movs	r1, r3
    1612:	1d3b      	adds	r3, r7, #4
    1614:	785b      	ldrb	r3, [r3, #1]
    1616:	b2db      	uxtb	r3, r3
    1618:	001a      	movs	r2, r3
    161a:	4b2b      	ldr	r3, [pc, #172]	; (16c8 <hif_isr+0x4a4>)
    161c:	0018      	movs	r0, r3
    161e:	4b29      	ldr	r3, [pc, #164]	; (16c4 <hif_isr+0x4a0>)
    1620:	4798      	blx	r3
    1622:	200d      	movs	r0, #13
    1624:	4b29      	ldr	r3, [pc, #164]	; (16cc <hif_isr+0x4a8>)
    1626:	4798      	blx	r3
					ret = hif_set_rx_done();
    1628:	230f      	movs	r3, #15
    162a:	18fc      	adds	r4, r7, r3
    162c:	4b28      	ldr	r3, [pc, #160]	; (16d0 <hif_isr+0x4ac>)
    162e:	4798      	blx	r3
    1630:	0003      	movs	r3, r0
    1632:	7023      	strb	r3, [r4, #0]
    1634:	e036      	b.n	16a4 <hif_isr+0x480>
					if(ret != M2M_SUCCESS) goto ERR1;
				}
			}
			else
			{
				M2M_ERR("(hif) Wrong Size\n");
    1636:	2387      	movs	r3, #135	; 0x87
    1638:	009a      	lsls	r2, r3, #2
    163a:	4920      	ldr	r1, [pc, #128]	; (16bc <hif_isr+0x498>)
    163c:	4b20      	ldr	r3, [pc, #128]	; (16c0 <hif_isr+0x49c>)
    163e:	0018      	movs	r0, r3
    1640:	4b20      	ldr	r3, [pc, #128]	; (16c4 <hif_isr+0x4a0>)
    1642:	4798      	blx	r3
    1644:	4b23      	ldr	r3, [pc, #140]	; (16d4 <hif_isr+0x4b0>)
    1646:	0018      	movs	r0, r3
    1648:	4b23      	ldr	r3, [pc, #140]	; (16d8 <hif_isr+0x4b4>)
    164a:	4798      	blx	r3
    164c:	200d      	movs	r0, #13
    164e:	4b1f      	ldr	r3, [pc, #124]	; (16cc <hif_isr+0x4a8>)
    1650:	4798      	blx	r3
				ret = M2M_ERR_RCV;
    1652:	230f      	movs	r3, #15
    1654:	18fb      	adds	r3, r7, r3
    1656:	22fe      	movs	r2, #254	; 0xfe
    1658:	701a      	strb	r2, [r3, #0]
				goto ERR1;
    165a:	e023      	b.n	16a4 <hif_isr+0x480>
			}
		}
		else
		{
#ifndef WIN32
			M2M_ERR("(hif) False interrupt %lx",reg);
    165c:	2389      	movs	r3, #137	; 0x89
    165e:	009a      	lsls	r2, r3, #2
    1660:	4916      	ldr	r1, [pc, #88]	; (16bc <hif_isr+0x498>)
    1662:	4b17      	ldr	r3, [pc, #92]	; (16c0 <hif_isr+0x49c>)
    1664:	0018      	movs	r0, r3
    1666:	4b17      	ldr	r3, [pc, #92]	; (16c4 <hif_isr+0x4a0>)
    1668:	4798      	blx	r3
    166a:	68ba      	ldr	r2, [r7, #8]
    166c:	4b1b      	ldr	r3, [pc, #108]	; (16dc <hif_isr+0x4b8>)
    166e:	0011      	movs	r1, r2
    1670:	0018      	movs	r0, r3
    1672:	4b14      	ldr	r3, [pc, #80]	; (16c4 <hif_isr+0x4a0>)
    1674:	4798      	blx	r3
    1676:	200d      	movs	r0, #13
    1678:	4b14      	ldr	r3, [pc, #80]	; (16cc <hif_isr+0x4a8>)
    167a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    167c:	230f      	movs	r3, #15
    167e:	18fb      	adds	r3, r7, r3
    1680:	22f4      	movs	r2, #244	; 0xf4
    1682:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    1684:	e00e      	b.n	16a4 <hif_isr+0x480>
#endif
		}
	}
	else
	{
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
    1686:	4a16      	ldr	r2, [pc, #88]	; (16e0 <hif_isr+0x4bc>)
    1688:	490c      	ldr	r1, [pc, #48]	; (16bc <hif_isr+0x498>)
    168a:	4b0d      	ldr	r3, [pc, #52]	; (16c0 <hif_isr+0x49c>)
    168c:	0018      	movs	r0, r3
    168e:	4b0d      	ldr	r3, [pc, #52]	; (16c4 <hif_isr+0x4a0>)
    1690:	4798      	blx	r3
    1692:	4b14      	ldr	r3, [pc, #80]	; (16e4 <hif_isr+0x4c0>)
    1694:	0018      	movs	r0, r3
    1696:	4b10      	ldr	r3, [pc, #64]	; (16d8 <hif_isr+0x4b4>)
    1698:	4798      	blx	r3
    169a:	200d      	movs	r0, #13
    169c:	4b0b      	ldr	r3, [pc, #44]	; (16cc <hif_isr+0x4a8>)
    169e:	4798      	blx	r3
		goto ERR1;
    16a0:	e000      	b.n	16a4 <hif_isr+0x480>
			if(ret != M2M_SUCCESS)goto ERR1;
    16a2:	46c0      	nop			; (mov r8, r8)
	}

ERR1:
	return ret;
    16a4:	230f      	movs	r3, #15
    16a6:	18fb      	adds	r3, r7, r3
    16a8:	781b      	ldrb	r3, [r3, #0]
    16aa:	b25b      	sxtb	r3, r3
}
    16ac:	0018      	movs	r0, r3
    16ae:	46bd      	mov	sp, r7
    16b0:	b005      	add	sp, #20
    16b2:	bd90      	pop	{r4, r7, pc}
    16b4:	200003e0 	.word	0x200003e0
    16b8:	00000215 	.word	0x00000215
    16bc:	000100a4 	.word	0x000100a4
    16c0:	0000fda0 	.word	0x0000fda0
    16c4:	0000e7d1 	.word	0x0000e7d1
    16c8:	0000ff10 	.word	0x0000ff10
    16cc:	0000e805 	.word	0x0000e805
    16d0:	00000cbd 	.word	0x00000cbd
    16d4:	0000ff3c 	.word	0x0000ff3c
    16d8:	0000e8ed 	.word	0x0000e8ed
    16dc:	0000ff50 	.word	0x0000ff50
    16e0:	0000022d 	.word	0x0000022d
    16e4:	0000ff6c 	.word	0x0000ff6c

000016e8 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
    16e8:	b590      	push	{r4, r7, lr}
    16ea:	b083      	sub	sp, #12
    16ec:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;	
    16ee:	1dfb      	adds	r3, r7, #7
    16f0:	2200      	movs	r2, #0
    16f2:	701a      	strb	r2, [r3, #0]
	while (gstrHifCxt.u8Interrupt) {
    16f4:	e023      	b.n	173e <hif_handle_isr+0x56>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
    16f6:	4b18      	ldr	r3, [pc, #96]	; (1758 <hif_handle_isr+0x70>)
    16f8:	78db      	ldrb	r3, [r3, #3]
    16fa:	b2db      	uxtb	r3, r3
    16fc:	3b01      	subs	r3, #1
    16fe:	b2da      	uxtb	r2, r3
    1700:	4b15      	ldr	r3, [pc, #84]	; (1758 <hif_handle_isr+0x70>)
    1702:	70da      	strb	r2, [r3, #3]
		while(1)
		{
			ret = hif_isr();
    1704:	1dfc      	adds	r4, r7, #7
    1706:	4b15      	ldr	r3, [pc, #84]	; (175c <hif_handle_isr+0x74>)
    1708:	4798      	blx	r3
    170a:	0003      	movs	r3, r0
    170c:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    170e:	1dfb      	adds	r3, r7, #7
    1710:	781b      	ldrb	r3, [r3, #0]
    1712:	b25b      	sxtb	r3, r3
    1714:	2b00      	cmp	r3, #0
    1716:	d100      	bne.n	171a <hif_handle_isr+0x32>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
    1718:	e011      	b.n	173e <hif_handle_isr+0x56>
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
    171a:	4a11      	ldr	r2, [pc, #68]	; (1760 <hif_handle_isr+0x78>)
    171c:	4911      	ldr	r1, [pc, #68]	; (1764 <hif_handle_isr+0x7c>)
    171e:	4b12      	ldr	r3, [pc, #72]	; (1768 <hif_handle_isr+0x80>)
    1720:	0018      	movs	r0, r3
    1722:	4b12      	ldr	r3, [pc, #72]	; (176c <hif_handle_isr+0x84>)
    1724:	4798      	blx	r3
    1726:	1dfb      	adds	r3, r7, #7
    1728:	2200      	movs	r2, #0
    172a:	569a      	ldrsb	r2, [r3, r2]
    172c:	4b10      	ldr	r3, [pc, #64]	; (1770 <hif_handle_isr+0x88>)
    172e:	0011      	movs	r1, r2
    1730:	0018      	movs	r0, r3
    1732:	4b0e      	ldr	r3, [pc, #56]	; (176c <hif_handle_isr+0x84>)
    1734:	4798      	blx	r3
    1736:	200d      	movs	r0, #13
    1738:	4b0e      	ldr	r3, [pc, #56]	; (1774 <hif_handle_isr+0x8c>)
    173a:	4798      	blx	r3
			ret = hif_isr();
    173c:	e7e2      	b.n	1704 <hif_handle_isr+0x1c>
	while (gstrHifCxt.u8Interrupt) {
    173e:	4b06      	ldr	r3, [pc, #24]	; (1758 <hif_handle_isr+0x70>)
    1740:	78db      	ldrb	r3, [r3, #3]
    1742:	b2db      	uxtb	r3, r3
    1744:	2b00      	cmp	r3, #0
    1746:	d1d6      	bne.n	16f6 <hif_handle_isr+0xe>
			}
		}
	}

	return ret;
    1748:	1dfb      	adds	r3, r7, #7
    174a:	781b      	ldrb	r3, [r3, #0]
    174c:	b25b      	sxtb	r3, r3
}
    174e:	0018      	movs	r0, r3
    1750:	46bd      	mov	sp, r7
    1752:	b003      	add	sp, #12
    1754:	bd90      	pop	{r4, r7, pc}
    1756:	46c0      	nop			; (mov r8, r8)
    1758:	200003e0 	.word	0x200003e0
    175c:	00001225 	.word	0x00001225
    1760:	0000024a 	.word	0x0000024a
    1764:	000100ac 	.word	0x000100ac
    1768:	0000fda0 	.word	0x0000fda0
    176c:	0000e7d1 	.word	0x0000e7d1
    1770:	0000ff90 	.word	0x0000ff90
    1774:	0000e805 	.word	0x0000e805

00001778 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
    1778:	b590      	push	{r4, r7, lr}
    177a:	b087      	sub	sp, #28
    177c:	af00      	add	r7, sp, #0
    177e:	60f8      	str	r0, [r7, #12]
    1780:	60b9      	str	r1, [r7, #8]
    1782:	0019      	movs	r1, r3
    1784:	1dbb      	adds	r3, r7, #6
    1786:	801a      	strh	r2, [r3, #0]
    1788:	1d7b      	adds	r3, r7, #5
    178a:	1c0a      	adds	r2, r1, #0
    178c:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    178e:	2317      	movs	r3, #23
    1790:	18fb      	adds	r3, r7, r3
    1792:	2200      	movs	r2, #0
    1794:	701a      	strb	r2, [r3, #0]
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
    1796:	68fb      	ldr	r3, [r7, #12]
    1798:	2b00      	cmp	r3, #0
    179a:	d006      	beq.n	17aa <hif_receive+0x32>
    179c:	68bb      	ldr	r3, [r7, #8]
    179e:	2b00      	cmp	r3, #0
    17a0:	d003      	beq.n	17aa <hif_receive+0x32>
    17a2:	1dbb      	adds	r3, r7, #6
    17a4:	881b      	ldrh	r3, [r3, #0]
    17a6:	2b00      	cmp	r3, #0
    17a8:	d11c      	bne.n	17e4 <hif_receive+0x6c>
	{
		if(isDone)
    17aa:	1d7b      	adds	r3, r7, #5
    17ac:	781b      	ldrb	r3, [r3, #0]
    17ae:	2b00      	cmp	r3, #0
    17b0:	d006      	beq.n	17c0 <hif_receive+0x48>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
    17b2:	2317      	movs	r3, #23
    17b4:	18fc      	adds	r4, r7, r3
    17b6:	4b42      	ldr	r3, [pc, #264]	; (18c0 <hif_receive+0x148>)
    17b8:	4798      	blx	r3
    17ba:	0003      	movs	r3, r0
    17bc:	7023      	strb	r3, [r4, #0]
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
    17be:	e077      	b.n	18b0 <hif_receive+0x138>
			ret = M2M_ERR_FAIL;
    17c0:	2317      	movs	r3, #23
    17c2:	18fb      	adds	r3, r7, r3
    17c4:	22f4      	movs	r2, #244	; 0xf4
    17c6:	701a      	strb	r2, [r3, #0]
			M2M_ERR(" hif_receive: Invalid argument\n");
    17c8:	4a3e      	ldr	r2, [pc, #248]	; (18c4 <hif_receive+0x14c>)
    17ca:	493f      	ldr	r1, [pc, #252]	; (18c8 <hif_receive+0x150>)
    17cc:	4b3f      	ldr	r3, [pc, #252]	; (18cc <hif_receive+0x154>)
    17ce:	0018      	movs	r0, r3
    17d0:	4b3f      	ldr	r3, [pc, #252]	; (18d0 <hif_receive+0x158>)
    17d2:	4798      	blx	r3
    17d4:	4b3f      	ldr	r3, [pc, #252]	; (18d4 <hif_receive+0x15c>)
    17d6:	0018      	movs	r0, r3
    17d8:	4b3f      	ldr	r3, [pc, #252]	; (18d8 <hif_receive+0x160>)
    17da:	4798      	blx	r3
    17dc:	200d      	movs	r0, #13
    17de:	4b3f      	ldr	r3, [pc, #252]	; (18dc <hif_receive+0x164>)
    17e0:	4798      	blx	r3
		goto ERR1;
    17e2:	e065      	b.n	18b0 <hif_receive+0x138>
	}

	if(u16Sz > gstrHifCxt.u32RxSize)
    17e4:	1dbb      	adds	r3, r7, #6
    17e6:	881a      	ldrh	r2, [r3, #0]
    17e8:	4b3d      	ldr	r3, [pc, #244]	; (18e0 <hif_receive+0x168>)
    17ea:	689b      	ldr	r3, [r3, #8]
    17ec:	429a      	cmp	r2, r3
    17ee:	d915      	bls.n	181c <hif_receive+0xa4>
	{
		ret = M2M_ERR_FAIL;
    17f0:	2317      	movs	r3, #23
    17f2:	18fb      	adds	r3, r7, r3
    17f4:	22f4      	movs	r2, #244	; 0xf4
    17f6:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
    17f8:	4a3a      	ldr	r2, [pc, #232]	; (18e4 <hif_receive+0x16c>)
    17fa:	4933      	ldr	r1, [pc, #204]	; (18c8 <hif_receive+0x150>)
    17fc:	4b33      	ldr	r3, [pc, #204]	; (18cc <hif_receive+0x154>)
    17fe:	0018      	movs	r0, r3
    1800:	4b33      	ldr	r3, [pc, #204]	; (18d0 <hif_receive+0x158>)
    1802:	4798      	blx	r3
    1804:	1dbb      	adds	r3, r7, #6
    1806:	8819      	ldrh	r1, [r3, #0]
    1808:	4b35      	ldr	r3, [pc, #212]	; (18e0 <hif_receive+0x168>)
    180a:	689a      	ldr	r2, [r3, #8]
    180c:	4b36      	ldr	r3, [pc, #216]	; (18e8 <hif_receive+0x170>)
    180e:	0018      	movs	r0, r3
    1810:	4b2f      	ldr	r3, [pc, #188]	; (18d0 <hif_receive+0x158>)
    1812:	4798      	blx	r3
    1814:	200d      	movs	r0, #13
    1816:	4b31      	ldr	r3, [pc, #196]	; (18dc <hif_receive+0x164>)
    1818:	4798      	blx	r3
		goto ERR1;
    181a:	e049      	b.n	18b0 <hif_receive+0x138>
	}
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
    181c:	4b30      	ldr	r3, [pc, #192]	; (18e0 <hif_receive+0x168>)
    181e:	685a      	ldr	r2, [r3, #4]
    1820:	68fb      	ldr	r3, [r7, #12]
    1822:	429a      	cmp	r2, r3
    1824:	d80a      	bhi.n	183c <hif_receive+0xc4>
    1826:	1dbb      	adds	r3, r7, #6
    1828:	881a      	ldrh	r2, [r3, #0]
    182a:	68fb      	ldr	r3, [r7, #12]
    182c:	18d2      	adds	r2, r2, r3
    182e:	4b2c      	ldr	r3, [pc, #176]	; (18e0 <hif_receive+0x168>)
    1830:	6859      	ldr	r1, [r3, #4]
    1832:	4b2b      	ldr	r3, [pc, #172]	; (18e0 <hif_receive+0x168>)
    1834:	689b      	ldr	r3, [r3, #8]
    1836:	18cb      	adds	r3, r1, r3
    1838:	429a      	cmp	r2, r3
    183a:	d911      	bls.n	1860 <hif_receive+0xe8>
	{
		ret = M2M_ERR_FAIL;
    183c:	2317      	movs	r3, #23
    183e:	18fb      	adds	r3, r7, r3
    1840:	22f4      	movs	r2, #244	; 0xf4
    1842:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
    1844:	4a29      	ldr	r2, [pc, #164]	; (18ec <hif_receive+0x174>)
    1846:	4920      	ldr	r1, [pc, #128]	; (18c8 <hif_receive+0x150>)
    1848:	4b20      	ldr	r3, [pc, #128]	; (18cc <hif_receive+0x154>)
    184a:	0018      	movs	r0, r3
    184c:	4b20      	ldr	r3, [pc, #128]	; (18d0 <hif_receive+0x158>)
    184e:	4798      	blx	r3
    1850:	4b27      	ldr	r3, [pc, #156]	; (18f0 <hif_receive+0x178>)
    1852:	0018      	movs	r0, r3
    1854:	4b20      	ldr	r3, [pc, #128]	; (18d8 <hif_receive+0x160>)
    1856:	4798      	blx	r3
    1858:	200d      	movs	r0, #13
    185a:	4b20      	ldr	r3, [pc, #128]	; (18dc <hif_receive+0x164>)
    185c:	4798      	blx	r3
		goto ERR1;
    185e:	e027      	b.n	18b0 <hif_receive+0x138>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
    1860:	1dbb      	adds	r3, r7, #6
    1862:	881a      	ldrh	r2, [r3, #0]
    1864:	2317      	movs	r3, #23
    1866:	18fc      	adds	r4, r7, r3
    1868:	68b9      	ldr	r1, [r7, #8]
    186a:	68fb      	ldr	r3, [r7, #12]
    186c:	0018      	movs	r0, r3
    186e:	4b21      	ldr	r3, [pc, #132]	; (18f4 <hif_receive+0x17c>)
    1870:	4798      	blx	r3
    1872:	0003      	movs	r3, r0
    1874:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    1876:	2317      	movs	r3, #23
    1878:	18fb      	adds	r3, r7, r3
    187a:	781b      	ldrb	r3, [r3, #0]
    187c:	b25b      	sxtb	r3, r3
    187e:	2b00      	cmp	r3, #0
    1880:	d115      	bne.n	18ae <hif_receive+0x136>

	/* check if this is the last packet */
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
    1882:	4b17      	ldr	r3, [pc, #92]	; (18e0 <hif_receive+0x168>)
    1884:	685a      	ldr	r2, [r3, #4]
    1886:	4b16      	ldr	r3, [pc, #88]	; (18e0 <hif_receive+0x168>)
    1888:	689b      	ldr	r3, [r3, #8]
    188a:	18d2      	adds	r2, r2, r3
    188c:	1dbb      	adds	r3, r7, #6
    188e:	8819      	ldrh	r1, [r3, #0]
    1890:	68fb      	ldr	r3, [r7, #12]
    1892:	18cb      	adds	r3, r1, r3
    1894:	429a      	cmp	r2, r3
    1896:	d003      	beq.n	18a0 <hif_receive+0x128>
    1898:	1d7b      	adds	r3, r7, #5
    189a:	781b      	ldrb	r3, [r3, #0]
    189c:	2b00      	cmp	r3, #0
    189e:	d007      	beq.n	18b0 <hif_receive+0x138>
	{
		/* set RX done */
		ret = hif_set_rx_done();
    18a0:	2317      	movs	r3, #23
    18a2:	18fc      	adds	r4, r7, r3
    18a4:	4b06      	ldr	r3, [pc, #24]	; (18c0 <hif_receive+0x148>)
    18a6:	4798      	blx	r3
    18a8:	0003      	movs	r3, r0
    18aa:	7023      	strb	r3, [r4, #0]
    18ac:	e000      	b.n	18b0 <hif_receive+0x138>
	if(ret != M2M_SUCCESS)goto ERR1;
    18ae:	46c0      	nop			; (mov r8, r8)
	}

ERR1:
	return ret;
    18b0:	2317      	movs	r3, #23
    18b2:	18fb      	adds	r3, r7, r3
    18b4:	781b      	ldrb	r3, [r3, #0]
    18b6:	b25b      	sxtb	r3, r3
}
    18b8:	0018      	movs	r0, r3
    18ba:	46bd      	mov	sp, r7
    18bc:	b007      	add	sp, #28
    18be:	bd90      	pop	{r4, r7, pc}
    18c0:	00000cbd 	.word	0x00000cbd
    18c4:	0000026b 	.word	0x0000026b
    18c8:	000100bc 	.word	0x000100bc
    18cc:	0000fda0 	.word	0x0000fda0
    18d0:	0000e7d1 	.word	0x0000e7d1
    18d4:	0000ffc0 	.word	0x0000ffc0
    18d8:	0000e8ed 	.word	0x0000e8ed
    18dc:	0000e805 	.word	0x0000e805
    18e0:	200003e0 	.word	0x200003e0
    18e4:	00000273 	.word	0x00000273
    18e8:	0000ffe0 	.word	0x0000ffe0
    18ec:	00000279 	.word	0x00000279
    18f0:	00010028 	.word	0x00010028
    18f4:	00002cd5 	.word	0x00002cd5

000018f8 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
    18f8:	b580      	push	{r7, lr}
    18fa:	b084      	sub	sp, #16
    18fc:	af00      	add	r7, sp, #0
    18fe:	0002      	movs	r2, r0
    1900:	6039      	str	r1, [r7, #0]
    1902:	1dfb      	adds	r3, r7, #7
    1904:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    1906:	230f      	movs	r3, #15
    1908:	18fb      	adds	r3, r7, r3
    190a:	2200      	movs	r2, #0
    190c:	701a      	strb	r2, [r3, #0]
	switch(u8Grp)
    190e:	1dfb      	adds	r3, r7, #7
    1910:	781b      	ldrb	r3, [r3, #0]
    1912:	2b07      	cmp	r3, #7
    1914:	d820      	bhi.n	1958 <hif_register_cb+0x60>
    1916:	009a      	lsls	r2, r3, #2
    1918:	4b1e      	ldr	r3, [pc, #120]	; (1994 <hif_register_cb+0x9c>)
    191a:	18d3      	adds	r3, r2, r3
    191c:	681b      	ldr	r3, [r3, #0]
    191e:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
    1920:	4b1d      	ldr	r3, [pc, #116]	; (1998 <hif_register_cb+0xa0>)
    1922:	683a      	ldr	r2, [r7, #0]
    1924:	611a      	str	r2, [r3, #16]
			break;
    1926:	e02c      	b.n	1982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
    1928:	4b1b      	ldr	r3, [pc, #108]	; (1998 <hif_register_cb+0xa0>)
    192a:	683a      	ldr	r2, [r7, #0]
    192c:	60da      	str	r2, [r3, #12]
			break;
    192e:	e028      	b.n	1982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
    1930:	4b19      	ldr	r3, [pc, #100]	; (1998 <hif_register_cb+0xa0>)
    1932:	683a      	ldr	r2, [r7, #0]
    1934:	615a      	str	r2, [r3, #20]
			break;
    1936:	e024      	b.n	1982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
    1938:	4b17      	ldr	r3, [pc, #92]	; (1998 <hif_register_cb+0xa0>)
    193a:	683a      	ldr	r2, [r7, #0]
    193c:	61da      	str	r2, [r3, #28]
			break;
    193e:	e020      	b.n	1982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
    1940:	4b15      	ldr	r3, [pc, #84]	; (1998 <hif_register_cb+0xa0>)
    1942:	683a      	ldr	r2, [r7, #0]
    1944:	621a      	str	r2, [r3, #32]
			break;
    1946:	e01c      	b.n	1982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
    1948:	4b13      	ldr	r3, [pc, #76]	; (1998 <hif_register_cb+0xa0>)
    194a:	683a      	ldr	r2, [r7, #0]
    194c:	619a      	str	r2, [r3, #24]
			break;
    194e:	e018      	b.n	1982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_SSL:
			gstrHifCxt.pfSslCb = fn;
    1950:	4b11      	ldr	r3, [pc, #68]	; (1998 <hif_register_cb+0xa0>)
    1952:	683a      	ldr	r2, [r7, #0]
    1954:	625a      	str	r2, [r3, #36]	; 0x24
			break;
    1956:	e014      	b.n	1982 <hif_register_cb+0x8a>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
    1958:	4a10      	ldr	r2, [pc, #64]	; (199c <hif_register_cb+0xa4>)
    195a:	4911      	ldr	r1, [pc, #68]	; (19a0 <hif_register_cb+0xa8>)
    195c:	4b11      	ldr	r3, [pc, #68]	; (19a4 <hif_register_cb+0xac>)
    195e:	0018      	movs	r0, r3
    1960:	4b11      	ldr	r3, [pc, #68]	; (19a8 <hif_register_cb+0xb0>)
    1962:	4798      	blx	r3
    1964:	1dfb      	adds	r3, r7, #7
    1966:	781a      	ldrb	r2, [r3, #0]
    1968:	4b10      	ldr	r3, [pc, #64]	; (19ac <hif_register_cb+0xb4>)
    196a:	0011      	movs	r1, r2
    196c:	0018      	movs	r0, r3
    196e:	4b0e      	ldr	r3, [pc, #56]	; (19a8 <hif_register_cb+0xb0>)
    1970:	4798      	blx	r3
    1972:	200d      	movs	r0, #13
    1974:	4b0e      	ldr	r3, [pc, #56]	; (19b0 <hif_register_cb+0xb8>)
    1976:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1978:	230f      	movs	r3, #15
    197a:	18fb      	adds	r3, r7, r3
    197c:	22f4      	movs	r2, #244	; 0xf4
    197e:	701a      	strb	r2, [r3, #0]
			break;
    1980:	46c0      	nop			; (mov r8, r8)
	}
	return ret;
    1982:	230f      	movs	r3, #15
    1984:	18fb      	adds	r3, r7, r3
    1986:	781b      	ldrb	r3, [r3, #0]
    1988:	b25b      	sxtb	r3, r3
}
    198a:	0018      	movs	r0, r3
    198c:	46bd      	mov	sp, r7
    198e:	b004      	add	sp, #16
    1990:	bd80      	pop	{r7, pc}
    1992:	46c0      	nop			; (mov r8, r8)
    1994:	00010078 	.word	0x00010078
    1998:	200003e0 	.word	0x200003e0
    199c:	000002b1 	.word	0x000002b1
    19a0:	000100c8 	.word	0x000100c8
    19a4:	0000fda0 	.word	0x0000fda0
    19a8:	0000e7d1 	.word	0x0000e7d1
    19ac:	0001006c 	.word	0x0001006c
    19b0:	0000e805 	.word	0x0000e805

000019b4 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    19b4:	b590      	push	{r4, r7, lr}
    19b6:	b0ad      	sub	sp, #180	; 0xb4
    19b8:	af02      	add	r7, sp, #8
    19ba:	603a      	str	r2, [r7, #0]
    19bc:	1dfb      	adds	r3, r7, #7
    19be:	1c02      	adds	r2, r0, #0
    19c0:	701a      	strb	r2, [r3, #0]
    19c2:	1d3b      	adds	r3, r7, #4
    19c4:	1c0a      	adds	r2, r1, #0
    19c6:	801a      	strh	r2, [r3, #0]
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
    19c8:	1dfb      	adds	r3, r7, #7
    19ca:	781b      	ldrb	r3, [r3, #0]
    19cc:	2b2c      	cmp	r3, #44	; 0x2c
    19ce:	d116      	bne.n	19fe <m2m_wifi_cb+0x4a>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
    19d0:	239c      	movs	r3, #156	; 0x9c
    19d2:	18f9      	adds	r1, r7, r3
    19d4:	6838      	ldr	r0, [r7, #0]
    19d6:	2300      	movs	r3, #0
    19d8:	2204      	movs	r2, #4
    19da:	4cc6      	ldr	r4, [pc, #792]	; (1cf4 <m2m_wifi_cb+0x340>)
    19dc:	47a0      	blx	r4
    19de:	1e03      	subs	r3, r0, #0
    19e0:	d000      	beq.n	19e4 <m2m_wifi_cb+0x30>
    19e2:	e1aa      	b.n	1d3a <m2m_wifi_cb+0x386>
		{
			if (gpfAppWifiCb)
    19e4:	4bc4      	ldr	r3, [pc, #784]	; (1cf8 <m2m_wifi_cb+0x344>)
    19e6:	681b      	ldr	r3, [r3, #0]
    19e8:	2b00      	cmp	r3, #0
    19ea:	d100      	bne.n	19ee <m2m_wifi_cb+0x3a>
    19ec:	e1a5      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
    19ee:	4bc2      	ldr	r3, [pc, #776]	; (1cf8 <m2m_wifi_cb+0x344>)
    19f0:	681b      	ldr	r3, [r3, #0]
    19f2:	229c      	movs	r2, #156	; 0x9c
    19f4:	18ba      	adds	r2, r7, r2
    19f6:	0011      	movs	r1, r2
    19f8:	202c      	movs	r0, #44	; 0x2c
    19fa:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    19fc:	e19d      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
    19fe:	1dfb      	adds	r3, r7, #7
    1a00:	781b      	ldrb	r3, [r3, #0]
    1a02:	2b1b      	cmp	r3, #27
    1a04:	d116      	bne.n	1a34 <m2m_wifi_cb+0x80>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
    1a06:	2394      	movs	r3, #148	; 0x94
    1a08:	18f9      	adds	r1, r7, r3
    1a0a:	6838      	ldr	r0, [r7, #0]
    1a0c:	2300      	movs	r3, #0
    1a0e:	2208      	movs	r2, #8
    1a10:	4cb8      	ldr	r4, [pc, #736]	; (1cf4 <m2m_wifi_cb+0x340>)
    1a12:	47a0      	blx	r4
    1a14:	1e03      	subs	r3, r0, #0
    1a16:	d000      	beq.n	1a1a <m2m_wifi_cb+0x66>
    1a18:	e18f      	b.n	1d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    1a1a:	4bb7      	ldr	r3, [pc, #732]	; (1cf8 <m2m_wifi_cb+0x344>)
    1a1c:	681b      	ldr	r3, [r3, #0]
    1a1e:	2b00      	cmp	r3, #0
    1a20:	d100      	bne.n	1a24 <m2m_wifi_cb+0x70>
    1a22:	e18a      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
    1a24:	4bb4      	ldr	r3, [pc, #720]	; (1cf8 <m2m_wifi_cb+0x344>)
    1a26:	681b      	ldr	r3, [r3, #0]
    1a28:	2294      	movs	r2, #148	; 0x94
    1a2a:	18ba      	adds	r2, r7, r2
    1a2c:	0011      	movs	r1, r2
    1a2e:	201b      	movs	r0, #27
    1a30:	4798      	blx	r3
}
    1a32:	e182      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
    1a34:	1dfb      	adds	r3, r7, #7
    1a36:	781b      	ldrb	r3, [r3, #0]
    1a38:	2b06      	cmp	r3, #6
    1a3a:	d116      	bne.n	1a6a <m2m_wifi_cb+0xb6>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
    1a3c:	2308      	movs	r3, #8
    1a3e:	18f9      	adds	r1, r7, r3
    1a40:	6838      	ldr	r0, [r7, #0]
    1a42:	2301      	movs	r3, #1
    1a44:	2230      	movs	r2, #48	; 0x30
    1a46:	4cab      	ldr	r4, [pc, #684]	; (1cf4 <m2m_wifi_cb+0x340>)
    1a48:	47a0      	blx	r4
    1a4a:	1e03      	subs	r3, r0, #0
    1a4c:	d000      	beq.n	1a50 <m2m_wifi_cb+0x9c>
    1a4e:	e174      	b.n	1d3a <m2m_wifi_cb+0x386>
			if(gpfAppWifiCb)
    1a50:	4ba9      	ldr	r3, [pc, #676]	; (1cf8 <m2m_wifi_cb+0x344>)
    1a52:	681b      	ldr	r3, [r3, #0]
    1a54:	2b00      	cmp	r3, #0
    1a56:	d100      	bne.n	1a5a <m2m_wifi_cb+0xa6>
    1a58:	e16f      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
    1a5a:	4ba7      	ldr	r3, [pc, #668]	; (1cf8 <m2m_wifi_cb+0x344>)
    1a5c:	681b      	ldr	r3, [r3, #0]
    1a5e:	2208      	movs	r2, #8
    1a60:	18ba      	adds	r2, r7, r2
    1a62:	0011      	movs	r1, r2
    1a64:	2006      	movs	r0, #6
    1a66:	4798      	blx	r3
}
    1a68:	e167      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
    1a6a:	1dfb      	adds	r3, r7, #7
    1a6c:	781b      	ldrb	r3, [r3, #0]
    1a6e:	2b0e      	cmp	r3, #14
    1a70:	d100      	bne.n	1a74 <m2m_wifi_cb+0xc0>
    1a72:	e162      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
    1a74:	1dfb      	adds	r3, r7, #7
    1a76:	781b      	ldrb	r3, [r3, #0]
    1a78:	2b32      	cmp	r3, #50	; 0x32
    1a7a:	d116      	bne.n	1aaa <m2m_wifi_cb+0xf6>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
    1a7c:	2380      	movs	r3, #128	; 0x80
    1a7e:	18f9      	adds	r1, r7, r3
    1a80:	6838      	ldr	r0, [r7, #0]
    1a82:	2300      	movs	r3, #0
    1a84:	2214      	movs	r2, #20
    1a86:	4c9b      	ldr	r4, [pc, #620]	; (1cf4 <m2m_wifi_cb+0x340>)
    1a88:	47a0      	blx	r4
    1a8a:	1e03      	subs	r3, r0, #0
    1a8c:	d000      	beq.n	1a90 <m2m_wifi_cb+0xdc>
    1a8e:	e154      	b.n	1d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    1a90:	4b99      	ldr	r3, [pc, #612]	; (1cf8 <m2m_wifi_cb+0x344>)
    1a92:	681b      	ldr	r3, [r3, #0]
    1a94:	2b00      	cmp	r3, #0
    1a96:	d100      	bne.n	1a9a <m2m_wifi_cb+0xe6>
    1a98:	e14f      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
    1a9a:	4b97      	ldr	r3, [pc, #604]	; (1cf8 <m2m_wifi_cb+0x344>)
    1a9c:	681b      	ldr	r3, [r3, #0]
    1a9e:	2280      	movs	r2, #128	; 0x80
    1aa0:	18ba      	adds	r2, r7, r2
    1aa2:	0011      	movs	r1, r2
    1aa4:	2032      	movs	r0, #50	; 0x32
    1aa6:	4798      	blx	r3
}
    1aa8:	e147      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
    1aaa:	1dfb      	adds	r3, r7, #7
    1aac:	781b      	ldrb	r3, [r3, #0]
    1aae:	2b2f      	cmp	r3, #47	; 0x2f
    1ab0:	d11d      	bne.n	1aee <m2m_wifi_cb+0x13a>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
    1ab2:	2308      	movs	r3, #8
    1ab4:	18fb      	adds	r3, r7, r3
    1ab6:	2264      	movs	r2, #100	; 0x64
    1ab8:	2100      	movs	r1, #0
    1aba:	0018      	movs	r0, r3
    1abc:	4b8f      	ldr	r3, [pc, #572]	; (1cfc <m2m_wifi_cb+0x348>)
    1abe:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
    1ac0:	2308      	movs	r3, #8
    1ac2:	18f9      	adds	r1, r7, r3
    1ac4:	6838      	ldr	r0, [r7, #0]
    1ac6:	2300      	movs	r3, #0
    1ac8:	2264      	movs	r2, #100	; 0x64
    1aca:	4c8a      	ldr	r4, [pc, #552]	; (1cf4 <m2m_wifi_cb+0x340>)
    1acc:	47a0      	blx	r4
    1ace:	1e03      	subs	r3, r0, #0
    1ad0:	d000      	beq.n	1ad4 <m2m_wifi_cb+0x120>
    1ad2:	e132      	b.n	1d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    1ad4:	4b88      	ldr	r3, [pc, #544]	; (1cf8 <m2m_wifi_cb+0x344>)
    1ad6:	681b      	ldr	r3, [r3, #0]
    1ad8:	2b00      	cmp	r3, #0
    1ada:	d100      	bne.n	1ade <m2m_wifi_cb+0x12a>
    1adc:	e12d      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
    1ade:	4b86      	ldr	r3, [pc, #536]	; (1cf8 <m2m_wifi_cb+0x344>)
    1ae0:	681b      	ldr	r3, [r3, #0]
    1ae2:	2208      	movs	r2, #8
    1ae4:	18ba      	adds	r2, r7, r2
    1ae6:	0011      	movs	r1, r2
    1ae8:	202f      	movs	r0, #47	; 0x2f
    1aea:	4798      	blx	r3
}
    1aec:	e125      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
    1aee:	1dfb      	adds	r3, r7, #7
    1af0:	781b      	ldrb	r3, [r3, #0]
    1af2:	2b34      	cmp	r3, #52	; 0x34
    1af4:	d12e      	bne.n	1b54 <m2m_wifi_cb+0x1a0>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
    1af6:	237c      	movs	r3, #124	; 0x7c
    1af8:	18f9      	adds	r1, r7, r3
    1afa:	6838      	ldr	r0, [r7, #0]
    1afc:	2300      	movs	r3, #0
    1afe:	2204      	movs	r2, #4
    1b00:	4c7c      	ldr	r4, [pc, #496]	; (1cf4 <m2m_wifi_cb+0x340>)
    1b02:	47a0      	blx	r4
    1b04:	1e03      	subs	r3, r0, #0
    1b06:	d000      	beq.n	1b0a <m2m_wifi_cb+0x156>
    1b08:	e117      	b.n	1d3a <m2m_wifi_cb+0x386>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
    1b0a:	4b7d      	ldr	r3, [pc, #500]	; (1d00 <m2m_wifi_cb+0x34c>)
    1b0c:	0018      	movs	r0, r3
    1b0e:	4b7d      	ldr	r3, [pc, #500]	; (1d04 <m2m_wifi_cb+0x350>)
    1b10:	4798      	blx	r3
    1b12:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    1b14:	0e1b      	lsrs	r3, r3, #24
    1b16:	b2db      	uxtb	r3, r3
    1b18:	0019      	movs	r1, r3
    1b1a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    1b1c:	0c1b      	lsrs	r3, r3, #16
    1b1e:	b2db      	uxtb	r3, r3
    1b20:	001a      	movs	r2, r3
    1b22:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    1b24:	0a1b      	lsrs	r3, r3, #8
    1b26:	b2db      	uxtb	r3, r3
    1b28:	001c      	movs	r4, r3
    1b2a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    1b2c:	b2db      	uxtb	r3, r3
    1b2e:	4876      	ldr	r0, [pc, #472]	; (1d08 <m2m_wifi_cb+0x354>)
    1b30:	9300      	str	r3, [sp, #0]
    1b32:	0023      	movs	r3, r4
    1b34:	4c73      	ldr	r4, [pc, #460]	; (1d04 <m2m_wifi_cb+0x350>)
    1b36:	47a0      	blx	r4
    1b38:	200d      	movs	r0, #13
    1b3a:	4b74      	ldr	r3, [pc, #464]	; (1d0c <m2m_wifi_cb+0x358>)
    1b3c:	4798      	blx	r3
			if (gpfAppWifiCb)
    1b3e:	4b6e      	ldr	r3, [pc, #440]	; (1cf8 <m2m_wifi_cb+0x344>)
    1b40:	681b      	ldr	r3, [r3, #0]
    1b42:	2b00      	cmp	r3, #0
    1b44:	d100      	bne.n	1b48 <m2m_wifi_cb+0x194>
    1b46:	e0f8      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
    1b48:	4b6b      	ldr	r3, [pc, #428]	; (1cf8 <m2m_wifi_cb+0x344>)
    1b4a:	681b      	ldr	r3, [r3, #0]
    1b4c:	2100      	movs	r1, #0
    1b4e:	2034      	movs	r0, #52	; 0x34
    1b50:	4798      	blx	r3
}
    1b52:	e0f2      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
    1b54:	1dfb      	adds	r3, r7, #7
    1b56:	781b      	ldrb	r3, [r3, #0]
    1b58:	2b11      	cmp	r3, #17
    1b5a:	d11e      	bne.n	1b9a <m2m_wifi_cb+0x1e6>
		gu8scanInProgress = 0;
    1b5c:	4b6c      	ldr	r3, [pc, #432]	; (1d10 <m2m_wifi_cb+0x35c>)
    1b5e:	2200      	movs	r2, #0
    1b60:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    1b62:	2378      	movs	r3, #120	; 0x78
    1b64:	18f9      	adds	r1, r7, r3
    1b66:	6838      	ldr	r0, [r7, #0]
    1b68:	2300      	movs	r3, #0
    1b6a:	2204      	movs	r2, #4
    1b6c:	4c61      	ldr	r4, [pc, #388]	; (1cf4 <m2m_wifi_cb+0x340>)
    1b6e:	47a0      	blx	r4
    1b70:	1e03      	subs	r3, r0, #0
    1b72:	d000      	beq.n	1b76 <m2m_wifi_cb+0x1c2>
    1b74:	e0e1      	b.n	1d3a <m2m_wifi_cb+0x386>
			gu8ChNum = strState.u8NumofCh;
    1b76:	2378      	movs	r3, #120	; 0x78
    1b78:	18fb      	adds	r3, r7, r3
    1b7a:	781a      	ldrb	r2, [r3, #0]
    1b7c:	4b65      	ldr	r3, [pc, #404]	; (1d14 <m2m_wifi_cb+0x360>)
    1b7e:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
    1b80:	4b5d      	ldr	r3, [pc, #372]	; (1cf8 <m2m_wifi_cb+0x344>)
    1b82:	681b      	ldr	r3, [r3, #0]
    1b84:	2b00      	cmp	r3, #0
    1b86:	d100      	bne.n	1b8a <m2m_wifi_cb+0x1d6>
    1b88:	e0d7      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
    1b8a:	4b5b      	ldr	r3, [pc, #364]	; (1cf8 <m2m_wifi_cb+0x344>)
    1b8c:	681b      	ldr	r3, [r3, #0]
    1b8e:	2278      	movs	r2, #120	; 0x78
    1b90:	18ba      	adds	r2, r7, r2
    1b92:	0011      	movs	r1, r2
    1b94:	2011      	movs	r0, #17
    1b96:	4798      	blx	r3
}
    1b98:	e0cf      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
    1b9a:	1dfb      	adds	r3, r7, #7
    1b9c:	781b      	ldrb	r3, [r3, #0]
    1b9e:	2b13      	cmp	r3, #19
    1ba0:	d116      	bne.n	1bd0 <m2m_wifi_cb+0x21c>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
    1ba2:	2308      	movs	r3, #8
    1ba4:	18f9      	adds	r1, r7, r3
    1ba6:	6838      	ldr	r0, [r7, #0]
    1ba8:	2300      	movs	r3, #0
    1baa:	222c      	movs	r2, #44	; 0x2c
    1bac:	4c51      	ldr	r4, [pc, #324]	; (1cf4 <m2m_wifi_cb+0x340>)
    1bae:	47a0      	blx	r4
    1bb0:	1e03      	subs	r3, r0, #0
    1bb2:	d000      	beq.n	1bb6 <m2m_wifi_cb+0x202>
    1bb4:	e0c1      	b.n	1d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    1bb6:	4b50      	ldr	r3, [pc, #320]	; (1cf8 <m2m_wifi_cb+0x344>)
    1bb8:	681b      	ldr	r3, [r3, #0]
    1bba:	2b00      	cmp	r3, #0
    1bbc:	d100      	bne.n	1bc0 <m2m_wifi_cb+0x20c>
    1bbe:	e0bc      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    1bc0:	4b4d      	ldr	r3, [pc, #308]	; (1cf8 <m2m_wifi_cb+0x344>)
    1bc2:	681b      	ldr	r3, [r3, #0]
    1bc4:	2208      	movs	r2, #8
    1bc6:	18ba      	adds	r2, r7, r2
    1bc8:	0011      	movs	r1, r2
    1bca:	2013      	movs	r0, #19
    1bcc:	4798      	blx	r3
}
    1bce:	e0b4      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
    1bd0:	1dfb      	adds	r3, r7, #7
    1bd2:	781b      	ldrb	r3, [r3, #0]
    1bd4:	2b04      	cmp	r3, #4
    1bd6:	d116      	bne.n	1c06 <m2m_wifi_cb+0x252>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1bd8:	23a0      	movs	r3, #160	; 0xa0
    1bda:	18f9      	adds	r1, r7, r3
    1bdc:	6838      	ldr	r0, [r7, #0]
    1bde:	2300      	movs	r3, #0
    1be0:	2204      	movs	r2, #4
    1be2:	4c44      	ldr	r4, [pc, #272]	; (1cf4 <m2m_wifi_cb+0x340>)
    1be4:	47a0      	blx	r4
    1be6:	1e03      	subs	r3, r0, #0
    1be8:	d000      	beq.n	1bec <m2m_wifi_cb+0x238>
    1bea:	e0a6      	b.n	1d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    1bec:	4b42      	ldr	r3, [pc, #264]	; (1cf8 <m2m_wifi_cb+0x344>)
    1bee:	681b      	ldr	r3, [r3, #0]
    1bf0:	2b00      	cmp	r3, #0
    1bf2:	d100      	bne.n	1bf6 <m2m_wifi_cb+0x242>
    1bf4:	e0a1      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    1bf6:	4b40      	ldr	r3, [pc, #256]	; (1cf8 <m2m_wifi_cb+0x344>)
    1bf8:	681b      	ldr	r3, [r3, #0]
    1bfa:	22a0      	movs	r2, #160	; 0xa0
    1bfc:	18ba      	adds	r2, r7, r2
    1bfe:	0011      	movs	r1, r2
    1c00:	2004      	movs	r0, #4
    1c02:	4798      	blx	r3
}
    1c04:	e099      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
    1c06:	1dfb      	adds	r3, r7, #7
    1c08:	781b      	ldrb	r3, [r3, #0]
    1c0a:	2b65      	cmp	r3, #101	; 0x65
    1c0c:	d116      	bne.n	1c3c <m2m_wifi_cb+0x288>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1c0e:	23a0      	movs	r3, #160	; 0xa0
    1c10:	18f9      	adds	r1, r7, r3
    1c12:	6838      	ldr	r0, [r7, #0]
    1c14:	2300      	movs	r3, #0
    1c16:	2204      	movs	r2, #4
    1c18:	4c36      	ldr	r4, [pc, #216]	; (1cf4 <m2m_wifi_cb+0x340>)
    1c1a:	47a0      	blx	r4
    1c1c:	1e03      	subs	r3, r0, #0
    1c1e:	d000      	beq.n	1c22 <m2m_wifi_cb+0x26e>
    1c20:	e08b      	b.n	1d3a <m2m_wifi_cb+0x386>
			if (gpfAppWifiCb)
    1c22:	4b35      	ldr	r3, [pc, #212]	; (1cf8 <m2m_wifi_cb+0x344>)
    1c24:	681b      	ldr	r3, [r3, #0]
    1c26:	2b00      	cmp	r3, #0
    1c28:	d100      	bne.n	1c2c <m2m_wifi_cb+0x278>
    1c2a:	e086      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    1c2c:	4b32      	ldr	r3, [pc, #200]	; (1cf8 <m2m_wifi_cb+0x344>)
    1c2e:	681b      	ldr	r3, [r3, #0]
    1c30:	22a0      	movs	r2, #160	; 0xa0
    1c32:	18ba      	adds	r2, r7, r2
    1c34:	0011      	movs	r1, r2
    1c36:	2065      	movs	r0, #101	; 0x65
    1c38:	4798      	blx	r3
}
    1c3a:	e07e      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
    1c3c:	1dfb      	adds	r3, r7, #7
    1c3e:	781b      	ldrb	r3, [r3, #0]
    1c40:	2b09      	cmp	r3, #9
    1c42:	d116      	bne.n	1c72 <m2m_wifi_cb+0x2be>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    1c44:	2308      	movs	r3, #8
    1c46:	18f9      	adds	r1, r7, r3
    1c48:	6838      	ldr	r0, [r7, #0]
    1c4a:	2301      	movs	r3, #1
    1c4c:	2264      	movs	r2, #100	; 0x64
    1c4e:	4c29      	ldr	r4, [pc, #164]	; (1cf4 <m2m_wifi_cb+0x340>)
    1c50:	47a0      	blx	r4
    1c52:	1e03      	subs	r3, r0, #0
    1c54:	d000      	beq.n	1c58 <m2m_wifi_cb+0x2a4>
    1c56:	e070      	b.n	1d3a <m2m_wifi_cb+0x386>
			if(gpfAppWifiCb)
    1c58:	4b27      	ldr	r3, [pc, #156]	; (1cf8 <m2m_wifi_cb+0x344>)
    1c5a:	681b      	ldr	r3, [r3, #0]
    1c5c:	2b00      	cmp	r3, #0
    1c5e:	d100      	bne.n	1c62 <m2m_wifi_cb+0x2ae>
    1c60:	e06b      	b.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    1c62:	4b25      	ldr	r3, [pc, #148]	; (1cf8 <m2m_wifi_cb+0x344>)
    1c64:	681b      	ldr	r3, [r3, #0]
    1c66:	2208      	movs	r2, #8
    1c68:	18ba      	adds	r2, r7, r2
    1c6a:	0011      	movs	r1, r2
    1c6c:	2009      	movs	r0, #9
    1c6e:	4798      	blx	r3
}
    1c70:	e063      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
    1c72:	1dfb      	adds	r3, r7, #7
    1c74:	781b      	ldrb	r3, [r3, #0]
    1c76:	2b2a      	cmp	r3, #42	; 0x2a
    1c78:	d114      	bne.n	1ca4 <m2m_wifi_cb+0x2f0>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    1c7a:	2374      	movs	r3, #116	; 0x74
    1c7c:	18f9      	adds	r1, r7, r3
    1c7e:	6838      	ldr	r0, [r7, #0]
    1c80:	2301      	movs	r3, #1
    1c82:	2204      	movs	r2, #4
    1c84:	4c1b      	ldr	r4, [pc, #108]	; (1cf4 <m2m_wifi_cb+0x340>)
    1c86:	47a0      	blx	r4
    1c88:	1e03      	subs	r3, r0, #0
    1c8a:	d156      	bne.n	1d3a <m2m_wifi_cb+0x386>
			if(gpfAppWifiCb)
    1c8c:	4b1a      	ldr	r3, [pc, #104]	; (1cf8 <m2m_wifi_cb+0x344>)
    1c8e:	681b      	ldr	r3, [r3, #0]
    1c90:	2b00      	cmp	r3, #0
    1c92:	d052      	beq.n	1d3a <m2m_wifi_cb+0x386>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    1c94:	4b18      	ldr	r3, [pc, #96]	; (1cf8 <m2m_wifi_cb+0x344>)
    1c96:	681b      	ldr	r3, [r3, #0]
    1c98:	2274      	movs	r2, #116	; 0x74
    1c9a:	18ba      	adds	r2, r7, r2
    1c9c:	0011      	movs	r1, r2
    1c9e:	202a      	movs	r0, #42	; 0x2a
    1ca0:	4798      	blx	r3
}
    1ca2:	e04a      	b.n	1d3a <m2m_wifi_cb+0x386>
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
    1ca4:	1dfb      	adds	r3, r7, #7
    1ca6:	781b      	ldrb	r3, [r3, #0]
    1ca8:	2b20      	cmp	r3, #32
    1caa:	d135      	bne.n	1d18 <m2m_wifi_cb+0x364>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    1cac:	236c      	movs	r3, #108	; 0x6c
    1cae:	18f9      	adds	r1, r7, r3
    1cb0:	6838      	ldr	r0, [r7, #0]
    1cb2:	2300      	movs	r3, #0
    1cb4:	2208      	movs	r2, #8
    1cb6:	4c0f      	ldr	r4, [pc, #60]	; (1cf4 <m2m_wifi_cb+0x340>)
    1cb8:	47a0      	blx	r4
    1cba:	1e03      	subs	r3, r0, #0
    1cbc:	d13d      	bne.n	1d3a <m2m_wifi_cb+0x386>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    1cbe:	683b      	ldr	r3, [r7, #0]
    1cc0:	3308      	adds	r3, #8
    1cc2:	0018      	movs	r0, r3
    1cc4:	236c      	movs	r3, #108	; 0x6c
    1cc6:	18fb      	adds	r3, r7, r3
    1cc8:	6819      	ldr	r1, [r3, #0]
    1cca:	236c      	movs	r3, #108	; 0x6c
    1ccc:	18fb      	adds	r3, r7, r3
    1cce:	889a      	ldrh	r2, [r3, #4]
    1cd0:	2301      	movs	r3, #1
    1cd2:	4c08      	ldr	r4, [pc, #32]	; (1cf4 <m2m_wifi_cb+0x340>)
    1cd4:	47a0      	blx	r4
    1cd6:	1e03      	subs	r3, r0, #0
    1cd8:	d12f      	bne.n	1d3a <m2m_wifi_cb+0x386>
				if(gpfAppWifiCb)
    1cda:	4b07      	ldr	r3, [pc, #28]	; (1cf8 <m2m_wifi_cb+0x344>)
    1cdc:	681b      	ldr	r3, [r3, #0]
    1cde:	2b00      	cmp	r3, #0
    1ce0:	d02b      	beq.n	1d3a <m2m_wifi_cb+0x386>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    1ce2:	4b05      	ldr	r3, [pc, #20]	; (1cf8 <m2m_wifi_cb+0x344>)
    1ce4:	681b      	ldr	r3, [r3, #0]
    1ce6:	226c      	movs	r2, #108	; 0x6c
    1ce8:	18ba      	adds	r2, r7, r2
    1cea:	0011      	movs	r1, r2
    1cec:	2020      	movs	r0, #32
    1cee:	4798      	blx	r3
}
    1cf0:	e023      	b.n	1d3a <m2m_wifi_cb+0x386>
    1cf2:	46c0      	nop			; (mov r8, r8)
    1cf4:	00001779 	.word	0x00001779
    1cf8:	2000020c 	.word	0x2000020c
    1cfc:	00000c25 	.word	0x00000c25
    1d00:	000100d8 	.word	0x000100d8
    1d04:	0000e7d1 	.word	0x0000e7d1
    1d08:	000100e4 	.word	0x000100e4
    1d0c:	0000e805 	.word	0x0000e805
    1d10:	20000209 	.word	0x20000209
    1d14:	20000208 	.word	0x20000208
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
    1d18:	2392      	movs	r3, #146	; 0x92
    1d1a:	005a      	lsls	r2, r3, #1
    1d1c:	4909      	ldr	r1, [pc, #36]	; (1d44 <m2m_wifi_cb+0x390>)
    1d1e:	4b0a      	ldr	r3, [pc, #40]	; (1d48 <m2m_wifi_cb+0x394>)
    1d20:	0018      	movs	r0, r3
    1d22:	4b0a      	ldr	r3, [pc, #40]	; (1d4c <m2m_wifi_cb+0x398>)
    1d24:	4798      	blx	r3
    1d26:	1dfb      	adds	r3, r7, #7
    1d28:	781a      	ldrb	r2, [r3, #0]
    1d2a:	4b09      	ldr	r3, [pc, #36]	; (1d50 <m2m_wifi_cb+0x39c>)
    1d2c:	0011      	movs	r1, r2
    1d2e:	0018      	movs	r0, r3
    1d30:	4b06      	ldr	r3, [pc, #24]	; (1d4c <m2m_wifi_cb+0x398>)
    1d32:	4798      	blx	r3
    1d34:	200d      	movs	r0, #13
    1d36:	4b07      	ldr	r3, [pc, #28]	; (1d54 <m2m_wifi_cb+0x3a0>)
    1d38:	4798      	blx	r3
}
    1d3a:	46c0      	nop			; (mov r8, r8)
    1d3c:	46bd      	mov	sp, r7
    1d3e:	b02b      	add	sp, #172	; 0xac
    1d40:	bd90      	pop	{r4, r7, pc}
    1d42:	46c0      	nop			; (mov r8, r8)
    1d44:	0001048c 	.word	0x0001048c
    1d48:	00010104 	.word	0x00010104
    1d4c:	0000e7d1 	.word	0x0000e7d1
    1d50:	00010118 	.word	0x00010118
    1d54:	0000e805 	.word	0x0000e805

00001d58 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    1d58:	b590      	push	{r4, r7, lr}
    1d5a:	b091      	sub	sp, #68	; 0x44
    1d5c:	af02      	add	r7, sp, #8
    1d5e:	6078      	str	r0, [r7, #4]
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
    1d60:	2337      	movs	r3, #55	; 0x37
    1d62:	18fb      	adds	r3, r7, r3
    1d64:	2200      	movs	r2, #0
    1d66:	701a      	strb	r2, [r3, #0]
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    1d68:	230b      	movs	r3, #11
    1d6a:	18fb      	adds	r3, r7, r3
    1d6c:	2201      	movs	r2, #1
    1d6e:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    1d70:	687b      	ldr	r3, [r7, #4]
    1d72:	2b00      	cmp	r3, #0
    1d74:	d104      	bne.n	1d80 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    1d76:	2337      	movs	r3, #55	; 0x37
    1d78:	18fb      	adds	r3, r7, r3
    1d7a:	22f4      	movs	r2, #244	; 0xf4
    1d7c:	701a      	strb	r2, [r3, #0]
		goto _EXIT0;
    1d7e:	e0ad      	b.n	1edc <m2m_wifi_init+0x184>
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    1d80:	687b      	ldr	r3, [r7, #4]
    1d82:	681a      	ldr	r2, [r3, #0]
    1d84:	4b59      	ldr	r3, [pc, #356]	; (1eec <m2m_wifi_init+0x194>)
    1d86:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    1d88:	4b59      	ldr	r3, [pc, #356]	; (1ef0 <m2m_wifi_init+0x198>)
    1d8a:	2200      	movs	r2, #0
    1d8c:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    1d8e:	2337      	movs	r3, #55	; 0x37
    1d90:	18fc      	adds	r4, r7, r3
    1d92:	230b      	movs	r3, #11
    1d94:	18fb      	adds	r3, r7, r3
    1d96:	0018      	movs	r0, r3
    1d98:	4b56      	ldr	r3, [pc, #344]	; (1ef4 <m2m_wifi_init+0x19c>)
    1d9a:	4798      	blx	r3
    1d9c:	0003      	movs	r3, r0
    1d9e:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    1da0:	2337      	movs	r3, #55	; 0x37
    1da2:	18fb      	adds	r3, r7, r3
    1da4:	781b      	ldrb	r3, [r3, #0]
    1da6:	b25b      	sxtb	r3, r3
    1da8:	2b00      	cmp	r3, #0
    1daa:	d000      	beq.n	1dae <m2m_wifi_init+0x56>
    1dac:	e093      	b.n	1ed6 <m2m_wifi_init+0x17e>
	/* Initialize host interface module */
	ret = hif_init(NULL);
    1dae:	2337      	movs	r3, #55	; 0x37
    1db0:	18fc      	adds	r4, r7, r3
    1db2:	2000      	movs	r0, #0
    1db4:	4b50      	ldr	r3, [pc, #320]	; (1ef8 <m2m_wifi_init+0x1a0>)
    1db6:	4798      	blx	r3
    1db8:	0003      	movs	r3, r0
    1dba:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    1dbc:	2337      	movs	r3, #55	; 0x37
    1dbe:	18fb      	adds	r3, r7, r3
    1dc0:	781b      	ldrb	r3, [r3, #0]
    1dc2:	b25b      	sxtb	r3, r3
    1dc4:	2b00      	cmp	r3, #0
    1dc6:	d000      	beq.n	1dca <m2m_wifi_init+0x72>
    1dc8:	e080      	b.n	1ecc <m2m_wifi_init+0x174>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    1dca:	4b4c      	ldr	r3, [pc, #304]	; (1efc <m2m_wifi_init+0x1a4>)
    1dcc:	0019      	movs	r1, r3
    1dce:	2001      	movs	r0, #1
    1dd0:	4b4b      	ldr	r3, [pc, #300]	; (1f00 <m2m_wifi_init+0x1a8>)
    1dd2:	4798      	blx	r3

	ret = nm_get_firmware_full_info(&strtmp);
    1dd4:	2337      	movs	r3, #55	; 0x37
    1dd6:	18fc      	adds	r4, r7, r3
    1dd8:	230c      	movs	r3, #12
    1dda:	18fb      	adds	r3, r7, r3
    1ddc:	0018      	movs	r0, r3
    1dde:	4b49      	ldr	r3, [pc, #292]	; (1f04 <m2m_wifi_init+0x1ac>)
    1de0:	4798      	blx	r3
    1de2:	0003      	movs	r3, r0
    1de4:	7023      	strb	r3, [r4, #0]

	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    1de6:	4b48      	ldr	r3, [pc, #288]	; (1f08 <m2m_wifi_init+0x1b0>)
    1de8:	0018      	movs	r0, r3
    1dea:	4b48      	ldr	r3, [pc, #288]	; (1f0c <m2m_wifi_init+0x1b4>)
    1dec:	4798      	blx	r3
    1dee:	230c      	movs	r3, #12
    1df0:	18fb      	adds	r3, r7, r3
    1df2:	791b      	ldrb	r3, [r3, #4]
    1df4:	0019      	movs	r1, r3
    1df6:	230c      	movs	r3, #12
    1df8:	18fb      	adds	r3, r7, r3
    1dfa:	795b      	ldrb	r3, [r3, #5]
    1dfc:	001a      	movs	r2, r3
    1dfe:	230c      	movs	r3, #12
    1e00:	18fb      	adds	r3, r7, r3
    1e02:	799b      	ldrb	r3, [r3, #6]
    1e04:	001c      	movs	r4, r3
    1e06:	230c      	movs	r3, #12
    1e08:	18fb      	adds	r3, r7, r3
    1e0a:	8c1b      	ldrh	r3, [r3, #32]
    1e0c:	4840      	ldr	r0, [pc, #256]	; (1f10 <m2m_wifi_init+0x1b8>)
    1e0e:	9300      	str	r3, [sp, #0]
    1e10:	0023      	movs	r3, r4
    1e12:	4c3e      	ldr	r4, [pc, #248]	; (1f0c <m2m_wifi_init+0x1b4>)
    1e14:	47a0      	blx	r4
    1e16:	200d      	movs	r0, #13
    1e18:	4b3e      	ldr	r3, [pc, #248]	; (1f14 <m2m_wifi_init+0x1bc>)
    1e1a:	4798      	blx	r3
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    1e1c:	4b3a      	ldr	r3, [pc, #232]	; (1f08 <m2m_wifi_init+0x1b0>)
    1e1e:	0018      	movs	r0, r3
    1e20:	4b3a      	ldr	r3, [pc, #232]	; (1f0c <m2m_wifi_init+0x1b4>)
    1e22:	4798      	blx	r3
    1e24:	230c      	movs	r3, #12
    1e26:	18fb      	adds	r3, r7, r3
    1e28:	3316      	adds	r3, #22
    1e2a:	001a      	movs	r2, r3
    1e2c:	230c      	movs	r3, #12
    1e2e:	18fb      	adds	r3, r7, r3
    1e30:	330a      	adds	r3, #10
    1e32:	0019      	movs	r1, r3
    1e34:	4b38      	ldr	r3, [pc, #224]	; (1f18 <m2m_wifi_init+0x1c0>)
    1e36:	0018      	movs	r0, r3
    1e38:	4b34      	ldr	r3, [pc, #208]	; (1f0c <m2m_wifi_init+0x1b4>)
    1e3a:	4798      	blx	r3
    1e3c:	200d      	movs	r0, #13
    1e3e:	4b35      	ldr	r3, [pc, #212]	; (1f14 <m2m_wifi_init+0x1bc>)
    1e40:	4798      	blx	r3
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    1e42:	4b31      	ldr	r3, [pc, #196]	; (1f08 <m2m_wifi_init+0x1b0>)
    1e44:	0018      	movs	r0, r3
    1e46:	4b31      	ldr	r3, [pc, #196]	; (1f0c <m2m_wifi_init+0x1b4>)
    1e48:	4798      	blx	r3
    1e4a:	230c      	movs	r3, #12
    1e4c:	18fb      	adds	r3, r7, r3
    1e4e:	79db      	ldrb	r3, [r3, #7]
    1e50:	0019      	movs	r1, r3
    1e52:	230c      	movs	r3, #12
    1e54:	18fb      	adds	r3, r7, r3
    1e56:	7a1b      	ldrb	r3, [r3, #8]
    1e58:	001a      	movs	r2, r3
    1e5a:	230c      	movs	r3, #12
    1e5c:	18fb      	adds	r3, r7, r3
    1e5e:	7a5b      	ldrb	r3, [r3, #9]
    1e60:	482e      	ldr	r0, [pc, #184]	; (1f1c <m2m_wifi_init+0x1c4>)
    1e62:	4c2a      	ldr	r4, [pc, #168]	; (1f0c <m2m_wifi_init+0x1b4>)
    1e64:	47a0      	blx	r4
    1e66:	200d      	movs	r0, #13
    1e68:	4b2a      	ldr	r3, [pc, #168]	; (1f14 <m2m_wifi_init+0x1bc>)
    1e6a:	4798      	blx	r3
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    1e6c:	4b26      	ldr	r3, [pc, #152]	; (1f08 <m2m_wifi_init+0x1b0>)
    1e6e:	0018      	movs	r0, r3
    1e70:	4b26      	ldr	r3, [pc, #152]	; (1f0c <m2m_wifi_init+0x1b4>)
    1e72:	4798      	blx	r3
    1e74:	482a      	ldr	r0, [pc, #168]	; (1f20 <m2m_wifi_init+0x1c8>)
    1e76:	2302      	movs	r3, #2
    1e78:	2205      	movs	r2, #5
    1e7a:	2113      	movs	r1, #19
    1e7c:	4c23      	ldr	r4, [pc, #140]	; (1f0c <m2m_wifi_init+0x1b4>)
    1e7e:	47a0      	blx	r4
    1e80:	200d      	movs	r0, #13
    1e82:	4b24      	ldr	r3, [pc, #144]	; (1f14 <m2m_wifi_init+0x1bc>)
    1e84:	4798      	blx	r3
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    1e86:	4b20      	ldr	r3, [pc, #128]	; (1f08 <m2m_wifi_init+0x1b0>)
    1e88:	0018      	movs	r0, r3
    1e8a:	4b20      	ldr	r3, [pc, #128]	; (1f0c <m2m_wifi_init+0x1b4>)
    1e8c:	4798      	blx	r3
    1e8e:	4a25      	ldr	r2, [pc, #148]	; (1f24 <m2m_wifi_init+0x1cc>)
    1e90:	4925      	ldr	r1, [pc, #148]	; (1f28 <m2m_wifi_init+0x1d0>)
    1e92:	4b26      	ldr	r3, [pc, #152]	; (1f2c <m2m_wifi_init+0x1d4>)
    1e94:	0018      	movs	r0, r3
    1e96:	4b1d      	ldr	r3, [pc, #116]	; (1f0c <m2m_wifi_init+0x1b4>)
    1e98:	4798      	blx	r3
    1e9a:	200d      	movs	r0, #13
    1e9c:	4b1d      	ldr	r3, [pc, #116]	; (1f14 <m2m_wifi_init+0x1bc>)
    1e9e:	4798      	blx	r3
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    1ea0:	2337      	movs	r3, #55	; 0x37
    1ea2:	18fb      	adds	r3, r7, r3
    1ea4:	781b      	ldrb	r3, [r3, #0]
    1ea6:	b25b      	sxtb	r3, r3
    1ea8:	330d      	adds	r3, #13
    1eaa:	d116      	bne.n	1eda <m2m_wifi_init+0x182>
	{
		M2M_ERR("Mismatch Firmawre Version\n");
    1eac:	23e8      	movs	r3, #232	; 0xe8
    1eae:	33ff      	adds	r3, #255	; 0xff
    1eb0:	001a      	movs	r2, r3
    1eb2:	491f      	ldr	r1, [pc, #124]	; (1f30 <m2m_wifi_init+0x1d8>)
    1eb4:	4b1f      	ldr	r3, [pc, #124]	; (1f34 <m2m_wifi_init+0x1dc>)
    1eb6:	0018      	movs	r0, r3
    1eb8:	4b14      	ldr	r3, [pc, #80]	; (1f0c <m2m_wifi_init+0x1b4>)
    1eba:	4798      	blx	r3
    1ebc:	4b1e      	ldr	r3, [pc, #120]	; (1f38 <m2m_wifi_init+0x1e0>)
    1ebe:	0018      	movs	r0, r3
    1ec0:	4b1e      	ldr	r3, [pc, #120]	; (1f3c <m2m_wifi_init+0x1e4>)
    1ec2:	4798      	blx	r3
    1ec4:	200d      	movs	r0, #13
    1ec6:	4b13      	ldr	r3, [pc, #76]	; (1f14 <m2m_wifi_init+0x1bc>)
    1ec8:	4798      	blx	r3
	}

	goto _EXIT0;
    1eca:	e006      	b.n	1eda <m2m_wifi_init+0x182>
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    1ecc:	46c0      	nop			; (mov r8, r8)

_EXIT1:
	nm_drv_deinit(NULL);
    1ece:	2000      	movs	r0, #0
    1ed0:	4b1b      	ldr	r3, [pc, #108]	; (1f40 <m2m_wifi_init+0x1e8>)
    1ed2:	4798      	blx	r3
    1ed4:	e002      	b.n	1edc <m2m_wifi_init+0x184>
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    1ed6:	46c0      	nop			; (mov r8, r8)
    1ed8:	e000      	b.n	1edc <m2m_wifi_init+0x184>
	goto _EXIT0;
    1eda:	46c0      	nop			; (mov r8, r8)
_EXIT0:
	return ret;
    1edc:	2337      	movs	r3, #55	; 0x37
    1ede:	18fb      	adds	r3, r7, r3
    1ee0:	781b      	ldrb	r3, [r3, #0]
    1ee2:	b25b      	sxtb	r3, r3
}
    1ee4:	0018      	movs	r0, r3
    1ee6:	46bd      	mov	sp, r7
    1ee8:	b00f      	add	sp, #60	; 0x3c
    1eea:	bd90      	pop	{r4, r7, pc}
    1eec:	2000020c 	.word	0x2000020c
    1ef0:	20000209 	.word	0x20000209
    1ef4:	00003065 	.word	0x00003065
    1ef8:	00000e3d 	.word	0x00000e3d
    1efc:	000019b5 	.word	0x000019b5
    1f00:	000018f9 	.word	0x000018f9
    1f04:	00002e99 	.word	0x00002e99
    1f08:	000100d8 	.word	0x000100d8
    1f0c:	0000e7d1 	.word	0x0000e7d1
    1f10:	0001026c 	.word	0x0001026c
    1f14:	0000e805 	.word	0x0000e805
    1f18:	00010294 	.word	0x00010294
    1f1c:	000102b0 	.word	0x000102b0
    1f20:	000102d4 	.word	0x000102d4
    1f24:	000102ec 	.word	0x000102ec
    1f28:	000102f8 	.word	0x000102f8
    1f2c:	00010304 	.word	0x00010304
    1f30:	00010498 	.word	0x00010498
    1f34:	00010104 	.word	0x00010104
    1f38:	0001031c 	.word	0x0001031c
    1f3c:	0000e8ed 	.word	0x0000e8ed
    1f40:	000031f9 	.word	0x000031f9

00001f44 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    1f44:	b580      	push	{r7, lr}
    1f46:	b082      	sub	sp, #8
    1f48:	af00      	add	r7, sp, #0
    1f4a:	6078      	str	r0, [r7, #4]
	return hif_handle_isr();
    1f4c:	4b03      	ldr	r3, [pc, #12]	; (1f5c <m2m_wifi_handle_events+0x18>)
    1f4e:	4798      	blx	r3
    1f50:	0003      	movs	r3, r0
}
    1f52:	0018      	movs	r0, r3
    1f54:	46bd      	mov	sp, r7
    1f56:	b002      	add	sp, #8
    1f58:	bd80      	pop	{r7, pc}
    1f5a:	46c0      	nop			; (mov r8, r8)
    1f5c:	000016e9 	.word	0x000016e9

00001f60 <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
    1f60:	b590      	push	{r4, r7, lr}
    1f62:	b087      	sub	sp, #28
    1f64:	af02      	add	r7, sp, #8
    1f66:	60f8      	str	r0, [r7, #12]
    1f68:	0008      	movs	r0, r1
    1f6a:	0011      	movs	r1, r2
    1f6c:	607b      	str	r3, [r7, #4]
    1f6e:	230b      	movs	r3, #11
    1f70:	18fb      	adds	r3, r7, r3
    1f72:	1c02      	adds	r2, r0, #0
    1f74:	701a      	strb	r2, [r3, #0]
    1f76:	230a      	movs	r3, #10
    1f78:	18fb      	adds	r3, r7, r3
    1f7a:	1c0a      	adds	r2, r1, #0
    1f7c:	701a      	strb	r2, [r3, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    1f7e:	687c      	ldr	r4, [r7, #4]
    1f80:	230a      	movs	r3, #10
    1f82:	18fb      	adds	r3, r7, r3
    1f84:	781a      	ldrb	r2, [r3, #0]
    1f86:	230b      	movs	r3, #11
    1f88:	18fb      	adds	r3, r7, r3
    1f8a:	7819      	ldrb	r1, [r3, #0]
    1f8c:	68f8      	ldr	r0, [r7, #12]
    1f8e:	2300      	movs	r3, #0
    1f90:	9301      	str	r3, [sp, #4]
    1f92:	2320      	movs	r3, #32
    1f94:	18fb      	adds	r3, r7, r3
    1f96:	881b      	ldrh	r3, [r3, #0]
    1f98:	9300      	str	r3, [sp, #0]
    1f9a:	0023      	movs	r3, r4
    1f9c:	4c03      	ldr	r4, [pc, #12]	; (1fac <m2m_wifi_connect+0x4c>)
    1f9e:	47a0      	blx	r4
    1fa0:	0003      	movs	r3, r0
}
    1fa2:	0018      	movs	r0, r3
    1fa4:	46bd      	mov	sp, r7
    1fa6:	b005      	add	sp, #20
    1fa8:	bd90      	pop	{r4, r7, pc}
    1faa:	46c0      	nop			; (mov r8, r8)
    1fac:	00001fb1 	.word	0x00001fb1

00001fb0 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    1fb0:	b5b0      	push	{r4, r5, r7, lr}
    1fb2:	b0aa      	sub	sp, #168	; 0xa8
    1fb4:	af04      	add	r7, sp, #16
    1fb6:	60f8      	str	r0, [r7, #12]
    1fb8:	0008      	movs	r0, r1
    1fba:	0011      	movs	r1, r2
    1fbc:	607b      	str	r3, [r7, #4]
    1fbe:	230b      	movs	r3, #11
    1fc0:	18fb      	adds	r3, r7, r3
    1fc2:	1c02      	adds	r2, r0, #0
    1fc4:	701a      	strb	r2, [r3, #0]
    1fc6:	230a      	movs	r3, #10
    1fc8:	18fb      	adds	r3, r7, r3
    1fca:	1c0a      	adds	r2, r1, #0
    1fcc:	701a      	strb	r2, [r3, #0]
	sint8				ret = M2M_SUCCESS;
    1fce:	2397      	movs	r3, #151	; 0x97
    1fd0:	18fb      	adds	r3, r7, r3
    1fd2:	2200      	movs	r2, #0
    1fd4:	701a      	strb	r2, [r3, #0]
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    1fd6:	230a      	movs	r3, #10
    1fd8:	18fb      	adds	r3, r7, r3
    1fda:	781b      	ldrb	r3, [r3, #0]
    1fdc:	2b01      	cmp	r3, #1
    1fde:	d100      	bne.n	1fe2 <m2m_wifi_connect_sc+0x32>
    1fe0:	e083      	b.n	20ea <STACK_SIZE+0xea>
	{
		if(pvAuthInfo == NULL)
    1fe2:	687b      	ldr	r3, [r7, #4]
    1fe4:	2b00      	cmp	r3, #0
    1fe6:	d111      	bne.n	200c <STACK_SIZE+0xc>
		{
			M2M_ERR("Key is not valid\n");
    1fe8:	4adb      	ldr	r2, [pc, #876]	; (2358 <STACK_SIZE+0x358>)
    1fea:	49dc      	ldr	r1, [pc, #880]	; (235c <STACK_SIZE+0x35c>)
    1fec:	4bdc      	ldr	r3, [pc, #880]	; (2360 <STACK_SIZE+0x360>)
    1fee:	0018      	movs	r0, r3
    1ff0:	4bdc      	ldr	r3, [pc, #880]	; (2364 <STACK_SIZE+0x364>)
    1ff2:	4798      	blx	r3
    1ff4:	4bdc      	ldr	r3, [pc, #880]	; (2368 <STACK_SIZE+0x368>)
    1ff6:	0018      	movs	r0, r3
    1ff8:	4bdc      	ldr	r3, [pc, #880]	; (236c <STACK_SIZE+0x36c>)
    1ffa:	4798      	blx	r3
    1ffc:	200d      	movs	r0, #13
    1ffe:	4bdc      	ldr	r3, [pc, #880]	; (2370 <STACK_SIZE+0x370>)
    2000:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    2002:	2397      	movs	r3, #151	; 0x97
    2004:	18fb      	adds	r3, r7, r3
    2006:	22f4      	movs	r2, #244	; 0xf4
    2008:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    200a:	e1f5      	b.n	23f8 <STACK_SIZE+0x3f8>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    200c:	230a      	movs	r3, #10
    200e:	18fb      	adds	r3, r7, r3
    2010:	781b      	ldrb	r3, [r3, #0]
    2012:	2b02      	cmp	r3, #2
    2014:	d169      	bne.n	20ea <STACK_SIZE+0xea>
    2016:	687b      	ldr	r3, [r7, #4]
    2018:	0018      	movs	r0, r3
    201a:	4bd6      	ldr	r3, [pc, #856]	; (2374 <STACK_SIZE+0x374>)
    201c:	4798      	blx	r3
    201e:	0003      	movs	r3, r0
    2020:	2b40      	cmp	r3, #64	; 0x40
    2022:	d162      	bne.n	20ea <STACK_SIZE+0xea>
		{
			uint8 i = 0;
    2024:	2396      	movs	r3, #150	; 0x96
    2026:	18fb      	adds	r3, r7, r3
    2028:	2200      	movs	r2, #0
    202a:	701a      	strb	r2, [r3, #0]
			uint8* pu8Psk = (uint8*)pvAuthInfo;
    202c:	687b      	ldr	r3, [r7, #4]
    202e:	2290      	movs	r2, #144	; 0x90
    2030:	18ba      	adds	r2, r7, r2
    2032:	6013      	str	r3, [r2, #0]
			while(i < (M2M_MAX_PSK_LEN-1))
    2034:	e054      	b.n	20e0 <STACK_SIZE+0xe0>
			{
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    2036:	2396      	movs	r3, #150	; 0x96
    2038:	18fb      	adds	r3, r7, r3
    203a:	781b      	ldrb	r3, [r3, #0]
    203c:	2290      	movs	r2, #144	; 0x90
    203e:	18ba      	adds	r2, r7, r2
    2040:	6812      	ldr	r2, [r2, #0]
    2042:	18d3      	adds	r3, r2, r3
    2044:	781b      	ldrb	r3, [r3, #0]
    2046:	2b2f      	cmp	r3, #47	; 0x2f
    2048:	d931      	bls.n	20ae <STACK_SIZE+0xae>
    204a:	2396      	movs	r3, #150	; 0x96
    204c:	18fb      	adds	r3, r7, r3
    204e:	781b      	ldrb	r3, [r3, #0]
    2050:	2290      	movs	r2, #144	; 0x90
    2052:	18ba      	adds	r2, r7, r2
    2054:	6812      	ldr	r2, [r2, #0]
    2056:	18d3      	adds	r3, r2, r3
    2058:	781b      	ldrb	r3, [r3, #0]
    205a:	2b39      	cmp	r3, #57	; 0x39
    205c:	d909      	bls.n	2072 <STACK_SIZE+0x72>
    205e:	2396      	movs	r3, #150	; 0x96
    2060:	18fb      	adds	r3, r7, r3
    2062:	781b      	ldrb	r3, [r3, #0]
    2064:	2290      	movs	r2, #144	; 0x90
    2066:	18ba      	adds	r2, r7, r2
    2068:	6812      	ldr	r2, [r2, #0]
    206a:	18d3      	adds	r3, r2, r3
    206c:	781b      	ldrb	r3, [r3, #0]
    206e:	2b40      	cmp	r3, #64	; 0x40
    2070:	d91d      	bls.n	20ae <STACK_SIZE+0xae>
    2072:	2396      	movs	r3, #150	; 0x96
    2074:	18fb      	adds	r3, r7, r3
    2076:	781b      	ldrb	r3, [r3, #0]
    2078:	2290      	movs	r2, #144	; 0x90
    207a:	18ba      	adds	r2, r7, r2
    207c:	6812      	ldr	r2, [r2, #0]
    207e:	18d3      	adds	r3, r2, r3
    2080:	781b      	ldrb	r3, [r3, #0]
    2082:	2b46      	cmp	r3, #70	; 0x46
    2084:	d909      	bls.n	209a <STACK_SIZE+0x9a>
    2086:	2396      	movs	r3, #150	; 0x96
    2088:	18fb      	adds	r3, r7, r3
    208a:	781b      	ldrb	r3, [r3, #0]
    208c:	2290      	movs	r2, #144	; 0x90
    208e:	18ba      	adds	r2, r7, r2
    2090:	6812      	ldr	r2, [r2, #0]
    2092:	18d3      	adds	r3, r2, r3
    2094:	781b      	ldrb	r3, [r3, #0]
    2096:	2b60      	cmp	r3, #96	; 0x60
    2098:	d909      	bls.n	20ae <STACK_SIZE+0xae>
    209a:	2396      	movs	r3, #150	; 0x96
    209c:	18fb      	adds	r3, r7, r3
    209e:	781b      	ldrb	r3, [r3, #0]
    20a0:	2290      	movs	r2, #144	; 0x90
    20a2:	18ba      	adds	r2, r7, r2
    20a4:	6812      	ldr	r2, [r2, #0]
    20a6:	18d3      	adds	r3, r2, r3
    20a8:	781b      	ldrb	r3, [r3, #0]
    20aa:	2b66      	cmp	r3, #102	; 0x66
    20ac:	d911      	bls.n	20d2 <STACK_SIZE+0xd2>
				{
					M2M_ERR("Invalid Key\n");
    20ae:	4ab2      	ldr	r2, [pc, #712]	; (2378 <STACK_SIZE+0x378>)
    20b0:	49aa      	ldr	r1, [pc, #680]	; (235c <STACK_SIZE+0x35c>)
    20b2:	4bab      	ldr	r3, [pc, #684]	; (2360 <STACK_SIZE+0x360>)
    20b4:	0018      	movs	r0, r3
    20b6:	4bab      	ldr	r3, [pc, #684]	; (2364 <STACK_SIZE+0x364>)
    20b8:	4798      	blx	r3
    20ba:	4bb0      	ldr	r3, [pc, #704]	; (237c <STACK_SIZE+0x37c>)
    20bc:	0018      	movs	r0, r3
    20be:	4bab      	ldr	r3, [pc, #684]	; (236c <STACK_SIZE+0x36c>)
    20c0:	4798      	blx	r3
    20c2:	200d      	movs	r0, #13
    20c4:	4baa      	ldr	r3, [pc, #680]	; (2370 <STACK_SIZE+0x370>)
    20c6:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    20c8:	2397      	movs	r3, #151	; 0x97
    20ca:	18fb      	adds	r3, r7, r3
    20cc:	22f4      	movs	r2, #244	; 0xf4
    20ce:	701a      	strb	r2, [r3, #0]
					goto ERR1;
    20d0:	e192      	b.n	23f8 <STACK_SIZE+0x3f8>
				}
				i++;
    20d2:	2396      	movs	r3, #150	; 0x96
    20d4:	18fb      	adds	r3, r7, r3
    20d6:	781a      	ldrb	r2, [r3, #0]
    20d8:	2396      	movs	r3, #150	; 0x96
    20da:	18fb      	adds	r3, r7, r3
    20dc:	3201      	adds	r2, #1
    20de:	701a      	strb	r2, [r3, #0]
			while(i < (M2M_MAX_PSK_LEN-1))
    20e0:	2396      	movs	r3, #150	; 0x96
    20e2:	18fb      	adds	r3, r7, r3
    20e4:	781b      	ldrb	r3, [r3, #0]
    20e6:	2b3f      	cmp	r3, #63	; 0x3f
    20e8:	d9a5      	bls.n	2036 <STACK_SIZE+0x36>
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    20ea:	230b      	movs	r3, #11
    20ec:	18fb      	adds	r3, r7, r3
    20ee:	781b      	ldrb	r3, [r3, #0]
    20f0:	2b00      	cmp	r3, #0
    20f2:	d004      	beq.n	20fe <STACK_SIZE+0xfe>
    20f4:	230b      	movs	r3, #11
    20f6:	18fb      	adds	r3, r7, r3
    20f8:	781b      	ldrb	r3, [r3, #0]
    20fa:	2b20      	cmp	r3, #32
    20fc:	d911      	bls.n	2122 <STACK_SIZE+0x122>
	{
		M2M_ERR("SSID LEN INVALID\n");
    20fe:	4aa0      	ldr	r2, [pc, #640]	; (2380 <STACK_SIZE+0x380>)
    2100:	4996      	ldr	r1, [pc, #600]	; (235c <STACK_SIZE+0x35c>)
    2102:	4b97      	ldr	r3, [pc, #604]	; (2360 <STACK_SIZE+0x360>)
    2104:	0018      	movs	r0, r3
    2106:	4b97      	ldr	r3, [pc, #604]	; (2364 <STACK_SIZE+0x364>)
    2108:	4798      	blx	r3
    210a:	4b9e      	ldr	r3, [pc, #632]	; (2384 <STACK_SIZE+0x384>)
    210c:	0018      	movs	r0, r3
    210e:	4b97      	ldr	r3, [pc, #604]	; (236c <STACK_SIZE+0x36c>)
    2110:	4798      	blx	r3
    2112:	200d      	movs	r0, #13
    2114:	4b96      	ldr	r3, [pc, #600]	; (2370 <STACK_SIZE+0x370>)
    2116:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    2118:	2397      	movs	r3, #151	; 0x97
    211a:	18fb      	adds	r3, r7, r3
    211c:	22f4      	movs	r2, #244	; 0xf4
    211e:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    2120:	e16a      	b.n	23f8 <STACK_SIZE+0x3f8>
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    2122:	23a8      	movs	r3, #168	; 0xa8
    2124:	18fb      	adds	r3, r7, r3
    2126:	881b      	ldrh	r3, [r3, #0]
    2128:	2b00      	cmp	r3, #0
    212a:	d004      	beq.n	2136 <STACK_SIZE+0x136>
    212c:	23a8      	movs	r3, #168	; 0xa8
    212e:	18fb      	adds	r3, r7, r3
    2130:	881b      	ldrh	r3, [r3, #0]
    2132:	2b0e      	cmp	r3, #14
    2134:	d917      	bls.n	2166 <STACK_SIZE+0x166>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    2136:	23a8      	movs	r3, #168	; 0xa8
    2138:	18fb      	adds	r3, r7, r3
    213a:	881b      	ldrh	r3, [r3, #0]
    213c:	2bff      	cmp	r3, #255	; 0xff
    213e:	d012      	beq.n	2166 <STACK_SIZE+0x166>
		{
			M2M_ERR("CH INVALID\n");
    2140:	238d      	movs	r3, #141	; 0x8d
    2142:	009a      	lsls	r2, r3, #2
    2144:	4985      	ldr	r1, [pc, #532]	; (235c <STACK_SIZE+0x35c>)
    2146:	4b86      	ldr	r3, [pc, #536]	; (2360 <STACK_SIZE+0x360>)
    2148:	0018      	movs	r0, r3
    214a:	4b86      	ldr	r3, [pc, #536]	; (2364 <STACK_SIZE+0x364>)
    214c:	4798      	blx	r3
    214e:	4b8e      	ldr	r3, [pc, #568]	; (2388 <STACK_SIZE+0x388>)
    2150:	0018      	movs	r0, r3
    2152:	4b86      	ldr	r3, [pc, #536]	; (236c <STACK_SIZE+0x36c>)
    2154:	4798      	blx	r3
    2156:	200d      	movs	r0, #13
    2158:	4b85      	ldr	r3, [pc, #532]	; (2370 <STACK_SIZE+0x370>)
    215a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    215c:	2397      	movs	r3, #151	; 0x97
    215e:	18fb      	adds	r3, r7, r3
    2160:	22f4      	movs	r2, #244	; 0xf4
    2162:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    2164:	e148      	b.n	23f8 <STACK_SIZE+0x3f8>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    2166:	230b      	movs	r3, #11
    2168:	18fb      	adds	r3, r7, r3
    216a:	781a      	ldrb	r2, [r3, #0]
    216c:	68f9      	ldr	r1, [r7, #12]
    216e:	2314      	movs	r3, #20
    2170:	18fb      	adds	r3, r7, r3
    2172:	3346      	adds	r3, #70	; 0x46
    2174:	0018      	movs	r0, r3
    2176:	4b85      	ldr	r3, [pc, #532]	; (238c <STACK_SIZE+0x38c>)
    2178:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    217a:	230b      	movs	r3, #11
    217c:	18fb      	adds	r3, r7, r3
    217e:	781b      	ldrb	r3, [r3, #0]
    2180:	2214      	movs	r2, #20
    2182:	18ba      	adds	r2, r7, r2
    2184:	2146      	movs	r1, #70	; 0x46
    2186:	18d3      	adds	r3, r2, r3
    2188:	185b      	adds	r3, r3, r1
    218a:	2200      	movs	r2, #0
    218c:	701a      	strb	r2, [r3, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    218e:	2314      	movs	r3, #20
    2190:	18fb      	adds	r3, r7, r3
    2192:	22a8      	movs	r2, #168	; 0xa8
    2194:	18ba      	adds	r2, r7, r2
    2196:	2144      	movs	r1, #68	; 0x44
    2198:	8812      	ldrh	r2, [r2, #0]
    219a:	525a      	strh	r2, [r3, r1]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    219c:	23ac      	movs	r3, #172	; 0xac
    219e:	18fb      	adds	r3, r7, r3
    21a0:	781b      	ldrb	r3, [r3, #0]
    21a2:	1e5a      	subs	r2, r3, #1
    21a4:	4193      	sbcs	r3, r2
    21a6:	b2db      	uxtb	r3, r3
    21a8:	0019      	movs	r1, r3
    21aa:	2314      	movs	r3, #20
    21ac:	18fb      	adds	r3, r7, r3
    21ae:	2267      	movs	r2, #103	; 0x67
    21b0:	5499      	strb	r1, [r3, r2]
	pstrAuthInfo = &strConnect.strSec;
    21b2:	2314      	movs	r3, #20
    21b4:	18fb      	adds	r3, r7, r3
    21b6:	228c      	movs	r2, #140	; 0x8c
    21b8:	18ba      	adds	r2, r7, r2
    21ba:	6013      	str	r3, [r2, #0]
	pstrAuthInfo->u8SecType		= u8SecType;
    21bc:	238c      	movs	r3, #140	; 0x8c
    21be:	18fb      	adds	r3, r7, r3
    21c0:	681b      	ldr	r3, [r3, #0]
    21c2:	220a      	movs	r2, #10
    21c4:	18ba      	adds	r2, r7, r2
    21c6:	2141      	movs	r1, #65	; 0x41
    21c8:	7812      	ldrb	r2, [r2, #0]
    21ca:	545a      	strb	r2, [r3, r1]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    21cc:	230a      	movs	r3, #10
    21ce:	18fb      	adds	r3, r7, r3
    21d0:	781b      	ldrb	r3, [r3, #0]
    21d2:	2b03      	cmp	r3, #3
    21d4:	d000      	beq.n	21d8 <STACK_SIZE+0x1d8>
    21d6:	e07a      	b.n	22ce <STACK_SIZE+0x2ce>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
    21d8:	687b      	ldr	r3, [r7, #4]
    21da:	2288      	movs	r2, #136	; 0x88
    21dc:	18ba      	adds	r2, r7, r2
    21de:	6013      	str	r3, [r2, #0]
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
    21e0:	238c      	movs	r3, #140	; 0x8c
    21e2:	18fb      	adds	r3, r7, r3
    21e4:	681b      	ldr	r3, [r3, #0]
    21e6:	2284      	movs	r2, #132	; 0x84
    21e8:	18ba      	adds	r2, r7, r2
    21ea:	6013      	str	r3, [r2, #0]
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    21ec:	2388      	movs	r3, #136	; 0x88
    21ee:	18fb      	adds	r3, r7, r3
    21f0:	681b      	ldr	r3, [r3, #0]
    21f2:	781b      	ldrb	r3, [r3, #0]
    21f4:	3b01      	subs	r3, #1
    21f6:	b2da      	uxtb	r2, r3
    21f8:	2384      	movs	r3, #132	; 0x84
    21fa:	18fb      	adds	r3, r7, r3
    21fc:	681b      	ldr	r3, [r3, #0]
    21fe:	701a      	strb	r2, [r3, #0]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    2200:	2384      	movs	r3, #132	; 0x84
    2202:	18fb      	adds	r3, r7, r3
    2204:	681b      	ldr	r3, [r3, #0]
    2206:	781b      	ldrb	r3, [r3, #0]
    2208:	2b03      	cmp	r3, #3
    220a:	d917      	bls.n	223c <STACK_SIZE+0x23c>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    220c:	4a60      	ldr	r2, [pc, #384]	; (2390 <STACK_SIZE+0x390>)
    220e:	4953      	ldr	r1, [pc, #332]	; (235c <STACK_SIZE+0x35c>)
    2210:	4b53      	ldr	r3, [pc, #332]	; (2360 <STACK_SIZE+0x360>)
    2212:	0018      	movs	r0, r3
    2214:	4b53      	ldr	r3, [pc, #332]	; (2364 <STACK_SIZE+0x364>)
    2216:	4798      	blx	r3
    2218:	2384      	movs	r3, #132	; 0x84
    221a:	18fb      	adds	r3, r7, r3
    221c:	681b      	ldr	r3, [r3, #0]
    221e:	781b      	ldrb	r3, [r3, #0]
    2220:	001a      	movs	r2, r3
    2222:	4b5c      	ldr	r3, [pc, #368]	; (2394 <STACK_SIZE+0x394>)
    2224:	0011      	movs	r1, r2
    2226:	0018      	movs	r0, r3
    2228:	4b4e      	ldr	r3, [pc, #312]	; (2364 <STACK_SIZE+0x364>)
    222a:	4798      	blx	r3
    222c:	200d      	movs	r0, #13
    222e:	4b50      	ldr	r3, [pc, #320]	; (2370 <STACK_SIZE+0x370>)
    2230:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    2232:	2397      	movs	r3, #151	; 0x97
    2234:	18fb      	adds	r3, r7, r3
    2236:	22f4      	movs	r2, #244	; 0xf4
    2238:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    223a:	e0dd      	b.n	23f8 <STACK_SIZE+0x3f8>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    223c:	2388      	movs	r3, #136	; 0x88
    223e:	18fb      	adds	r3, r7, r3
    2240:	681b      	ldr	r3, [r3, #0]
    2242:	785b      	ldrb	r3, [r3, #1]
    2244:	3b01      	subs	r3, #1
    2246:	b2da      	uxtb	r2, r3
    2248:	2384      	movs	r3, #132	; 0x84
    224a:	18fb      	adds	r3, r7, r3
    224c:	681b      	ldr	r3, [r3, #0]
    224e:	705a      	strb	r2, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    2250:	2384      	movs	r3, #132	; 0x84
    2252:	18fb      	adds	r3, r7, r3
    2254:	681b      	ldr	r3, [r3, #0]
    2256:	785b      	ldrb	r3, [r3, #1]
    2258:	2b0a      	cmp	r3, #10
    225a:	d01d      	beq.n	2298 <STACK_SIZE+0x298>
    225c:	2384      	movs	r3, #132	; 0x84
    225e:	18fb      	adds	r3, r7, r3
    2260:	681b      	ldr	r3, [r3, #0]
    2262:	785b      	ldrb	r3, [r3, #1]
    2264:	2b1a      	cmp	r3, #26
    2266:	d017      	beq.n	2298 <STACK_SIZE+0x298>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    2268:	4a4b      	ldr	r2, [pc, #300]	; (2398 <STACK_SIZE+0x398>)
    226a:	493c      	ldr	r1, [pc, #240]	; (235c <STACK_SIZE+0x35c>)
    226c:	4b3c      	ldr	r3, [pc, #240]	; (2360 <STACK_SIZE+0x360>)
    226e:	0018      	movs	r0, r3
    2270:	4b3c      	ldr	r3, [pc, #240]	; (2364 <STACK_SIZE+0x364>)
    2272:	4798      	blx	r3
    2274:	2384      	movs	r3, #132	; 0x84
    2276:	18fb      	adds	r3, r7, r3
    2278:	681b      	ldr	r3, [r3, #0]
    227a:	785b      	ldrb	r3, [r3, #1]
    227c:	001a      	movs	r2, r3
    227e:	4b47      	ldr	r3, [pc, #284]	; (239c <STACK_SIZE+0x39c>)
    2280:	0011      	movs	r1, r2
    2282:	0018      	movs	r0, r3
    2284:	4b37      	ldr	r3, [pc, #220]	; (2364 <STACK_SIZE+0x364>)
    2286:	4798      	blx	r3
    2288:	200d      	movs	r0, #13
    228a:	4b39      	ldr	r3, [pc, #228]	; (2370 <STACK_SIZE+0x370>)
    228c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    228e:	2397      	movs	r3, #151	; 0x97
    2290:	18fb      	adds	r3, r7, r3
    2292:	22f4      	movs	r2, #244	; 0xf4
    2294:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    2296:	e0af      	b.n	23f8 <STACK_SIZE+0x3f8>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    2298:	2384      	movs	r3, #132	; 0x84
    229a:	18fb      	adds	r3, r7, r3
    229c:	681b      	ldr	r3, [r3, #0]
    229e:	1c98      	adds	r0, r3, #2
    22a0:	2388      	movs	r3, #136	; 0x88
    22a2:	18fb      	adds	r3, r7, r3
    22a4:	681b      	ldr	r3, [r3, #0]
    22a6:	1c99      	adds	r1, r3, #2
    22a8:	2388      	movs	r3, #136	; 0x88
    22aa:	18fb      	adds	r3, r7, r3
    22ac:	681b      	ldr	r3, [r3, #0]
    22ae:	785b      	ldrb	r3, [r3, #1]
    22b0:	001a      	movs	r2, r3
    22b2:	4b36      	ldr	r3, [pc, #216]	; (238c <STACK_SIZE+0x38c>)
    22b4:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    22b6:	2388      	movs	r3, #136	; 0x88
    22b8:	18fb      	adds	r3, r7, r3
    22ba:	681b      	ldr	r3, [r3, #0]
    22bc:	785b      	ldrb	r3, [r3, #1]
    22be:	001a      	movs	r2, r3
    22c0:	2384      	movs	r3, #132	; 0x84
    22c2:	18fb      	adds	r3, r7, r3
    22c4:	681b      	ldr	r3, [r3, #0]
    22c6:	189b      	adds	r3, r3, r2
    22c8:	2200      	movs	r2, #0
    22ca:	709a      	strb	r2, [r3, #2]
    22cc:	e083      	b.n	23d6 <STACK_SIZE+0x3d6>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    22ce:	230a      	movs	r3, #10
    22d0:	18fb      	adds	r3, r7, r3
    22d2:	781b      	ldrb	r3, [r3, #0]
    22d4:	2b02      	cmp	r3, #2
    22d6:	d130      	bne.n	233a <STACK_SIZE+0x33a>
	{
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    22d8:	2382      	movs	r3, #130	; 0x82
    22da:	18fc      	adds	r4, r7, r3
    22dc:	687b      	ldr	r3, [r7, #4]
    22de:	0018      	movs	r0, r3
    22e0:	4b24      	ldr	r3, [pc, #144]	; (2374 <STACK_SIZE+0x374>)
    22e2:	4798      	blx	r3
    22e4:	0003      	movs	r3, r0
    22e6:	8023      	strh	r3, [r4, #0]
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    22e8:	2382      	movs	r3, #130	; 0x82
    22ea:	18fb      	adds	r3, r7, r3
    22ec:	881b      	ldrh	r3, [r3, #0]
    22ee:	2b00      	cmp	r3, #0
    22f0:	d004      	beq.n	22fc <STACK_SIZE+0x2fc>
    22f2:	2382      	movs	r3, #130	; 0x82
    22f4:	18fb      	adds	r3, r7, r3
    22f6:	881b      	ldrh	r3, [r3, #0]
    22f8:	2b40      	cmp	r3, #64	; 0x40
    22fa:	d911      	bls.n	2320 <STACK_SIZE+0x320>
		{
			M2M_ERR("Incorrect PSK key length\n");
    22fc:	4a28      	ldr	r2, [pc, #160]	; (23a0 <STACK_SIZE+0x3a0>)
    22fe:	4917      	ldr	r1, [pc, #92]	; (235c <STACK_SIZE+0x35c>)
    2300:	4b17      	ldr	r3, [pc, #92]	; (2360 <STACK_SIZE+0x360>)
    2302:	0018      	movs	r0, r3
    2304:	4b17      	ldr	r3, [pc, #92]	; (2364 <STACK_SIZE+0x364>)
    2306:	4798      	blx	r3
    2308:	4b26      	ldr	r3, [pc, #152]	; (23a4 <STACK_SIZE+0x3a4>)
    230a:	0018      	movs	r0, r3
    230c:	4b17      	ldr	r3, [pc, #92]	; (236c <STACK_SIZE+0x36c>)
    230e:	4798      	blx	r3
    2310:	200d      	movs	r0, #13
    2312:	4b17      	ldr	r3, [pc, #92]	; (2370 <STACK_SIZE+0x370>)
    2314:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    2316:	2397      	movs	r3, #151	; 0x97
    2318:	18fb      	adds	r3, r7, r3
    231a:	22f4      	movs	r2, #244	; 0xf4
    231c:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    231e:	e06b      	b.n	23f8 <STACK_SIZE+0x3f8>
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    2320:	238c      	movs	r3, #140	; 0x8c
    2322:	18fb      	adds	r3, r7, r3
    2324:	6818      	ldr	r0, [r3, #0]
    2326:	2382      	movs	r3, #130	; 0x82
    2328:	18fb      	adds	r3, r7, r3
    232a:	881b      	ldrh	r3, [r3, #0]
    232c:	3301      	adds	r3, #1
    232e:	001a      	movs	r2, r3
    2330:	687b      	ldr	r3, [r7, #4]
    2332:	0019      	movs	r1, r3
    2334:	4b15      	ldr	r3, [pc, #84]	; (238c <STACK_SIZE+0x38c>)
    2336:	4798      	blx	r3
    2338:	e04d      	b.n	23d6 <STACK_SIZE+0x3d6>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    233a:	230a      	movs	r3, #10
    233c:	18fb      	adds	r3, r7, r3
    233e:	781b      	ldrb	r3, [r3, #0]
    2340:	2b04      	cmp	r3, #4
    2342:	d131      	bne.n	23a8 <STACK_SIZE+0x3a8>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    2344:	238c      	movs	r3, #140	; 0x8c
    2346:	18fb      	adds	r3, r7, r3
    2348:	681b      	ldr	r3, [r3, #0]
    234a:	6879      	ldr	r1, [r7, #4]
    234c:	223e      	movs	r2, #62	; 0x3e
    234e:	0018      	movs	r0, r3
    2350:	4b0e      	ldr	r3, [pc, #56]	; (238c <STACK_SIZE+0x38c>)
    2352:	4798      	blx	r3
    2354:	e03f      	b.n	23d6 <STACK_SIZE+0x3d6>
    2356:	46c0      	nop			; (mov r8, r8)
    2358:	00000215 	.word	0x00000215
    235c:	000104a8 	.word	0x000104a8
    2360:	00010104 	.word	0x00010104
    2364:	0000e7d1 	.word	0x0000e7d1
    2368:	00010338 	.word	0x00010338
    236c:	0000e8ed 	.word	0x0000e8ed
    2370:	0000e805 	.word	0x0000e805
    2374:	00000c63 	.word	0x00000c63
    2378:	00000221 	.word	0x00000221
    237c:	0001034c 	.word	0x0001034c
    2380:	0000022b 	.word	0x0000022b
    2384:	00010358 	.word	0x00010358
    2388:	0001036c 	.word	0x0001036c
    238c:	00000be9 	.word	0x00000be9
    2390:	0000024b 	.word	0x0000024b
    2394:	00010378 	.word	0x00010378
    2398:	00000252 	.word	0x00000252
    239c:	00010394 	.word	0x00010394
    23a0:	00000261 	.word	0x00000261
    23a4:	000103b0 	.word	0x000103b0
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    23a8:	230a      	movs	r3, #10
    23aa:	18fb      	adds	r3, r7, r3
    23ac:	781b      	ldrb	r3, [r3, #0]
    23ae:	2b01      	cmp	r3, #1
    23b0:	d011      	beq.n	23d6 <STACK_SIZE+0x3d6>
	{

	}
	else
	{
		M2M_ERR("undefined sec type\n");
    23b2:	4a15      	ldr	r2, [pc, #84]	; (2408 <STACK_SIZE+0x408>)
    23b4:	4915      	ldr	r1, [pc, #84]	; (240c <STACK_SIZE+0x40c>)
    23b6:	4b16      	ldr	r3, [pc, #88]	; (2410 <STACK_SIZE+0x410>)
    23b8:	0018      	movs	r0, r3
    23ba:	4b16      	ldr	r3, [pc, #88]	; (2414 <STACK_SIZE+0x414>)
    23bc:	4798      	blx	r3
    23be:	4b16      	ldr	r3, [pc, #88]	; (2418 <STACK_SIZE+0x418>)
    23c0:	0018      	movs	r0, r3
    23c2:	4b16      	ldr	r3, [pc, #88]	; (241c <STACK_SIZE+0x41c>)
    23c4:	4798      	blx	r3
    23c6:	200d      	movs	r0, #13
    23c8:	4b15      	ldr	r3, [pc, #84]	; (2420 <STACK_SIZE+0x420>)
    23ca:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    23cc:	2397      	movs	r3, #151	; 0x97
    23ce:	18fb      	adds	r3, r7, r3
    23d0:	22f4      	movs	r2, #244	; 0xf4
    23d2:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    23d4:	e010      	b.n	23f8 <STACK_SIZE+0x3f8>
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    23d6:	2397      	movs	r3, #151	; 0x97
    23d8:	18fc      	adds	r4, r7, r3
    23da:	2314      	movs	r3, #20
    23dc:	18fa      	adds	r2, r7, r3
    23de:	2300      	movs	r3, #0
    23e0:	9302      	str	r3, [sp, #8]
    23e2:	2300      	movs	r3, #0
    23e4:	9301      	str	r3, [sp, #4]
    23e6:	2300      	movs	r3, #0
    23e8:	9300      	str	r3, [sp, #0]
    23ea:	236c      	movs	r3, #108	; 0x6c
    23ec:	2128      	movs	r1, #40	; 0x28
    23ee:	2001      	movs	r0, #1
    23f0:	4d0c      	ldr	r5, [pc, #48]	; (2424 <STACK_SIZE+0x424>)
    23f2:	47a8      	blx	r5
    23f4:	0003      	movs	r3, r0
    23f6:	7023      	strb	r3, [r4, #0]

ERR1:
	return ret;
    23f8:	2397      	movs	r3, #151	; 0x97
    23fa:	18fb      	adds	r3, r7, r3
    23fc:	781b      	ldrb	r3, [r3, #0]
    23fe:	b25b      	sxtb	r3, r3
}
    2400:	0018      	movs	r0, r3
    2402:	46bd      	mov	sp, r7
    2404:	b026      	add	sp, #152	; 0x98
    2406:	bdb0      	pop	{r4, r5, r7, pc}
    2408:	00000271 	.word	0x00000271
    240c:	000104a8 	.word	0x000104a8
    2410:	00010104 	.word	0x00010104
    2414:	0000e7d1 	.word	0x0000e7d1
    2418:	000103cc 	.word	0x000103cc
    241c:	0000e8ed 	.word	0x0000e8ed
    2420:	0000e805 	.word	0x0000e805
    2424:	00000e85 	.word	0x00000e85

00002428 <m2m_wifi_request_dhcp_client>:
	return hif_send(M2M_REQ_GROUP_IP, M2M_IP_REQ_STATIC_IP_CONF,
		(uint8*) pstrStaticIPConf, sizeof(tstrM2MIPConfig), NULL, 0,0);
}

sint8 m2m_wifi_request_dhcp_client(void)
{
    2428:	b580      	push	{r7, lr}
    242a:	af00      	add	r7, sp, #0
	/*legacy API should be removed */
	return 0;
    242c:	2300      	movs	r3, #0
}
    242e:	0018      	movs	r0, r3
    2430:	46bd      	mov	sp, r7
    2432:	bd80      	pop	{r7, pc}

00002434 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    2434:	b590      	push	{r4, r7, lr}
    2436:	b087      	sub	sp, #28
    2438:	af00      	add	r7, sp, #0
    243a:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    243c:	2317      	movs	r3, #23
    243e:	18fb      	adds	r3, r7, r3
    2440:	2200      	movs	r2, #0
    2442:	701a      	strb	r2, [r3, #0]
	uint32 val32 = u32Conf;
    2444:	687b      	ldr	r3, [r7, #4]
    2446:	613b      	str	r3, [r7, #16]
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    2448:	693b      	ldr	r3, [r7, #16]
    244a:	2280      	movs	r2, #128	; 0x80
    244c:	0052      	lsls	r2, r2, #1
    244e:	4313      	orrs	r3, r2
    2450:	613b      	str	r3, [r7, #16]
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    2452:	693a      	ldr	r2, [r7, #16]
    2454:	23a5      	movs	r3, #165	; 0xa5
    2456:	015b      	lsls	r3, r3, #5
    2458:	0011      	movs	r1, r2
    245a:	0018      	movs	r0, r3
    245c:	4b12      	ldr	r3, [pc, #72]	; (24a8 <chip_apply_conf+0x74>)
    245e:	4798      	blx	r3
		if(val32 != 0) {		
    2460:	693b      	ldr	r3, [r7, #16]
    2462:	2b00      	cmp	r3, #0
    2464:	d018      	beq.n	2498 <chip_apply_conf+0x64>
			uint32 reg = 0;
    2466:	2300      	movs	r3, #0
    2468:	60fb      	str	r3, [r7, #12]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    246a:	2317      	movs	r3, #23
    246c:	18fc      	adds	r4, r7, r3
    246e:	230c      	movs	r3, #12
    2470:	18fa      	adds	r2, r7, r3
    2472:	23a5      	movs	r3, #165	; 0xa5
    2474:	015b      	lsls	r3, r3, #5
    2476:	0011      	movs	r1, r2
    2478:	0018      	movs	r0, r3
    247a:	4b0c      	ldr	r3, [pc, #48]	; (24ac <chip_apply_conf+0x78>)
    247c:	4798      	blx	r3
    247e:	0003      	movs	r3, r0
    2480:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    2482:	2317      	movs	r3, #23
    2484:	18fb      	adds	r3, r7, r3
    2486:	781b      	ldrb	r3, [r3, #0]
    2488:	b25b      	sxtb	r3, r3
    248a:	2b00      	cmp	r3, #0
    248c:	d1e1      	bne.n	2452 <chip_apply_conf+0x1e>
				if(reg == val32)
    248e:	68fa      	ldr	r2, [r7, #12]
    2490:	693b      	ldr	r3, [r7, #16]
    2492:	429a      	cmp	r2, r3
    2494:	d002      	beq.n	249c <chip_apply_conf+0x68>
		nm_write_reg(rNMI_GP_REG_1, val32);
    2496:	e7dc      	b.n	2452 <chip_apply_conf+0x1e>
					break;
			}
		} else {
			break;
    2498:	46c0      	nop			; (mov r8, r8)
    249a:	e000      	b.n	249e <chip_apply_conf+0x6a>
					break;
    249c:	46c0      	nop			; (mov r8, r8)
		}
	} while(1);

	return M2M_SUCCESS;
    249e:	2300      	movs	r3, #0
}
    24a0:	0018      	movs	r0, r3
    24a2:	46bd      	mov	sp, r7
    24a4:	b007      	add	sp, #28
    24a6:	bd90      	pop	{r4, r7, pc}
    24a8:	00002c85 	.word	0x00002c85
    24ac:	00002c61 	.word	0x00002c61

000024b0 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    24b0:	b590      	push	{r4, r7, lr}
    24b2:	b083      	sub	sp, #12
    24b4:	af00      	add	r7, sp, #0
	uint32 reg = 0;
    24b6:	2300      	movs	r3, #0
    24b8:	603b      	str	r3, [r7, #0]
	sint8 ret = M2M_SUCCESS;
    24ba:	1dfb      	adds	r3, r7, #7
    24bc:	2200      	movs	r2, #0
    24be:	701a      	strb	r2, [r3, #0]
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    24c0:	1dfc      	adds	r4, r7, #7
    24c2:	003b      	movs	r3, r7
    24c4:	4a24      	ldr	r2, [pc, #144]	; (2558 <enable_interrupts+0xa8>)
    24c6:	0019      	movs	r1, r3
    24c8:	0010      	movs	r0, r2
    24ca:	4b24      	ldr	r3, [pc, #144]	; (255c <enable_interrupts+0xac>)
    24cc:	4798      	blx	r3
    24ce:	0003      	movs	r3, r0
    24d0:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) goto ERR1;
    24d2:	1dfb      	adds	r3, r7, #7
    24d4:	781b      	ldrb	r3, [r3, #0]
    24d6:	b25b      	sxtb	r3, r3
    24d8:	2b00      	cmp	r3, #0
    24da:	d131      	bne.n	2540 <enable_interrupts+0x90>
	
	reg |= ((uint32) 1 << 8);
    24dc:	683b      	ldr	r3, [r7, #0]
    24de:	2280      	movs	r2, #128	; 0x80
    24e0:	0052      	lsls	r2, r2, #1
    24e2:	4313      	orrs	r3, r2
    24e4:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    24e6:	683b      	ldr	r3, [r7, #0]
    24e8:	1dfc      	adds	r4, r7, #7
    24ea:	4a1b      	ldr	r2, [pc, #108]	; (2558 <enable_interrupts+0xa8>)
    24ec:	0019      	movs	r1, r3
    24ee:	0010      	movs	r0, r2
    24f0:	4b1b      	ldr	r3, [pc, #108]	; (2560 <enable_interrupts+0xb0>)
    24f2:	4798      	blx	r3
    24f4:	0003      	movs	r3, r0
    24f6:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) goto ERR1;
    24f8:	1dfb      	adds	r3, r7, #7
    24fa:	781b      	ldrb	r3, [r3, #0]
    24fc:	b25b      	sxtb	r3, r3
    24fe:	2b00      	cmp	r3, #0
    2500:	d120      	bne.n	2544 <enable_interrupts+0x94>
	
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    2502:	1dfc      	adds	r4, r7, #7
    2504:	003a      	movs	r2, r7
    2506:	23d0      	movs	r3, #208	; 0xd0
    2508:	015b      	lsls	r3, r3, #5
    250a:	0011      	movs	r1, r2
    250c:	0018      	movs	r0, r3
    250e:	4b13      	ldr	r3, [pc, #76]	; (255c <enable_interrupts+0xac>)
    2510:	4798      	blx	r3
    2512:	0003      	movs	r3, r0
    2514:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) goto ERR1;
    2516:	1dfb      	adds	r3, r7, #7
    2518:	781b      	ldrb	r3, [r3, #0]
    251a:	b25b      	sxtb	r3, r3
    251c:	2b00      	cmp	r3, #0
    251e:	d113      	bne.n	2548 <enable_interrupts+0x98>
	
	reg |= ((uint32) 1 << 16);
    2520:	683b      	ldr	r3, [r7, #0]
    2522:	2280      	movs	r2, #128	; 0x80
    2524:	0252      	lsls	r2, r2, #9
    2526:	4313      	orrs	r3, r2
    2528:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    252a:	683a      	ldr	r2, [r7, #0]
    252c:	1dfc      	adds	r4, r7, #7
    252e:	23d0      	movs	r3, #208	; 0xd0
    2530:	015b      	lsls	r3, r3, #5
    2532:	0011      	movs	r1, r2
    2534:	0018      	movs	r0, r3
    2536:	4b0a      	ldr	r3, [pc, #40]	; (2560 <enable_interrupts+0xb0>)
    2538:	4798      	blx	r3
    253a:	0003      	movs	r3, r0
    253c:	7023      	strb	r3, [r4, #0]
    253e:	e004      	b.n	254a <enable_interrupts+0x9a>
	if (M2M_SUCCESS != ret) goto ERR1;
    2540:	46c0      	nop			; (mov r8, r8)
    2542:	e002      	b.n	254a <enable_interrupts+0x9a>
	if (M2M_SUCCESS != ret) goto ERR1;
    2544:	46c0      	nop			; (mov r8, r8)
    2546:	e000      	b.n	254a <enable_interrupts+0x9a>
	if (M2M_SUCCESS != ret) goto ERR1;
    2548:	46c0      	nop			; (mov r8, r8)
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
    254a:	1dfb      	adds	r3, r7, #7
    254c:	781b      	ldrb	r3, [r3, #0]
    254e:	b25b      	sxtb	r3, r3
}
    2550:	0018      	movs	r0, r3
    2552:	46bd      	mov	sp, r7
    2554:	b003      	add	sp, #12
    2556:	bd90      	pop	{r4, r7, pc}
    2558:	00001408 	.word	0x00001408
    255c:	00002c61 	.word	0x00002c61
    2560:	00002c85 	.word	0x00002c85

00002564 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    2564:	b580      	push	{r7, lr}
    2566:	b082      	sub	sp, #8
    2568:	af00      	add	r7, sp, #0
	static uint32 chipid = 0;

	if (chipid == 0) {
    256a:	4b32      	ldr	r3, [pc, #200]	; (2634 <nmi_get_chipid+0xd0>)
    256c:	681b      	ldr	r3, [r3, #0]
    256e:	2b00      	cmp	r3, #0
    2570:	d159      	bne.n	2626 <nmi_get_chipid+0xc2>
		uint32 rfrevid;
		
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    2572:	4a30      	ldr	r2, [pc, #192]	; (2634 <nmi_get_chipid+0xd0>)
    2574:	2380      	movs	r3, #128	; 0x80
    2576:	015b      	lsls	r3, r3, #5
    2578:	0011      	movs	r1, r2
    257a:	0018      	movs	r0, r3
    257c:	4b2e      	ldr	r3, [pc, #184]	; (2638 <nmi_get_chipid+0xd4>)
    257e:	4798      	blx	r3
    2580:	1e03      	subs	r3, r0, #0
    2582:	d004      	beq.n	258e <nmi_get_chipid+0x2a>
			chipid = 0;
    2584:	4b2b      	ldr	r3, [pc, #172]	; (2634 <nmi_get_chipid+0xd0>)
    2586:	2200      	movs	r2, #0
    2588:	601a      	str	r2, [r3, #0]
			return 0;
    258a:	2300      	movs	r3, #0
    258c:	e04d      	b.n	262a <nmi_get_chipid+0xc6>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    258e:	1d3b      	adds	r3, r7, #4
    2590:	4a2a      	ldr	r2, [pc, #168]	; (263c <nmi_get_chipid+0xd8>)
    2592:	0019      	movs	r1, r3
    2594:	0010      	movs	r0, r2
    2596:	4b28      	ldr	r3, [pc, #160]	; (2638 <nmi_get_chipid+0xd4>)
    2598:	4798      	blx	r3
    259a:	1e03      	subs	r3, r0, #0
    259c:	d004      	beq.n	25a8 <nmi_get_chipid+0x44>
			chipid = 0;
    259e:	4b25      	ldr	r3, [pc, #148]	; (2634 <nmi_get_chipid+0xd0>)
    25a0:	2200      	movs	r2, #0
    25a2:	601a      	str	r2, [r3, #0]
			return 0;
    25a4:	2300      	movs	r3, #0
    25a6:	e040      	b.n	262a <nmi_get_chipid+0xc6>
		}

		if (chipid == 0x1002a0)  {
    25a8:	4b22      	ldr	r3, [pc, #136]	; (2634 <nmi_get_chipid+0xd0>)
    25aa:	681b      	ldr	r3, [r3, #0]
    25ac:	4a24      	ldr	r2, [pc, #144]	; (2640 <nmi_get_chipid+0xdc>)
    25ae:	4293      	cmp	r3, r2
    25b0:	d106      	bne.n	25c0 <nmi_get_chipid+0x5c>
			if (rfrevid == 0x1) { /* 1002A0 */
    25b2:	687b      	ldr	r3, [r7, #4]
    25b4:	2b01      	cmp	r3, #1
    25b6:	d029      	beq.n	260c <nmi_get_chipid+0xa8>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
    25b8:	4b1e      	ldr	r3, [pc, #120]	; (2634 <nmi_get_chipid+0xd0>)
    25ba:	4a22      	ldr	r2, [pc, #136]	; (2644 <nmi_get_chipid+0xe0>)
    25bc:	601a      	str	r2, [r3, #0]
    25be:	e025      	b.n	260c <nmi_get_chipid+0xa8>
			}
		} else if(chipid == 0x1002b0) {
    25c0:	4b1c      	ldr	r3, [pc, #112]	; (2634 <nmi_get_chipid+0xd0>)
    25c2:	681b      	ldr	r3, [r3, #0]
    25c4:	4a20      	ldr	r2, [pc, #128]	; (2648 <nmi_get_chipid+0xe4>)
    25c6:	4293      	cmp	r3, r2
    25c8:	d10d      	bne.n	25e6 <nmi_get_chipid+0x82>
			if(rfrevid == 3) { /* 1002B0 */
    25ca:	687b      	ldr	r3, [r7, #4]
    25cc:	2b03      	cmp	r3, #3
    25ce:	d01d      	beq.n	260c <nmi_get_chipid+0xa8>
			} else if(rfrevid == 4) { /* 1002B1 */
    25d0:	687b      	ldr	r3, [r7, #4]
    25d2:	2b04      	cmp	r3, #4
    25d4:	d103      	bne.n	25de <nmi_get_chipid+0x7a>
				chipid = 0x1002b1;
    25d6:	4b17      	ldr	r3, [pc, #92]	; (2634 <nmi_get_chipid+0xd0>)
    25d8:	4a1c      	ldr	r2, [pc, #112]	; (264c <nmi_get_chipid+0xe8>)
    25da:	601a      	str	r2, [r3, #0]
    25dc:	e016      	b.n	260c <nmi_get_chipid+0xa8>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
    25de:	4b15      	ldr	r3, [pc, #84]	; (2634 <nmi_get_chipid+0xd0>)
    25e0:	4a1b      	ldr	r2, [pc, #108]	; (2650 <nmi_get_chipid+0xec>)
    25e2:	601a      	str	r2, [r3, #0]
    25e4:	e012      	b.n	260c <nmi_get_chipid+0xa8>
			}
		}else if(chipid == 0x1000F0) { 
    25e6:	4b13      	ldr	r3, [pc, #76]	; (2634 <nmi_get_chipid+0xd0>)
    25e8:	681b      	ldr	r3, [r3, #0]
    25ea:	4a1a      	ldr	r2, [pc, #104]	; (2654 <nmi_get_chipid+0xf0>)
    25ec:	4293      	cmp	r3, r2
    25ee:	d10d      	bne.n	260c <nmi_get_chipid+0xa8>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    25f0:	4a10      	ldr	r2, [pc, #64]	; (2634 <nmi_get_chipid+0xd0>)
    25f2:	23ec      	movs	r3, #236	; 0xec
    25f4:	039b      	lsls	r3, r3, #14
    25f6:	0011      	movs	r1, r2
    25f8:	0018      	movs	r0, r3
    25fa:	4b0f      	ldr	r3, [pc, #60]	; (2638 <nmi_get_chipid+0xd4>)
    25fc:	4798      	blx	r3
    25fe:	1e03      	subs	r3, r0, #0
    2600:	d004      	beq.n	260c <nmi_get_chipid+0xa8>
			chipid = 0;
    2602:	4b0c      	ldr	r3, [pc, #48]	; (2634 <nmi_get_chipid+0xd0>)
    2604:	2200      	movs	r2, #0
    2606:	601a      	str	r2, [r3, #0]
			return 0;
    2608:	2300      	movs	r3, #0
    260a:	e00e      	b.n	262a <nmi_get_chipid+0xc6>
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
    260c:	4b09      	ldr	r3, [pc, #36]	; (2634 <nmi_get_chipid+0xd0>)
    260e:	681b      	ldr	r3, [r3, #0]
    2610:	4a11      	ldr	r2, [pc, #68]	; (2658 <nmi_get_chipid+0xf4>)
    2612:	401a      	ands	r2, r3
    2614:	4b07      	ldr	r3, [pc, #28]	; (2634 <nmi_get_chipid+0xd0>)
    2616:	601a      	str	r2, [r3, #0]
		chipid |= 0x050000;
    2618:	4b06      	ldr	r3, [pc, #24]	; (2634 <nmi_get_chipid+0xd0>)
    261a:	681b      	ldr	r3, [r3, #0]
    261c:	22a0      	movs	r2, #160	; 0xa0
    261e:	02d2      	lsls	r2, r2, #11
    2620:	431a      	orrs	r2, r3
    2622:	4b04      	ldr	r3, [pc, #16]	; (2634 <nmi_get_chipid+0xd0>)
    2624:	601a      	str	r2, [r3, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
    2626:	4b03      	ldr	r3, [pc, #12]	; (2634 <nmi_get_chipid+0xd0>)
    2628:	681b      	ldr	r3, [r3, #0]
}
    262a:	0018      	movs	r0, r3
    262c:	46bd      	mov	sp, r7
    262e:	b002      	add	sp, #8
    2630:	bd80      	pop	{r7, pc}
    2632:	46c0      	nop			; (mov r8, r8)
    2634:	20000210 	.word	0x20000210
    2638:	00002c61 	.word	0x00002c61
    263c:	000013f4 	.word	0x000013f4
    2640:	001002a0 	.word	0x001002a0
    2644:	001002a1 	.word	0x001002a1
    2648:	001002b0 	.word	0x001002b0
    264c:	001002b1 	.word	0x001002b1
    2650:	001002b2 	.word	0x001002b2
    2654:	001000f0 	.word	0x001000f0
    2658:	fff0ffff 	.word	0xfff0ffff

0000265c <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    265c:	b590      	push	{r4, r7, lr}
    265e:	b083      	sub	sp, #12
    2660:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
    2662:	1dfb      	adds	r3, r7, #7
    2664:	2200      	movs	r2, #0
    2666:	701a      	strb	r2, [r3, #0]
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    2668:	1dfc      	adds	r4, r7, #7
    266a:	003b      	movs	r3, r7
    266c:	0019      	movs	r1, r3
    266e:	2010      	movs	r0, #16
    2670:	4b2e      	ldr	r3, [pc, #184]	; (272c <chip_sleep+0xd0>)
    2672:	4798      	blx	r3
    2674:	0003      	movs	r3, r0
    2676:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS) goto ERR1;
    2678:	1dfb      	adds	r3, r7, #7
    267a:	781b      	ldrb	r3, [r3, #0]
    267c:	b25b      	sxtb	r3, r3
    267e:	2b00      	cmp	r3, #0
    2680:	d145      	bne.n	270e <chip_sleep+0xb2>
		if((reg & NBIT0) == 0) break;
    2682:	683b      	ldr	r3, [r7, #0]
    2684:	2201      	movs	r2, #1
    2686:	4013      	ands	r3, r2
    2688:	d000      	beq.n	268c <chip_sleep+0x30>
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    268a:	e7ed      	b.n	2668 <chip_sleep+0xc>
		if((reg & NBIT0) == 0) break;
    268c:	46c0      	nop			; (mov r8, r8)
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    268e:	1dfc      	adds	r4, r7, #7
    2690:	003b      	movs	r3, r7
    2692:	0019      	movs	r1, r3
    2694:	2001      	movs	r0, #1
    2696:	4b25      	ldr	r3, [pc, #148]	; (272c <chip_sleep+0xd0>)
    2698:	4798      	blx	r3
    269a:	0003      	movs	r3, r0
    269c:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    269e:	1dfb      	adds	r3, r7, #7
    26a0:	781b      	ldrb	r3, [r3, #0]
    26a2:	b25b      	sxtb	r3, r3
    26a4:	2b00      	cmp	r3, #0
    26a6:	d134      	bne.n	2712 <chip_sleep+0xb6>
	if(reg & NBIT1)
    26a8:	683b      	ldr	r3, [r7, #0]
    26aa:	2202      	movs	r2, #2
    26ac:	4013      	ands	r3, r2
    26ae:	d010      	beq.n	26d2 <chip_sleep+0x76>
	{
		reg &=~NBIT1;
    26b0:	683b      	ldr	r3, [r7, #0]
    26b2:	2202      	movs	r2, #2
    26b4:	4393      	bics	r3, r2
    26b6:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    26b8:	683b      	ldr	r3, [r7, #0]
    26ba:	1dfc      	adds	r4, r7, #7
    26bc:	0019      	movs	r1, r3
    26be:	2001      	movs	r0, #1
    26c0:	4b1b      	ldr	r3, [pc, #108]	; (2730 <chip_sleep+0xd4>)
    26c2:	4798      	blx	r3
    26c4:	0003      	movs	r3, r0
    26c6:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS)goto ERR1;
    26c8:	1dfb      	adds	r3, r7, #7
    26ca:	781b      	ldrb	r3, [r3, #0]
    26cc:	b25b      	sxtb	r3, r3
    26ce:	2b00      	cmp	r3, #0
    26d0:	d121      	bne.n	2716 <chip_sleep+0xba>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    26d2:	1dfc      	adds	r4, r7, #7
    26d4:	003b      	movs	r3, r7
    26d6:	0019      	movs	r1, r3
    26d8:	200b      	movs	r0, #11
    26da:	4b14      	ldr	r3, [pc, #80]	; (272c <chip_sleep+0xd0>)
    26dc:	4798      	blx	r3
    26de:	0003      	movs	r3, r0
    26e0:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    26e2:	1dfb      	adds	r3, r7, #7
    26e4:	781b      	ldrb	r3, [r3, #0]
    26e6:	b25b      	sxtb	r3, r3
    26e8:	2b00      	cmp	r3, #0
    26ea:	d116      	bne.n	271a <chip_sleep+0xbe>
	if(reg & NBIT0)
    26ec:	683b      	ldr	r3, [r7, #0]
    26ee:	2201      	movs	r2, #1
    26f0:	4013      	ands	r3, r2
    26f2:	d013      	beq.n	271c <chip_sleep+0xc0>
	{
		reg &= ~NBIT0;
    26f4:	683b      	ldr	r3, [r7, #0]
    26f6:	2201      	movs	r2, #1
    26f8:	4393      	bics	r3, r2
    26fa:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    26fc:	683b      	ldr	r3, [r7, #0]
    26fe:	1dfc      	adds	r4, r7, #7
    2700:	0019      	movs	r1, r3
    2702:	200b      	movs	r0, #11
    2704:	4b0a      	ldr	r3, [pc, #40]	; (2730 <chip_sleep+0xd4>)
    2706:	4798      	blx	r3
    2708:	0003      	movs	r3, r0
    270a:	7023      	strb	r3, [r4, #0]
    270c:	e006      	b.n	271c <chip_sleep+0xc0>
		if(ret != M2M_SUCCESS) goto ERR1;
    270e:	46c0      	nop			; (mov r8, r8)
    2710:	e004      	b.n	271c <chip_sleep+0xc0>
	if(ret != M2M_SUCCESS)goto ERR1;
    2712:	46c0      	nop			; (mov r8, r8)
    2714:	e002      	b.n	271c <chip_sleep+0xc0>
		if(ret != M2M_SUCCESS)goto ERR1;
    2716:	46c0      	nop			; (mov r8, r8)
    2718:	e000      	b.n	271c <chip_sleep+0xc0>
	if(ret != M2M_SUCCESS)goto ERR1;
    271a:	46c0      	nop			; (mov r8, r8)
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
    271c:	1dfb      	adds	r3, r7, #7
    271e:	781b      	ldrb	r3, [r3, #0]
    2720:	b25b      	sxtb	r3, r3
}
    2722:	0018      	movs	r0, r3
    2724:	46bd      	mov	sp, r7
    2726:	b003      	add	sp, #12
    2728:	bd90      	pop	{r4, r7, pc}
    272a:	46c0      	nop			; (mov r8, r8)
    272c:	00002c61 	.word	0x00002c61
    2730:	00002c85 	.word	0x00002c85

00002734 <chip_wake>:
sint8 chip_wake(void)
{
    2734:	b590      	push	{r4, r7, lr}
    2736:	b085      	sub	sp, #20
    2738:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    273a:	230f      	movs	r3, #15
    273c:	18fb      	adds	r3, r7, r3
    273e:	2200      	movs	r2, #0
    2740:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    2742:	2300      	movs	r3, #0
    2744:	607b      	str	r3, [r7, #4]
    2746:	2300      	movs	r3, #0
    2748:	603b      	str	r3, [r7, #0]
    274a:	2300      	movs	r3, #0
    274c:	60bb      	str	r3, [r7, #8]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    274e:	230f      	movs	r3, #15
    2750:	18fc      	adds	r4, r7, r3
    2752:	1d3b      	adds	r3, r7, #4
    2754:	0019      	movs	r1, r3
    2756:	200b      	movs	r0, #11
    2758:	4b4c      	ldr	r3, [pc, #304]	; (288c <chip_wake+0x158>)
    275a:	4798      	blx	r3
    275c:	0003      	movs	r3, r0
    275e:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    2760:	230f      	movs	r3, #15
    2762:	18fb      	adds	r3, r7, r3
    2764:	781b      	ldrb	r3, [r3, #0]
    2766:	b25b      	sxtb	r3, r3
    2768:	2b00      	cmp	r3, #0
    276a:	d000      	beq.n	276e <chip_wake+0x3a>
    276c:	e07f      	b.n	286e <chip_wake+0x13a>
	
	if(!(reg & NBIT0))
    276e:	687b      	ldr	r3, [r7, #4]
    2770:	2201      	movs	r2, #1
    2772:	4013      	ands	r3, r2
    2774:	d110      	bne.n	2798 <chip_wake+0x64>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    2776:	687b      	ldr	r3, [r7, #4]
    2778:	2201      	movs	r2, #1
    277a:	4313      	orrs	r3, r2
    277c:	220f      	movs	r2, #15
    277e:	18bc      	adds	r4, r7, r2
    2780:	0019      	movs	r1, r3
    2782:	200b      	movs	r0, #11
    2784:	4b42      	ldr	r3, [pc, #264]	; (2890 <chip_wake+0x15c>)
    2786:	4798      	blx	r3
    2788:	0003      	movs	r3, r0
    278a:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    278c:	230f      	movs	r3, #15
    278e:	18fb      	adds	r3, r7, r3
    2790:	781b      	ldrb	r3, [r3, #0]
    2792:	b25b      	sxtb	r3, r3
    2794:	2b00      	cmp	r3, #0
    2796:	d16c      	bne.n	2872 <chip_wake+0x13e>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    2798:	230f      	movs	r3, #15
    279a:	18fc      	adds	r4, r7, r3
    279c:	1d3b      	adds	r3, r7, #4
    279e:	0019      	movs	r1, r3
    27a0:	2001      	movs	r0, #1
    27a2:	4b3a      	ldr	r3, [pc, #232]	; (288c <chip_wake+0x158>)
    27a4:	4798      	blx	r3
    27a6:	0003      	movs	r3, r0
    27a8:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    27aa:	230f      	movs	r3, #15
    27ac:	18fb      	adds	r3, r7, r3
    27ae:	781b      	ldrb	r3, [r3, #0]
    27b0:	b25b      	sxtb	r3, r3
    27b2:	2b00      	cmp	r3, #0
    27b4:	d15f      	bne.n	2876 <chip_wake+0x142>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    27b6:	687b      	ldr	r3, [r7, #4]
    27b8:	2202      	movs	r2, #2
    27ba:	4013      	ands	r3, r2
    27bc:	d110      	bne.n	27e0 <chip_wake+0xac>
	{
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    27be:	687b      	ldr	r3, [r7, #4]
    27c0:	2202      	movs	r2, #2
    27c2:	4313      	orrs	r3, r2
    27c4:	220f      	movs	r2, #15
    27c6:	18bc      	adds	r4, r7, r2
    27c8:	0019      	movs	r1, r3
    27ca:	2001      	movs	r0, #1
    27cc:	4b30      	ldr	r3, [pc, #192]	; (2890 <chip_wake+0x15c>)
    27ce:	4798      	blx	r3
    27d0:	0003      	movs	r3, r0
    27d2:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    27d4:	230f      	movs	r3, #15
    27d6:	18fb      	adds	r3, r7, r3
    27d8:	781b      	ldrb	r3, [r3, #0]
    27da:	b25b      	sxtb	r3, r3
    27dc:	2b00      	cmp	r3, #0
    27de:	d14c      	bne.n	287a <chip_wake+0x146>
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    27e0:	230f      	movs	r3, #15
    27e2:	18fc      	adds	r4, r7, r3
    27e4:	003b      	movs	r3, r7
    27e6:	0019      	movs	r1, r3
    27e8:	200f      	movs	r0, #15
    27ea:	4b28      	ldr	r3, [pc, #160]	; (288c <chip_wake+0x158>)
    27ec:	4798      	blx	r3
    27ee:	0003      	movs	r3, r0
    27f0:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS) {
    27f2:	230f      	movs	r3, #15
    27f4:	18fb      	adds	r3, r7, r3
    27f6:	781b      	ldrb	r3, [r3, #0]
    27f8:	b25b      	sxtb	r3, r3
    27fa:	2b00      	cmp	r3, #0
    27fc:	d013      	beq.n	2826 <chip_wake+0xf2>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    27fe:	23aa      	movs	r3, #170	; 0xaa
    2800:	005a      	lsls	r2, r3, #1
    2802:	4924      	ldr	r1, [pc, #144]	; (2894 <chip_wake+0x160>)
    2804:	4b24      	ldr	r3, [pc, #144]	; (2898 <chip_wake+0x164>)
    2806:	0018      	movs	r0, r3
    2808:	4b24      	ldr	r3, [pc, #144]	; (289c <chip_wake+0x168>)
    280a:	4798      	blx	r3
    280c:	230f      	movs	r3, #15
    280e:	18fb      	adds	r3, r7, r3
    2810:	2100      	movs	r1, #0
    2812:	5659      	ldrsb	r1, [r3, r1]
    2814:	683a      	ldr	r2, [r7, #0]
    2816:	4b22      	ldr	r3, [pc, #136]	; (28a0 <chip_wake+0x16c>)
    2818:	0018      	movs	r0, r3
    281a:	4b20      	ldr	r3, [pc, #128]	; (289c <chip_wake+0x168>)
    281c:	4798      	blx	r3
    281e:	200d      	movs	r0, #13
    2820:	4b20      	ldr	r3, [pc, #128]	; (28a4 <chip_wake+0x170>)
    2822:	4798      	blx	r3
			goto _WAKE_EXIT;
    2824:	e02a      	b.n	287c <chip_wake+0x148>
		}
		if(clk_status_reg & NBIT2) {
    2826:	683b      	ldr	r3, [r7, #0]
    2828:	2204      	movs	r2, #4
    282a:	4013      	ands	r3, r2
    282c:	d11b      	bne.n	2866 <chip_wake+0x132>
			break;
		}
		nm_bsp_sleep(2);
    282e:	2002      	movs	r0, #2
    2830:	4b1d      	ldr	r3, [pc, #116]	; (28a8 <chip_wake+0x174>)
    2832:	4798      	blx	r3
		trials++;
    2834:	68bb      	ldr	r3, [r7, #8]
    2836:	3301      	adds	r3, #1
    2838:	60bb      	str	r3, [r7, #8]
		if(trials > WAKUP_TRAILS_TIMEOUT)
    283a:	68bb      	ldr	r3, [r7, #8]
    283c:	2b04      	cmp	r3, #4
    283e:	d9cf      	bls.n	27e0 <chip_wake+0xac>
		{
			M2M_ERR("Failed to wakup the chip\n");
    2840:	23af      	movs	r3, #175	; 0xaf
    2842:	005a      	lsls	r2, r3, #1
    2844:	4913      	ldr	r1, [pc, #76]	; (2894 <chip_wake+0x160>)
    2846:	4b14      	ldr	r3, [pc, #80]	; (2898 <chip_wake+0x164>)
    2848:	0018      	movs	r0, r3
    284a:	4b14      	ldr	r3, [pc, #80]	; (289c <chip_wake+0x168>)
    284c:	4798      	blx	r3
    284e:	4b17      	ldr	r3, [pc, #92]	; (28ac <chip_wake+0x178>)
    2850:	0018      	movs	r0, r3
    2852:	4b17      	ldr	r3, [pc, #92]	; (28b0 <chip_wake+0x17c>)
    2854:	4798      	blx	r3
    2856:	200d      	movs	r0, #13
    2858:	4b12      	ldr	r3, [pc, #72]	; (28a4 <chip_wake+0x170>)
    285a:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    285c:	230f      	movs	r3, #15
    285e:	18fb      	adds	r3, r7, r3
    2860:	22fc      	movs	r2, #252	; 0xfc
    2862:	701a      	strb	r2, [r3, #0]
			goto _WAKE_EXIT;
    2864:	e00a      	b.n	287c <chip_wake+0x148>
			break;
    2866:	46c0      	nop			; (mov r8, r8)
		}
	}while(1);
	
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
    2868:	4b12      	ldr	r3, [pc, #72]	; (28b4 <chip_wake+0x180>)
    286a:	4798      	blx	r3
    286c:	e006      	b.n	287c <chip_wake+0x148>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    286e:	46c0      	nop			; (mov r8, r8)
    2870:	e004      	b.n	287c <chip_wake+0x148>
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    2872:	46c0      	nop			; (mov r8, r8)
    2874:	e002      	b.n	287c <chip_wake+0x148>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    2876:	46c0      	nop			; (mov r8, r8)
    2878:	e000      	b.n	287c <chip_wake+0x148>
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    287a:	46c0      	nop			; (mov r8, r8)
	
_WAKE_EXIT:
	return ret;
    287c:	230f      	movs	r3, #15
    287e:	18fb      	adds	r3, r7, r3
    2880:	781b      	ldrb	r3, [r3, #0]
    2882:	b25b      	sxtb	r3, r3
}
    2884:	0018      	movs	r0, r3
    2886:	46bd      	mov	sp, r7
    2888:	b005      	add	sp, #20
    288a:	bd90      	pop	{r4, r7, pc}
    288c:	00002c61 	.word	0x00002c61
    2890:	00002c85 	.word	0x00002c85
    2894:	00010540 	.word	0x00010540
    2898:	000104bc 	.word	0x000104bc
    289c:	0000e7d1 	.word	0x0000e7d1
    28a0:	000104d0 	.word	0x000104d0
    28a4:	0000e805 	.word	0x0000e805
    28a8:	00000335 	.word	0x00000335
    28ac:	000104e8 	.word	0x000104e8
    28b0:	0000e8ed 	.word	0x0000e8ed
    28b4:	00002c21 	.word	0x00002c21

000028b8 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    28b8:	b580      	push	{r7, lr}
    28ba:	b088      	sub	sp, #32
    28bc:	af00      	add	r7, sp, #0
    28be:	0002      	movs	r2, r0
    28c0:	1dfb      	adds	r3, r7, #7
    28c2:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    28c4:	2313      	movs	r3, #19
    28c6:	18fb      	adds	r3, r7, r3
    28c8:	2200      	movs	r2, #0
    28ca:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    28cc:	2300      	movs	r3, #0
    28ce:	61fb      	str	r3, [r7, #28]
    28d0:	2300      	movs	r3, #0
    28d2:	61bb      	str	r3, [r7, #24]
	uint32 u32GpReg1 = 0;
    28d4:	2300      	movs	r3, #0
    28d6:	617b      	str	r3, [r7, #20]
	uint32 u32DriverVerInfo = M2M_MAKE_VERSION_INFO(M2M_RELEASE_VERSION_MAJOR_NO,\
    28d8:	4b4a      	ldr	r3, [pc, #296]	; (2a04 <wait_for_bootrom+0x14c>)
    28da:	60fb      	str	r3, [r7, #12]
				M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO,\
				M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO,\
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
    28dc:	2300      	movs	r3, #0
    28de:	61fb      	str	r3, [r7, #28]
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    28e0:	4b49      	ldr	r3, [pc, #292]	; (2a08 <wait_for_bootrom+0x150>)
    28e2:	0018      	movs	r0, r3
    28e4:	4b49      	ldr	r3, [pc, #292]	; (2a0c <wait_for_bootrom+0x154>)
    28e6:	4798      	blx	r3
    28e8:	0003      	movs	r3, r0
    28ea:	61fb      	str	r3, [r7, #28]
		if (reg & 0x80000000) {
    28ec:	69fb      	ldr	r3, [r7, #28]
    28ee:	2b00      	cmp	r3, #0
    28f0:	db03      	blt.n	28fa <wait_for_bootrom+0x42>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    28f2:	2001      	movs	r0, #1
    28f4:	4b46      	ldr	r3, [pc, #280]	; (2a10 <wait_for_bootrom+0x158>)
    28f6:	4798      	blx	r3
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    28f8:	e7f2      	b.n	28e0 <wait_for_bootrom+0x28>
			break;
    28fa:	46c0      	nop			; (mov r8, r8)
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    28fc:	4b45      	ldr	r3, [pc, #276]	; (2a14 <wait_for_bootrom+0x15c>)
    28fe:	0018      	movs	r0, r3
    2900:	4b42      	ldr	r3, [pc, #264]	; (2a0c <wait_for_bootrom+0x154>)
    2902:	4798      	blx	r3
    2904:	0003      	movs	r3, r0
    2906:	61fb      	str	r3, [r7, #28]
	reg &= 0x1;
    2908:	69fb      	ldr	r3, [r7, #28]
    290a:	2201      	movs	r2, #1
    290c:	4013      	ands	r3, r2
    290e:	61fb      	str	r3, [r7, #28]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    2910:	69fb      	ldr	r3, [r7, #28]
    2912:	2b00      	cmp	r3, #0
    2914:	d112      	bne.n	293c <wait_for_bootrom+0x84>
	{
		reg = 0;
    2916:	2300      	movs	r3, #0
    2918:	61fb      	str	r3, [r7, #28]
		while(reg != M2M_FINISH_BOOT_ROM)
    291a:	e00b      	b.n	2934 <wait_for_bootrom+0x7c>
		{
			nm_bsp_sleep(1);
    291c:	2001      	movs	r0, #1
    291e:	4b3c      	ldr	r3, [pc, #240]	; (2a10 <wait_for_bootrom+0x158>)
    2920:	4798      	blx	r3
			reg = nm_read_reg(BOOTROM_REG);
    2922:	4b3d      	ldr	r3, [pc, #244]	; (2a18 <wait_for_bootrom+0x160>)
    2924:	0018      	movs	r0, r3
    2926:	4b39      	ldr	r3, [pc, #228]	; (2a0c <wait_for_bootrom+0x154>)
    2928:	4798      	blx	r3
    292a:	0003      	movs	r3, r0
    292c:	61fb      	str	r3, [r7, #28]

			if(++cnt > TIMEOUT)
    292e:	69bb      	ldr	r3, [r7, #24]
    2930:	3301      	adds	r3, #1
    2932:	61bb      	str	r3, [r7, #24]
		while(reg != M2M_FINISH_BOOT_ROM)
    2934:	69fb      	ldr	r3, [r7, #28]
    2936:	4a39      	ldr	r2, [pc, #228]	; (2a1c <wait_for_bootrom+0x164>)
    2938:	4293      	cmp	r3, r2
    293a:	d1ef      	bne.n	291c <wait_for_bootrom+0x64>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    293c:	1dfb      	adds	r3, r7, #7
    293e:	781b      	ldrb	r3, [r3, #0]
    2940:	2b02      	cmp	r3, #2
    2942:	d10d      	bne.n	2960 <wait_for_bootrom+0xa8>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    2944:	4a36      	ldr	r2, [pc, #216]	; (2a20 <wait_for_bootrom+0x168>)
    2946:	4b37      	ldr	r3, [pc, #220]	; (2a24 <wait_for_bootrom+0x16c>)
    2948:	0011      	movs	r1, r2
    294a:	0018      	movs	r0, r3
    294c:	4b36      	ldr	r3, [pc, #216]	; (2a28 <wait_for_bootrom+0x170>)
    294e:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, NBIT20);
    2950:	2380      	movs	r3, #128	; 0x80
    2952:	035b      	lsls	r3, r3, #13
    2954:	4a35      	ldr	r2, [pc, #212]	; (2a2c <wait_for_bootrom+0x174>)
    2956:	0019      	movs	r1, r3
    2958:	0010      	movs	r0, r2
    295a:	4b33      	ldr	r3, [pc, #204]	; (2a28 <wait_for_bootrom+0x170>)
    295c:	4798      	blx	r3
    295e:	e022      	b.n	29a6 <wait_for_bootrom+0xee>
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    2960:	1dfb      	adds	r3, r7, #7
    2962:	781b      	ldrb	r3, [r3, #0]
    2964:	2b03      	cmp	r3, #3
    2966:	d10b      	bne.n	2980 <wait_for_bootrom+0xc8>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    2968:	4a2d      	ldr	r2, [pc, #180]	; (2a20 <wait_for_bootrom+0x168>)
    296a:	4b2e      	ldr	r3, [pc, #184]	; (2a24 <wait_for_bootrom+0x16c>)
    296c:	0011      	movs	r1, r2
    296e:	0018      	movs	r0, r3
    2970:	4b2d      	ldr	r3, [pc, #180]	; (2a28 <wait_for_bootrom+0x170>)
    2972:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, 0);
    2974:	4b2d      	ldr	r3, [pc, #180]	; (2a2c <wait_for_bootrom+0x174>)
    2976:	2100      	movs	r1, #0
    2978:	0018      	movs	r0, r3
    297a:	4b2b      	ldr	r3, [pc, #172]	; (2a28 <wait_for_bootrom+0x170>)
    297c:	4798      	blx	r3
    297e:	e012      	b.n	29a6 <wait_for_bootrom+0xee>
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    2980:	1dfb      	adds	r3, r7, #7
    2982:	781b      	ldrb	r3, [r3, #0]
    2984:	2b04      	cmp	r3, #4
    2986:	d108      	bne.n	299a <wait_for_bootrom+0xe2>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    2988:	2380      	movs	r3, #128	; 0x80
    298a:	617b      	str	r3, [r7, #20]
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    298c:	68fb      	ldr	r3, [r7, #12]
    298e:	4a27      	ldr	r2, [pc, #156]	; (2a2c <wait_for_bootrom+0x174>)
    2990:	0019      	movs	r1, r3
    2992:	0010      	movs	r0, r2
    2994:	4b24      	ldr	r3, [pc, #144]	; (2a28 <wait_for_bootrom+0x170>)
    2996:	4798      	blx	r3
    2998:	e005      	b.n	29a6 <wait_for_bootrom+0xee>
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    299a:	68fb      	ldr	r3, [r7, #12]
    299c:	4a23      	ldr	r2, [pc, #140]	; (2a2c <wait_for_bootrom+0x174>)
    299e:	0019      	movs	r1, r3
    29a0:	0010      	movs	r0, r2
    29a2:	4b21      	ldr	r3, [pc, #132]	; (2a28 <wait_for_bootrom+0x170>)
    29a4:	4798      	blx	r3
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    29a6:	4b22      	ldr	r3, [pc, #136]	; (2a30 <wait_for_bootrom+0x178>)
    29a8:	4798      	blx	r3
    29aa:	0003      	movs	r3, r0
    29ac:	051b      	lsls	r3, r3, #20
    29ae:	0d1b      	lsrs	r3, r3, #20
    29b0:	4a20      	ldr	r2, [pc, #128]	; (2a34 <wait_for_bootrom+0x17c>)
    29b2:	4293      	cmp	r3, r2
    29b4:	d906      	bls.n	29c4 <wait_for_bootrom+0x10c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    29b6:	697b      	ldr	r3, [r7, #20]
    29b8:	2202      	movs	r2, #2
    29ba:	4313      	orrs	r3, r2
    29bc:	0018      	movs	r0, r3
    29be:	4b1e      	ldr	r3, [pc, #120]	; (2a38 <wait_for_bootrom+0x180>)
    29c0:	4798      	blx	r3
    29c2:	e003      	b.n	29cc <wait_for_bootrom+0x114>
	} else {
		chip_apply_conf(u32GpReg1);
    29c4:	697b      	ldr	r3, [r7, #20]
    29c6:	0018      	movs	r0, r3
    29c8:	4b1b      	ldr	r3, [pc, #108]	; (2a38 <wait_for_bootrom+0x180>)
    29ca:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    29cc:	4b1b      	ldr	r3, [pc, #108]	; (2a3c <wait_for_bootrom+0x184>)
    29ce:	0018      	movs	r0, r3
    29d0:	4b1b      	ldr	r3, [pc, #108]	; (2a40 <wait_for_bootrom+0x188>)
    29d2:	4798      	blx	r3
    29d4:	68fa      	ldr	r2, [r7, #12]
    29d6:	4b1b      	ldr	r3, [pc, #108]	; (2a44 <wait_for_bootrom+0x18c>)
    29d8:	0011      	movs	r1, r2
    29da:	0018      	movs	r0, r3
    29dc:	4b18      	ldr	r3, [pc, #96]	; (2a40 <wait_for_bootrom+0x188>)
    29de:	4798      	blx	r3
    29e0:	200d      	movs	r0, #13
    29e2:	4b19      	ldr	r3, [pc, #100]	; (2a48 <wait_for_bootrom+0x190>)
    29e4:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    29e6:	4a19      	ldr	r2, [pc, #100]	; (2a4c <wait_for_bootrom+0x194>)
    29e8:	4b0b      	ldr	r3, [pc, #44]	; (2a18 <wait_for_bootrom+0x160>)
    29ea:	0011      	movs	r1, r2
    29ec:	0018      	movs	r0, r3
    29ee:	4b0e      	ldr	r3, [pc, #56]	; (2a28 <wait_for_bootrom+0x170>)
    29f0:	4798      	blx	r3
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
    29f2:	2313      	movs	r3, #19
    29f4:	18fb      	adds	r3, r7, r3
    29f6:	781b      	ldrb	r3, [r3, #0]
    29f8:	b25b      	sxtb	r3, r3
}
    29fa:	0018      	movs	r0, r3
    29fc:	46bd      	mov	sp, r7
    29fe:	b008      	add	sp, #32
    2a00:	bd80      	pop	{r7, pc}
    2a02:	46c0      	nop			; (mov r8, r8)
    2a04:	13521352 	.word	0x13521352
    2a08:	00001014 	.word	0x00001014
    2a0c:	00002c41 	.word	0x00002c41
    2a10:	00000335 	.word	0x00000335
    2a14:	000207bc 	.word	0x000207bc
    2a18:	000c000c 	.word	0x000c000c
    2a1c:	10add09e 	.word	0x10add09e
    2a20:	3c1cd57d 	.word	0x3c1cd57d
    2a24:	000207ac 	.word	0x000207ac
    2a28:	00002c85 	.word	0x00002c85
    2a2c:	0000108c 	.word	0x0000108c
    2a30:	00002565 	.word	0x00002565
    2a34:	0000039f 	.word	0x0000039f
    2a38:	00002435 	.word	0x00002435
    2a3c:	00010504 	.word	0x00010504
    2a40:	0000e7d1 	.word	0x0000e7d1
    2a44:	00010510 	.word	0x00010510
    2a48:	0000e805 	.word	0x0000e805
    2a4c:	ef522f61 	.word	0xef522f61

00002a50 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    2a50:	b580      	push	{r7, lr}
    2a52:	b088      	sub	sp, #32
    2a54:	af00      	add	r7, sp, #0
    2a56:	0002      	movs	r2, r0
    2a58:	1dfb      	adds	r3, r7, #7
    2a5a:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    2a5c:	231f      	movs	r3, #31
    2a5e:	18fb      	adds	r3, r7, r3
    2a60:	2200      	movs	r2, #0
    2a62:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    2a64:	2300      	movs	r3, #0
    2a66:	61bb      	str	r3, [r7, #24]
    2a68:	2300      	movs	r3, #0
    2a6a:	617b      	str	r3, [r7, #20]
	uint32 u32Timeout = TIMEOUT;
    2a6c:	2301      	movs	r3, #1
    2a6e:	425b      	negs	r3, r3
    2a70:	613b      	str	r3, [r7, #16]
	volatile uint32 regAddress = NMI_STATE_REG;
    2a72:	4b1d      	ldr	r3, [pc, #116]	; (2ae8 <wait_for_firmware_start+0x98>)
    2a74:	60fb      	str	r3, [r7, #12]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    2a76:	4b1d      	ldr	r3, [pc, #116]	; (2aec <wait_for_firmware_start+0x9c>)
    2a78:	60bb      	str	r3, [r7, #8]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    2a7a:	1dfb      	adds	r3, r7, #7
    2a7c:	781b      	ldrb	r3, [r3, #0]
    2a7e:	2b02      	cmp	r3, #2
    2a80:	d003      	beq.n	2a8a <wait_for_firmware_start+0x3a>
    2a82:	1dfb      	adds	r3, r7, #7
    2a84:	781b      	ldrb	r3, [r3, #0]
    2a86:	2b03      	cmp	r3, #3
    2a88:	d119      	bne.n	2abe <wait_for_firmware_start+0x6e>
		regAddress = NMI_REV_REG;
    2a8a:	4b19      	ldr	r3, [pc, #100]	; (2af0 <wait_for_firmware_start+0xa0>)
    2a8c:	60fb      	str	r3, [r7, #12]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    2a8e:	4b19      	ldr	r3, [pc, #100]	; (2af4 <wait_for_firmware_start+0xa4>)
    2a90:	60bb      	str	r3, [r7, #8]
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
    2a92:	e014      	b.n	2abe <wait_for_firmware_start+0x6e>
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    2a94:	2002      	movs	r0, #2
    2a96:	4b18      	ldr	r3, [pc, #96]	; (2af8 <wait_for_firmware_start+0xa8>)
    2a98:	4798      	blx	r3
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    2a9a:	68fb      	ldr	r3, [r7, #12]
    2a9c:	0018      	movs	r0, r3
    2a9e:	4b17      	ldr	r3, [pc, #92]	; (2afc <wait_for_firmware_start+0xac>)
    2aa0:	4798      	blx	r3
    2aa2:	0003      	movs	r3, r0
    2aa4:	61bb      	str	r3, [r7, #24]
		if(++cnt >= u32Timeout)
    2aa6:	697b      	ldr	r3, [r7, #20]
    2aa8:	3301      	adds	r3, #1
    2aaa:	617b      	str	r3, [r7, #20]
    2aac:	697a      	ldr	r2, [r7, #20]
    2aae:	693b      	ldr	r3, [r7, #16]
    2ab0:	429a      	cmp	r2, r3
    2ab2:	d304      	bcc.n	2abe <wait_for_firmware_start+0x6e>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    2ab4:	231f      	movs	r3, #31
    2ab6:	18fb      	adds	r3, r7, r3
    2ab8:	22fb      	movs	r2, #251	; 0xfb
    2aba:	701a      	strb	r2, [r3, #0]
			goto ERR;
    2abc:	e00c      	b.n	2ad8 <wait_for_firmware_start+0x88>
	while (checkValue != reg)
    2abe:	68ba      	ldr	r2, [r7, #8]
    2ac0:	69bb      	ldr	r3, [r7, #24]
    2ac2:	429a      	cmp	r2, r3
    2ac4:	d1e6      	bne.n	2a94 <wait_for_firmware_start+0x44>
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    2ac6:	68bb      	ldr	r3, [r7, #8]
    2ac8:	4a08      	ldr	r2, [pc, #32]	; (2aec <wait_for_firmware_start+0x9c>)
    2aca:	4293      	cmp	r3, r2
    2acc:	d104      	bne.n	2ad8 <wait_for_firmware_start+0x88>
	{
		nm_write_reg(NMI_STATE_REG, 0);
    2ace:	4b06      	ldr	r3, [pc, #24]	; (2ae8 <wait_for_firmware_start+0x98>)
    2ad0:	2100      	movs	r1, #0
    2ad2:	0018      	movs	r0, r3
    2ad4:	4b0a      	ldr	r3, [pc, #40]	; (2b00 <wait_for_firmware_start+0xb0>)
    2ad6:	4798      	blx	r3
	}
ERR:
	return ret;
    2ad8:	231f      	movs	r3, #31
    2ada:	18fb      	adds	r3, r7, r3
    2adc:	781b      	ldrb	r3, [r3, #0]
    2ade:	b25b      	sxtb	r3, r3
}
    2ae0:	0018      	movs	r0, r3
    2ae2:	46bd      	mov	sp, r7
    2ae4:	b008      	add	sp, #32
    2ae6:	bd80      	pop	{r7, pc}
    2ae8:	0000108c 	.word	0x0000108c
    2aec:	02532636 	.word	0x02532636
    2af0:	000207ac 	.word	0x000207ac
    2af4:	d75dc1c3 	.word	0xd75dc1c3
    2af8:	00000335 	.word	0x00000335
    2afc:	00002c41 	.word	0x00002c41
    2b00:	00002c85 	.word	0x00002c85

00002b04 <chip_deinit>:

sint8 chip_deinit(void)
{
    2b04:	b590      	push	{r4, r7, lr}
    2b06:	b083      	sub	sp, #12
    2b08:	af00      	add	r7, sp, #0
	uint32 reg = 0;
    2b0a:	2300      	movs	r3, #0
    2b0c:	603b      	str	r3, [r7, #0]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    2b0e:	1dfc      	adds	r4, r7, #7
    2b10:	003a      	movs	r2, r7
    2b12:	23a0      	movs	r3, #160	; 0xa0
    2b14:	015b      	lsls	r3, r3, #5
    2b16:	0011      	movs	r1, r2
    2b18:	0018      	movs	r0, r3
    2b1a:	4b1f      	ldr	r3, [pc, #124]	; (2b98 <chip_deinit+0x94>)
    2b1c:	4798      	blx	r3
    2b1e:	0003      	movs	r3, r0
    2b20:	7023      	strb	r3, [r4, #0]
	if (ret != M2M_SUCCESS) {
    2b22:	1dfb      	adds	r3, r7, #7
    2b24:	781b      	ldrb	r3, [r3, #0]
    2b26:	b25b      	sxtb	r3, r3
    2b28:	2b00      	cmp	r3, #0
    2b2a:	d00d      	beq.n	2b48 <chip_deinit+0x44>
		M2M_ERR("failed to de-initialize\n");
    2b2c:	4a1b      	ldr	r2, [pc, #108]	; (2b9c <chip_deinit+0x98>)
    2b2e:	491c      	ldr	r1, [pc, #112]	; (2ba0 <chip_deinit+0x9c>)
    2b30:	4b1c      	ldr	r3, [pc, #112]	; (2ba4 <chip_deinit+0xa0>)
    2b32:	0018      	movs	r0, r3
    2b34:	4b1c      	ldr	r3, [pc, #112]	; (2ba8 <chip_deinit+0xa4>)
    2b36:	4798      	blx	r3
    2b38:	4b1c      	ldr	r3, [pc, #112]	; (2bac <chip_deinit+0xa8>)
    2b3a:	0018      	movs	r0, r3
    2b3c:	4b1c      	ldr	r3, [pc, #112]	; (2bb0 <chip_deinit+0xac>)
    2b3e:	4798      	blx	r3
    2b40:	200d      	movs	r0, #13
    2b42:	4b1c      	ldr	r3, [pc, #112]	; (2bb4 <chip_deinit+0xb0>)
    2b44:	4798      	blx	r3
		goto ERR1;
    2b46:	e020      	b.n	2b8a <chip_deinit+0x86>
	}
	reg &= ~(1 << 10);
    2b48:	683b      	ldr	r3, [r7, #0]
    2b4a:	4a1b      	ldr	r2, [pc, #108]	; (2bb8 <chip_deinit+0xb4>)
    2b4c:	4013      	ands	r3, r2
    2b4e:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    2b50:	683a      	ldr	r2, [r7, #0]
    2b52:	1dfc      	adds	r4, r7, #7
    2b54:	23a0      	movs	r3, #160	; 0xa0
    2b56:	015b      	lsls	r3, r3, #5
    2b58:	0011      	movs	r1, r2
    2b5a:	0018      	movs	r0, r3
    2b5c:	4b17      	ldr	r3, [pc, #92]	; (2bbc <chip_deinit+0xb8>)
    2b5e:	4798      	blx	r3
    2b60:	0003      	movs	r3, r0
    2b62:	7023      	strb	r3, [r4, #0]
	if (ret != M2M_SUCCESS) {
    2b64:	1dfb      	adds	r3, r7, #7
    2b66:	781b      	ldrb	r3, [r3, #0]
    2b68:	b25b      	sxtb	r3, r3
    2b6a:	2b00      	cmp	r3, #0
    2b6c:	d00d      	beq.n	2b8a <chip_deinit+0x86>
		M2M_ERR("failed to de-initialize\n");
    2b6e:	4a14      	ldr	r2, [pc, #80]	; (2bc0 <chip_deinit+0xbc>)
    2b70:	490b      	ldr	r1, [pc, #44]	; (2ba0 <chip_deinit+0x9c>)
    2b72:	4b0c      	ldr	r3, [pc, #48]	; (2ba4 <chip_deinit+0xa0>)
    2b74:	0018      	movs	r0, r3
    2b76:	4b0c      	ldr	r3, [pc, #48]	; (2ba8 <chip_deinit+0xa4>)
    2b78:	4798      	blx	r3
    2b7a:	4b0c      	ldr	r3, [pc, #48]	; (2bac <chip_deinit+0xa8>)
    2b7c:	0018      	movs	r0, r3
    2b7e:	4b0c      	ldr	r3, [pc, #48]	; (2bb0 <chip_deinit+0xac>)
    2b80:	4798      	blx	r3
    2b82:	200d      	movs	r0, #13
    2b84:	4b0b      	ldr	r3, [pc, #44]	; (2bb4 <chip_deinit+0xb0>)
    2b86:	4798      	blx	r3
		goto ERR1;
    2b88:	46c0      	nop			; (mov r8, r8)
	}

ERR1:
	return ret;
    2b8a:	1dfb      	adds	r3, r7, #7
    2b8c:	781b      	ldrb	r3, [r3, #0]
    2b8e:	b25b      	sxtb	r3, r3
}
    2b90:	0018      	movs	r0, r3
    2b92:	46bd      	mov	sp, r7
    2b94:	b003      	add	sp, #12
    2b96:	bd90      	pop	{r4, r7, pc}
    2b98:	00002c61 	.word	0x00002c61
    2b9c:	00000205 	.word	0x00000205
    2ba0:	0001054c 	.word	0x0001054c
    2ba4:	000104bc 	.word	0x000104bc
    2ba8:	0000e7d1 	.word	0x0000e7d1
    2bac:	00010528 	.word	0x00010528
    2bb0:	0000e8ed 	.word	0x0000e8ed
    2bb4:	0000e805 	.word	0x0000e805
    2bb8:	fffffbff 	.word	0xfffffbff
    2bbc:	00002c85 	.word	0x00002c85
    2bc0:	0000020b 	.word	0x0000020b

00002bc4 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    2bc4:	b590      	push	{r4, r7, lr}
    2bc6:	b085      	sub	sp, #20
    2bc8:	af00      	add	r7, sp, #0
    2bca:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    2bcc:	230f      	movs	r3, #15
    2bce:	18fb      	adds	r3, r7, r3
    2bd0:	2200      	movs	r2, #0
    2bd2:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_init(pvInitVal);
    2bd4:	230f      	movs	r3, #15
    2bd6:	18fc      	adds	r4, r7, r3
    2bd8:	687b      	ldr	r3, [r7, #4]
    2bda:	0018      	movs	r0, r3
    2bdc:	4b05      	ldr	r3, [pc, #20]	; (2bf4 <nm_bus_iface_init+0x30>)
    2bde:	4798      	blx	r3
    2be0:	0003      	movs	r3, r0
    2be2:	7023      	strb	r3, [r4, #0]
	return ret;
    2be4:	230f      	movs	r3, #15
    2be6:	18fb      	adds	r3, r7, r3
    2be8:	781b      	ldrb	r3, [r3, #0]
    2bea:	b25b      	sxtb	r3, r3
}
    2bec:	0018      	movs	r0, r3
    2bee:	46bd      	mov	sp, r7
    2bf0:	b005      	add	sp, #20
    2bf2:	bd90      	pop	{r4, r7, pc}
    2bf4:	000009fd 	.word	0x000009fd

00002bf8 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    2bf8:	b590      	push	{r4, r7, lr}
    2bfa:	b083      	sub	sp, #12
    2bfc:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    2bfe:	1dfb      	adds	r3, r7, #7
    2c00:	2200      	movs	r2, #0
    2c02:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_deinit();
    2c04:	1dfc      	adds	r4, r7, #7
    2c06:	4b05      	ldr	r3, [pc, #20]	; (2c1c <nm_bus_iface_deinit+0x24>)
    2c08:	4798      	blx	r3
    2c0a:	0003      	movs	r3, r0
    2c0c:	7023      	strb	r3, [r4, #0]

	return ret;
    2c0e:	1dfb      	adds	r3, r7, #7
    2c10:	781b      	ldrb	r3, [r3, #0]
    2c12:	b25b      	sxtb	r3, r3
}
    2c14:	0018      	movs	r0, r3
    2c16:	46bd      	mov	sp, r7
    2c18:	b003      	add	sp, #12
    2c1a:	bd90      	pop	{r4, r7, pc}
    2c1c:	00000b79 	.word	0x00000b79

00002c20 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    2c20:	b580      	push	{r7, lr}
    2c22:	b082      	sub	sp, #8
    2c24:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    2c26:	1dfb      	adds	r3, r7, #7
    2c28:	2200      	movs	r2, #0
    2c2a:	701a      	strb	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    2c2c:	4b03      	ldr	r3, [pc, #12]	; (2c3c <nm_bus_reset+0x1c>)
    2c2e:	4798      	blx	r3
    2c30:	0003      	movs	r3, r0
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    2c32:	0018      	movs	r0, r3
    2c34:	46bd      	mov	sp, r7
    2c36:	b002      	add	sp, #8
    2c38:	bd80      	pop	{r7, pc}
    2c3a:	46c0      	nop			; (mov r8, r8)
    2c3c:	00004509 	.word	0x00004509

00002c40 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    2c40:	b580      	push	{r7, lr}
    2c42:	b082      	sub	sp, #8
    2c44:	af00      	add	r7, sp, #0
    2c46:	6078      	str	r0, [r7, #4]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    2c48:	687b      	ldr	r3, [r7, #4]
    2c4a:	0018      	movs	r0, r3
    2c4c:	4b03      	ldr	r3, [pc, #12]	; (2c5c <nm_read_reg+0x1c>)
    2c4e:	4798      	blx	r3
    2c50:	0003      	movs	r3, r0
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    2c52:	0018      	movs	r0, r3
    2c54:	46bd      	mov	sp, r7
    2c56:	b002      	add	sp, #8
    2c58:	bd80      	pop	{r7, pc}
    2c5a:	46c0      	nop			; (mov r8, r8)
    2c5c:	0000469d 	.word	0x0000469d

00002c60 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    2c60:	b580      	push	{r7, lr}
    2c62:	b082      	sub	sp, #8
    2c64:	af00      	add	r7, sp, #0
    2c66:	6078      	str	r0, [r7, #4]
    2c68:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    2c6a:	683a      	ldr	r2, [r7, #0]
    2c6c:	687b      	ldr	r3, [r7, #4]
    2c6e:	0011      	movs	r1, r2
    2c70:	0018      	movs	r0, r3
    2c72:	4b03      	ldr	r3, [pc, #12]	; (2c80 <nm_read_reg_with_ret+0x20>)
    2c74:	4798      	blx	r3
    2c76:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    2c78:	0018      	movs	r0, r3
    2c7a:	46bd      	mov	sp, r7
    2c7c:	b002      	add	sp, #8
    2c7e:	bd80      	pop	{r7, pc}
    2c80:	000046c1 	.word	0x000046c1

00002c84 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    2c84:	b580      	push	{r7, lr}
    2c86:	b082      	sub	sp, #8
    2c88:	af00      	add	r7, sp, #0
    2c8a:	6078      	str	r0, [r7, #4]
    2c8c:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    2c8e:	683a      	ldr	r2, [r7, #0]
    2c90:	687b      	ldr	r3, [r7, #4]
    2c92:	0011      	movs	r1, r2
    2c94:	0018      	movs	r0, r3
    2c96:	4b03      	ldr	r3, [pc, #12]	; (2ca4 <nm_write_reg+0x20>)
    2c98:	4798      	blx	r3
    2c9a:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    2c9c:	0018      	movs	r0, r3
    2c9e:	46bd      	mov	sp, r7
    2ca0:	b002      	add	sp, #8
    2ca2:	bd80      	pop	{r7, pc}
    2ca4:	00004711 	.word	0x00004711

00002ca8 <p_nm_read_block>:

static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2ca8:	b580      	push	{r7, lr}
    2caa:	b084      	sub	sp, #16
    2cac:	af00      	add	r7, sp, #0
    2cae:	60f8      	str	r0, [r7, #12]
    2cb0:	60b9      	str	r1, [r7, #8]
    2cb2:	1dbb      	adds	r3, r7, #6
    2cb4:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    2cb6:	1dbb      	adds	r3, r7, #6
    2cb8:	881a      	ldrh	r2, [r3, #0]
    2cba:	68b9      	ldr	r1, [r7, #8]
    2cbc:	68fb      	ldr	r3, [r7, #12]
    2cbe:	0018      	movs	r0, r3
    2cc0:	4b03      	ldr	r3, [pc, #12]	; (2cd0 <p_nm_read_block+0x28>)
    2cc2:	4798      	blx	r3
    2cc4:	0003      	movs	r3, r0
	return nm_i2c_read_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    2cc6:	0018      	movs	r0, r3
    2cc8:	46bd      	mov	sp, r7
    2cca:	b004      	add	sp, #16
    2ccc:	bd80      	pop	{r7, pc}
    2cce:	46c0      	nop			; (mov r8, r8)
    2cd0:	00004761 	.word	0x00004761

00002cd4 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    2cd4:	b580      	push	{r7, lr}
    2cd6:	b086      	sub	sp, #24
    2cd8:	af00      	add	r7, sp, #0
    2cda:	60f8      	str	r0, [r7, #12]
    2cdc:	60b9      	str	r1, [r7, #8]
    2cde:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    2ce0:	4b2d      	ldr	r3, [pc, #180]	; (2d98 <nm_read_block+0xc4>)
    2ce2:	881a      	ldrh	r2, [r3, #0]
    2ce4:	2310      	movs	r3, #16
    2ce6:	18fb      	adds	r3, r7, r3
    2ce8:	3a08      	subs	r2, #8
    2cea:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    2cec:	2300      	movs	r3, #0
    2cee:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    2cf0:	2313      	movs	r3, #19
    2cf2:	18fb      	adds	r3, r7, r3
    2cf4:	2200      	movs	r2, #0
    2cf6:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    2cf8:	2310      	movs	r3, #16
    2cfa:	18fb      	adds	r3, r7, r3
    2cfc:	881a      	ldrh	r2, [r3, #0]
    2cfe:	687b      	ldr	r3, [r7, #4]
    2d00:	429a      	cmp	r2, r3
    2d02:	d313      	bcc.n	2d2c <nm_read_block+0x58>
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    2d04:	68ba      	ldr	r2, [r7, #8]
    2d06:	697b      	ldr	r3, [r7, #20]
    2d08:	18d1      	adds	r1, r2, r3
    2d0a:	687b      	ldr	r3, [r7, #4]
    2d0c:	b29a      	uxth	r2, r3
    2d0e:	68fb      	ldr	r3, [r7, #12]
    2d10:	0018      	movs	r0, r3
    2d12:	4b22      	ldr	r3, [pc, #136]	; (2d9c <nm_read_block+0xc8>)
    2d14:	4798      	blx	r3
    2d16:	0003      	movs	r3, r0
    2d18:	b2da      	uxtb	r2, r3
    2d1a:	2313      	movs	r3, #19
    2d1c:	18fb      	adds	r3, r7, r3
    2d1e:	781b      	ldrb	r3, [r3, #0]
    2d20:	18d3      	adds	r3, r2, r3
    2d22:	b2da      	uxtb	r2, r3
    2d24:	2313      	movs	r3, #19
    2d26:	18fb      	adds	r3, r7, r3
    2d28:	701a      	strb	r2, [r3, #0]
			break;
    2d2a:	e02d      	b.n	2d88 <nm_read_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    2d2c:	68ba      	ldr	r2, [r7, #8]
    2d2e:	697b      	ldr	r3, [r7, #20]
    2d30:	18d1      	adds	r1, r2, r3
    2d32:	2310      	movs	r3, #16
    2d34:	18fb      	adds	r3, r7, r3
    2d36:	881a      	ldrh	r2, [r3, #0]
    2d38:	68fb      	ldr	r3, [r7, #12]
    2d3a:	0018      	movs	r0, r3
    2d3c:	4b17      	ldr	r3, [pc, #92]	; (2d9c <nm_read_block+0xc8>)
    2d3e:	4798      	blx	r3
    2d40:	0003      	movs	r3, r0
    2d42:	b2da      	uxtb	r2, r3
    2d44:	2313      	movs	r3, #19
    2d46:	18fb      	adds	r3, r7, r3
    2d48:	781b      	ldrb	r3, [r3, #0]
    2d4a:	18d3      	adds	r3, r2, r3
    2d4c:	b2da      	uxtb	r2, r3
    2d4e:	2313      	movs	r3, #19
    2d50:	18fb      	adds	r3, r7, r3
    2d52:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    2d54:	2313      	movs	r3, #19
    2d56:	18fb      	adds	r3, r7, r3
    2d58:	781b      	ldrb	r3, [r3, #0]
    2d5a:	b25b      	sxtb	r3, r3
    2d5c:	2b00      	cmp	r3, #0
    2d5e:	d112      	bne.n	2d86 <nm_read_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    2d60:	2310      	movs	r3, #16
    2d62:	18fb      	adds	r3, r7, r3
    2d64:	881b      	ldrh	r3, [r3, #0]
    2d66:	687a      	ldr	r2, [r7, #4]
    2d68:	1ad3      	subs	r3, r2, r3
    2d6a:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    2d6c:	2310      	movs	r3, #16
    2d6e:	18fb      	adds	r3, r7, r3
    2d70:	881b      	ldrh	r3, [r3, #0]
    2d72:	697a      	ldr	r2, [r7, #20]
    2d74:	18d3      	adds	r3, r2, r3
    2d76:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    2d78:	2310      	movs	r3, #16
    2d7a:	18fb      	adds	r3, r7, r3
    2d7c:	881b      	ldrh	r3, [r3, #0]
    2d7e:	68fa      	ldr	r2, [r7, #12]
    2d80:	18d3      	adds	r3, r2, r3
    2d82:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
    2d84:	e7b8      	b.n	2cf8 <nm_read_block+0x24>
			if(M2M_SUCCESS != s8Ret) break;
    2d86:	46c0      	nop			; (mov r8, r8)
		}
	}

	return s8Ret;
    2d88:	2313      	movs	r3, #19
    2d8a:	18fb      	adds	r3, r7, r3
    2d8c:	781b      	ldrb	r3, [r3, #0]
    2d8e:	b25b      	sxtb	r3, r3
}
    2d90:	0018      	movs	r0, r3
    2d92:	46bd      	mov	sp, r7
    2d94:	b006      	add	sp, #24
    2d96:	bd80      	pop	{r7, pc}
    2d98:	20000000 	.word	0x20000000
    2d9c:	00002ca9 	.word	0x00002ca9

00002da0 <p_nm_write_block>:

static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2da0:	b580      	push	{r7, lr}
    2da2:	b084      	sub	sp, #16
    2da4:	af00      	add	r7, sp, #0
    2da6:	60f8      	str	r0, [r7, #12]
    2da8:	60b9      	str	r1, [r7, #8]
    2daa:	1dbb      	adds	r3, r7, #6
    2dac:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    2dae:	1dbb      	adds	r3, r7, #6
    2db0:	881a      	ldrh	r2, [r3, #0]
    2db2:	68b9      	ldr	r1, [r7, #8]
    2db4:	68fb      	ldr	r3, [r7, #12]
    2db6:	0018      	movs	r0, r3
    2db8:	4b03      	ldr	r3, [pc, #12]	; (2dc8 <p_nm_write_block+0x28>)
    2dba:	4798      	blx	r3
    2dbc:	0003      	movs	r3, r0
	return nm_i2c_write_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    2dbe:	0018      	movs	r0, r3
    2dc0:	46bd      	mov	sp, r7
    2dc2:	b004      	add	sp, #16
    2dc4:	bd80      	pop	{r7, pc}
    2dc6:	46c0      	nop			; (mov r8, r8)
    2dc8:	000047b9 	.word	0x000047b9

00002dcc <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    2dcc:	b580      	push	{r7, lr}
    2dce:	b086      	sub	sp, #24
    2dd0:	af00      	add	r7, sp, #0
    2dd2:	60f8      	str	r0, [r7, #12]
    2dd4:	60b9      	str	r1, [r7, #8]
    2dd6:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    2dd8:	4b2d      	ldr	r3, [pc, #180]	; (2e90 <nm_write_block+0xc4>)
    2dda:	881a      	ldrh	r2, [r3, #0]
    2ddc:	2310      	movs	r3, #16
    2dde:	18fb      	adds	r3, r7, r3
    2de0:	3a08      	subs	r2, #8
    2de2:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    2de4:	2300      	movs	r3, #0
    2de6:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    2de8:	2313      	movs	r3, #19
    2dea:	18fb      	adds	r3, r7, r3
    2dec:	2200      	movs	r2, #0
    2dee:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    2df0:	2310      	movs	r3, #16
    2df2:	18fb      	adds	r3, r7, r3
    2df4:	881a      	ldrh	r2, [r3, #0]
    2df6:	687b      	ldr	r3, [r7, #4]
    2df8:	429a      	cmp	r2, r3
    2dfa:	d313      	bcc.n	2e24 <nm_write_block+0x58>
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    2dfc:	68ba      	ldr	r2, [r7, #8]
    2dfe:	697b      	ldr	r3, [r7, #20]
    2e00:	18d1      	adds	r1, r2, r3
    2e02:	687b      	ldr	r3, [r7, #4]
    2e04:	b29a      	uxth	r2, r3
    2e06:	68fb      	ldr	r3, [r7, #12]
    2e08:	0018      	movs	r0, r3
    2e0a:	4b22      	ldr	r3, [pc, #136]	; (2e94 <nm_write_block+0xc8>)
    2e0c:	4798      	blx	r3
    2e0e:	0003      	movs	r3, r0
    2e10:	b2da      	uxtb	r2, r3
    2e12:	2313      	movs	r3, #19
    2e14:	18fb      	adds	r3, r7, r3
    2e16:	781b      	ldrb	r3, [r3, #0]
    2e18:	18d3      	adds	r3, r2, r3
    2e1a:	b2da      	uxtb	r2, r3
    2e1c:	2313      	movs	r3, #19
    2e1e:	18fb      	adds	r3, r7, r3
    2e20:	701a      	strb	r2, [r3, #0]
			break;
    2e22:	e02d      	b.n	2e80 <nm_write_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    2e24:	68ba      	ldr	r2, [r7, #8]
    2e26:	697b      	ldr	r3, [r7, #20]
    2e28:	18d1      	adds	r1, r2, r3
    2e2a:	2310      	movs	r3, #16
    2e2c:	18fb      	adds	r3, r7, r3
    2e2e:	881a      	ldrh	r2, [r3, #0]
    2e30:	68fb      	ldr	r3, [r7, #12]
    2e32:	0018      	movs	r0, r3
    2e34:	4b17      	ldr	r3, [pc, #92]	; (2e94 <nm_write_block+0xc8>)
    2e36:	4798      	blx	r3
    2e38:	0003      	movs	r3, r0
    2e3a:	b2da      	uxtb	r2, r3
    2e3c:	2313      	movs	r3, #19
    2e3e:	18fb      	adds	r3, r7, r3
    2e40:	781b      	ldrb	r3, [r3, #0]
    2e42:	18d3      	adds	r3, r2, r3
    2e44:	b2da      	uxtb	r2, r3
    2e46:	2313      	movs	r3, #19
    2e48:	18fb      	adds	r3, r7, r3
    2e4a:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    2e4c:	2313      	movs	r3, #19
    2e4e:	18fb      	adds	r3, r7, r3
    2e50:	781b      	ldrb	r3, [r3, #0]
    2e52:	b25b      	sxtb	r3, r3
    2e54:	2b00      	cmp	r3, #0
    2e56:	d112      	bne.n	2e7e <nm_write_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    2e58:	2310      	movs	r3, #16
    2e5a:	18fb      	adds	r3, r7, r3
    2e5c:	881b      	ldrh	r3, [r3, #0]
    2e5e:	687a      	ldr	r2, [r7, #4]
    2e60:	1ad3      	subs	r3, r2, r3
    2e62:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    2e64:	2310      	movs	r3, #16
    2e66:	18fb      	adds	r3, r7, r3
    2e68:	881b      	ldrh	r3, [r3, #0]
    2e6a:	697a      	ldr	r2, [r7, #20]
    2e6c:	18d3      	adds	r3, r2, r3
    2e6e:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    2e70:	2310      	movs	r3, #16
    2e72:	18fb      	adds	r3, r7, r3
    2e74:	881b      	ldrh	r3, [r3, #0]
    2e76:	68fa      	ldr	r2, [r7, #12]
    2e78:	18d3      	adds	r3, r2, r3
    2e7a:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
    2e7c:	e7b8      	b.n	2df0 <nm_write_block+0x24>
			if(M2M_SUCCESS != s8Ret) break;
    2e7e:	46c0      	nop			; (mov r8, r8)
		}
	}

	return s8Ret;
    2e80:	2313      	movs	r3, #19
    2e82:	18fb      	adds	r3, r7, r3
    2e84:	781b      	ldrb	r3, [r3, #0]
    2e86:	b25b      	sxtb	r3, r3
}
    2e88:	0018      	movs	r0, r3
    2e8a:	46bd      	mov	sp, r7
    2e8c:	b006      	add	sp, #24
    2e8e:	bd80      	pop	{r7, pc}
    2e90:	20000000 	.word	0x20000000
    2e94:	00002da1 	.word	0x00002da1

00002e98 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    2e98:	b590      	push	{r4, r7, lr}
    2e9a:	b089      	sub	sp, #36	; 0x24
    2e9c:	af00      	add	r7, sp, #0
    2e9e:	6078      	str	r0, [r7, #4]
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    2ea0:	2300      	movs	r3, #0
    2ea2:	617b      	str	r3, [r7, #20]
	sint8	ret = M2M_SUCCESS;
    2ea4:	231f      	movs	r3, #31
    2ea6:	18fb      	adds	r3, r7, r3
    2ea8:	2200      	movs	r2, #0
    2eaa:	701a      	strb	r2, [r3, #0]
	tstrGpRegs strgp = {0};
    2eac:	230c      	movs	r3, #12
    2eae:	18fb      	adds	r3, r7, r3
    2eb0:	0018      	movs	r0, r3
    2eb2:	2308      	movs	r3, #8
    2eb4:	001a      	movs	r2, r3
    2eb6:	2100      	movs	r1, #0
    2eb8:	4b64      	ldr	r3, [pc, #400]	; (304c <nm_get_firmware_full_info+0x1b4>)
    2eba:	4798      	blx	r3
	if (pstrRev != NULL)
    2ebc:	687b      	ldr	r3, [r7, #4]
    2ebe:	2b00      	cmp	r3, #0
    2ec0:	d100      	bne.n	2ec4 <nm_get_firmware_full_info+0x2c>
    2ec2:	e0ba      	b.n	303a <nm_get_firmware_full_info+0x1a2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    2ec4:	687b      	ldr	r3, [r7, #4]
    2ec6:	2228      	movs	r2, #40	; 0x28
    2ec8:	2100      	movs	r1, #0
    2eca:	0018      	movs	r0, r3
    2ecc:	4b60      	ldr	r3, [pc, #384]	; (3050 <nm_get_firmware_full_info+0x1b8>)
    2ece:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    2ed0:	231f      	movs	r3, #31
    2ed2:	18fc      	adds	r4, r7, r3
    2ed4:	2314      	movs	r3, #20
    2ed6:	18fb      	adds	r3, r7, r3
    2ed8:	4a5e      	ldr	r2, [pc, #376]	; (3054 <nm_get_firmware_full_info+0x1bc>)
    2eda:	0019      	movs	r1, r3
    2edc:	0010      	movs	r0, r2
    2ede:	4b5e      	ldr	r3, [pc, #376]	; (3058 <nm_get_firmware_full_info+0x1c0>)
    2ee0:	4798      	blx	r3
    2ee2:	0003      	movs	r3, r0
    2ee4:	7023      	strb	r3, [r4, #0]
		if(ret == M2M_SUCCESS)
    2ee6:	231f      	movs	r3, #31
    2ee8:	18fb      	adds	r3, r7, r3
    2eea:	781b      	ldrb	r3, [r3, #0]
    2eec:	b25b      	sxtb	r3, r3
    2eee:	2b00      	cmp	r3, #0
    2ef0:	d000      	beq.n	2ef4 <nm_get_firmware_full_info+0x5c>
    2ef2:	e0a2      	b.n	303a <nm_get_firmware_full_info+0x1a2>
		{
			if(reg != 0)
    2ef4:	697b      	ldr	r3, [r7, #20]
    2ef6:	2b00      	cmp	r3, #0
    2ef8:	d100      	bne.n	2efc <nm_get_firmware_full_info+0x64>
    2efa:	e09a      	b.n	3032 <nm_get_firmware_full_info+0x19a>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    2efc:	697b      	ldr	r3, [r7, #20]
    2efe:	22c0      	movs	r2, #192	; 0xc0
    2f00:	0292      	lsls	r2, r2, #10
    2f02:	4313      	orrs	r3, r2
    2f04:	221f      	movs	r2, #31
    2f06:	18bc      	adds	r4, r7, r2
    2f08:	220c      	movs	r2, #12
    2f0a:	18b9      	adds	r1, r7, r2
    2f0c:	2208      	movs	r2, #8
    2f0e:	0018      	movs	r0, r3
    2f10:	4b52      	ldr	r3, [pc, #328]	; (305c <nm_get_firmware_full_info+0x1c4>)
    2f12:	4798      	blx	r3
    2f14:	0003      	movs	r3, r0
    2f16:	7023      	strb	r3, [r4, #0]
				if(ret == M2M_SUCCESS)
    2f18:	231f      	movs	r3, #31
    2f1a:	18fb      	adds	r3, r7, r3
    2f1c:	781b      	ldrb	r3, [r3, #0]
    2f1e:	b25b      	sxtb	r3, r3
    2f20:	2b00      	cmp	r3, #0
    2f22:	d000      	beq.n	2f26 <nm_get_firmware_full_info+0x8e>
    2f24:	e089      	b.n	303a <nm_get_firmware_full_info+0x1a2>
				{
					reg = strgp.u32Firmware_Ota_rev;
    2f26:	230c      	movs	r3, #12
    2f28:	18fb      	adds	r3, r7, r3
    2f2a:	685b      	ldr	r3, [r3, #4]
    2f2c:	617b      	str	r3, [r7, #20]
					reg &= 0x0000ffff;
    2f2e:	697b      	ldr	r3, [r7, #20]
    2f30:	041b      	lsls	r3, r3, #16
    2f32:	0c1b      	lsrs	r3, r3, #16
    2f34:	617b      	str	r3, [r7, #20]
					if(reg != 0)
    2f36:	697b      	ldr	r3, [r7, #20]
    2f38:	2b00      	cmp	r3, #0
    2f3a:	d100      	bne.n	2f3e <nm_get_firmware_full_info+0xa6>
    2f3c:	e074      	b.n	3028 <nm_get_firmware_full_info+0x190>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    2f3e:	697b      	ldr	r3, [r7, #20]
    2f40:	22c0      	movs	r2, #192	; 0xc0
    2f42:	0292      	lsls	r2, r2, #10
    2f44:	4313      	orrs	r3, r2
    2f46:	221f      	movs	r2, #31
    2f48:	18bc      	adds	r4, r7, r2
    2f4a:	6879      	ldr	r1, [r7, #4]
    2f4c:	2228      	movs	r2, #40	; 0x28
    2f4e:	0018      	movs	r0, r3
    2f50:	4b42      	ldr	r3, [pc, #264]	; (305c <nm_get_firmware_full_info+0x1c4>)
    2f52:	4798      	blx	r3
    2f54:	0003      	movs	r3, r0
    2f56:	7023      	strb	r3, [r4, #0]
						if(ret == M2M_SUCCESS)
    2f58:	231f      	movs	r3, #31
    2f5a:	18fb      	adds	r3, r7, r3
    2f5c:	781b      	ldrb	r3, [r3, #0]
    2f5e:	b25b      	sxtb	r3, r3
    2f60:	2b00      	cmp	r3, #0
    2f62:	d16a      	bne.n	303a <nm_get_firmware_full_info+0x1a2>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    2f64:	687b      	ldr	r3, [r7, #4]
    2f66:	791b      	ldrb	r3, [r3, #4]
    2f68:	021b      	lsls	r3, r3, #8
    2f6a:	b21a      	sxth	r2, r3
    2f6c:	687b      	ldr	r3, [r7, #4]
    2f6e:	795b      	ldrb	r3, [r3, #5]
    2f70:	011b      	lsls	r3, r3, #4
    2f72:	b21b      	sxth	r3, r3
    2f74:	21ff      	movs	r1, #255	; 0xff
    2f76:	400b      	ands	r3, r1
    2f78:	b21b      	sxth	r3, r3
    2f7a:	4313      	orrs	r3, r2
    2f7c:	b21a      	sxth	r2, r3
    2f7e:	687b      	ldr	r3, [r7, #4]
    2f80:	799b      	ldrb	r3, [r3, #6]
    2f82:	b21b      	sxth	r3, r3
    2f84:	210f      	movs	r1, #15
    2f86:	400b      	ands	r3, r1
    2f88:	b21b      	sxth	r3, r3
    2f8a:	4313      	orrs	r3, r2
    2f8c:	b21a      	sxth	r2, r3
    2f8e:	231c      	movs	r3, #28
    2f90:	18fb      	adds	r3, r7, r3
    2f92:	801a      	strh	r2, [r3, #0]
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    2f94:	231a      	movs	r3, #26
    2f96:	18fb      	adds	r3, r7, r3
    2f98:	4a31      	ldr	r2, [pc, #196]	; (3060 <nm_get_firmware_full_info+0x1c8>)
    2f9a:	801a      	strh	r2, [r3, #0]
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    2f9c:	687b      	ldr	r3, [r7, #4]
    2f9e:	79db      	ldrb	r3, [r3, #7]
    2fa0:	021b      	lsls	r3, r3, #8
    2fa2:	b21a      	sxth	r2, r3
    2fa4:	687b      	ldr	r3, [r7, #4]
    2fa6:	7a1b      	ldrb	r3, [r3, #8]
    2fa8:	011b      	lsls	r3, r3, #4
    2faa:	b21b      	sxth	r3, r3
    2fac:	21ff      	movs	r1, #255	; 0xff
    2fae:	400b      	ands	r3, r1
    2fb0:	b21b      	sxth	r3, r3
    2fb2:	4313      	orrs	r3, r2
    2fb4:	b21a      	sxth	r2, r3
    2fb6:	687b      	ldr	r3, [r7, #4]
    2fb8:	7a5b      	ldrb	r3, [r3, #9]
    2fba:	b21b      	sxth	r3, r3
    2fbc:	210f      	movs	r1, #15
    2fbe:	400b      	ands	r3, r1
    2fc0:	b21b      	sxth	r3, r3
    2fc2:	4313      	orrs	r3, r2
    2fc4:	b21a      	sxth	r2, r3
    2fc6:	2318      	movs	r3, #24
    2fc8:	18fb      	adds	r3, r7, r3
    2fca:	801a      	strh	r2, [r3, #0]
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    2fcc:	231c      	movs	r3, #28
    2fce:	18fb      	adds	r3, r7, r3
    2fd0:	881b      	ldrh	r3, [r3, #0]
    2fd2:	2b00      	cmp	r3, #0
    2fd4:	d009      	beq.n	2fea <nm_get_firmware_full_info+0x152>
    2fd6:	2318      	movs	r3, #24
    2fd8:	18fb      	adds	r3, r7, r3
    2fda:	881b      	ldrh	r3, [r3, #0]
    2fdc:	2b00      	cmp	r3, #0
    2fde:	d004      	beq.n	2fea <nm_get_firmware_full_info+0x152>
    2fe0:	2318      	movs	r3, #24
    2fe2:	18fb      	adds	r3, r7, r3
    2fe4:	881b      	ldrh	r3, [r3, #0]
    2fe6:	2b00      	cmp	r3, #0
    2fe8:	d104      	bne.n	2ff4 <nm_get_firmware_full_info+0x15c>
								ret = M2M_ERR_FAIL;
    2fea:	231f      	movs	r3, #31
    2fec:	18fb      	adds	r3, r7, r3
    2fee:	22f4      	movs	r2, #244	; 0xf4
    2ff0:	701a      	strb	r2, [r3, #0]
								goto EXIT;
    2ff2:	e022      	b.n	303a <nm_get_firmware_full_info+0x1a2>
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    2ff4:	231a      	movs	r3, #26
    2ff6:	18fa      	adds	r2, r7, r3
    2ff8:	2318      	movs	r3, #24
    2ffa:	18fb      	adds	r3, r7, r3
    2ffc:	8812      	ldrh	r2, [r2, #0]
    2ffe:	881b      	ldrh	r3, [r3, #0]
    3000:	429a      	cmp	r2, r3
    3002:	d204      	bcs.n	300e <nm_get_firmware_full_info+0x176>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
    3004:	231f      	movs	r3, #31
    3006:	18fb      	adds	r3, r7, r3
    3008:	22f3      	movs	r2, #243	; 0xf3
    300a:	701a      	strb	r2, [r3, #0]
								goto EXIT;
    300c:	e015      	b.n	303a <nm_get_firmware_full_info+0x1a2>
							}
							if(curr_drv_ver >  curr_firm_ver) {
    300e:	231a      	movs	r3, #26
    3010:	18fa      	adds	r2, r7, r3
    3012:	231c      	movs	r3, #28
    3014:	18fb      	adds	r3, r7, r3
    3016:	8812      	ldrh	r2, [r2, #0]
    3018:	881b      	ldrh	r3, [r3, #0]
    301a:	429a      	cmp	r2, r3
    301c:	d90d      	bls.n	303a <nm_get_firmware_full_info+0x1a2>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    301e:	231f      	movs	r3, #31
    3020:	18fb      	adds	r3, r7, r3
    3022:	22f3      	movs	r2, #243	; 0xf3
    3024:	701a      	strb	r2, [r3, #0]
								goto EXIT;
    3026:	e008      	b.n	303a <nm_get_firmware_full_info+0x1a2>
							}
						}
					}else {
						ret = M2M_ERR_FAIL;
    3028:	231f      	movs	r3, #31
    302a:	18fb      	adds	r3, r7, r3
    302c:	22f4      	movs	r2, #244	; 0xf4
    302e:	701a      	strb	r2, [r3, #0]
    3030:	e003      	b.n	303a <nm_get_firmware_full_info+0x1a2>
					}
				}
			}else{
				ret = M2M_ERR_FAIL;
    3032:	231f      	movs	r3, #31
    3034:	18fb      	adds	r3, r7, r3
    3036:	22f4      	movs	r2, #244	; 0xf4
    3038:	701a      	strb	r2, [r3, #0]
			}
		}
	}
EXIT:
	return ret;
    303a:	231f      	movs	r3, #31
    303c:	18fb      	adds	r3, r7, r3
    303e:	781b      	ldrb	r3, [r3, #0]
    3040:	b25b      	sxtb	r3, r3
}
    3042:	0018      	movs	r0, r3
    3044:	46bd      	mov	sp, r7
    3046:	b009      	add	sp, #36	; 0x24
    3048:	bd90      	pop	{r4, r7, pc}
    304a:	46c0      	nop			; (mov r8, r8)
    304c:	0000e66f 	.word	0x0000e66f
    3050:	00000c25 	.word	0x00000c25
    3054:	000c0008 	.word	0x000c0008
    3058:	00002c61 	.word	0x00002c61
    305c:	00002cd5 	.word	0x00002cd5
    3060:	00001352 	.word	0x00001352

00003064 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    3064:	b590      	push	{r4, r7, lr}
    3066:	b085      	sub	sp, #20
    3068:	af00      	add	r7, sp, #0
    306a:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    306c:	230f      	movs	r3, #15
    306e:	18fb      	adds	r3, r7, r3
    3070:	2200      	movs	r2, #0
    3072:	701a      	strb	r2, [r3, #0]
	uint8 u8Mode;
	
	if(NULL != arg) {
    3074:	687b      	ldr	r3, [r7, #4]
    3076:	2b00      	cmp	r3, #0
    3078:	d013      	beq.n	30a2 <nm_drv_init+0x3e>
		u8Mode = *((uint8 *)arg);
    307a:	230e      	movs	r3, #14
    307c:	18fb      	adds	r3, r7, r3
    307e:	687a      	ldr	r2, [r7, #4]
    3080:	7812      	ldrb	r2, [r2, #0]
    3082:	701a      	strb	r2, [r3, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    3084:	230e      	movs	r3, #14
    3086:	18fb      	adds	r3, r7, r3
    3088:	781b      	ldrb	r3, [r3, #0]
    308a:	2b00      	cmp	r3, #0
    308c:	d004      	beq.n	3098 <nm_drv_init+0x34>
    308e:	230e      	movs	r3, #14
    3090:	18fb      	adds	r3, r7, r3
    3092:	781b      	ldrb	r3, [r3, #0]
    3094:	2b04      	cmp	r3, #4
    3096:	d908      	bls.n	30aa <nm_drv_init+0x46>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    3098:	230e      	movs	r3, #14
    309a:	18fb      	adds	r3, r7, r3
    309c:	2201      	movs	r2, #1
    309e:	701a      	strb	r2, [r3, #0]
    30a0:	e003      	b.n	30aa <nm_drv_init+0x46>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
    30a2:	230e      	movs	r3, #14
    30a4:	18fb      	adds	r3, r7, r3
    30a6:	2201      	movs	r2, #1
    30a8:	701a      	strb	r2, [r3, #0]
	}
	
	ret = nm_bus_iface_init(NULL);
    30aa:	230f      	movs	r3, #15
    30ac:	18fc      	adds	r4, r7, r3
    30ae:	2000      	movs	r0, #0
    30b0:	4b41      	ldr	r3, [pc, #260]	; (31b8 <nm_drv_init+0x154>)
    30b2:	4798      	blx	r3
    30b4:	0003      	movs	r3, r0
    30b6:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    30b8:	230f      	movs	r3, #15
    30ba:	18fb      	adds	r3, r7, r3
    30bc:	781b      	ldrb	r3, [r3, #0]
    30be:	b25b      	sxtb	r3, r3
    30c0:	2b00      	cmp	r3, #0
    30c2:	d00f      	beq.n	30e4 <nm_drv_init+0x80>
		M2M_ERR("[nmi start]: fail init bus\n");
    30c4:	2328      	movs	r3, #40	; 0x28
    30c6:	33ff      	adds	r3, #255	; 0xff
    30c8:	001a      	movs	r2, r3
    30ca:	493c      	ldr	r1, [pc, #240]	; (31bc <nm_drv_init+0x158>)
    30cc:	4b3c      	ldr	r3, [pc, #240]	; (31c0 <nm_drv_init+0x15c>)
    30ce:	0018      	movs	r0, r3
    30d0:	4b3c      	ldr	r3, [pc, #240]	; (31c4 <nm_drv_init+0x160>)
    30d2:	4798      	blx	r3
    30d4:	4b3c      	ldr	r3, [pc, #240]	; (31c8 <nm_drv_init+0x164>)
    30d6:	0018      	movs	r0, r3
    30d8:	4b3c      	ldr	r3, [pc, #240]	; (31cc <nm_drv_init+0x168>)
    30da:	4798      	blx	r3
    30dc:	200d      	movs	r0, #13
    30de:	4b3c      	ldr	r3, [pc, #240]	; (31d0 <nm_drv_init+0x16c>)
    30e0:	4798      	blx	r3
		goto ERR1;
    30e2:	e060      	b.n	31a6 <nm_drv_init+0x142>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    30e4:	4b3b      	ldr	r3, [pc, #236]	; (31d4 <nm_drv_init+0x170>)
    30e6:	0018      	movs	r0, r3
    30e8:	4b36      	ldr	r3, [pc, #216]	; (31c4 <nm_drv_init+0x160>)
    30ea:	4798      	blx	r3
    30ec:	4b3a      	ldr	r3, [pc, #232]	; (31d8 <nm_drv_init+0x174>)
    30ee:	4798      	blx	r3
    30f0:	0002      	movs	r2, r0
    30f2:	4b3a      	ldr	r3, [pc, #232]	; (31dc <nm_drv_init+0x178>)
    30f4:	0011      	movs	r1, r2
    30f6:	0018      	movs	r0, r3
    30f8:	4b32      	ldr	r3, [pc, #200]	; (31c4 <nm_drv_init+0x160>)
    30fa:	4798      	blx	r3
    30fc:	200d      	movs	r0, #13
    30fe:	4b34      	ldr	r3, [pc, #208]	; (31d0 <nm_drv_init+0x16c>)
    3100:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    3102:	4b37      	ldr	r3, [pc, #220]	; (31e0 <nm_drv_init+0x17c>)
    3104:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    3106:	230f      	movs	r3, #15
    3108:	18fc      	adds	r4, r7, r3
    310a:	230e      	movs	r3, #14
    310c:	18fb      	adds	r3, r7, r3
    310e:	781b      	ldrb	r3, [r3, #0]
    3110:	0018      	movs	r0, r3
    3112:	4b34      	ldr	r3, [pc, #208]	; (31e4 <nm_drv_init+0x180>)
    3114:	4798      	blx	r3
    3116:	0003      	movs	r3, r0
    3118:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    311a:	230f      	movs	r3, #15
    311c:	18fb      	adds	r3, r7, r3
    311e:	781b      	ldrb	r3, [r3, #0]
    3120:	b25b      	sxtb	r3, r3
    3122:	2b00      	cmp	r3, #0
    3124:	d13a      	bne.n	319c <nm_drv_init+0x138>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    3126:	230f      	movs	r3, #15
    3128:	18fc      	adds	r4, r7, r3
    312a:	230e      	movs	r3, #14
    312c:	18fb      	adds	r3, r7, r3
    312e:	781b      	ldrb	r3, [r3, #0]
    3130:	0018      	movs	r0, r3
    3132:	4b2d      	ldr	r3, [pc, #180]	; (31e8 <nm_drv_init+0x184>)
    3134:	4798      	blx	r3
    3136:	0003      	movs	r3, r0
    3138:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    313a:	230f      	movs	r3, #15
    313c:	18fb      	adds	r3, r7, r3
    313e:	781b      	ldrb	r3, [r3, #0]
    3140:	b25b      	sxtb	r3, r3
    3142:	2b00      	cmp	r3, #0
    3144:	d12c      	bne.n	31a0 <nm_drv_init+0x13c>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    3146:	230e      	movs	r3, #14
    3148:	18fb      	adds	r3, r7, r3
    314a:	781b      	ldrb	r3, [r3, #0]
    314c:	2b02      	cmp	r3, #2
    314e:	d02a      	beq.n	31a6 <nm_drv_init+0x142>
    3150:	230e      	movs	r3, #14
    3152:	18fb      	adds	r3, r7, r3
    3154:	781b      	ldrb	r3, [r3, #0]
    3156:	2b03      	cmp	r3, #3
    3158:	d025      	beq.n	31a6 <nm_drv_init+0x142>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    315a:	230f      	movs	r3, #15
    315c:	18fc      	adds	r4, r7, r3
    315e:	4b23      	ldr	r3, [pc, #140]	; (31ec <nm_drv_init+0x188>)
    3160:	4798      	blx	r3
    3162:	0003      	movs	r3, r0
    3164:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    3166:	230f      	movs	r3, #15
    3168:	18fb      	adds	r3, r7, r3
    316a:	781b      	ldrb	r3, [r3, #0]
    316c:	b25b      	sxtb	r3, r3
    316e:	2b00      	cmp	r3, #0
    3170:	d00f      	beq.n	3192 <nm_drv_init+0x12e>
		M2M_ERR("failed to enable interrupts..\n");
    3172:	2356      	movs	r3, #86	; 0x56
    3174:	33ff      	adds	r3, #255	; 0xff
    3176:	001a      	movs	r2, r3
    3178:	4910      	ldr	r1, [pc, #64]	; (31bc <nm_drv_init+0x158>)
    317a:	4b11      	ldr	r3, [pc, #68]	; (31c0 <nm_drv_init+0x15c>)
    317c:	0018      	movs	r0, r3
    317e:	4b11      	ldr	r3, [pc, #68]	; (31c4 <nm_drv_init+0x160>)
    3180:	4798      	blx	r3
    3182:	4b1b      	ldr	r3, [pc, #108]	; (31f0 <nm_drv_init+0x18c>)
    3184:	0018      	movs	r0, r3
    3186:	4b11      	ldr	r3, [pc, #68]	; (31cc <nm_drv_init+0x168>)
    3188:	4798      	blx	r3
    318a:	200d      	movs	r0, #13
    318c:	4b10      	ldr	r3, [pc, #64]	; (31d0 <nm_drv_init+0x16c>)
    318e:	4798      	blx	r3
		goto ERR2;
    3190:	e007      	b.n	31a2 <nm_drv_init+0x13e>
	}
	return ret;
    3192:	230f      	movs	r3, #15
    3194:	18fb      	adds	r3, r7, r3
    3196:	781b      	ldrb	r3, [r3, #0]
    3198:	b25b      	sxtb	r3, r3
    319a:	e008      	b.n	31ae <nm_drv_init+0x14a>
		goto ERR2;
    319c:	46c0      	nop			; (mov r8, r8)
    319e:	e000      	b.n	31a2 <nm_drv_init+0x13e>
		goto ERR2;
    31a0:	46c0      	nop			; (mov r8, r8)
ERR2:
	nm_bus_iface_deinit();
    31a2:	4b14      	ldr	r3, [pc, #80]	; (31f4 <nm_drv_init+0x190>)
    31a4:	4798      	blx	r3
ERR1:
	return ret;
    31a6:	230f      	movs	r3, #15
    31a8:	18fb      	adds	r3, r7, r3
    31aa:	781b      	ldrb	r3, [r3, #0]
    31ac:	b25b      	sxtb	r3, r3
}
    31ae:	0018      	movs	r0, r3
    31b0:	46bd      	mov	sp, r7
    31b2:	b005      	add	sp, #20
    31b4:	bd90      	pop	{r4, r7, pc}
    31b6:	46c0      	nop			; (mov r8, r8)
    31b8:	00002bc5 	.word	0x00002bc5
    31bc:	00010624 	.word	0x00010624
    31c0:	00010558 	.word	0x00010558
    31c4:	0000e7d1 	.word	0x0000e7d1
    31c8:	0001056c 	.word	0x0001056c
    31cc:	0000e8ed 	.word	0x0000e8ed
    31d0:	0000e805 	.word	0x0000e805
    31d4:	00010588 	.word	0x00010588
    31d8:	00002565 	.word	0x00002565
    31dc:	00010594 	.word	0x00010594
    31e0:	00004539 	.word	0x00004539
    31e4:	000028b9 	.word	0x000028b9
    31e8:	00002a51 	.word	0x00002a51
    31ec:	000024b1 	.word	0x000024b1
    31f0:	000105a4 	.word	0x000105a4
    31f4:	00002bf9 	.word	0x00002bf9

000031f8 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    31f8:	b590      	push	{r4, r7, lr}
    31fa:	b085      	sub	sp, #20
    31fc:	af00      	add	r7, sp, #0
    31fe:	6078      	str	r0, [r7, #4]
	sint8 ret;

	ret = chip_deinit();
    3200:	230f      	movs	r3, #15
    3202:	18fc      	adds	r4, r7, r3
    3204:	4b2d      	ldr	r3, [pc, #180]	; (32bc <nm_drv_deinit+0xc4>)
    3206:	4798      	blx	r3
    3208:	0003      	movs	r3, r0
    320a:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    320c:	230f      	movs	r3, #15
    320e:	18fb      	adds	r3, r7, r3
    3210:	781b      	ldrb	r3, [r3, #0]
    3212:	b25b      	sxtb	r3, r3
    3214:	2b00      	cmp	r3, #0
    3216:	d00e      	beq.n	3236 <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    3218:	23b6      	movs	r3, #182	; 0xb6
    321a:	005a      	lsls	r2, r3, #1
    321c:	4928      	ldr	r1, [pc, #160]	; (32c0 <nm_drv_deinit+0xc8>)
    321e:	4b29      	ldr	r3, [pc, #164]	; (32c4 <nm_drv_deinit+0xcc>)
    3220:	0018      	movs	r0, r3
    3222:	4b29      	ldr	r3, [pc, #164]	; (32c8 <nm_drv_deinit+0xd0>)
    3224:	4798      	blx	r3
    3226:	4b29      	ldr	r3, [pc, #164]	; (32cc <nm_drv_deinit+0xd4>)
    3228:	0018      	movs	r0, r3
    322a:	4b29      	ldr	r3, [pc, #164]	; (32d0 <nm_drv_deinit+0xd8>)
    322c:	4798      	blx	r3
    322e:	200d      	movs	r0, #13
    3230:	4b28      	ldr	r3, [pc, #160]	; (32d4 <nm_drv_deinit+0xdc>)
    3232:	4798      	blx	r3
		goto ERR1;
    3234:	e03a      	b.n	32ac <nm_drv_deinit+0xb4>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    3236:	230f      	movs	r3, #15
    3238:	18fc      	adds	r4, r7, r3
    323a:	2000      	movs	r0, #0
    323c:	4b26      	ldr	r3, [pc, #152]	; (32d8 <nm_drv_deinit+0xe0>)
    323e:	4798      	blx	r3
    3240:	0003      	movs	r3, r0
    3242:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    3244:	230f      	movs	r3, #15
    3246:	18fb      	adds	r3, r7, r3
    3248:	781b      	ldrb	r3, [r3, #0]
    324a:	b25b      	sxtb	r3, r3
    324c:	2b00      	cmp	r3, #0
    324e:	d00f      	beq.n	3270 <nm_drv_deinit+0x78>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    3250:	2374      	movs	r3, #116	; 0x74
    3252:	33ff      	adds	r3, #255	; 0xff
    3254:	001a      	movs	r2, r3
    3256:	491a      	ldr	r1, [pc, #104]	; (32c0 <nm_drv_deinit+0xc8>)
    3258:	4b1a      	ldr	r3, [pc, #104]	; (32c4 <nm_drv_deinit+0xcc>)
    325a:	0018      	movs	r0, r3
    325c:	4b1a      	ldr	r3, [pc, #104]	; (32c8 <nm_drv_deinit+0xd0>)
    325e:	4798      	blx	r3
    3260:	4b1e      	ldr	r3, [pc, #120]	; (32dc <nm_drv_deinit+0xe4>)
    3262:	0018      	movs	r0, r3
    3264:	4b1a      	ldr	r3, [pc, #104]	; (32d0 <nm_drv_deinit+0xd8>)
    3266:	4798      	blx	r3
    3268:	200d      	movs	r0, #13
    326a:	4b1a      	ldr	r3, [pc, #104]	; (32d4 <nm_drv_deinit+0xdc>)
    326c:	4798      	blx	r3
		goto ERR1;
    326e:	e01d      	b.n	32ac <nm_drv_deinit+0xb4>
	}

	ret = nm_bus_iface_deinit();
    3270:	230f      	movs	r3, #15
    3272:	18fc      	adds	r4, r7, r3
    3274:	4b1a      	ldr	r3, [pc, #104]	; (32e0 <nm_drv_deinit+0xe8>)
    3276:	4798      	blx	r3
    3278:	0003      	movs	r3, r0
    327a:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    327c:	230f      	movs	r3, #15
    327e:	18fb      	adds	r3, r7, r3
    3280:	781b      	ldrb	r3, [r3, #0]
    3282:	b25b      	sxtb	r3, r3
    3284:	2b00      	cmp	r3, #0
    3286:	d00f      	beq.n	32a8 <nm_drv_deinit+0xb0>
		M2M_ERR("[nmi stop]: fail init bus\n");
    3288:	237a      	movs	r3, #122	; 0x7a
    328a:	33ff      	adds	r3, #255	; 0xff
    328c:	001a      	movs	r2, r3
    328e:	490c      	ldr	r1, [pc, #48]	; (32c0 <nm_drv_deinit+0xc8>)
    3290:	4b0c      	ldr	r3, [pc, #48]	; (32c4 <nm_drv_deinit+0xcc>)
    3292:	0018      	movs	r0, r3
    3294:	4b0c      	ldr	r3, [pc, #48]	; (32c8 <nm_drv_deinit+0xd0>)
    3296:	4798      	blx	r3
    3298:	4b12      	ldr	r3, [pc, #72]	; (32e4 <nm_drv_deinit+0xec>)
    329a:	0018      	movs	r0, r3
    329c:	4b0c      	ldr	r3, [pc, #48]	; (32d0 <nm_drv_deinit+0xd8>)
    329e:	4798      	blx	r3
    32a0:	200d      	movs	r0, #13
    32a2:	4b0c      	ldr	r3, [pc, #48]	; (32d4 <nm_drv_deinit+0xdc>)
    32a4:	4798      	blx	r3
		goto ERR1;
    32a6:	e001      	b.n	32ac <nm_drv_deinit+0xb4>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    32a8:	4b0f      	ldr	r3, [pc, #60]	; (32e8 <nm_drv_deinit+0xf0>)
    32aa:	4798      	blx	r3
#endif

ERR1:
	return ret;
    32ac:	230f      	movs	r3, #15
    32ae:	18fb      	adds	r3, r7, r3
    32b0:	781b      	ldrb	r3, [r3, #0]
    32b2:	b25b      	sxtb	r3, r3
}
    32b4:	0018      	movs	r0, r3
    32b6:	46bd      	mov	sp, r7
    32b8:	b005      	add	sp, #20
    32ba:	bd90      	pop	{r4, r7, pc}
    32bc:	00002b05 	.word	0x00002b05
    32c0:	00010630 	.word	0x00010630
    32c4:	00010558 	.word	0x00010558
    32c8:	0000e7d1 	.word	0x0000e7d1
    32cc:	000105c4 	.word	0x000105c4
    32d0:	0000e8ed 	.word	0x0000e8ed
    32d4:	0000e805 	.word	0x0000e805
    32d8:	00005991 	.word	0x00005991
    32dc:	000105e4 	.word	0x000105e4
    32e0:	00002bf9 	.word	0x00002bf9
    32e4:	00010608 	.word	0x00010608
    32e8:	00004685 	.word	0x00004685

000032ec <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
    32ec:	b580      	push	{r7, lr}
    32ee:	b086      	sub	sp, #24
    32f0:	af00      	add	r7, sp, #0
    32f2:	6078      	str	r0, [r7, #4]
    32f4:	000a      	movs	r2, r1
    32f6:	1cbb      	adds	r3, r7, #2
    32f8:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
    32fa:	230c      	movs	r3, #12
    32fc:	18fb      	adds	r3, r7, r3
    32fe:	2200      	movs	r2, #0
    3300:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = b;
    3302:	230c      	movs	r3, #12
    3304:	18fb      	adds	r3, r7, r3
    3306:	687a      	ldr	r2, [r7, #4]
    3308:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    330a:	230c      	movs	r3, #12
    330c:	18fb      	adds	r3, r7, r3
    330e:	1cba      	adds	r2, r7, #2
    3310:	8812      	ldrh	r2, [r2, #0]
    3312:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    3314:	230c      	movs	r3, #12
    3316:	18fb      	adds	r3, r7, r3
    3318:	0019      	movs	r1, r3
    331a:	2003      	movs	r0, #3
    331c:	4b03      	ldr	r3, [pc, #12]	; (332c <nmi_spi_read+0x40>)
    331e:	4798      	blx	r3
    3320:	0003      	movs	r3, r0
}
    3322:	0018      	movs	r0, r3
    3324:	46bd      	mov	sp, r7
    3326:	b006      	add	sp, #24
    3328:	bd80      	pop	{r7, pc}
    332a:	46c0      	nop			; (mov r8, r8)
    332c:	00000ae5 	.word	0x00000ae5

00003330 <nmi_spi_write>:

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    3330:	b580      	push	{r7, lr}
    3332:	b086      	sub	sp, #24
    3334:	af00      	add	r7, sp, #0
    3336:	6078      	str	r0, [r7, #4]
    3338:	000a      	movs	r2, r1
    333a:	1cbb      	adds	r3, r7, #2
    333c:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    333e:	230c      	movs	r3, #12
    3340:	18fb      	adds	r3, r7, r3
    3342:	687a      	ldr	r2, [r7, #4]
    3344:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = NULL;
    3346:	230c      	movs	r3, #12
    3348:	18fb      	adds	r3, r7, r3
    334a:	2200      	movs	r2, #0
    334c:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    334e:	230c      	movs	r3, #12
    3350:	18fb      	adds	r3, r7, r3
    3352:	1cba      	adds	r2, r7, #2
    3354:	8812      	ldrh	r2, [r2, #0]
    3356:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    3358:	230c      	movs	r3, #12
    335a:	18fb      	adds	r3, r7, r3
    335c:	0019      	movs	r1, r3
    335e:	2003      	movs	r0, #3
    3360:	4b03      	ldr	r3, [pc, #12]	; (3370 <nmi_spi_write+0x40>)
    3362:	4798      	blx	r3
    3364:	0003      	movs	r3, r0
}
    3366:	0018      	movs	r0, r3
    3368:	46bd      	mov	sp, r7
    336a:	b006      	add	sp, #24
    336c:	bd80      	pop	{r7, pc}
    336e:	46c0      	nop			; (mov r8, r8)
    3370:	00000ae5 	.word	0x00000ae5

00003374 <crc7_byte>:
	0x46, 0x4f, 0x54, 0x5d, 0x62, 0x6b, 0x70, 0x79
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
    3374:	b580      	push	{r7, lr}
    3376:	b082      	sub	sp, #8
    3378:	af00      	add	r7, sp, #0
    337a:	0002      	movs	r2, r0
    337c:	1dfb      	adds	r3, r7, #7
    337e:	701a      	strb	r2, [r3, #0]
    3380:	1dbb      	adds	r3, r7, #6
    3382:	1c0a      	adds	r2, r1, #0
    3384:	701a      	strb	r2, [r3, #0]
	return crc7_syndrome_table[(crc << 1) ^ data];
    3386:	1dfb      	adds	r3, r7, #7
    3388:	781b      	ldrb	r3, [r3, #0]
    338a:	005a      	lsls	r2, r3, #1
    338c:	1dbb      	adds	r3, r7, #6
    338e:	781b      	ldrb	r3, [r3, #0]
    3390:	4053      	eors	r3, r2
    3392:	4a03      	ldr	r2, [pc, #12]	; (33a0 <crc7_byte+0x2c>)
    3394:	5cd3      	ldrb	r3, [r2, r3]
}
    3396:	0018      	movs	r0, r3
    3398:	46bd      	mov	sp, r7
    339a:	b002      	add	sp, #8
    339c:	bd80      	pop	{r7, pc}
    339e:	46c0      	nop			; (mov r8, r8)
    33a0:	00010640 	.word	0x00010640

000033a4 <crc7>:

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
    33a4:	b590      	push	{r4, r7, lr}
    33a6:	b085      	sub	sp, #20
    33a8:	af00      	add	r7, sp, #0
    33aa:	60b9      	str	r1, [r7, #8]
    33ac:	607a      	str	r2, [r7, #4]
    33ae:	230f      	movs	r3, #15
    33b0:	18fb      	adds	r3, r7, r3
    33b2:	1c02      	adds	r2, r0, #0
    33b4:	701a      	strb	r2, [r3, #0]
	while (len--)
    33b6:	e00e      	b.n	33d6 <crc7+0x32>
		crc = crc7_byte(crc, *buffer++);
    33b8:	68bb      	ldr	r3, [r7, #8]
    33ba:	1c5a      	adds	r2, r3, #1
    33bc:	60ba      	str	r2, [r7, #8]
    33be:	781a      	ldrb	r2, [r3, #0]
    33c0:	230f      	movs	r3, #15
    33c2:	18fc      	adds	r4, r7, r3
    33c4:	230f      	movs	r3, #15
    33c6:	18fb      	adds	r3, r7, r3
    33c8:	781b      	ldrb	r3, [r3, #0]
    33ca:	0011      	movs	r1, r2
    33cc:	0018      	movs	r0, r3
    33ce:	4b08      	ldr	r3, [pc, #32]	; (33f0 <crc7+0x4c>)
    33d0:	4798      	blx	r3
    33d2:	0003      	movs	r3, r0
    33d4:	7023      	strb	r3, [r4, #0]
	while (len--)
    33d6:	687b      	ldr	r3, [r7, #4]
    33d8:	1e5a      	subs	r2, r3, #1
    33da:	607a      	str	r2, [r7, #4]
    33dc:	2b00      	cmp	r3, #0
    33de:	d1eb      	bne.n	33b8 <crc7+0x14>
	return crc;
    33e0:	230f      	movs	r3, #15
    33e2:	18fb      	adds	r3, r7, r3
    33e4:	781b      	ldrb	r3, [r3, #0]
}
    33e6:	0018      	movs	r0, r3
    33e8:	46bd      	mov	sp, r7
    33ea:	b005      	add	sp, #20
    33ec:	bd90      	pop	{r4, r7, pc}
    33ee:	46c0      	nop			; (mov r8, r8)
    33f0:	00003375 	.word	0x00003375

000033f4 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    33f4:	b590      	push	{r4, r7, lr}
    33f6:	b089      	sub	sp, #36	; 0x24
    33f8:	af00      	add	r7, sp, #0
    33fa:	60b9      	str	r1, [r7, #8]
    33fc:	607a      	str	r2, [r7, #4]
    33fe:	603b      	str	r3, [r7, #0]
    3400:	230f      	movs	r3, #15
    3402:	18fb      	adds	r3, r7, r3
    3404:	1c02      	adds	r2, r0, #0
    3406:	701a      	strb	r2, [r3, #0]
	uint8 bc[9];
	uint8 len = 5;
    3408:	231f      	movs	r3, #31
    340a:	18fb      	adds	r3, r7, r3
    340c:	2205      	movs	r2, #5
    340e:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    3410:	231e      	movs	r3, #30
    3412:	18fb      	adds	r3, r7, r3
    3414:	2201      	movs	r2, #1
    3416:	701a      	strb	r2, [r3, #0]

	bc[0] = cmd;
    3418:	2314      	movs	r3, #20
    341a:	18fb      	adds	r3, r7, r3
    341c:	220f      	movs	r2, #15
    341e:	18ba      	adds	r2, r7, r2
    3420:	7812      	ldrb	r2, [r2, #0]
    3422:	701a      	strb	r2, [r3, #0]
	switch (cmd) {
    3424:	230f      	movs	r3, #15
    3426:	18fb      	adds	r3, r7, r3
    3428:	781b      	ldrb	r3, [r3, #0]
    342a:	3bc1      	subs	r3, #193	; 0xc1
    342c:	2b0e      	cmp	r3, #14
    342e:	d900      	bls.n	3432 <spi_cmd+0x3e>
    3430:	e11b      	b.n	366a <spi_cmd+0x276>
    3432:	009a      	lsls	r2, r3, #2
    3434:	4bb6      	ldr	r3, [pc, #728]	; (3710 <spi_cmd+0x31c>)
    3436:	18d3      	adds	r3, r2, r3
    3438:	681b      	ldr	r3, [r3, #0]
    343a:	469f      	mov	pc, r3
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    343c:	68bb      	ldr	r3, [r7, #8]
    343e:	0c1b      	lsrs	r3, r3, #16
    3440:	b2da      	uxtb	r2, r3
    3442:	2314      	movs	r3, #20
    3444:	18fb      	adds	r3, r7, r3
    3446:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    3448:	68bb      	ldr	r3, [r7, #8]
    344a:	0a1b      	lsrs	r3, r3, #8
    344c:	b2da      	uxtb	r2, r3
    344e:	2314      	movs	r3, #20
    3450:	18fb      	adds	r3, r7, r3
    3452:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    3454:	68bb      	ldr	r3, [r7, #8]
    3456:	b2da      	uxtb	r2, r3
    3458:	2314      	movs	r3, #20
    345a:	18fb      	adds	r3, r7, r3
    345c:	70da      	strb	r2, [r3, #3]
		len = 5;
    345e:	231f      	movs	r3, #31
    3460:	18fb      	adds	r3, r7, r3
    3462:	2205      	movs	r2, #5
    3464:	701a      	strb	r2, [r3, #0]
		break;
    3466:	e105      	b.n	3674 <spi_cmd+0x280>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
    3468:	68bb      	ldr	r3, [r7, #8]
    346a:	0a1b      	lsrs	r3, r3, #8
    346c:	b2da      	uxtb	r2, r3
    346e:	2314      	movs	r3, #20
    3470:	18fb      	adds	r3, r7, r3
    3472:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    3474:	2330      	movs	r3, #48	; 0x30
    3476:	18fb      	adds	r3, r7, r3
    3478:	781b      	ldrb	r3, [r3, #0]
    347a:	2b00      	cmp	r3, #0
    347c:	d009      	beq.n	3492 <spi_cmd+0x9e>
    347e:	2314      	movs	r3, #20
    3480:	18fb      	adds	r3, r7, r3
    3482:	785b      	ldrb	r3, [r3, #1]
    3484:	2280      	movs	r2, #128	; 0x80
    3486:	4252      	negs	r2, r2
    3488:	4313      	orrs	r3, r2
    348a:	b2da      	uxtb	r2, r3
    348c:	2314      	movs	r3, #20
    348e:	18fb      	adds	r3, r7, r3
    3490:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)adr;
    3492:	68bb      	ldr	r3, [r7, #8]
    3494:	b2da      	uxtb	r2, r3
    3496:	2314      	movs	r3, #20
    3498:	18fb      	adds	r3, r7, r3
    349a:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    349c:	2314      	movs	r3, #20
    349e:	18fb      	adds	r3, r7, r3
    34a0:	2200      	movs	r2, #0
    34a2:	70da      	strb	r2, [r3, #3]
		len = 5;
    34a4:	231f      	movs	r3, #31
    34a6:	18fb      	adds	r3, r7, r3
    34a8:	2205      	movs	r2, #5
    34aa:	701a      	strb	r2, [r3, #0]
		break;
    34ac:	e0e2      	b.n	3674 <spi_cmd+0x280>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
    34ae:	2314      	movs	r3, #20
    34b0:	18fb      	adds	r3, r7, r3
    34b2:	2200      	movs	r2, #0
    34b4:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    34b6:	2314      	movs	r3, #20
    34b8:	18fb      	adds	r3, r7, r3
    34ba:	2200      	movs	r2, #0
    34bc:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    34be:	2314      	movs	r3, #20
    34c0:	18fb      	adds	r3, r7, r3
    34c2:	2200      	movs	r2, #0
    34c4:	70da      	strb	r2, [r3, #3]
		len = 5;
    34c6:	231f      	movs	r3, #31
    34c8:	18fb      	adds	r3, r7, r3
    34ca:	2205      	movs	r2, #5
    34cc:	701a      	strb	r2, [r3, #0]
		break;
    34ce:	e0d1      	b.n	3674 <spi_cmd+0x280>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
    34d0:	2314      	movs	r3, #20
    34d2:	18fb      	adds	r3, r7, r3
    34d4:	2200      	movs	r2, #0
    34d6:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    34d8:	2314      	movs	r3, #20
    34da:	18fb      	adds	r3, r7, r3
    34dc:	2200      	movs	r2, #0
    34de:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    34e0:	2314      	movs	r3, #20
    34e2:	18fb      	adds	r3, r7, r3
    34e4:	2200      	movs	r2, #0
    34e6:	70da      	strb	r2, [r3, #3]
		len = 5;
    34e8:	231f      	movs	r3, #31
    34ea:	18fb      	adds	r3, r7, r3
    34ec:	2205      	movs	r2, #5
    34ee:	701a      	strb	r2, [r3, #0]
		break;
    34f0:	e0c0      	b.n	3674 <spi_cmd+0x280>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
    34f2:	2314      	movs	r3, #20
    34f4:	18fb      	adds	r3, r7, r3
    34f6:	22ff      	movs	r2, #255	; 0xff
    34f8:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    34fa:	2314      	movs	r3, #20
    34fc:	18fb      	adds	r3, r7, r3
    34fe:	22ff      	movs	r2, #255	; 0xff
    3500:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    3502:	2314      	movs	r3, #20
    3504:	18fb      	adds	r3, r7, r3
    3506:	22ff      	movs	r2, #255	; 0xff
    3508:	70da      	strb	r2, [r3, #3]
		len = 5;
    350a:	231f      	movs	r3, #31
    350c:	18fb      	adds	r3, r7, r3
    350e:	2205      	movs	r2, #5
    3510:	701a      	strb	r2, [r3, #0]
		break;
    3512:	e0af      	b.n	3674 <spi_cmd+0x280>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
    3514:	68bb      	ldr	r3, [r7, #8]
    3516:	0c1b      	lsrs	r3, r3, #16
    3518:	b2da      	uxtb	r2, r3
    351a:	2314      	movs	r3, #20
    351c:	18fb      	adds	r3, r7, r3
    351e:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    3520:	68bb      	ldr	r3, [r7, #8]
    3522:	0a1b      	lsrs	r3, r3, #8
    3524:	b2da      	uxtb	r2, r3
    3526:	2314      	movs	r3, #20
    3528:	18fb      	adds	r3, r7, r3
    352a:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    352c:	68bb      	ldr	r3, [r7, #8]
    352e:	b2da      	uxtb	r2, r3
    3530:	2314      	movs	r3, #20
    3532:	18fb      	adds	r3, r7, r3
    3534:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 8);
    3536:	683b      	ldr	r3, [r7, #0]
    3538:	0a1b      	lsrs	r3, r3, #8
    353a:	b2da      	uxtb	r2, r3
    353c:	2314      	movs	r3, #20
    353e:	18fb      	adds	r3, r7, r3
    3540:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz);
    3542:	683b      	ldr	r3, [r7, #0]
    3544:	b2da      	uxtb	r2, r3
    3546:	2314      	movs	r3, #20
    3548:	18fb      	adds	r3, r7, r3
    354a:	715a      	strb	r2, [r3, #5]
		len = 7;
    354c:	231f      	movs	r3, #31
    354e:	18fb      	adds	r3, r7, r3
    3550:	2207      	movs	r2, #7
    3552:	701a      	strb	r2, [r3, #0]
		break;
    3554:	e08e      	b.n	3674 <spi_cmd+0x280>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
    3556:	68bb      	ldr	r3, [r7, #8]
    3558:	0c1b      	lsrs	r3, r3, #16
    355a:	b2da      	uxtb	r2, r3
    355c:	2314      	movs	r3, #20
    355e:	18fb      	adds	r3, r7, r3
    3560:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    3562:	68bb      	ldr	r3, [r7, #8]
    3564:	0a1b      	lsrs	r3, r3, #8
    3566:	b2da      	uxtb	r2, r3
    3568:	2314      	movs	r3, #20
    356a:	18fb      	adds	r3, r7, r3
    356c:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    356e:	68bb      	ldr	r3, [r7, #8]
    3570:	b2da      	uxtb	r2, r3
    3572:	2314      	movs	r3, #20
    3574:	18fb      	adds	r3, r7, r3
    3576:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 16);
    3578:	683b      	ldr	r3, [r7, #0]
    357a:	0c1b      	lsrs	r3, r3, #16
    357c:	b2da      	uxtb	r2, r3
    357e:	2314      	movs	r3, #20
    3580:	18fb      	adds	r3, r7, r3
    3582:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz >> 8);
    3584:	683b      	ldr	r3, [r7, #0]
    3586:	0a1b      	lsrs	r3, r3, #8
    3588:	b2da      	uxtb	r2, r3
    358a:	2314      	movs	r3, #20
    358c:	18fb      	adds	r3, r7, r3
    358e:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(sz);
    3590:	683b      	ldr	r3, [r7, #0]
    3592:	b2da      	uxtb	r2, r3
    3594:	2314      	movs	r3, #20
    3596:	18fb      	adds	r3, r7, r3
    3598:	719a      	strb	r2, [r3, #6]
		len = 8;
    359a:	231f      	movs	r3, #31
    359c:	18fb      	adds	r3, r7, r3
    359e:	2208      	movs	r2, #8
    35a0:	701a      	strb	r2, [r3, #0]
		break;
    35a2:	e067      	b.n	3674 <spi_cmd+0x280>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
    35a4:	68bb      	ldr	r3, [r7, #8]
    35a6:	0a1b      	lsrs	r3, r3, #8
    35a8:	b2da      	uxtb	r2, r3
    35aa:	2314      	movs	r3, #20
    35ac:	18fb      	adds	r3, r7, r3
    35ae:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    35b0:	2330      	movs	r3, #48	; 0x30
    35b2:	18fb      	adds	r3, r7, r3
    35b4:	781b      	ldrb	r3, [r3, #0]
    35b6:	2b00      	cmp	r3, #0
    35b8:	d009      	beq.n	35ce <spi_cmd+0x1da>
    35ba:	2314      	movs	r3, #20
    35bc:	18fb      	adds	r3, r7, r3
    35be:	785b      	ldrb	r3, [r3, #1]
    35c0:	2280      	movs	r2, #128	; 0x80
    35c2:	4252      	negs	r2, r2
    35c4:	4313      	orrs	r3, r2
    35c6:	b2da      	uxtb	r2, r3
    35c8:	2314      	movs	r3, #20
    35ca:	18fb      	adds	r3, r7, r3
    35cc:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr);
    35ce:	68bb      	ldr	r3, [r7, #8]
    35d0:	b2da      	uxtb	r2, r3
    35d2:	2314      	movs	r3, #20
    35d4:	18fb      	adds	r3, r7, r3
    35d6:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    35d8:	687b      	ldr	r3, [r7, #4]
    35da:	0e1b      	lsrs	r3, r3, #24
    35dc:	b2da      	uxtb	r2, r3
    35de:	2314      	movs	r3, #20
    35e0:	18fb      	adds	r3, r7, r3
    35e2:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    35e4:	687b      	ldr	r3, [r7, #4]
    35e6:	0c1b      	lsrs	r3, r3, #16
    35e8:	b2da      	uxtb	r2, r3
    35ea:	2314      	movs	r3, #20
    35ec:	18fb      	adds	r3, r7, r3
    35ee:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    35f0:	687b      	ldr	r3, [r7, #4]
    35f2:	0a1b      	lsrs	r3, r3, #8
    35f4:	b2da      	uxtb	r2, r3
    35f6:	2314      	movs	r3, #20
    35f8:	18fb      	adds	r3, r7, r3
    35fa:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data);
    35fc:	687b      	ldr	r3, [r7, #4]
    35fe:	b2da      	uxtb	r2, r3
    3600:	2314      	movs	r3, #20
    3602:	18fb      	adds	r3, r7, r3
    3604:	719a      	strb	r2, [r3, #6]
		len = 8;
    3606:	231f      	movs	r3, #31
    3608:	18fb      	adds	r3, r7, r3
    360a:	2208      	movs	r2, #8
    360c:	701a      	strb	r2, [r3, #0]
		break;
    360e:	e031      	b.n	3674 <spi_cmd+0x280>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
    3610:	68bb      	ldr	r3, [r7, #8]
    3612:	0c1b      	lsrs	r3, r3, #16
    3614:	b2da      	uxtb	r2, r3
    3616:	2314      	movs	r3, #20
    3618:	18fb      	adds	r3, r7, r3
    361a:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    361c:	68bb      	ldr	r3, [r7, #8]
    361e:	0a1b      	lsrs	r3, r3, #8
    3620:	b2da      	uxtb	r2, r3
    3622:	2314      	movs	r3, #20
    3624:	18fb      	adds	r3, r7, r3
    3626:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(adr);
    3628:	68bb      	ldr	r3, [r7, #8]
    362a:	b2da      	uxtb	r2, r3
    362c:	2314      	movs	r3, #20
    362e:	18fb      	adds	r3, r7, r3
    3630:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    3632:	687b      	ldr	r3, [r7, #4]
    3634:	0e1b      	lsrs	r3, r3, #24
    3636:	b2da      	uxtb	r2, r3
    3638:	2314      	movs	r3, #20
    363a:	18fb      	adds	r3, r7, r3
    363c:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    363e:	687b      	ldr	r3, [r7, #4]
    3640:	0c1b      	lsrs	r3, r3, #16
    3642:	b2da      	uxtb	r2, r3
    3644:	2314      	movs	r3, #20
    3646:	18fb      	adds	r3, r7, r3
    3648:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    364a:	687b      	ldr	r3, [r7, #4]
    364c:	0a1b      	lsrs	r3, r3, #8
    364e:	b2da      	uxtb	r2, r3
    3650:	2314      	movs	r3, #20
    3652:	18fb      	adds	r3, r7, r3
    3654:	719a      	strb	r2, [r3, #6]
		bc[7] = (uint8)(u32data);
    3656:	687b      	ldr	r3, [r7, #4]
    3658:	b2da      	uxtb	r2, r3
    365a:	2314      	movs	r3, #20
    365c:	18fb      	adds	r3, r7, r3
    365e:	71da      	strb	r2, [r3, #7]
		len = 9;
    3660:	231f      	movs	r3, #31
    3662:	18fb      	adds	r3, r7, r3
    3664:	2209      	movs	r2, #9
    3666:	701a      	strb	r2, [r3, #0]
		break;
    3668:	e004      	b.n	3674 <spi_cmd+0x280>
	default:
		result = N_FAIL;
    366a:	231e      	movs	r3, #30
    366c:	18fb      	adds	r3, r7, r3
    366e:	2200      	movs	r2, #0
    3670:	701a      	strb	r2, [r3, #0]
		break;
    3672:	46c0      	nop			; (mov r8, r8)
	}

	if (result) {
    3674:	231e      	movs	r3, #30
    3676:	18fb      	adds	r3, r7, r3
    3678:	781b      	ldrb	r3, [r3, #0]
    367a:	b25b      	sxtb	r3, r3
    367c:	2b00      	cmp	r3, #0
    367e:	d03f      	beq.n	3700 <spi_cmd+0x30c>
		if (!gu8Crc_off)
    3680:	4b24      	ldr	r3, [pc, #144]	; (3714 <spi_cmd+0x320>)
    3682:	781b      	ldrb	r3, [r3, #0]
    3684:	2b00      	cmp	r3, #0
    3686:	d115      	bne.n	36b4 <spi_cmd+0x2c0>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    3688:	231f      	movs	r3, #31
    368a:	18fb      	adds	r3, r7, r3
    368c:	781b      	ldrb	r3, [r3, #0]
    368e:	1e5c      	subs	r4, r3, #1
    3690:	231f      	movs	r3, #31
    3692:	18fb      	adds	r3, r7, r3
    3694:	781b      	ldrb	r3, [r3, #0]
    3696:	3b01      	subs	r3, #1
    3698:	001a      	movs	r2, r3
    369a:	2314      	movs	r3, #20
    369c:	18fb      	adds	r3, r7, r3
    369e:	0019      	movs	r1, r3
    36a0:	207f      	movs	r0, #127	; 0x7f
    36a2:	4b1d      	ldr	r3, [pc, #116]	; (3718 <spi_cmd+0x324>)
    36a4:	4798      	blx	r3
    36a6:	0003      	movs	r3, r0
    36a8:	18db      	adds	r3, r3, r3
    36aa:	b2da      	uxtb	r2, r3
    36ac:	2314      	movs	r3, #20
    36ae:	18fb      	adds	r3, r7, r3
    36b0:	551a      	strb	r2, [r3, r4]
    36b2:	e006      	b.n	36c2 <spi_cmd+0x2ce>
		else
			len-=1;
    36b4:	231f      	movs	r3, #31
    36b6:	18fb      	adds	r3, r7, r3
    36b8:	221f      	movs	r2, #31
    36ba:	18ba      	adds	r2, r7, r2
    36bc:	7812      	ldrb	r2, [r2, #0]
    36be:	3a01      	subs	r2, #1
    36c0:	701a      	strb	r2, [r3, #0]

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    36c2:	231f      	movs	r3, #31
    36c4:	18fb      	adds	r3, r7, r3
    36c6:	781b      	ldrb	r3, [r3, #0]
    36c8:	b29a      	uxth	r2, r3
    36ca:	2314      	movs	r3, #20
    36cc:	18fb      	adds	r3, r7, r3
    36ce:	0011      	movs	r1, r2
    36d0:	0018      	movs	r0, r3
    36d2:	4b12      	ldr	r3, [pc, #72]	; (371c <spi_cmd+0x328>)
    36d4:	4798      	blx	r3
    36d6:	1e03      	subs	r3, r0, #0
    36d8:	d012      	beq.n	3700 <spi_cmd+0x30c>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    36da:	2328      	movs	r3, #40	; 0x28
    36dc:	33ff      	adds	r3, #255	; 0xff
    36de:	001a      	movs	r2, r3
    36e0:	490f      	ldr	r1, [pc, #60]	; (3720 <spi_cmd+0x32c>)
    36e2:	4b10      	ldr	r3, [pc, #64]	; (3724 <spi_cmd+0x330>)
    36e4:	0018      	movs	r0, r3
    36e6:	4b10      	ldr	r3, [pc, #64]	; (3728 <spi_cmd+0x334>)
    36e8:	4798      	blx	r3
    36ea:	4b10      	ldr	r3, [pc, #64]	; (372c <spi_cmd+0x338>)
    36ec:	0018      	movs	r0, r3
    36ee:	4b10      	ldr	r3, [pc, #64]	; (3730 <spi_cmd+0x33c>)
    36f0:	4798      	blx	r3
    36f2:	200d      	movs	r0, #13
    36f4:	4b0f      	ldr	r3, [pc, #60]	; (3734 <spi_cmd+0x340>)
    36f6:	4798      	blx	r3
			result = N_FAIL;
    36f8:	231e      	movs	r3, #30
    36fa:	18fb      	adds	r3, r7, r3
    36fc:	2200      	movs	r2, #0
    36fe:	701a      	strb	r2, [r3, #0]
		}
	}

	return result;
    3700:	231e      	movs	r3, #30
    3702:	18fb      	adds	r3, r7, r3
    3704:	781b      	ldrb	r3, [r3, #0]
    3706:	b25b      	sxtb	r3, r3
}
    3708:	0018      	movs	r0, r3
    370a:	46bd      	mov	sp, r7
    370c:	b009      	add	sp, #36	; 0x24
    370e:	bd90      	pop	{r4, r7, pc}
    3710:	00010c98 	.word	0x00010c98
    3714:	20000214 	.word	0x20000214
    3718:	000033a5 	.word	0x000033a5
    371c:	00003331 	.word	0x00003331
    3720:	00010cd4 	.word	0x00010cd4
    3724:	00010740 	.word	0x00010740
    3728:	0000e7d1 	.word	0x0000e7d1
    372c:	00010754 	.word	0x00010754
    3730:	0000e8ed 	.word	0x0000e8ed
    3734:	0000e805 	.word	0x0000e805

00003738 <spi_data_rsp>:

static sint8 spi_data_rsp(uint8 cmd)
{
    3738:	b590      	push	{r4, r7, lr}
    373a:	b085      	sub	sp, #20
    373c:	af00      	add	r7, sp, #0
    373e:	0002      	movs	r2, r0
    3740:	1dfb      	adds	r3, r7, #7
    3742:	701a      	strb	r2, [r3, #0]
	uint8 len;
	uint8 rsp[3];
	sint8 result = N_OK;
    3744:	230e      	movs	r3, #14
    3746:	18fb      	adds	r3, r7, r3
    3748:	2201      	movs	r2, #1
    374a:	701a      	strb	r2, [r3, #0]

    if (!gu8Crc_off)
    374c:	4b31      	ldr	r3, [pc, #196]	; (3814 <spi_data_rsp+0xdc>)
    374e:	781b      	ldrb	r3, [r3, #0]
    3750:	2b00      	cmp	r3, #0
    3752:	d104      	bne.n	375e <spi_data_rsp+0x26>
		len = 2;
    3754:	230f      	movs	r3, #15
    3756:	18fb      	adds	r3, r7, r3
    3758:	2202      	movs	r2, #2
    375a:	701a      	strb	r2, [r3, #0]
    375c:	e003      	b.n	3766 <spi_data_rsp+0x2e>
	else
		len = 3;
    375e:	230f      	movs	r3, #15
    3760:	18fb      	adds	r3, r7, r3
    3762:	2203      	movs	r2, #3
    3764:	701a      	strb	r2, [r3, #0]

	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    3766:	230f      	movs	r3, #15
    3768:	18fb      	adds	r3, r7, r3
    376a:	781b      	ldrb	r3, [r3, #0]
    376c:	b29a      	uxth	r2, r3
    376e:	2308      	movs	r3, #8
    3770:	18fb      	adds	r3, r7, r3
    3772:	0011      	movs	r1, r2
    3774:	0018      	movs	r0, r3
    3776:	4b28      	ldr	r3, [pc, #160]	; (3818 <spi_data_rsp+0xe0>)
    3778:	4798      	blx	r3
    377a:	1e03      	subs	r3, r0, #0
    377c:	d013      	beq.n	37a6 <spi_data_rsp+0x6e>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    377e:	233c      	movs	r3, #60	; 0x3c
    3780:	33ff      	adds	r3, #255	; 0xff
    3782:	001a      	movs	r2, r3
    3784:	4925      	ldr	r1, [pc, #148]	; (381c <spi_data_rsp+0xe4>)
    3786:	4b26      	ldr	r3, [pc, #152]	; (3820 <spi_data_rsp+0xe8>)
    3788:	0018      	movs	r0, r3
    378a:	4b26      	ldr	r3, [pc, #152]	; (3824 <spi_data_rsp+0xec>)
    378c:	4798      	blx	r3
    378e:	4b26      	ldr	r3, [pc, #152]	; (3828 <spi_data_rsp+0xf0>)
    3790:	0018      	movs	r0, r3
    3792:	4b26      	ldr	r3, [pc, #152]	; (382c <spi_data_rsp+0xf4>)
    3794:	4798      	blx	r3
    3796:	200d      	movs	r0, #13
    3798:	4b25      	ldr	r3, [pc, #148]	; (3830 <spi_data_rsp+0xf8>)
    379a:	4798      	blx	r3
		result = N_FAIL;
    379c:	230e      	movs	r3, #14
    379e:	18fb      	adds	r3, r7, r3
    37a0:	2200      	movs	r2, #0
    37a2:	701a      	strb	r2, [r3, #0]
		goto _fail_;
    37a4:	e02e      	b.n	3804 <spi_data_rsp+0xcc>
	}
		
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    37a6:	230f      	movs	r3, #15
    37a8:	18fb      	adds	r3, r7, r3
    37aa:	781b      	ldrb	r3, [r3, #0]
    37ac:	3b01      	subs	r3, #1
    37ae:	2208      	movs	r2, #8
    37b0:	18ba      	adds	r2, r7, r2
    37b2:	5cd3      	ldrb	r3, [r2, r3]
    37b4:	2b00      	cmp	r3, #0
    37b6:	d108      	bne.n	37ca <spi_data_rsp+0x92>
    37b8:	230f      	movs	r3, #15
    37ba:	18fb      	adds	r3, r7, r3
    37bc:	781b      	ldrb	r3, [r3, #0]
    37be:	3b02      	subs	r3, #2
    37c0:	2208      	movs	r2, #8
    37c2:	18ba      	adds	r2, r7, r2
    37c4:	5cd3      	ldrb	r3, [r2, r3]
    37c6:	2bc3      	cmp	r3, #195	; 0xc3
    37c8:	d01c      	beq.n	3804 <spi_data_rsp+0xcc>
	{
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    37ca:	23a1      	movs	r3, #161	; 0xa1
    37cc:	005a      	lsls	r2, r3, #1
    37ce:	4913      	ldr	r1, [pc, #76]	; (381c <spi_data_rsp+0xe4>)
    37d0:	4b13      	ldr	r3, [pc, #76]	; (3820 <spi_data_rsp+0xe8>)
    37d2:	0018      	movs	r0, r3
    37d4:	4b13      	ldr	r3, [pc, #76]	; (3824 <spi_data_rsp+0xec>)
    37d6:	4798      	blx	r3
    37d8:	2308      	movs	r3, #8
    37da:	18fb      	adds	r3, r7, r3
    37dc:	781b      	ldrb	r3, [r3, #0]
    37de:	0019      	movs	r1, r3
    37e0:	2308      	movs	r3, #8
    37e2:	18fb      	adds	r3, r7, r3
    37e4:	785b      	ldrb	r3, [r3, #1]
    37e6:	001a      	movs	r2, r3
    37e8:	2308      	movs	r3, #8
    37ea:	18fb      	adds	r3, r7, r3
    37ec:	789b      	ldrb	r3, [r3, #2]
    37ee:	4811      	ldr	r0, [pc, #68]	; (3834 <spi_data_rsp+0xfc>)
    37f0:	4c0c      	ldr	r4, [pc, #48]	; (3824 <spi_data_rsp+0xec>)
    37f2:	47a0      	blx	r4
    37f4:	200d      	movs	r0, #13
    37f6:	4b0e      	ldr	r3, [pc, #56]	; (3830 <spi_data_rsp+0xf8>)
    37f8:	4798      	blx	r3
		result = N_FAIL;
    37fa:	230e      	movs	r3, #14
    37fc:	18fb      	adds	r3, r7, r3
    37fe:	2200      	movs	r2, #0
    3800:	701a      	strb	r2, [r3, #0]
		goto _fail_;
    3802:	46c0      	nop			; (mov r8, r8)
	}
_fail_:

	return result;
    3804:	230e      	movs	r3, #14
    3806:	18fb      	adds	r3, r7, r3
    3808:	781b      	ldrb	r3, [r3, #0]
    380a:	b25b      	sxtb	r3, r3
}
    380c:	0018      	movs	r0, r3
    380e:	46bd      	mov	sp, r7
    3810:	b005      	add	sp, #20
    3812:	bd90      	pop	{r4, r7, pc}
    3814:	20000214 	.word	0x20000214
    3818:	000032ed 	.word	0x000032ed
    381c:	00010cdc 	.word	0x00010cdc
    3820:	00010740 	.word	0x00010740
    3824:	0000e7d1 	.word	0x0000e7d1
    3828:	00010780 	.word	0x00010780
    382c:	0000e8ed 	.word	0x0000e8ed
    3830:	0000e805 	.word	0x0000e805
    3834:	000107a0 	.word	0x000107a0

00003838 <spi_cmd_rsp>:

static sint8 spi_cmd_rsp(uint8 cmd)
{
    3838:	b580      	push	{r7, lr}
    383a:	b084      	sub	sp, #16
    383c:	af00      	add	r7, sp, #0
    383e:	0002      	movs	r2, r0
    3840:	1dfb      	adds	r3, r7, #7
    3842:	701a      	strb	r2, [r3, #0]
	uint8 rsp;
	sint8 result = N_OK;
    3844:	230f      	movs	r3, #15
    3846:	18fb      	adds	r3, r7, r3
    3848:	2201      	movs	r2, #1
    384a:	701a      	strb	r2, [r3, #0]
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    384c:	1dfb      	adds	r3, r7, #7
    384e:	781b      	ldrb	r3, [r3, #0]
    3850:	2bcf      	cmp	r3, #207	; 0xcf
    3852:	d007      	beq.n	3864 <spi_cmd_rsp+0x2c>
    3854:	1dfb      	adds	r3, r7, #7
    3856:	781b      	ldrb	r3, [r3, #0]
    3858:	2bc5      	cmp	r3, #197	; 0xc5
    385a:	d003      	beq.n	3864 <spi_cmd_rsp+0x2c>
		 (cmd == CMD_TERMINATE) ||
    385c:	1dfb      	adds	r3, r7, #7
    385e:	781b      	ldrb	r3, [r3, #0]
    3860:	2bc6      	cmp	r3, #198	; 0xc6
    3862:	d10c      	bne.n	387e <spi_cmd_rsp+0x46>
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    3864:	230d      	movs	r3, #13
    3866:	18fb      	adds	r3, r7, r3
    3868:	2101      	movs	r1, #1
    386a:	0018      	movs	r0, r3
    386c:	4b39      	ldr	r3, [pc, #228]	; (3954 <spi_cmd_rsp+0x11c>)
    386e:	4798      	blx	r3
    3870:	1e03      	subs	r3, r0, #0
    3872:	d004      	beq.n	387e <spi_cmd_rsp+0x46>
			result = N_FAIL;
    3874:	230f      	movs	r3, #15
    3876:	18fb      	adds	r3, r7, r3
    3878:	2200      	movs	r2, #0
    387a:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    387c:	e061      	b.n	3942 <spi_cmd_rsp+0x10a>
		}
	}

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
    387e:	230e      	movs	r3, #14
    3880:	18fb      	adds	r3, r7, r3
    3882:	220a      	movs	r2, #10
    3884:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    3886:	230d      	movs	r3, #13
    3888:	18fb      	adds	r3, r7, r3
    388a:	2101      	movs	r1, #1
    388c:	0018      	movs	r0, r3
    388e:	4b31      	ldr	r3, [pc, #196]	; (3954 <spi_cmd_rsp+0x11c>)
    3890:	4798      	blx	r3
    3892:	1e03      	subs	r3, r0, #0
    3894:	d012      	beq.n	38bc <spi_cmd_rsp+0x84>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    3896:	23b1      	movs	r3, #177	; 0xb1
    3898:	005a      	lsls	r2, r3, #1
    389a:	492f      	ldr	r1, [pc, #188]	; (3958 <spi_cmd_rsp+0x120>)
    389c:	4b2f      	ldr	r3, [pc, #188]	; (395c <spi_cmd_rsp+0x124>)
    389e:	0018      	movs	r0, r3
    38a0:	4b2f      	ldr	r3, [pc, #188]	; (3960 <spi_cmd_rsp+0x128>)
    38a2:	4798      	blx	r3
    38a4:	4b2f      	ldr	r3, [pc, #188]	; (3964 <spi_cmd_rsp+0x12c>)
    38a6:	0018      	movs	r0, r3
    38a8:	4b2f      	ldr	r3, [pc, #188]	; (3968 <spi_cmd_rsp+0x130>)
    38aa:	4798      	blx	r3
    38ac:	200d      	movs	r0, #13
    38ae:	4b2f      	ldr	r3, [pc, #188]	; (396c <spi_cmd_rsp+0x134>)
    38b0:	4798      	blx	r3
			result = N_FAIL;
    38b2:	230f      	movs	r3, #15
    38b4:	18fb      	adds	r3, r7, r3
    38b6:	2200      	movs	r2, #0
    38b8:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    38ba:	e042      	b.n	3942 <spi_cmd_rsp+0x10a>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    38bc:	230d      	movs	r3, #13
    38be:	18fb      	adds	r3, r7, r3
    38c0:	781b      	ldrb	r3, [r3, #0]
    38c2:	1dfa      	adds	r2, r7, #7
    38c4:	7812      	ldrb	r2, [r2, #0]
    38c6:	429a      	cmp	r2, r3
    38c8:	d00b      	beq.n	38e2 <spi_cmd_rsp+0xaa>
    38ca:	230e      	movs	r3, #14
    38cc:	18fb      	adds	r3, r7, r3
    38ce:	781b      	ldrb	r3, [r3, #0]
    38d0:	b25b      	sxtb	r3, r3
    38d2:	b2da      	uxtb	r2, r3
    38d4:	3a01      	subs	r2, #1
    38d6:	b2d1      	uxtb	r1, r2
    38d8:	220e      	movs	r2, #14
    38da:	18ba      	adds	r2, r7, r2
    38dc:	7011      	strb	r1, [r2, #0]
    38de:	2b00      	cmp	r3, #0
    38e0:	dcd1      	bgt.n	3886 <spi_cmd_rsp+0x4e>

	/**
		State response
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
    38e2:	230e      	movs	r3, #14
    38e4:	18fb      	adds	r3, r7, r3
    38e6:	220a      	movs	r2, #10
    38e8:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    38ea:	230d      	movs	r3, #13
    38ec:	18fb      	adds	r3, r7, r3
    38ee:	2101      	movs	r1, #1
    38f0:	0018      	movs	r0, r3
    38f2:	4b18      	ldr	r3, [pc, #96]	; (3954 <spi_cmd_rsp+0x11c>)
    38f4:	4798      	blx	r3
    38f6:	1e03      	subs	r3, r0, #0
    38f8:	d012      	beq.n	3920 <spi_cmd_rsp+0xe8>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    38fa:	23b8      	movs	r3, #184	; 0xb8
    38fc:	005a      	lsls	r2, r3, #1
    38fe:	4916      	ldr	r1, [pc, #88]	; (3958 <spi_cmd_rsp+0x120>)
    3900:	4b16      	ldr	r3, [pc, #88]	; (395c <spi_cmd_rsp+0x124>)
    3902:	0018      	movs	r0, r3
    3904:	4b16      	ldr	r3, [pc, #88]	; (3960 <spi_cmd_rsp+0x128>)
    3906:	4798      	blx	r3
    3908:	4b16      	ldr	r3, [pc, #88]	; (3964 <spi_cmd_rsp+0x12c>)
    390a:	0018      	movs	r0, r3
    390c:	4b16      	ldr	r3, [pc, #88]	; (3968 <spi_cmd_rsp+0x130>)
    390e:	4798      	blx	r3
    3910:	200d      	movs	r0, #13
    3912:	4b16      	ldr	r3, [pc, #88]	; (396c <spi_cmd_rsp+0x134>)
    3914:	4798      	blx	r3
			result = N_FAIL;
    3916:	230f      	movs	r3, #15
    3918:	18fb      	adds	r3, r7, r3
    391a:	2200      	movs	r2, #0
    391c:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    391e:	e010      	b.n	3942 <spi_cmd_rsp+0x10a>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    3920:	230d      	movs	r3, #13
    3922:	18fb      	adds	r3, r7, r3
    3924:	781b      	ldrb	r3, [r3, #0]
    3926:	2b00      	cmp	r3, #0
    3928:	d00b      	beq.n	3942 <spi_cmd_rsp+0x10a>
    392a:	230e      	movs	r3, #14
    392c:	18fb      	adds	r3, r7, r3
    392e:	781b      	ldrb	r3, [r3, #0]
    3930:	b25b      	sxtb	r3, r3
    3932:	b2da      	uxtb	r2, r3
    3934:	3a01      	subs	r2, #1
    3936:	b2d1      	uxtb	r1, r2
    3938:	220e      	movs	r2, #14
    393a:	18ba      	adds	r2, r7, r2
    393c:	7011      	strb	r1, [r2, #0]
    393e:	2b00      	cmp	r3, #0
    3940:	dcd3      	bgt.n	38ea <spi_cmd_rsp+0xb2>

_fail_:

	return result;
    3942:	230f      	movs	r3, #15
    3944:	18fb      	adds	r3, r7, r3
    3946:	781b      	ldrb	r3, [r3, #0]
    3948:	b25b      	sxtb	r3, r3
}
    394a:	0018      	movs	r0, r3
    394c:	46bd      	mov	sp, r7
    394e:	b004      	add	sp, #16
    3950:	bd80      	pop	{r7, pc}
    3952:	46c0      	nop			; (mov r8, r8)
    3954:	000032ed 	.word	0x000032ed
    3958:	00010cec 	.word	0x00010cec
    395c:	00010740 	.word	0x00010740
    3960:	0000e7d1 	.word	0x0000e7d1
    3964:	000107d0 	.word	0x000107d0
    3968:	0000e8ed 	.word	0x0000e8ed
    396c:	0000e805 	.word	0x0000e805

00003970 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    3970:	b580      	push	{r7, lr}
    3972:	b086      	sub	sp, #24
    3974:	af00      	add	r7, sp, #0
    3976:	6078      	str	r0, [r7, #4]
    3978:	0008      	movs	r0, r1
    397a:	0011      	movs	r1, r2
    397c:	1cbb      	adds	r3, r7, #2
    397e:	1c02      	adds	r2, r0, #0
    3980:	801a      	strh	r2, [r3, #0]
    3982:	1c7b      	adds	r3, r7, #1
    3984:	1c0a      	adds	r2, r1, #0
    3986:	701a      	strb	r2, [r3, #0]
	sint16 retry, ix, nbytes;
	sint8 result = N_OK;
    3988:	2311      	movs	r3, #17
    398a:	18fb      	adds	r3, r7, r3
    398c:	2201      	movs	r2, #1
    398e:	701a      	strb	r2, [r3, #0]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    3990:	2314      	movs	r3, #20
    3992:	18fb      	adds	r3, r7, r3
    3994:	2200      	movs	r2, #0
    3996:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    3998:	1cbb      	adds	r3, r7, #2
    399a:	881a      	ldrh	r2, [r3, #0]
    399c:	2380      	movs	r3, #128	; 0x80
    399e:	019b      	lsls	r3, r3, #6
    39a0:	429a      	cmp	r2, r3
    39a2:	d805      	bhi.n	39b0 <spi_data_read+0x40>
			nbytes = sz;
    39a4:	2312      	movs	r3, #18
    39a6:	18fb      	adds	r3, r7, r3
    39a8:	1cba      	adds	r2, r7, #2
    39aa:	8812      	ldrh	r2, [r2, #0]
    39ac:	801a      	strh	r2, [r3, #0]
    39ae:	e004      	b.n	39ba <spi_data_read+0x4a>
		else
			nbytes = DATA_PKT_SZ;
    39b0:	2312      	movs	r3, #18
    39b2:	18fb      	adds	r3, r7, r3
    39b4:	2280      	movs	r2, #128	; 0x80
    39b6:	0192      	lsls	r2, r2, #6
    39b8:	801a      	strh	r2, [r3, #0]

		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
    39ba:	2316      	movs	r3, #22
    39bc:	18fb      	adds	r3, r7, r3
    39be:	220a      	movs	r2, #10
    39c0:	801a      	strh	r2, [r3, #0]
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    39c2:	230b      	movs	r3, #11
    39c4:	18fb      	adds	r3, r7, r3
    39c6:	2101      	movs	r1, #1
    39c8:	0018      	movs	r0, r3
    39ca:	4b5c      	ldr	r3, [pc, #368]	; (3b3c <spi_data_read+0x1cc>)
    39cc:	4798      	blx	r3
    39ce:	1e03      	subs	r3, r0, #0
    39d0:	d011      	beq.n	39f6 <spi_data_read+0x86>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    39d2:	4a5b      	ldr	r2, [pc, #364]	; (3b40 <spi_data_read+0x1d0>)
    39d4:	495b      	ldr	r1, [pc, #364]	; (3b44 <spi_data_read+0x1d4>)
    39d6:	4b5c      	ldr	r3, [pc, #368]	; (3b48 <spi_data_read+0x1d8>)
    39d8:	0018      	movs	r0, r3
    39da:	4b5c      	ldr	r3, [pc, #368]	; (3b4c <spi_data_read+0x1dc>)
    39dc:	4798      	blx	r3
    39de:	4b5c      	ldr	r3, [pc, #368]	; (3b50 <spi_data_read+0x1e0>)
    39e0:	0018      	movs	r0, r3
    39e2:	4b5c      	ldr	r3, [pc, #368]	; (3b54 <spi_data_read+0x1e4>)
    39e4:	4798      	blx	r3
    39e6:	200d      	movs	r0, #13
    39e8:	4b5b      	ldr	r3, [pc, #364]	; (3b58 <spi_data_read+0x1e8>)
    39ea:	4798      	blx	r3
				result = N_FAIL;
    39ec:	2311      	movs	r3, #17
    39ee:	18fb      	adds	r3, r7, r3
    39f0:	2200      	movs	r2, #0
    39f2:	701a      	strb	r2, [r3, #0]
				break;
    39f4:	e017      	b.n	3a26 <spi_data_read+0xb6>
			}
			if (((rsp >> 4) & 0xf) == 0xf)
    39f6:	230b      	movs	r3, #11
    39f8:	18fb      	adds	r3, r7, r3
    39fa:	781b      	ldrb	r3, [r3, #0]
    39fc:	091b      	lsrs	r3, r3, #4
    39fe:	b2db      	uxtb	r3, r3
    3a00:	001a      	movs	r2, r3
    3a02:	230f      	movs	r3, #15
    3a04:	4013      	ands	r3, r2
    3a06:	2b0f      	cmp	r3, #15
    3a08:	d00c      	beq.n	3a24 <spi_data_read+0xb4>
				break;
		} while (retry--);
    3a0a:	2316      	movs	r3, #22
    3a0c:	18fb      	adds	r3, r7, r3
    3a0e:	2200      	movs	r2, #0
    3a10:	5e9b      	ldrsh	r3, [r3, r2]
    3a12:	b29a      	uxth	r2, r3
    3a14:	3a01      	subs	r2, #1
    3a16:	b291      	uxth	r1, r2
    3a18:	2216      	movs	r2, #22
    3a1a:	18ba      	adds	r2, r7, r2
    3a1c:	8011      	strh	r1, [r2, #0]
    3a1e:	2b00      	cmp	r3, #0
    3a20:	d1cf      	bne.n	39c2 <spi_data_read+0x52>
    3a22:	e000      	b.n	3a26 <spi_data_read+0xb6>
				break;
    3a24:	46c0      	nop			; (mov r8, r8)

		if (result == N_FAIL)
    3a26:	2311      	movs	r3, #17
    3a28:	18fb      	adds	r3, r7, r3
    3a2a:	781b      	ldrb	r3, [r3, #0]
    3a2c:	b25b      	sxtb	r3, r3
    3a2e:	2b00      	cmp	r3, #0
    3a30:	d100      	bne.n	3a34 <spi_data_read+0xc4>
    3a32:	e079      	b.n	3b28 <spi_data_read+0x1b8>
			break;

		if (retry <= 0) {
    3a34:	2316      	movs	r3, #22
    3a36:	18fb      	adds	r3, r7, r3
    3a38:	2200      	movs	r2, #0
    3a3a:	5e9b      	ldrsh	r3, [r3, r2]
    3a3c:	2b00      	cmp	r3, #0
    3a3e:	dc16      	bgt.n	3a6e <spi_data_read+0xfe>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    3a40:	4a46      	ldr	r2, [pc, #280]	; (3b5c <spi_data_read+0x1ec>)
    3a42:	4940      	ldr	r1, [pc, #256]	; (3b44 <spi_data_read+0x1d4>)
    3a44:	4b40      	ldr	r3, [pc, #256]	; (3b48 <spi_data_read+0x1d8>)
    3a46:	0018      	movs	r0, r3
    3a48:	4b40      	ldr	r3, [pc, #256]	; (3b4c <spi_data_read+0x1dc>)
    3a4a:	4798      	blx	r3
    3a4c:	230b      	movs	r3, #11
    3a4e:	18fb      	adds	r3, r7, r3
    3a50:	781b      	ldrb	r3, [r3, #0]
    3a52:	001a      	movs	r2, r3
    3a54:	4b42      	ldr	r3, [pc, #264]	; (3b60 <spi_data_read+0x1f0>)
    3a56:	0011      	movs	r1, r2
    3a58:	0018      	movs	r0, r3
    3a5a:	4b3c      	ldr	r3, [pc, #240]	; (3b4c <spi_data_read+0x1dc>)
    3a5c:	4798      	blx	r3
    3a5e:	200d      	movs	r0, #13
    3a60:	4b3d      	ldr	r3, [pc, #244]	; (3b58 <spi_data_read+0x1e8>)
    3a62:	4798      	blx	r3
			result = N_FAIL;
    3a64:	2311      	movs	r3, #17
    3a66:	18fb      	adds	r3, r7, r3
    3a68:	2200      	movs	r2, #0
    3a6a:	701a      	strb	r2, [r3, #0]
			break;
    3a6c:	e05d      	b.n	3b2a <spi_data_read+0x1ba>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    3a6e:	2314      	movs	r3, #20
    3a70:	18fb      	adds	r3, r7, r3
    3a72:	2200      	movs	r2, #0
    3a74:	5e9b      	ldrsh	r3, [r3, r2]
    3a76:	687a      	ldr	r2, [r7, #4]
    3a78:	18d2      	adds	r2, r2, r3
    3a7a:	2312      	movs	r3, #18
    3a7c:	18fb      	adds	r3, r7, r3
    3a7e:	881b      	ldrh	r3, [r3, #0]
    3a80:	0019      	movs	r1, r3
    3a82:	0010      	movs	r0, r2
    3a84:	4b2d      	ldr	r3, [pc, #180]	; (3b3c <spi_data_read+0x1cc>)
    3a86:	4798      	blx	r3
    3a88:	1e03      	subs	r3, r0, #0
    3a8a:	d012      	beq.n	3ab2 <spi_data_read+0x142>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    3a8c:	23c5      	movs	r3, #197	; 0xc5
    3a8e:	009a      	lsls	r2, r3, #2
    3a90:	492c      	ldr	r1, [pc, #176]	; (3b44 <spi_data_read+0x1d4>)
    3a92:	4b2d      	ldr	r3, [pc, #180]	; (3b48 <spi_data_read+0x1d8>)
    3a94:	0018      	movs	r0, r3
    3a96:	4b2d      	ldr	r3, [pc, #180]	; (3b4c <spi_data_read+0x1dc>)
    3a98:	4798      	blx	r3
    3a9a:	4b32      	ldr	r3, [pc, #200]	; (3b64 <spi_data_read+0x1f4>)
    3a9c:	0018      	movs	r0, r3
    3a9e:	4b2d      	ldr	r3, [pc, #180]	; (3b54 <spi_data_read+0x1e4>)
    3aa0:	4798      	blx	r3
    3aa2:	200d      	movs	r0, #13
    3aa4:	4b2c      	ldr	r3, [pc, #176]	; (3b58 <spi_data_read+0x1e8>)
    3aa6:	4798      	blx	r3
			result = N_FAIL;
    3aa8:	2311      	movs	r3, #17
    3aaa:	18fb      	adds	r3, r7, r3
    3aac:	2200      	movs	r2, #0
    3aae:	701a      	strb	r2, [r3, #0]
			break;
    3ab0:	e03b      	b.n	3b2a <spi_data_read+0x1ba>
		}
		if(!clockless)
    3ab2:	1c7b      	adds	r3, r7, #1
    3ab4:	781b      	ldrb	r3, [r3, #0]
    3ab6:	2b00      	cmp	r3, #0
    3ab8:	d11d      	bne.n	3af6 <spi_data_read+0x186>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
    3aba:	4b2b      	ldr	r3, [pc, #172]	; (3b68 <spi_data_read+0x1f8>)
    3abc:	781b      	ldrb	r3, [r3, #0]
    3abe:	2b00      	cmp	r3, #0
    3ac0:	d119      	bne.n	3af6 <spi_data_read+0x186>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    3ac2:	230c      	movs	r3, #12
    3ac4:	18fb      	adds	r3, r7, r3
    3ac6:	2102      	movs	r1, #2
    3ac8:	0018      	movs	r0, r3
    3aca:	4b1c      	ldr	r3, [pc, #112]	; (3b3c <spi_data_read+0x1cc>)
    3acc:	4798      	blx	r3
    3ace:	1e03      	subs	r3, r0, #0
    3ad0:	d011      	beq.n	3af6 <spi_data_read+0x186>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    3ad2:	4a26      	ldr	r2, [pc, #152]	; (3b6c <spi_data_read+0x1fc>)
    3ad4:	491b      	ldr	r1, [pc, #108]	; (3b44 <spi_data_read+0x1d4>)
    3ad6:	4b1c      	ldr	r3, [pc, #112]	; (3b48 <spi_data_read+0x1d8>)
    3ad8:	0018      	movs	r0, r3
    3ada:	4b1c      	ldr	r3, [pc, #112]	; (3b4c <spi_data_read+0x1dc>)
    3adc:	4798      	blx	r3
    3ade:	4b24      	ldr	r3, [pc, #144]	; (3b70 <spi_data_read+0x200>)
    3ae0:	0018      	movs	r0, r3
    3ae2:	4b1c      	ldr	r3, [pc, #112]	; (3b54 <spi_data_read+0x1e4>)
    3ae4:	4798      	blx	r3
    3ae6:	200d      	movs	r0, #13
    3ae8:	4b1b      	ldr	r3, [pc, #108]	; (3b58 <spi_data_read+0x1e8>)
    3aea:	4798      	blx	r3
					result = N_FAIL;
    3aec:	2311      	movs	r3, #17
    3aee:	18fb      	adds	r3, r7, r3
    3af0:	2200      	movs	r2, #0
    3af2:	701a      	strb	r2, [r3, #0]
					break;
    3af4:	e019      	b.n	3b2a <spi_data_read+0x1ba>
				}
			}
		}
		ix += nbytes;
    3af6:	2314      	movs	r3, #20
    3af8:	18fb      	adds	r3, r7, r3
    3afa:	881a      	ldrh	r2, [r3, #0]
    3afc:	2312      	movs	r3, #18
    3afe:	18fb      	adds	r3, r7, r3
    3b00:	881b      	ldrh	r3, [r3, #0]
    3b02:	18d3      	adds	r3, r2, r3
    3b04:	b29a      	uxth	r2, r3
    3b06:	2314      	movs	r3, #20
    3b08:	18fb      	adds	r3, r7, r3
    3b0a:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    3b0c:	2312      	movs	r3, #18
    3b0e:	18fb      	adds	r3, r7, r3
    3b10:	881a      	ldrh	r2, [r3, #0]
    3b12:	1cbb      	adds	r3, r7, #2
    3b14:	1cb9      	adds	r1, r7, #2
    3b16:	8809      	ldrh	r1, [r1, #0]
    3b18:	1a8a      	subs	r2, r1, r2
    3b1a:	801a      	strh	r2, [r3, #0]

	} while (sz);
    3b1c:	1cbb      	adds	r3, r7, #2
    3b1e:	881b      	ldrh	r3, [r3, #0]
    3b20:	2b00      	cmp	r3, #0
    3b22:	d000      	beq.n	3b26 <spi_data_read+0x1b6>
    3b24:	e738      	b.n	3998 <spi_data_read+0x28>
    3b26:	e000      	b.n	3b2a <spi_data_read+0x1ba>
			break;
    3b28:	46c0      	nop			; (mov r8, r8)

	return result;
    3b2a:	2311      	movs	r3, #17
    3b2c:	18fb      	adds	r3, r7, r3
    3b2e:	781b      	ldrb	r3, [r3, #0]
    3b30:	b25b      	sxtb	r3, r3
}
    3b32:	0018      	movs	r0, r3
    3b34:	46bd      	mov	sp, r7
    3b36:	b006      	add	sp, #24
    3b38:	bd80      	pop	{r7, pc}
    3b3a:	46c0      	nop			; (mov r8, r8)
    3b3c:	000032ed 	.word	0x000032ed
    3b40:	000002ff 	.word	0x000002ff
    3b44:	00010cf8 	.word	0x00010cf8
    3b48:	00010740 	.word	0x00010740
    3b4c:	0000e7d1 	.word	0x0000e7d1
    3b50:	00010804 	.word	0x00010804
    3b54:	0000e8ed 	.word	0x0000e8ed
    3b58:	0000e805 	.word	0x0000e805
    3b5c:	0000030b 	.word	0x0000030b
    3b60:	00010838 	.word	0x00010838
    3b64:	00010868 	.word	0x00010868
    3b68:	20000214 	.word	0x20000214
    3b6c:	0000031f 	.word	0x0000031f
    3b70:	00010898 	.word	0x00010898

00003b74 <spi_data_write>:

static sint8 spi_data_write(uint8 *b, uint16 sz)
{
    3b74:	b580      	push	{r7, lr}
    3b76:	b086      	sub	sp, #24
    3b78:	af00      	add	r7, sp, #0
    3b7a:	6078      	str	r0, [r7, #4]
    3b7c:	000a      	movs	r2, r1
    3b7e:	1cbb      	adds	r3, r7, #2
    3b80:	801a      	strh	r2, [r3, #0]
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
    3b82:	2313      	movs	r3, #19
    3b84:	18fb      	adds	r3, r7, r3
    3b86:	2201      	movs	r2, #1
    3b88:	701a      	strb	r2, [r3, #0]
	uint8 cmd, order, crc[2] = {0};
    3b8a:	230c      	movs	r3, #12
    3b8c:	18fb      	adds	r3, r7, r3
    3b8e:	2200      	movs	r2, #0
    3b90:	801a      	strh	r2, [r3, #0]
	//uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    3b92:	2316      	movs	r3, #22
    3b94:	18fb      	adds	r3, r7, r3
    3b96:	2200      	movs	r2, #0
    3b98:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    3b9a:	1cbb      	adds	r3, r7, #2
    3b9c:	881a      	ldrh	r2, [r3, #0]
    3b9e:	2380      	movs	r3, #128	; 0x80
    3ba0:	019b      	lsls	r3, r3, #6
    3ba2:	429a      	cmp	r2, r3
    3ba4:	d805      	bhi.n	3bb2 <spi_data_write+0x3e>
			nbytes = sz;
    3ba6:	2314      	movs	r3, #20
    3ba8:	18fb      	adds	r3, r7, r3
    3baa:	1cba      	adds	r2, r7, #2
    3bac:	8812      	ldrh	r2, [r2, #0]
    3bae:	801a      	strh	r2, [r3, #0]
    3bb0:	e004      	b.n	3bbc <spi_data_write+0x48>
		else
			nbytes = DATA_PKT_SZ;
    3bb2:	2314      	movs	r3, #20
    3bb4:	18fb      	adds	r3, r7, r3
    3bb6:	2280      	movs	r2, #128	; 0x80
    3bb8:	0192      	lsls	r2, r2, #6
    3bba:	801a      	strh	r2, [r3, #0]

		/**
			Write command
		**/
		cmd = 0xf0;
    3bbc:	2311      	movs	r3, #17
    3bbe:	18fb      	adds	r3, r7, r3
    3bc0:	22f0      	movs	r2, #240	; 0xf0
    3bc2:	701a      	strb	r2, [r3, #0]
		if (ix == 0)  {
    3bc4:	2316      	movs	r3, #22
    3bc6:	18fb      	adds	r3, r7, r3
    3bc8:	2200      	movs	r2, #0
    3bca:	5e9b      	ldrsh	r3, [r3, r2]
    3bcc:	2b00      	cmp	r3, #0
    3bce:	d10f      	bne.n	3bf0 <spi_data_write+0x7c>
			if (sz <= DATA_PKT_SZ)
    3bd0:	1cbb      	adds	r3, r7, #2
    3bd2:	881a      	ldrh	r2, [r3, #0]
    3bd4:	2380      	movs	r3, #128	; 0x80
    3bd6:	019b      	lsls	r3, r3, #6
    3bd8:	429a      	cmp	r2, r3
    3bda:	d804      	bhi.n	3be6 <spi_data_write+0x72>
				order = 0x3;
    3bdc:	2312      	movs	r3, #18
    3bde:	18fb      	adds	r3, r7, r3
    3be0:	2203      	movs	r2, #3
    3be2:	701a      	strb	r2, [r3, #0]
    3be4:	e013      	b.n	3c0e <spi_data_write+0x9a>
			else
				order = 0x1;
    3be6:	2312      	movs	r3, #18
    3be8:	18fb      	adds	r3, r7, r3
    3bea:	2201      	movs	r2, #1
    3bec:	701a      	strb	r2, [r3, #0]
    3bee:	e00e      	b.n	3c0e <spi_data_write+0x9a>
		} else {
			if (sz <= DATA_PKT_SZ)
    3bf0:	1cbb      	adds	r3, r7, #2
    3bf2:	881a      	ldrh	r2, [r3, #0]
    3bf4:	2380      	movs	r3, #128	; 0x80
    3bf6:	019b      	lsls	r3, r3, #6
    3bf8:	429a      	cmp	r2, r3
    3bfa:	d804      	bhi.n	3c06 <spi_data_write+0x92>
				order = 0x3;
    3bfc:	2312      	movs	r3, #18
    3bfe:	18fb      	adds	r3, r7, r3
    3c00:	2203      	movs	r2, #3
    3c02:	701a      	strb	r2, [r3, #0]
    3c04:	e003      	b.n	3c0e <spi_data_write+0x9a>
			else
				order = 0x2;
    3c06:	2312      	movs	r3, #18
    3c08:	18fb      	adds	r3, r7, r3
    3c0a:	2202      	movs	r2, #2
    3c0c:	701a      	strb	r2, [r3, #0]
		}
		cmd |= order;
    3c0e:	2311      	movs	r3, #17
    3c10:	18fb      	adds	r3, r7, r3
    3c12:	781a      	ldrb	r2, [r3, #0]
    3c14:	2312      	movs	r3, #18
    3c16:	18fb      	adds	r3, r7, r3
    3c18:	781b      	ldrb	r3, [r3, #0]
    3c1a:	4313      	orrs	r3, r2
    3c1c:	b2da      	uxtb	r2, r3
    3c1e:	2311      	movs	r3, #17
    3c20:	18fb      	adds	r3, r7, r3
    3c22:	701a      	strb	r2, [r3, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    3c24:	2311      	movs	r3, #17
    3c26:	18fb      	adds	r3, r7, r3
    3c28:	2101      	movs	r1, #1
    3c2a:	0018      	movs	r0, r3
    3c2c:	4b3a      	ldr	r3, [pc, #232]	; (3d18 <spi_data_write+0x1a4>)
    3c2e:	4798      	blx	r3
    3c30:	1e03      	subs	r3, r0, #0
    3c32:	d012      	beq.n	3c5a <spi_data_write+0xe6>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    3c34:	23d4      	movs	r3, #212	; 0xd4
    3c36:	009a      	lsls	r2, r3, #2
    3c38:	4938      	ldr	r1, [pc, #224]	; (3d1c <spi_data_write+0x1a8>)
    3c3a:	4b39      	ldr	r3, [pc, #228]	; (3d20 <spi_data_write+0x1ac>)
    3c3c:	0018      	movs	r0, r3
    3c3e:	4b39      	ldr	r3, [pc, #228]	; (3d24 <spi_data_write+0x1b0>)
    3c40:	4798      	blx	r3
    3c42:	4b39      	ldr	r3, [pc, #228]	; (3d28 <spi_data_write+0x1b4>)
    3c44:	0018      	movs	r0, r3
    3c46:	4b39      	ldr	r3, [pc, #228]	; (3d2c <spi_data_write+0x1b8>)
    3c48:	4798      	blx	r3
    3c4a:	200d      	movs	r0, #13
    3c4c:	4b38      	ldr	r3, [pc, #224]	; (3d30 <spi_data_write+0x1bc>)
    3c4e:	4798      	blx	r3
			result = N_FAIL;
    3c50:	2313      	movs	r3, #19
    3c52:	18fb      	adds	r3, r7, r3
    3c54:	2200      	movs	r2, #0
    3c56:	701a      	strb	r2, [r3, #0]
			break;
    3c58:	e056      	b.n	3d08 <spi_data_write+0x194>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    3c5a:	2316      	movs	r3, #22
    3c5c:	18fb      	adds	r3, r7, r3
    3c5e:	2200      	movs	r2, #0
    3c60:	5e9b      	ldrsh	r3, [r3, r2]
    3c62:	687a      	ldr	r2, [r7, #4]
    3c64:	18d2      	adds	r2, r2, r3
    3c66:	2314      	movs	r3, #20
    3c68:	18fb      	adds	r3, r7, r3
    3c6a:	881b      	ldrh	r3, [r3, #0]
    3c6c:	0019      	movs	r1, r3
    3c6e:	0010      	movs	r0, r2
    3c70:	4b29      	ldr	r3, [pc, #164]	; (3d18 <spi_data_write+0x1a4>)
    3c72:	4798      	blx	r3
    3c74:	1e03      	subs	r3, r0, #0
    3c76:	d011      	beq.n	3c9c <spi_data_write+0x128>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    3c78:	4a2e      	ldr	r2, [pc, #184]	; (3d34 <spi_data_write+0x1c0>)
    3c7a:	4928      	ldr	r1, [pc, #160]	; (3d1c <spi_data_write+0x1a8>)
    3c7c:	4b28      	ldr	r3, [pc, #160]	; (3d20 <spi_data_write+0x1ac>)
    3c7e:	0018      	movs	r0, r3
    3c80:	4b28      	ldr	r3, [pc, #160]	; (3d24 <spi_data_write+0x1b0>)
    3c82:	4798      	blx	r3
    3c84:	4b2c      	ldr	r3, [pc, #176]	; (3d38 <spi_data_write+0x1c4>)
    3c86:	0018      	movs	r0, r3
    3c88:	4b28      	ldr	r3, [pc, #160]	; (3d2c <spi_data_write+0x1b8>)
    3c8a:	4798      	blx	r3
    3c8c:	200d      	movs	r0, #13
    3c8e:	4b28      	ldr	r3, [pc, #160]	; (3d30 <spi_data_write+0x1bc>)
    3c90:	4798      	blx	r3
			result = N_FAIL;
    3c92:	2313      	movs	r3, #19
    3c94:	18fb      	adds	r3, r7, r3
    3c96:	2200      	movs	r2, #0
    3c98:	701a      	strb	r2, [r3, #0]
			break;
    3c9a:	e035      	b.n	3d08 <spi_data_write+0x194>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
    3c9c:	4b27      	ldr	r3, [pc, #156]	; (3d3c <spi_data_write+0x1c8>)
    3c9e:	781b      	ldrb	r3, [r3, #0]
    3ca0:	2b00      	cmp	r3, #0
    3ca2:	d119      	bne.n	3cd8 <spi_data_write+0x164>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    3ca4:	230c      	movs	r3, #12
    3ca6:	18fb      	adds	r3, r7, r3
    3ca8:	2102      	movs	r1, #2
    3caa:	0018      	movs	r0, r3
    3cac:	4b1a      	ldr	r3, [pc, #104]	; (3d18 <spi_data_write+0x1a4>)
    3cae:	4798      	blx	r3
    3cb0:	1e03      	subs	r3, r0, #0
    3cb2:	d011      	beq.n	3cd8 <spi_data_write+0x164>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    3cb4:	4a22      	ldr	r2, [pc, #136]	; (3d40 <spi_data_write+0x1cc>)
    3cb6:	4919      	ldr	r1, [pc, #100]	; (3d1c <spi_data_write+0x1a8>)
    3cb8:	4b19      	ldr	r3, [pc, #100]	; (3d20 <spi_data_write+0x1ac>)
    3cba:	0018      	movs	r0, r3
    3cbc:	4b19      	ldr	r3, [pc, #100]	; (3d24 <spi_data_write+0x1b0>)
    3cbe:	4798      	blx	r3
    3cc0:	4b20      	ldr	r3, [pc, #128]	; (3d44 <spi_data_write+0x1d0>)
    3cc2:	0018      	movs	r0, r3
    3cc4:	4b19      	ldr	r3, [pc, #100]	; (3d2c <spi_data_write+0x1b8>)
    3cc6:	4798      	blx	r3
    3cc8:	200d      	movs	r0, #13
    3cca:	4b19      	ldr	r3, [pc, #100]	; (3d30 <spi_data_write+0x1bc>)
    3ccc:	4798      	blx	r3
				result = N_FAIL;
    3cce:	2313      	movs	r3, #19
    3cd0:	18fb      	adds	r3, r7, r3
    3cd2:	2200      	movs	r2, #0
    3cd4:	701a      	strb	r2, [r3, #0]
				break;
    3cd6:	e017      	b.n	3d08 <spi_data_write+0x194>
			}
		}

		ix += nbytes;
    3cd8:	2316      	movs	r3, #22
    3cda:	18fb      	adds	r3, r7, r3
    3cdc:	881a      	ldrh	r2, [r3, #0]
    3cde:	2314      	movs	r3, #20
    3ce0:	18fb      	adds	r3, r7, r3
    3ce2:	881b      	ldrh	r3, [r3, #0]
    3ce4:	18d3      	adds	r3, r2, r3
    3ce6:	b29a      	uxth	r2, r3
    3ce8:	2316      	movs	r3, #22
    3cea:	18fb      	adds	r3, r7, r3
    3cec:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    3cee:	1cbb      	adds	r3, r7, #2
    3cf0:	1cb9      	adds	r1, r7, #2
    3cf2:	2214      	movs	r2, #20
    3cf4:	18ba      	adds	r2, r7, r2
    3cf6:	8809      	ldrh	r1, [r1, #0]
    3cf8:	8812      	ldrh	r2, [r2, #0]
    3cfa:	1a8a      	subs	r2, r1, r2
    3cfc:	801a      	strh	r2, [r3, #0]
	} while (sz);
    3cfe:	1cbb      	adds	r3, r7, #2
    3d00:	881b      	ldrh	r3, [r3, #0]
    3d02:	2b00      	cmp	r3, #0
    3d04:	d000      	beq.n	3d08 <spi_data_write+0x194>
    3d06:	e748      	b.n	3b9a <spi_data_write+0x26>


	return result;
    3d08:	2313      	movs	r3, #19
    3d0a:	18fb      	adds	r3, r7, r3
    3d0c:	781b      	ldrb	r3, [r3, #0]
    3d0e:	b25b      	sxtb	r3, r3
}
    3d10:	0018      	movs	r0, r3
    3d12:	46bd      	mov	sp, r7
    3d14:	b006      	add	sp, #24
    3d16:	bd80      	pop	{r7, pc}
    3d18:	00003331 	.word	0x00003331
    3d1c:	00010d08 	.word	0x00010d08
    3d20:	00010740 	.word	0x00010740
    3d24:	0000e7d1 	.word	0x0000e7d1
    3d28:	000108cc 	.word	0x000108cc
    3d2c:	0000e8ed 	.word	0x0000e8ed
    3d30:	0000e805 	.word	0x0000e805
    3d34:	00000359 	.word	0x00000359
    3d38:	00010904 	.word	0x00010904
    3d3c:	20000214 	.word	0x20000214
    3d40:	00000363 	.word	0x00000363
    3d44:	00010938 	.word	0x00010938

00003d48 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    3d48:	b5b0      	push	{r4, r5, r7, lr}
    3d4a:	b086      	sub	sp, #24
    3d4c:	af02      	add	r7, sp, #8
    3d4e:	6078      	str	r0, [r7, #4]
    3d50:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
    3d52:	230f      	movs	r3, #15
    3d54:	18fb      	adds	r3, r7, r3
    3d56:	220a      	movs	r2, #10
    3d58:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    3d5a:	230e      	movs	r3, #14
    3d5c:	18fb      	adds	r3, r7, r3
    3d5e:	2201      	movs	r2, #1
    3d60:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_WRITE;
    3d62:	230d      	movs	r3, #13
    3d64:	18fb      	adds	r3, r7, r3
    3d66:	22c9      	movs	r2, #201	; 0xc9
    3d68:	701a      	strb	r2, [r3, #0]
	uint8 clockless = 0;
    3d6a:	230c      	movs	r3, #12
    3d6c:	18fb      	adds	r3, r7, r3
    3d6e:	2200      	movs	r2, #0
    3d70:	701a      	strb	r2, [r3, #0]
	
_RETRY_:	
	if (addr <= 0x30)
    3d72:	687b      	ldr	r3, [r7, #4]
    3d74:	2b30      	cmp	r3, #48	; 0x30
    3d76:	d808      	bhi.n	3d8a <spi_write_reg+0x42>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
    3d78:	230d      	movs	r3, #13
    3d7a:	18fb      	adds	r3, r7, r3
    3d7c:	22c3      	movs	r2, #195	; 0xc3
    3d7e:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    3d80:	230c      	movs	r3, #12
    3d82:	18fb      	adds	r3, r7, r3
    3d84:	2201      	movs	r2, #1
    3d86:	701a      	strb	r2, [r3, #0]
    3d88:	e007      	b.n	3d9a <spi_write_reg+0x52>
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
    3d8a:	230d      	movs	r3, #13
    3d8c:	18fb      	adds	r3, r7, r3
    3d8e:	22c9      	movs	r2, #201	; 0xc9
    3d90:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    3d92:	230c      	movs	r3, #12
    3d94:	18fb      	adds	r3, r7, r3
    3d96:	2200      	movs	r2, #0
    3d98:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    3d9a:	230e      	movs	r3, #14
    3d9c:	18fc      	adds	r4, r7, r3
    3d9e:	683a      	ldr	r2, [r7, #0]
    3da0:	6879      	ldr	r1, [r7, #4]
    3da2:	230d      	movs	r3, #13
    3da4:	18fb      	adds	r3, r7, r3
    3da6:	7818      	ldrb	r0, [r3, #0]
    3da8:	230c      	movs	r3, #12
    3daa:	18fb      	adds	r3, r7, r3
    3dac:	781b      	ldrb	r3, [r3, #0]
    3dae:	9300      	str	r3, [sp, #0]
    3db0:	2304      	movs	r3, #4
    3db2:	4d3c      	ldr	r5, [pc, #240]	; (3ea4 <spi_write_reg+0x15c>)
    3db4:	47a8      	blx	r5
    3db6:	0003      	movs	r3, r0
    3db8:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    3dba:	230e      	movs	r3, #14
    3dbc:	18fb      	adds	r3, r7, r3
    3dbe:	781b      	ldrb	r3, [r3, #0]
    3dc0:	b25b      	sxtb	r3, r3
    3dc2:	2b01      	cmp	r3, #1
    3dc4:	d00f      	beq.n	3de6 <spi_write_reg+0x9e>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    3dc6:	4a38      	ldr	r2, [pc, #224]	; (3ea8 <spi_write_reg+0x160>)
    3dc8:	4938      	ldr	r1, [pc, #224]	; (3eac <spi_write_reg+0x164>)
    3dca:	4b39      	ldr	r3, [pc, #228]	; (3eb0 <spi_write_reg+0x168>)
    3dcc:	0018      	movs	r0, r3
    3dce:	4b39      	ldr	r3, [pc, #228]	; (3eb4 <spi_write_reg+0x16c>)
    3dd0:	4798      	blx	r3
    3dd2:	687a      	ldr	r2, [r7, #4]
    3dd4:	4b38      	ldr	r3, [pc, #224]	; (3eb8 <spi_write_reg+0x170>)
    3dd6:	0011      	movs	r1, r2
    3dd8:	0018      	movs	r0, r3
    3dda:	4b36      	ldr	r3, [pc, #216]	; (3eb4 <spi_write_reg+0x16c>)
    3ddc:	4798      	blx	r3
    3dde:	200d      	movs	r0, #13
    3de0:	4b36      	ldr	r3, [pc, #216]	; (3ebc <spi_write_reg+0x174>)
    3de2:	4798      	blx	r3
		goto _FAIL_;
    3de4:	e020      	b.n	3e28 <spi_write_reg+0xe0>
	}

	result = spi_cmd_rsp(cmd);
    3de6:	230e      	movs	r3, #14
    3de8:	18fc      	adds	r4, r7, r3
    3dea:	230d      	movs	r3, #13
    3dec:	18fb      	adds	r3, r7, r3
    3dee:	781b      	ldrb	r3, [r3, #0]
    3df0:	0018      	movs	r0, r3
    3df2:	4b33      	ldr	r3, [pc, #204]	; (3ec0 <spi_write_reg+0x178>)
    3df4:	4798      	blx	r3
    3df6:	0003      	movs	r3, r0
    3df8:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    3dfa:	230e      	movs	r3, #14
    3dfc:	18fb      	adds	r3, r7, r3
    3dfe:	781b      	ldrb	r3, [r3, #0]
    3e00:	b25b      	sxtb	r3, r3
    3e02:	2b01      	cmp	r3, #1
    3e04:	d010      	beq.n	3e28 <spi_write_reg+0xe0>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    3e06:	23e7      	movs	r3, #231	; 0xe7
    3e08:	009a      	lsls	r2, r3, #2
    3e0a:	4928      	ldr	r1, [pc, #160]	; (3eac <spi_write_reg+0x164>)
    3e0c:	4b28      	ldr	r3, [pc, #160]	; (3eb0 <spi_write_reg+0x168>)
    3e0e:	0018      	movs	r0, r3
    3e10:	4b28      	ldr	r3, [pc, #160]	; (3eb4 <spi_write_reg+0x16c>)
    3e12:	4798      	blx	r3
    3e14:	687a      	ldr	r2, [r7, #4]
    3e16:	4b2b      	ldr	r3, [pc, #172]	; (3ec4 <spi_write_reg+0x17c>)
    3e18:	0011      	movs	r1, r2
    3e1a:	0018      	movs	r0, r3
    3e1c:	4b25      	ldr	r3, [pc, #148]	; (3eb4 <spi_write_reg+0x16c>)
    3e1e:	4798      	blx	r3
    3e20:	200d      	movs	r0, #13
    3e22:	4b26      	ldr	r3, [pc, #152]	; (3ebc <spi_write_reg+0x174>)
    3e24:	4798      	blx	r3
		goto _FAIL_;
    3e26:	46c0      	nop			; (mov r8, r8)
		goto _FAIL_;
	}

#endif
_FAIL_:
	if(result != N_OK)
    3e28:	230e      	movs	r3, #14
    3e2a:	18fb      	adds	r3, r7, r3
    3e2c:	781b      	ldrb	r3, [r3, #0]
    3e2e:	b25b      	sxtb	r3, r3
    3e30:	2b01      	cmp	r3, #1
    3e32:	d02e      	beq.n	3e92 <spi_write_reg+0x14a>
	{
		nm_bsp_sleep(1);
    3e34:	2001      	movs	r0, #1
    3e36:	4b24      	ldr	r3, [pc, #144]	; (3ec8 <spi_write_reg+0x180>)
    3e38:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    3e3a:	2300      	movs	r3, #0
    3e3c:	9300      	str	r3, [sp, #0]
    3e3e:	2300      	movs	r3, #0
    3e40:	2200      	movs	r2, #0
    3e42:	2100      	movs	r1, #0
    3e44:	20cf      	movs	r0, #207	; 0xcf
    3e46:	4c17      	ldr	r4, [pc, #92]	; (3ea4 <spi_write_reg+0x15c>)
    3e48:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    3e4a:	20cf      	movs	r0, #207	; 0xcf
    3e4c:	4b1c      	ldr	r3, [pc, #112]	; (3ec0 <spi_write_reg+0x178>)
    3e4e:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    3e50:	4a1e      	ldr	r2, [pc, #120]	; (3ecc <spi_write_reg+0x184>)
    3e52:	4916      	ldr	r1, [pc, #88]	; (3eac <spi_write_reg+0x164>)
    3e54:	4b16      	ldr	r3, [pc, #88]	; (3eb0 <spi_write_reg+0x168>)
    3e56:	0018      	movs	r0, r3
    3e58:	4b16      	ldr	r3, [pc, #88]	; (3eb4 <spi_write_reg+0x16c>)
    3e5a:	4798      	blx	r3
    3e5c:	230f      	movs	r3, #15
    3e5e:	18fb      	adds	r3, r7, r3
    3e60:	7819      	ldrb	r1, [r3, #0]
    3e62:	683b      	ldr	r3, [r7, #0]
    3e64:	687a      	ldr	r2, [r7, #4]
    3e66:	481a      	ldr	r0, [pc, #104]	; (3ed0 <spi_write_reg+0x188>)
    3e68:	4c12      	ldr	r4, [pc, #72]	; (3eb4 <spi_write_reg+0x16c>)
    3e6a:	47a0      	blx	r4
    3e6c:	200d      	movs	r0, #13
    3e6e:	4b13      	ldr	r3, [pc, #76]	; (3ebc <spi_write_reg+0x174>)
    3e70:	4798      	blx	r3
		nm_bsp_sleep(1);
    3e72:	2001      	movs	r0, #1
    3e74:	4b14      	ldr	r3, [pc, #80]	; (3ec8 <spi_write_reg+0x180>)
    3e76:	4798      	blx	r3
		retry--;
    3e78:	230f      	movs	r3, #15
    3e7a:	18fb      	adds	r3, r7, r3
    3e7c:	781a      	ldrb	r2, [r3, #0]
    3e7e:	230f      	movs	r3, #15
    3e80:	18fb      	adds	r3, r7, r3
    3e82:	3a01      	subs	r2, #1
    3e84:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    3e86:	230f      	movs	r3, #15
    3e88:	18fb      	adds	r3, r7, r3
    3e8a:	781b      	ldrb	r3, [r3, #0]
    3e8c:	2b00      	cmp	r3, #0
    3e8e:	d000      	beq.n	3e92 <spi_write_reg+0x14a>
    3e90:	e76f      	b.n	3d72 <spi_write_reg+0x2a>
	}

	return result;
    3e92:	230e      	movs	r3, #14
    3e94:	18fb      	adds	r3, r7, r3
    3e96:	781b      	ldrb	r3, [r3, #0]
    3e98:	b25b      	sxtb	r3, r3
}
    3e9a:	0018      	movs	r0, r3
    3e9c:	46bd      	mov	sp, r7
    3e9e:	b004      	add	sp, #16
    3ea0:	bdb0      	pop	{r4, r5, r7, pc}
    3ea2:	46c0      	nop			; (mov r8, r8)
    3ea4:	000033f5 	.word	0x000033f5
    3ea8:	00000396 	.word	0x00000396
    3eac:	00010d18 	.word	0x00010d18
    3eb0:	00010740 	.word	0x00010740
    3eb4:	0000e7d1 	.word	0x0000e7d1
    3eb8:	00010970 	.word	0x00010970
    3ebc:	0000e805 	.word	0x0000e805
    3ec0:	00003839 	.word	0x00003839
    3ec4:	0001099c 	.word	0x0001099c
    3ec8:	00000335 	.word	0x00000335
    3ecc:	000003af 	.word	0x000003af
    3ed0:	000109d4 	.word	0x000109d4

00003ed4 <nm_spi_write>:

static sint8 nm_spi_write(uint32 addr, uint8 *buf, uint16 size)
{
    3ed4:	b5b0      	push	{r4, r5, r7, lr}
    3ed6:	b088      	sub	sp, #32
    3ed8:	af02      	add	r7, sp, #8
    3eda:	60f8      	str	r0, [r7, #12]
    3edc:	60b9      	str	r1, [r7, #8]
    3ede:	1dbb      	adds	r3, r7, #6
    3ee0:	801a      	strh	r2, [r3, #0]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
    3ee2:	2316      	movs	r3, #22
    3ee4:	18fb      	adds	r3, r7, r3
    3ee6:	220a      	movs	r2, #10
    3ee8:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_DMA_EXT_WRITE;
    3eea:	2315      	movs	r3, #21
    3eec:	18fb      	adds	r3, r7, r3
    3eee:	22c7      	movs	r2, #199	; 0xc7
    3ef0:	701a      	strb	r2, [r3, #0]
	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	//Workaround hardware problem with single byte transfers over SPI bus
	if (size == 1)
    3ef2:	1dbb      	adds	r3, r7, #6
    3ef4:	881b      	ldrh	r3, [r3, #0]
    3ef6:	2b01      	cmp	r3, #1
    3ef8:	d102      	bne.n	3f00 <nm_spi_write+0x2c>
		size = 2;
    3efa:	1dbb      	adds	r3, r7, #6
    3efc:	2202      	movs	r2, #2
    3efe:	801a      	strh	r2, [r3, #0]

	result = spi_cmd(cmd, addr, 0, size,0);
    3f00:	1dbb      	adds	r3, r7, #6
    3f02:	881a      	ldrh	r2, [r3, #0]
    3f04:	2317      	movs	r3, #23
    3f06:	18fc      	adds	r4, r7, r3
    3f08:	68f9      	ldr	r1, [r7, #12]
    3f0a:	2315      	movs	r3, #21
    3f0c:	18fb      	adds	r3, r7, r3
    3f0e:	7818      	ldrb	r0, [r3, #0]
    3f10:	2300      	movs	r3, #0
    3f12:	9300      	str	r3, [sp, #0]
    3f14:	0013      	movs	r3, r2
    3f16:	2200      	movs	r2, #0
    3f18:	4d5b      	ldr	r5, [pc, #364]	; (4088 <nm_spi_write+0x1b4>)
    3f1a:	47a8      	blx	r5
    3f1c:	0003      	movs	r3, r0
    3f1e:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    3f20:	2317      	movs	r3, #23
    3f22:	18fb      	adds	r3, r7, r3
    3f24:	781b      	ldrb	r3, [r3, #0]
    3f26:	b25b      	sxtb	r3, r3
    3f28:	2b01      	cmp	r3, #1
    3f2a:	d00f      	beq.n	3f4c <nm_spi_write+0x78>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    3f2c:	4a57      	ldr	r2, [pc, #348]	; (408c <nm_spi_write+0x1b8>)
    3f2e:	4958      	ldr	r1, [pc, #352]	; (4090 <nm_spi_write+0x1bc>)
    3f30:	4b58      	ldr	r3, [pc, #352]	; (4094 <nm_spi_write+0x1c0>)
    3f32:	0018      	movs	r0, r3
    3f34:	4b58      	ldr	r3, [pc, #352]	; (4098 <nm_spi_write+0x1c4>)
    3f36:	4798      	blx	r3
    3f38:	68fa      	ldr	r2, [r7, #12]
    3f3a:	4b58      	ldr	r3, [pc, #352]	; (409c <nm_spi_write+0x1c8>)
    3f3c:	0011      	movs	r1, r2
    3f3e:	0018      	movs	r0, r3
    3f40:	4b55      	ldr	r3, [pc, #340]	; (4098 <nm_spi_write+0x1c4>)
    3f42:	4798      	blx	r3
    3f44:	200d      	movs	r0, #13
    3f46:	4b56      	ldr	r3, [pc, #344]	; (40a0 <nm_spi_write+0x1cc>)
    3f48:	4798      	blx	r3
		goto _FAIL_;
    3f4a:	e05f      	b.n	400c <nm_spi_write+0x138>
	}

	result = spi_cmd_rsp(cmd);
    3f4c:	2317      	movs	r3, #23
    3f4e:	18fc      	adds	r4, r7, r3
    3f50:	2315      	movs	r3, #21
    3f52:	18fb      	adds	r3, r7, r3
    3f54:	781b      	ldrb	r3, [r3, #0]
    3f56:	0018      	movs	r0, r3
    3f58:	4b52      	ldr	r3, [pc, #328]	; (40a4 <nm_spi_write+0x1d0>)
    3f5a:	4798      	blx	r3
    3f5c:	0003      	movs	r3, r0
    3f5e:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    3f60:	2317      	movs	r3, #23
    3f62:	18fb      	adds	r3, r7, r3
    3f64:	781b      	ldrb	r3, [r3, #0]
    3f66:	b25b      	sxtb	r3, r3
    3f68:	2b01      	cmp	r3, #1
    3f6a:	d010      	beq.n	3f8e <nm_spi_write+0xba>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    3f6c:	23f4      	movs	r3, #244	; 0xf4
    3f6e:	009a      	lsls	r2, r3, #2
    3f70:	4947      	ldr	r1, [pc, #284]	; (4090 <nm_spi_write+0x1bc>)
    3f72:	4b48      	ldr	r3, [pc, #288]	; (4094 <nm_spi_write+0x1c0>)
    3f74:	0018      	movs	r0, r3
    3f76:	4b48      	ldr	r3, [pc, #288]	; (4098 <nm_spi_write+0x1c4>)
    3f78:	4798      	blx	r3
    3f7a:	68fa      	ldr	r2, [r7, #12]
    3f7c:	4b4a      	ldr	r3, [pc, #296]	; (40a8 <nm_spi_write+0x1d4>)
    3f7e:	0011      	movs	r1, r2
    3f80:	0018      	movs	r0, r3
    3f82:	4b45      	ldr	r3, [pc, #276]	; (4098 <nm_spi_write+0x1c4>)
    3f84:	4798      	blx	r3
    3f86:	200d      	movs	r0, #13
    3f88:	4b45      	ldr	r3, [pc, #276]	; (40a0 <nm_spi_write+0x1cc>)
    3f8a:	4798      	blx	r3
		goto _FAIL_;
    3f8c:	e03e      	b.n	400c <nm_spi_write+0x138>
#endif

	/**
		Data
	**/
	result = spi_data_write(buf, size);
    3f8e:	2317      	movs	r3, #23
    3f90:	18fc      	adds	r4, r7, r3
    3f92:	1dbb      	adds	r3, r7, #6
    3f94:	881a      	ldrh	r2, [r3, #0]
    3f96:	68bb      	ldr	r3, [r7, #8]
    3f98:	0011      	movs	r1, r2
    3f9a:	0018      	movs	r0, r3
    3f9c:	4b43      	ldr	r3, [pc, #268]	; (40ac <nm_spi_write+0x1d8>)
    3f9e:	4798      	blx	r3
    3fa0:	0003      	movs	r3, r0
    3fa2:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    3fa4:	2317      	movs	r3, #23
    3fa6:	18fb      	adds	r3, r7, r3
    3fa8:	781b      	ldrb	r3, [r3, #0]
    3faa:	b25b      	sxtb	r3, r3
    3fac:	2b01      	cmp	r3, #1
    3fae:	d00e      	beq.n	3fce <nm_spi_write+0xfa>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    3fb0:	23f8      	movs	r3, #248	; 0xf8
    3fb2:	009a      	lsls	r2, r3, #2
    3fb4:	4936      	ldr	r1, [pc, #216]	; (4090 <nm_spi_write+0x1bc>)
    3fb6:	4b37      	ldr	r3, [pc, #220]	; (4094 <nm_spi_write+0x1c0>)
    3fb8:	0018      	movs	r0, r3
    3fba:	4b37      	ldr	r3, [pc, #220]	; (4098 <nm_spi_write+0x1c4>)
    3fbc:	4798      	blx	r3
    3fbe:	4b3c      	ldr	r3, [pc, #240]	; (40b0 <nm_spi_write+0x1dc>)
    3fc0:	0018      	movs	r0, r3
    3fc2:	4b3c      	ldr	r3, [pc, #240]	; (40b4 <nm_spi_write+0x1e0>)
    3fc4:	4798      	blx	r3
    3fc6:	200d      	movs	r0, #13
    3fc8:	4b35      	ldr	r3, [pc, #212]	; (40a0 <nm_spi_write+0x1cc>)
    3fca:	4798      	blx	r3
		goto _FAIL_;
    3fcc:	e01e      	b.n	400c <nm_spi_write+0x138>
	}
	/**
		Data RESP
	**/
	result = spi_data_rsp(cmd);
    3fce:	2317      	movs	r3, #23
    3fd0:	18fc      	adds	r4, r7, r3
    3fd2:	2315      	movs	r3, #21
    3fd4:	18fb      	adds	r3, r7, r3
    3fd6:	781b      	ldrb	r3, [r3, #0]
    3fd8:	0018      	movs	r0, r3
    3fda:	4b37      	ldr	r3, [pc, #220]	; (40b8 <nm_spi_write+0x1e4>)
    3fdc:	4798      	blx	r3
    3fde:	0003      	movs	r3, r0
    3fe0:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    3fe2:	2317      	movs	r3, #23
    3fe4:	18fb      	adds	r3, r7, r3
    3fe6:	781b      	ldrb	r3, [r3, #0]
    3fe8:	b25b      	sxtb	r3, r3
    3fea:	2b01      	cmp	r3, #1
    3fec:	d00e      	beq.n	400c <nm_spi_write+0x138>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    3fee:	23fa      	movs	r3, #250	; 0xfa
    3ff0:	009a      	lsls	r2, r3, #2
    3ff2:	4927      	ldr	r1, [pc, #156]	; (4090 <nm_spi_write+0x1bc>)
    3ff4:	4b27      	ldr	r3, [pc, #156]	; (4094 <nm_spi_write+0x1c0>)
    3ff6:	0018      	movs	r0, r3
    3ff8:	4b27      	ldr	r3, [pc, #156]	; (4098 <nm_spi_write+0x1c4>)
    3ffa:	4798      	blx	r3
    3ffc:	4b2c      	ldr	r3, [pc, #176]	; (40b0 <nm_spi_write+0x1dc>)
    3ffe:	0018      	movs	r0, r3
    4000:	4b2c      	ldr	r3, [pc, #176]	; (40b4 <nm_spi_write+0x1e0>)
    4002:	4798      	blx	r3
    4004:	200d      	movs	r0, #13
    4006:	4b26      	ldr	r3, [pc, #152]	; (40a0 <nm_spi_write+0x1cc>)
    4008:	4798      	blx	r3
		goto _FAIL_;
    400a:	46c0      	nop			; (mov r8, r8)
	}
	
_FAIL_:
	if(result != N_OK)
    400c:	2317      	movs	r3, #23
    400e:	18fb      	adds	r3, r7, r3
    4010:	781b      	ldrb	r3, [r3, #0]
    4012:	b25b      	sxtb	r3, r3
    4014:	2b01      	cmp	r3, #1
    4016:	d02f      	beq.n	4078 <nm_spi_write+0x1a4>
	{
		nm_bsp_sleep(1);
    4018:	2001      	movs	r0, #1
    401a:	4b28      	ldr	r3, [pc, #160]	; (40bc <nm_spi_write+0x1e8>)
    401c:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    401e:	2300      	movs	r3, #0
    4020:	9300      	str	r3, [sp, #0]
    4022:	2300      	movs	r3, #0
    4024:	2200      	movs	r2, #0
    4026:	2100      	movs	r1, #0
    4028:	20cf      	movs	r0, #207	; 0xcf
    402a:	4c17      	ldr	r4, [pc, #92]	; (4088 <nm_spi_write+0x1b4>)
    402c:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    402e:	20cf      	movs	r0, #207	; 0xcf
    4030:	4b1c      	ldr	r3, [pc, #112]	; (40a4 <nm_spi_write+0x1d0>)
    4032:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    4034:	4a22      	ldr	r2, [pc, #136]	; (40c0 <nm_spi_write+0x1ec>)
    4036:	4916      	ldr	r1, [pc, #88]	; (4090 <nm_spi_write+0x1bc>)
    4038:	4b16      	ldr	r3, [pc, #88]	; (4094 <nm_spi_write+0x1c0>)
    403a:	0018      	movs	r0, r3
    403c:	4b16      	ldr	r3, [pc, #88]	; (4098 <nm_spi_write+0x1c4>)
    403e:	4798      	blx	r3
    4040:	2316      	movs	r3, #22
    4042:	18fb      	adds	r3, r7, r3
    4044:	7819      	ldrb	r1, [r3, #0]
    4046:	1dbb      	adds	r3, r7, #6
    4048:	881b      	ldrh	r3, [r3, #0]
    404a:	68fa      	ldr	r2, [r7, #12]
    404c:	481d      	ldr	r0, [pc, #116]	; (40c4 <nm_spi_write+0x1f0>)
    404e:	4c12      	ldr	r4, [pc, #72]	; (4098 <nm_spi_write+0x1c4>)
    4050:	47a0      	blx	r4
    4052:	200d      	movs	r0, #13
    4054:	4b12      	ldr	r3, [pc, #72]	; (40a0 <nm_spi_write+0x1cc>)
    4056:	4798      	blx	r3
		nm_bsp_sleep(1);
    4058:	2001      	movs	r0, #1
    405a:	4b18      	ldr	r3, [pc, #96]	; (40bc <nm_spi_write+0x1e8>)
    405c:	4798      	blx	r3
		retry--;
    405e:	2316      	movs	r3, #22
    4060:	18fb      	adds	r3, r7, r3
    4062:	781a      	ldrb	r2, [r3, #0]
    4064:	2316      	movs	r3, #22
    4066:	18fb      	adds	r3, r7, r3
    4068:	3a01      	subs	r2, #1
    406a:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    406c:	2316      	movs	r3, #22
    406e:	18fb      	adds	r3, r7, r3
    4070:	781b      	ldrb	r3, [r3, #0]
    4072:	2b00      	cmp	r3, #0
    4074:	d000      	beq.n	4078 <nm_spi_write+0x1a4>
    4076:	e73c      	b.n	3ef2 <nm_spi_write+0x1e>
	}


	return result;
    4078:	2317      	movs	r3, #23
    407a:	18fb      	adds	r3, r7, r3
    407c:	781b      	ldrb	r3, [r3, #0]
    407e:	b25b      	sxtb	r3, r3
}
    4080:	0018      	movs	r0, r3
    4082:	46bd      	mov	sp, r7
    4084:	b006      	add	sp, #24
    4086:	bdb0      	pop	{r4, r5, r7, pc}
    4088:	000033f5 	.word	0x000033f5
    408c:	000003ca 	.word	0x000003ca
    4090:	00010d28 	.word	0x00010d28
    4094:	00010740 	.word	0x00010740
    4098:	0000e7d1 	.word	0x0000e7d1
    409c:	000109f0 	.word	0x000109f0
    40a0:	0000e805 	.word	0x0000e805
    40a4:	00003839 	.word	0x00003839
    40a8:	00010a20 	.word	0x00010a20
    40ac:	00003b75 	.word	0x00003b75
    40b0:	00010a58 	.word	0x00010a58
    40b4:	0000e8ed 	.word	0x0000e8ed
    40b8:	00003739 	.word	0x00003739
    40bc:	00000335 	.word	0x00000335
    40c0:	000003f2 	.word	0x000003f2
    40c4:	00010a80 	.word	0x00010a80

000040c8 <spi_read_reg>:

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    40c8:	b5b0      	push	{r4, r5, r7, lr}
    40ca:	b086      	sub	sp, #24
    40cc:	af02      	add	r7, sp, #8
    40ce:	6078      	str	r0, [r7, #4]
    40d0:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
    40d2:	230f      	movs	r3, #15
    40d4:	18fb      	adds	r3, r7, r3
    40d6:	220a      	movs	r2, #10
    40d8:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    40da:	230e      	movs	r3, #14
    40dc:	18fb      	adds	r3, r7, r3
    40de:	2201      	movs	r2, #1
    40e0:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_READ;
    40e2:	230d      	movs	r3, #13
    40e4:	18fb      	adds	r3, r7, r3
    40e6:	22ca      	movs	r2, #202	; 0xca
    40e8:	701a      	strb	r2, [r3, #0]
	uint8 tmp[4];
	uint8 clockless = 0;
    40ea:	230c      	movs	r3, #12
    40ec:	18fb      	adds	r3, r7, r3
    40ee:	2200      	movs	r2, #0
    40f0:	701a      	strb	r2, [r3, #0]

_RETRY_:

	if (addr <= 0xff)
    40f2:	687b      	ldr	r3, [r7, #4]
    40f4:	2bff      	cmp	r3, #255	; 0xff
    40f6:	d808      	bhi.n	410a <spi_read_reg+0x42>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
    40f8:	230d      	movs	r3, #13
    40fa:	18fb      	adds	r3, r7, r3
    40fc:	22c4      	movs	r2, #196	; 0xc4
    40fe:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    4100:	230c      	movs	r3, #12
    4102:	18fb      	adds	r3, r7, r3
    4104:	2201      	movs	r2, #1
    4106:	701a      	strb	r2, [r3, #0]
    4108:	e007      	b.n	411a <spi_read_reg+0x52>
	}
	else
	{
		cmd = CMD_SINGLE_READ;
    410a:	230d      	movs	r3, #13
    410c:	18fb      	adds	r3, r7, r3
    410e:	22ca      	movs	r2, #202	; 0xca
    4110:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    4112:	230c      	movs	r3, #12
    4114:	18fb      	adds	r3, r7, r3
    4116:	2200      	movs	r2, #0
    4118:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    411a:	230e      	movs	r3, #14
    411c:	18fc      	adds	r4, r7, r3
    411e:	6879      	ldr	r1, [r7, #4]
    4120:	230d      	movs	r3, #13
    4122:	18fb      	adds	r3, r7, r3
    4124:	7818      	ldrb	r0, [r3, #0]
    4126:	230c      	movs	r3, #12
    4128:	18fb      	adds	r3, r7, r3
    412a:	781b      	ldrb	r3, [r3, #0]
    412c:	9300      	str	r3, [sp, #0]
    412e:	2304      	movs	r3, #4
    4130:	2200      	movs	r2, #0
    4132:	4d56      	ldr	r5, [pc, #344]	; (428c <spi_read_reg+0x1c4>)
    4134:	47a8      	blx	r5
    4136:	0003      	movs	r3, r0
    4138:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    413a:	230e      	movs	r3, #14
    413c:	18fb      	adds	r3, r7, r3
    413e:	781b      	ldrb	r3, [r3, #0]
    4140:	b25b      	sxtb	r3, r3
    4142:	2b01      	cmp	r3, #1
    4144:	d00f      	beq.n	4166 <spi_read_reg+0x9e>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    4146:	4a52      	ldr	r2, [pc, #328]	; (4290 <spi_read_reg+0x1c8>)
    4148:	4952      	ldr	r1, [pc, #328]	; (4294 <spi_read_reg+0x1cc>)
    414a:	4b53      	ldr	r3, [pc, #332]	; (4298 <spi_read_reg+0x1d0>)
    414c:	0018      	movs	r0, r3
    414e:	4b53      	ldr	r3, [pc, #332]	; (429c <spi_read_reg+0x1d4>)
    4150:	4798      	blx	r3
    4152:	687a      	ldr	r2, [r7, #4]
    4154:	4b52      	ldr	r3, [pc, #328]	; (42a0 <spi_read_reg+0x1d8>)
    4156:	0011      	movs	r1, r2
    4158:	0018      	movs	r0, r3
    415a:	4b50      	ldr	r3, [pc, #320]	; (429c <spi_read_reg+0x1d4>)
    415c:	4798      	blx	r3
    415e:	200d      	movs	r0, #13
    4160:	4b50      	ldr	r3, [pc, #320]	; (42a4 <spi_read_reg+0x1dc>)
    4162:	4798      	blx	r3
		goto _FAIL_;
    4164:	e055      	b.n	4212 <spi_read_reg+0x14a>
	}

	result = spi_cmd_rsp(cmd);
    4166:	230e      	movs	r3, #14
    4168:	18fc      	adds	r4, r7, r3
    416a:	230d      	movs	r3, #13
    416c:	18fb      	adds	r3, r7, r3
    416e:	781b      	ldrb	r3, [r3, #0]
    4170:	0018      	movs	r0, r3
    4172:	4b4d      	ldr	r3, [pc, #308]	; (42a8 <spi_read_reg+0x1e0>)
    4174:	4798      	blx	r3
    4176:	0003      	movs	r3, r0
    4178:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    417a:	230e      	movs	r3, #14
    417c:	18fb      	adds	r3, r7, r3
    417e:	781b      	ldrb	r3, [r3, #0]
    4180:	b25b      	sxtb	r3, r3
    4182:	2b01      	cmp	r3, #1
    4184:	d00f      	beq.n	41a6 <spi_read_reg+0xde>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    4186:	4a49      	ldr	r2, [pc, #292]	; (42ac <spi_read_reg+0x1e4>)
    4188:	4942      	ldr	r1, [pc, #264]	; (4294 <spi_read_reg+0x1cc>)
    418a:	4b43      	ldr	r3, [pc, #268]	; (4298 <spi_read_reg+0x1d0>)
    418c:	0018      	movs	r0, r3
    418e:	4b43      	ldr	r3, [pc, #268]	; (429c <spi_read_reg+0x1d4>)
    4190:	4798      	blx	r3
    4192:	687a      	ldr	r2, [r7, #4]
    4194:	4b46      	ldr	r3, [pc, #280]	; (42b0 <spi_read_reg+0x1e8>)
    4196:	0011      	movs	r1, r2
    4198:	0018      	movs	r0, r3
    419a:	4b40      	ldr	r3, [pc, #256]	; (429c <spi_read_reg+0x1d4>)
    419c:	4798      	blx	r3
    419e:	200d      	movs	r0, #13
    41a0:	4b40      	ldr	r3, [pc, #256]	; (42a4 <spi_read_reg+0x1dc>)
    41a2:	4798      	blx	r3
		goto _FAIL_;
    41a4:	e035      	b.n	4212 <spi_read_reg+0x14a>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    41a6:	230e      	movs	r3, #14
    41a8:	18fc      	adds	r4, r7, r3
    41aa:	230c      	movs	r3, #12
    41ac:	18fb      	adds	r3, r7, r3
    41ae:	781a      	ldrb	r2, [r3, #0]
    41b0:	2308      	movs	r3, #8
    41b2:	18fb      	adds	r3, r7, r3
    41b4:	2104      	movs	r1, #4
    41b6:	0018      	movs	r0, r3
    41b8:	4b3e      	ldr	r3, [pc, #248]	; (42b4 <spi_read_reg+0x1ec>)
    41ba:	4798      	blx	r3
    41bc:	0003      	movs	r3, r0
    41be:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    41c0:	230e      	movs	r3, #14
    41c2:	18fb      	adds	r3, r7, r3
    41c4:	781b      	ldrb	r3, [r3, #0]
    41c6:	b25b      	sxtb	r3, r3
    41c8:	2b01      	cmp	r3, #1
    41ca:	d00d      	beq.n	41e8 <spi_read_reg+0x120>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    41cc:	4a3a      	ldr	r2, [pc, #232]	; (42b8 <spi_read_reg+0x1f0>)
    41ce:	4931      	ldr	r1, [pc, #196]	; (4294 <spi_read_reg+0x1cc>)
    41d0:	4b31      	ldr	r3, [pc, #196]	; (4298 <spi_read_reg+0x1d0>)
    41d2:	0018      	movs	r0, r3
    41d4:	4b31      	ldr	r3, [pc, #196]	; (429c <spi_read_reg+0x1d4>)
    41d6:	4798      	blx	r3
    41d8:	4b38      	ldr	r3, [pc, #224]	; (42bc <spi_read_reg+0x1f4>)
    41da:	0018      	movs	r0, r3
    41dc:	4b38      	ldr	r3, [pc, #224]	; (42c0 <spi_read_reg+0x1f8>)
    41de:	4798      	blx	r3
    41e0:	200d      	movs	r0, #13
    41e2:	4b30      	ldr	r3, [pc, #192]	; (42a4 <spi_read_reg+0x1dc>)
    41e4:	4798      	blx	r3
		goto _FAIL_;
    41e6:	e014      	b.n	4212 <spi_read_reg+0x14a>
		goto _FAIL_;
	}

#endif

	*u32data = tmp[0] |
    41e8:	2308      	movs	r3, #8
    41ea:	18fb      	adds	r3, r7, r3
    41ec:	781b      	ldrb	r3, [r3, #0]
    41ee:	001a      	movs	r2, r3
		((uint32)tmp[1] << 8) |
    41f0:	2308      	movs	r3, #8
    41f2:	18fb      	adds	r3, r7, r3
    41f4:	785b      	ldrb	r3, [r3, #1]
    41f6:	021b      	lsls	r3, r3, #8
	*u32data = tmp[0] |
    41f8:	431a      	orrs	r2, r3
		((uint32)tmp[2] << 16) |
    41fa:	2308      	movs	r3, #8
    41fc:	18fb      	adds	r3, r7, r3
    41fe:	789b      	ldrb	r3, [r3, #2]
    4200:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
    4202:	431a      	orrs	r2, r3
		((uint32)tmp[3] << 24);
    4204:	2308      	movs	r3, #8
    4206:	18fb      	adds	r3, r7, r3
    4208:	78db      	ldrb	r3, [r3, #3]
    420a:	061b      	lsls	r3, r3, #24
		((uint32)tmp[2] << 16) |
    420c:	431a      	orrs	r2, r3
	*u32data = tmp[0] |
    420e:	683b      	ldr	r3, [r7, #0]
    4210:	601a      	str	r2, [r3, #0]
		
_FAIL_:
	if(result != N_OK)
    4212:	230e      	movs	r3, #14
    4214:	18fb      	adds	r3, r7, r3
    4216:	781b      	ldrb	r3, [r3, #0]
    4218:	b25b      	sxtb	r3, r3
    421a:	2b01      	cmp	r3, #1
    421c:	d02e      	beq.n	427c <spi_read_reg+0x1b4>
	{
		
		nm_bsp_sleep(1);
    421e:	2001      	movs	r0, #1
    4220:	4b28      	ldr	r3, [pc, #160]	; (42c4 <spi_read_reg+0x1fc>)
    4222:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    4224:	2300      	movs	r3, #0
    4226:	9300      	str	r3, [sp, #0]
    4228:	2300      	movs	r3, #0
    422a:	2200      	movs	r2, #0
    422c:	2100      	movs	r1, #0
    422e:	20cf      	movs	r0, #207	; 0xcf
    4230:	4c16      	ldr	r4, [pc, #88]	; (428c <spi_read_reg+0x1c4>)
    4232:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    4234:	20cf      	movs	r0, #207	; 0xcf
    4236:	4b1c      	ldr	r3, [pc, #112]	; (42a8 <spi_read_reg+0x1e0>)
    4238:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    423a:	4a23      	ldr	r2, [pc, #140]	; (42c8 <spi_read_reg+0x200>)
    423c:	4915      	ldr	r1, [pc, #84]	; (4294 <spi_read_reg+0x1cc>)
    423e:	4b16      	ldr	r3, [pc, #88]	; (4298 <spi_read_reg+0x1d0>)
    4240:	0018      	movs	r0, r3
    4242:	4b16      	ldr	r3, [pc, #88]	; (429c <spi_read_reg+0x1d4>)
    4244:	4798      	blx	r3
    4246:	230f      	movs	r3, #15
    4248:	18fb      	adds	r3, r7, r3
    424a:	7819      	ldrb	r1, [r3, #0]
    424c:	687a      	ldr	r2, [r7, #4]
    424e:	4b1f      	ldr	r3, [pc, #124]	; (42cc <spi_read_reg+0x204>)
    4250:	0018      	movs	r0, r3
    4252:	4b12      	ldr	r3, [pc, #72]	; (429c <spi_read_reg+0x1d4>)
    4254:	4798      	blx	r3
    4256:	200d      	movs	r0, #13
    4258:	4b12      	ldr	r3, [pc, #72]	; (42a4 <spi_read_reg+0x1dc>)
    425a:	4798      	blx	r3
		nm_bsp_sleep(1);
    425c:	2001      	movs	r0, #1
    425e:	4b19      	ldr	r3, [pc, #100]	; (42c4 <spi_read_reg+0x1fc>)
    4260:	4798      	blx	r3
		retry--;
    4262:	230f      	movs	r3, #15
    4264:	18fb      	adds	r3, r7, r3
    4266:	781a      	ldrb	r2, [r3, #0]
    4268:	230f      	movs	r3, #15
    426a:	18fb      	adds	r3, r7, r3
    426c:	3a01      	subs	r2, #1
    426e:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    4270:	230f      	movs	r3, #15
    4272:	18fb      	adds	r3, r7, r3
    4274:	781b      	ldrb	r3, [r3, #0]
    4276:	2b00      	cmp	r3, #0
    4278:	d000      	beq.n	427c <spi_read_reg+0x1b4>
    427a:	e73a      	b.n	40f2 <spi_read_reg+0x2a>
	}
		
	return result;
    427c:	230e      	movs	r3, #14
    427e:	18fb      	adds	r3, r7, r3
    4280:	781b      	ldrb	r3, [r3, #0]
    4282:	b25b      	sxtb	r3, r3
}
    4284:	0018      	movs	r0, r3
    4286:	46bd      	mov	sp, r7
    4288:	b004      	add	sp, #16
    428a:	bdb0      	pop	{r4, r5, r7, pc}
    428c:	000033f5 	.word	0x000033f5
    4290:	00000417 	.word	0x00000417
    4294:	00010d38 	.word	0x00010d38
    4298:	00010740 	.word	0x00010740
    429c:	0000e7d1 	.word	0x0000e7d1
    42a0:	00010a9c 	.word	0x00010a9c
    42a4:	0000e805 	.word	0x0000e805
    42a8:	00003839 	.word	0x00003839
    42ac:	0000041d 	.word	0x0000041d
    42b0:	00010ac8 	.word	0x00010ac8
    42b4:	00003971 	.word	0x00003971
    42b8:	00000424 	.word	0x00000424
    42bc:	00010afc 	.word	0x00010afc
    42c0:	0000e8ed 	.word	0x0000e8ed
    42c4:	00000335 	.word	0x00000335
    42c8:	0000043c 	.word	0x0000043c
    42cc:	00010b1c 	.word	0x00010b1c

000042d0 <nm_spi_read>:

static sint8 nm_spi_read(uint32 addr, uint8 *buf, uint16 size)
{
    42d0:	b5b0      	push	{r4, r5, r7, lr}
    42d2:	b088      	sub	sp, #32
    42d4:	af02      	add	r7, sp, #8
    42d6:	60f8      	str	r0, [r7, #12]
    42d8:	60b9      	str	r1, [r7, #8]
    42da:	1dbb      	adds	r3, r7, #6
    42dc:	801a      	strh	r2, [r3, #0]
	uint8 cmd = CMD_DMA_EXT_READ;
    42de:	2314      	movs	r3, #20
    42e0:	18fb      	adds	r3, r7, r3
    42e2:	22c8      	movs	r2, #200	; 0xc8
    42e4:	701a      	strb	r2, [r3, #0]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
    42e6:	2316      	movs	r3, #22
    42e8:	18fb      	adds	r3, r7, r3
    42ea:	220a      	movs	r2, #10
    42ec:	701a      	strb	r2, [r3, #0]
#if defined USE_OLD_SPI_SW
	uint8 tmp[2];
	uint8 single_byte_workaround = 0;
    42ee:	2315      	movs	r3, #21
    42f0:	18fb      	adds	r3, r7, r3
    42f2:	2200      	movs	r2, #0
    42f4:	701a      	strb	r2, [r3, #0]

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	if (size == 1)
    42f6:	1dbb      	adds	r3, r7, #6
    42f8:	881b      	ldrh	r3, [r3, #0]
    42fa:	2b01      	cmp	r3, #1
    42fc:	d106      	bne.n	430c <nm_spi_read+0x3c>
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
    42fe:	1dbb      	adds	r3, r7, #6
    4300:	2202      	movs	r2, #2
    4302:	801a      	strh	r2, [r3, #0]
		single_byte_workaround = 1;
    4304:	2315      	movs	r3, #21
    4306:	18fb      	adds	r3, r7, r3
    4308:	2201      	movs	r2, #1
    430a:	701a      	strb	r2, [r3, #0]
	}
	result = spi_cmd(cmd, addr, 0, size,0);
    430c:	1dbb      	adds	r3, r7, #6
    430e:	881a      	ldrh	r2, [r3, #0]
    4310:	2317      	movs	r3, #23
    4312:	18fc      	adds	r4, r7, r3
    4314:	68f9      	ldr	r1, [r7, #12]
    4316:	2314      	movs	r3, #20
    4318:	18fb      	adds	r3, r7, r3
    431a:	7818      	ldrb	r0, [r3, #0]
    431c:	2300      	movs	r3, #0
    431e:	9300      	str	r3, [sp, #0]
    4320:	0013      	movs	r3, r2
    4322:	2200      	movs	r2, #0
    4324:	4d56      	ldr	r5, [pc, #344]	; (4480 <nm_spi_read+0x1b0>)
    4326:	47a8      	blx	r5
    4328:	0003      	movs	r3, r0
    432a:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    432c:	2317      	movs	r3, #23
    432e:	18fb      	adds	r3, r7, r3
    4330:	781b      	ldrb	r3, [r3, #0]
    4332:	b25b      	sxtb	r3, r3
    4334:	2b01      	cmp	r3, #1
    4336:	d00f      	beq.n	4358 <nm_spi_read+0x88>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    4338:	4a52      	ldr	r2, [pc, #328]	; (4484 <nm_spi_read+0x1b4>)
    433a:	4953      	ldr	r1, [pc, #332]	; (4488 <nm_spi_read+0x1b8>)
    433c:	4b53      	ldr	r3, [pc, #332]	; (448c <nm_spi_read+0x1bc>)
    433e:	0018      	movs	r0, r3
    4340:	4b53      	ldr	r3, [pc, #332]	; (4490 <nm_spi_read+0x1c0>)
    4342:	4798      	blx	r3
    4344:	68fa      	ldr	r2, [r7, #12]
    4346:	4b53      	ldr	r3, [pc, #332]	; (4494 <nm_spi_read+0x1c4>)
    4348:	0011      	movs	r1, r2
    434a:	0018      	movs	r0, r3
    434c:	4b50      	ldr	r3, [pc, #320]	; (4490 <nm_spi_read+0x1c0>)
    434e:	4798      	blx	r3
    4350:	200d      	movs	r0, #13
    4352:	4b51      	ldr	r3, [pc, #324]	; (4498 <nm_spi_read+0x1c8>)
    4354:	4798      	blx	r3
		goto _FAIL_;
    4356:	e055      	b.n	4404 <nm_spi_read+0x134>
	}

	result = spi_cmd_rsp(cmd);
    4358:	2317      	movs	r3, #23
    435a:	18fc      	adds	r4, r7, r3
    435c:	2314      	movs	r3, #20
    435e:	18fb      	adds	r3, r7, r3
    4360:	781b      	ldrb	r3, [r3, #0]
    4362:	0018      	movs	r0, r3
    4364:	4b4d      	ldr	r3, [pc, #308]	; (449c <nm_spi_read+0x1cc>)
    4366:	4798      	blx	r3
    4368:	0003      	movs	r3, r0
    436a:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    436c:	2317      	movs	r3, #23
    436e:	18fb      	adds	r3, r7, r3
    4370:	781b      	ldrb	r3, [r3, #0]
    4372:	b25b      	sxtb	r3, r3
    4374:	2b01      	cmp	r3, #1
    4376:	d00f      	beq.n	4398 <nm_spi_read+0xc8>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    4378:	4a49      	ldr	r2, [pc, #292]	; (44a0 <nm_spi_read+0x1d0>)
    437a:	4943      	ldr	r1, [pc, #268]	; (4488 <nm_spi_read+0x1b8>)
    437c:	4b43      	ldr	r3, [pc, #268]	; (448c <nm_spi_read+0x1bc>)
    437e:	0018      	movs	r0, r3
    4380:	4b43      	ldr	r3, [pc, #268]	; (4490 <nm_spi_read+0x1c0>)
    4382:	4798      	blx	r3
    4384:	68fa      	ldr	r2, [r7, #12]
    4386:	4b47      	ldr	r3, [pc, #284]	; (44a4 <nm_spi_read+0x1d4>)
    4388:	0011      	movs	r1, r2
    438a:	0018      	movs	r0, r3
    438c:	4b40      	ldr	r3, [pc, #256]	; (4490 <nm_spi_read+0x1c0>)
    438e:	4798      	blx	r3
    4390:	200d      	movs	r0, #13
    4392:	4b41      	ldr	r3, [pc, #260]	; (4498 <nm_spi_read+0x1c8>)
    4394:	4798      	blx	r3
		goto _FAIL_;
    4396:	e035      	b.n	4404 <nm_spi_read+0x134>
	}

	/**
		Data
	**/
	if (single_byte_workaround)
    4398:	2315      	movs	r3, #21
    439a:	18fb      	adds	r3, r7, r3
    439c:	781b      	ldrb	r3, [r3, #0]
    439e:	2b00      	cmp	r3, #0
    43a0:	d011      	beq.n	43c6 <nm_spi_read+0xf6>
	{
		result = spi_data_read(tmp, size,0);
    43a2:	2317      	movs	r3, #23
    43a4:	18fc      	adds	r4, r7, r3
    43a6:	1dbb      	adds	r3, r7, #6
    43a8:	8819      	ldrh	r1, [r3, #0]
    43aa:	2310      	movs	r3, #16
    43ac:	18fb      	adds	r3, r7, r3
    43ae:	2200      	movs	r2, #0
    43b0:	0018      	movs	r0, r3
    43b2:	4b3d      	ldr	r3, [pc, #244]	; (44a8 <nm_spi_read+0x1d8>)
    43b4:	4798      	blx	r3
    43b6:	0003      	movs	r3, r0
    43b8:	7023      	strb	r3, [r4, #0]
		buf[0] = tmp[0];
    43ba:	2310      	movs	r3, #16
    43bc:	18fb      	adds	r3, r7, r3
    43be:	781a      	ldrb	r2, [r3, #0]
    43c0:	68bb      	ldr	r3, [r7, #8]
    43c2:	701a      	strb	r2, [r3, #0]
    43c4:	e00a      	b.n	43dc <nm_spi_read+0x10c>
	}
	else
		result = spi_data_read(buf, size,0);
    43c6:	2317      	movs	r3, #23
    43c8:	18fc      	adds	r4, r7, r3
    43ca:	1dbb      	adds	r3, r7, #6
    43cc:	8819      	ldrh	r1, [r3, #0]
    43ce:	68bb      	ldr	r3, [r7, #8]
    43d0:	2200      	movs	r2, #0
    43d2:	0018      	movs	r0, r3
    43d4:	4b34      	ldr	r3, [pc, #208]	; (44a8 <nm_spi_read+0x1d8>)
    43d6:	4798      	blx	r3
    43d8:	0003      	movs	r3, r0
    43da:	7023      	strb	r3, [r4, #0]

	if (result != N_OK) {
    43dc:	2317      	movs	r3, #23
    43de:	18fb      	adds	r3, r7, r3
    43e0:	781b      	ldrb	r3, [r3, #0]
    43e2:	b25b      	sxtb	r3, r3
    43e4:	2b01      	cmp	r3, #1
    43e6:	d00d      	beq.n	4404 <nm_spi_read+0x134>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    43e8:	4a30      	ldr	r2, [pc, #192]	; (44ac <nm_spi_read+0x1dc>)
    43ea:	4927      	ldr	r1, [pc, #156]	; (4488 <nm_spi_read+0x1b8>)
    43ec:	4b27      	ldr	r3, [pc, #156]	; (448c <nm_spi_read+0x1bc>)
    43ee:	0018      	movs	r0, r3
    43f0:	4b27      	ldr	r3, [pc, #156]	; (4490 <nm_spi_read+0x1c0>)
    43f2:	4798      	blx	r3
    43f4:	4b2e      	ldr	r3, [pc, #184]	; (44b0 <nm_spi_read+0x1e0>)
    43f6:	0018      	movs	r0, r3
    43f8:	4b2e      	ldr	r3, [pc, #184]	; (44b4 <nm_spi_read+0x1e4>)
    43fa:	4798      	blx	r3
    43fc:	200d      	movs	r0, #13
    43fe:	4b26      	ldr	r3, [pc, #152]	; (4498 <nm_spi_read+0x1c8>)
    4400:	4798      	blx	r3
		goto _FAIL_;
    4402:	46c0      	nop			; (mov r8, r8)
		goto _FAIL_;
	}
#endif

_FAIL_:
	if(result != N_OK)
    4404:	2317      	movs	r3, #23
    4406:	18fb      	adds	r3, r7, r3
    4408:	781b      	ldrb	r3, [r3, #0]
    440a:	b25b      	sxtb	r3, r3
    440c:	2b01      	cmp	r3, #1
    440e:	d02f      	beq.n	4470 <nm_spi_read+0x1a0>
	{
		nm_bsp_sleep(1);
    4410:	2001      	movs	r0, #1
    4412:	4b29      	ldr	r3, [pc, #164]	; (44b8 <nm_spi_read+0x1e8>)
    4414:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    4416:	2300      	movs	r3, #0
    4418:	9300      	str	r3, [sp, #0]
    441a:	2300      	movs	r3, #0
    441c:	2200      	movs	r2, #0
    441e:	2100      	movs	r1, #0
    4420:	20cf      	movs	r0, #207	; 0xcf
    4422:	4c17      	ldr	r4, [pc, #92]	; (4480 <nm_spi_read+0x1b0>)
    4424:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    4426:	20cf      	movs	r0, #207	; 0xcf
    4428:	4b1c      	ldr	r3, [pc, #112]	; (449c <nm_spi_read+0x1cc>)
    442a:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    442c:	4a23      	ldr	r2, [pc, #140]	; (44bc <nm_spi_read+0x1ec>)
    442e:	4916      	ldr	r1, [pc, #88]	; (4488 <nm_spi_read+0x1b8>)
    4430:	4b16      	ldr	r3, [pc, #88]	; (448c <nm_spi_read+0x1bc>)
    4432:	0018      	movs	r0, r3
    4434:	4b16      	ldr	r3, [pc, #88]	; (4490 <nm_spi_read+0x1c0>)
    4436:	4798      	blx	r3
    4438:	2316      	movs	r3, #22
    443a:	18fb      	adds	r3, r7, r3
    443c:	7819      	ldrb	r1, [r3, #0]
    443e:	1dbb      	adds	r3, r7, #6
    4440:	881b      	ldrh	r3, [r3, #0]
    4442:	68fa      	ldr	r2, [r7, #12]
    4444:	481e      	ldr	r0, [pc, #120]	; (44c0 <nm_spi_read+0x1f0>)
    4446:	4c12      	ldr	r4, [pc, #72]	; (4490 <nm_spi_read+0x1c0>)
    4448:	47a0      	blx	r4
    444a:	200d      	movs	r0, #13
    444c:	4b12      	ldr	r3, [pc, #72]	; (4498 <nm_spi_read+0x1c8>)
    444e:	4798      	blx	r3
		nm_bsp_sleep(1);
    4450:	2001      	movs	r0, #1
    4452:	4b19      	ldr	r3, [pc, #100]	; (44b8 <nm_spi_read+0x1e8>)
    4454:	4798      	blx	r3
		retry--;
    4456:	2316      	movs	r3, #22
    4458:	18fb      	adds	r3, r7, r3
    445a:	781a      	ldrb	r2, [r3, #0]
    445c:	2316      	movs	r3, #22
    445e:	18fb      	adds	r3, r7, r3
    4460:	3a01      	subs	r2, #1
    4462:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    4464:	2316      	movs	r3, #22
    4466:	18fb      	adds	r3, r7, r3
    4468:	781b      	ldrb	r3, [r3, #0]
    446a:	2b00      	cmp	r3, #0
    446c:	d000      	beq.n	4470 <nm_spi_read+0x1a0>
    446e:	e742      	b.n	42f6 <nm_spi_read+0x26>
	}

	return result;
    4470:	2317      	movs	r3, #23
    4472:	18fb      	adds	r3, r7, r3
    4474:	781b      	ldrb	r3, [r3, #0]
    4476:	b25b      	sxtb	r3, r3
}
    4478:	0018      	movs	r0, r3
    447a:	46bd      	mov	sp, r7
    447c:	b006      	add	sp, #24
    447e:	bdb0      	pop	{r4, r5, r7, pc}
    4480:	000033f5 	.word	0x000033f5
    4484:	0000045d 	.word	0x0000045d
    4488:	00010d48 	.word	0x00010d48
    448c:	00010740 	.word	0x00010740
    4490:	0000e7d1 	.word	0x0000e7d1
    4494:	00010b34 	.word	0x00010b34
    4498:	0000e805 	.word	0x0000e805
    449c:	00003839 	.word	0x00003839
    44a0:	00000463 	.word	0x00000463
    44a4:	00010b64 	.word	0x00010b64
    44a8:	00003971 	.word	0x00003971
    44ac:	00000473 	.word	0x00000473
    44b0:	00010b9c 	.word	0x00010b9c
    44b4:	0000e8ed 	.word	0x0000e8ed
    44b8:	00000335 	.word	0x00000335
    44bc:	00000484 	.word	0x00000484
    44c0:	00010a80 	.word	0x00010a80

000044c4 <spi_init_pkt_sz>:
	Bus interfaces

********************************************/

static void spi_init_pkt_sz(void)
{
    44c4:	b580      	push	{r7, lr}
    44c6:	b082      	sub	sp, #8
    44c8:	af00      	add	r7, sp, #0
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    44ca:	4b0c      	ldr	r3, [pc, #48]	; (44fc <spi_init_pkt_sz+0x38>)
    44cc:	0018      	movs	r0, r3
    44ce:	4b0c      	ldr	r3, [pc, #48]	; (4500 <spi_init_pkt_sz+0x3c>)
    44d0:	4798      	blx	r3
    44d2:	0003      	movs	r3, r0
    44d4:	607b      	str	r3, [r7, #4]
	val32 &= ~(0x7 << 4);
    44d6:	687b      	ldr	r3, [r7, #4]
    44d8:	2270      	movs	r2, #112	; 0x70
    44da:	4393      	bics	r3, r2
    44dc:	607b      	str	r3, [r7, #4]
	case 256:  val32 |= (0 << 4); break;
	case 512:  val32 |= (1 << 4); break;
	case 1024: val32 |= (2 << 4); break;
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;
    44de:	687b      	ldr	r3, [r7, #4]
    44e0:	2250      	movs	r2, #80	; 0x50
    44e2:	4313      	orrs	r3, r2
    44e4:	607b      	str	r3, [r7, #4]
    44e6:	46c0      	nop			; (mov r8, r8)

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    44e8:	687b      	ldr	r3, [r7, #4]
    44ea:	4a04      	ldr	r2, [pc, #16]	; (44fc <spi_init_pkt_sz+0x38>)
    44ec:	0019      	movs	r1, r3
    44ee:	0010      	movs	r0, r2
    44f0:	4b04      	ldr	r3, [pc, #16]	; (4504 <spi_init_pkt_sz+0x40>)
    44f2:	4798      	blx	r3
}
    44f4:	46c0      	nop			; (mov r8, r8)
    44f6:	46bd      	mov	sp, r7
    44f8:	b002      	add	sp, #8
    44fa:	bd80      	pop	{r7, pc}
    44fc:	0000e824 	.word	0x0000e824
    4500:	0000469d 	.word	0x0000469d
    4504:	00004711 	.word	0x00004711

00004508 <nm_spi_reset>:

sint8 nm_spi_reset(void)
{
    4508:	b590      	push	{r4, r7, lr}
    450a:	b083      	sub	sp, #12
    450c:	af02      	add	r7, sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    450e:	2300      	movs	r3, #0
    4510:	9300      	str	r3, [sp, #0]
    4512:	2300      	movs	r3, #0
    4514:	2200      	movs	r2, #0
    4516:	2100      	movs	r1, #0
    4518:	20cf      	movs	r0, #207	; 0xcf
    451a:	4c05      	ldr	r4, [pc, #20]	; (4530 <nm_spi_reset+0x28>)
    451c:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    451e:	20cf      	movs	r0, #207	; 0xcf
    4520:	4b04      	ldr	r3, [pc, #16]	; (4534 <nm_spi_reset+0x2c>)
    4522:	4798      	blx	r3
	return M2M_SUCCESS;
    4524:	2300      	movs	r3, #0
}
    4526:	0018      	movs	r0, r3
    4528:	46bd      	mov	sp, r7
    452a:	b001      	add	sp, #4
    452c:	bd90      	pop	{r4, r7, pc}
    452e:	46c0      	nop			; (mov r8, r8)
    4530:	000033f5 	.word	0x000033f5
    4534:	00003839 	.word	0x00003839

00004538 <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
    4538:	b580      	push	{r7, lr}
    453a:	b082      	sub	sp, #8
    453c:	af00      	add	r7, sp, #0
	uint32 chipid;
	uint32 reg = 0;
    453e:	2300      	movs	r3, #0
    4540:	603b      	str	r3, [r7, #0]
	

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
    4542:	4b3e      	ldr	r3, [pc, #248]	; (463c <nm_spi_init+0x104>)
    4544:	2200      	movs	r2, #0
    4546:	701a      	strb	r2, [r3, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    4548:	003b      	movs	r3, r7
    454a:	4a3d      	ldr	r2, [pc, #244]	; (4640 <nm_spi_init+0x108>)
    454c:	0019      	movs	r1, r3
    454e:	0010      	movs	r0, r2
    4550:	4b3c      	ldr	r3, [pc, #240]	; (4644 <nm_spi_init+0x10c>)
    4552:	4798      	blx	r3
    4554:	1e03      	subs	r3, r0, #0
    4556:	d126      	bne.n	45a6 <nm_spi_init+0x6e>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
    4558:	4b38      	ldr	r3, [pc, #224]	; (463c <nm_spi_init+0x104>)
    455a:	2201      	movs	r2, #1
    455c:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    455e:	4a3a      	ldr	r2, [pc, #232]	; (4648 <nm_spi_init+0x110>)
    4560:	493a      	ldr	r1, [pc, #232]	; (464c <nm_spi_init+0x114>)
    4562:	4b3b      	ldr	r3, [pc, #236]	; (4650 <nm_spi_init+0x118>)
    4564:	0018      	movs	r0, r3
    4566:	4b3b      	ldr	r3, [pc, #236]	; (4654 <nm_spi_init+0x11c>)
    4568:	4798      	blx	r3
    456a:	4b3b      	ldr	r3, [pc, #236]	; (4658 <nm_spi_init+0x120>)
    456c:	0018      	movs	r0, r3
    456e:	4b3b      	ldr	r3, [pc, #236]	; (465c <nm_spi_init+0x124>)
    4570:	4798      	blx	r3
    4572:	200d      	movs	r0, #13
    4574:	4b3a      	ldr	r3, [pc, #232]	; (4660 <nm_spi_init+0x128>)
    4576:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    4578:	003b      	movs	r3, r7
    457a:	4a31      	ldr	r2, [pc, #196]	; (4640 <nm_spi_init+0x108>)
    457c:	0019      	movs	r1, r3
    457e:	0010      	movs	r0, r2
    4580:	4b30      	ldr	r3, [pc, #192]	; (4644 <nm_spi_init+0x10c>)
    4582:	4798      	blx	r3
    4584:	1e03      	subs	r3, r0, #0
    4586:	d10e      	bne.n	45a6 <nm_spi_init+0x6e>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    4588:	4a36      	ldr	r2, [pc, #216]	; (4664 <nm_spi_init+0x12c>)
    458a:	4930      	ldr	r1, [pc, #192]	; (464c <nm_spi_init+0x114>)
    458c:	4b30      	ldr	r3, [pc, #192]	; (4650 <nm_spi_init+0x118>)
    458e:	0018      	movs	r0, r3
    4590:	4b30      	ldr	r3, [pc, #192]	; (4654 <nm_spi_init+0x11c>)
    4592:	4798      	blx	r3
    4594:	4b34      	ldr	r3, [pc, #208]	; (4668 <nm_spi_init+0x130>)
    4596:	0018      	movs	r0, r3
    4598:	4b30      	ldr	r3, [pc, #192]	; (465c <nm_spi_init+0x124>)
    459a:	4798      	blx	r3
    459c:	200d      	movs	r0, #13
    459e:	4b30      	ldr	r3, [pc, #192]	; (4660 <nm_spi_init+0x128>)
    45a0:	4798      	blx	r3
			return 0;
    45a2:	2300      	movs	r3, #0
    45a4:	e045      	b.n	4632 <nm_spi_init+0xfa>
		}
	}
	if(gu8Crc_off == 0)
    45a6:	4b25      	ldr	r3, [pc, #148]	; (463c <nm_spi_init+0x104>)
    45a8:	781b      	ldrb	r3, [r3, #0]
    45aa:	2b00      	cmp	r3, #0
    45ac:	d125      	bne.n	45fa <nm_spi_init+0xc2>
	{
		reg &= ~0xc;	/* disable crc checking */
    45ae:	683b      	ldr	r3, [r7, #0]
    45b0:	220c      	movs	r2, #12
    45b2:	4393      	bics	r3, r2
    45b4:	603b      	str	r3, [r7, #0]
		reg &= ~0x70;
    45b6:	683b      	ldr	r3, [r7, #0]
    45b8:	2270      	movs	r2, #112	; 0x70
    45ba:	4393      	bics	r3, r2
    45bc:	603b      	str	r3, [r7, #0]
		reg |= (0x5 << 4);
    45be:	683b      	ldr	r3, [r7, #0]
    45c0:	2250      	movs	r2, #80	; 0x50
    45c2:	4313      	orrs	r3, r2
    45c4:	603b      	str	r3, [r7, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    45c6:	683b      	ldr	r3, [r7, #0]
    45c8:	4a1d      	ldr	r2, [pc, #116]	; (4640 <nm_spi_init+0x108>)
    45ca:	0019      	movs	r1, r3
    45cc:	0010      	movs	r0, r2
    45ce:	4b27      	ldr	r3, [pc, #156]	; (466c <nm_spi_init+0x134>)
    45d0:	4798      	blx	r3
    45d2:	1e03      	subs	r3, r0, #0
    45d4:	d10e      	bne.n	45f4 <nm_spi_init+0xbc>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    45d6:	4a26      	ldr	r2, [pc, #152]	; (4670 <nm_spi_init+0x138>)
    45d8:	491c      	ldr	r1, [pc, #112]	; (464c <nm_spi_init+0x114>)
    45da:	4b1d      	ldr	r3, [pc, #116]	; (4650 <nm_spi_init+0x118>)
    45dc:	0018      	movs	r0, r3
    45de:	4b1d      	ldr	r3, [pc, #116]	; (4654 <nm_spi_init+0x11c>)
    45e0:	4798      	blx	r3
    45e2:	4b24      	ldr	r3, [pc, #144]	; (4674 <nm_spi_init+0x13c>)
    45e4:	0018      	movs	r0, r3
    45e6:	4b1d      	ldr	r3, [pc, #116]	; (465c <nm_spi_init+0x124>)
    45e8:	4798      	blx	r3
    45ea:	200d      	movs	r0, #13
    45ec:	4b1c      	ldr	r3, [pc, #112]	; (4660 <nm_spi_init+0x128>)
    45ee:	4798      	blx	r3
			return 0;
    45f0:	2300      	movs	r3, #0
    45f2:	e01e      	b.n	4632 <nm_spi_init+0xfa>
		}
		gu8Crc_off = 1;
    45f4:	4b11      	ldr	r3, [pc, #68]	; (463c <nm_spi_init+0x104>)
    45f6:	2201      	movs	r2, #1
    45f8:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
    45fa:	1d3a      	adds	r2, r7, #4
    45fc:	2380      	movs	r3, #128	; 0x80
    45fe:	015b      	lsls	r3, r3, #5
    4600:	0011      	movs	r1, r2
    4602:	0018      	movs	r0, r3
    4604:	4b0f      	ldr	r3, [pc, #60]	; (4644 <nm_spi_init+0x10c>)
    4606:	4798      	blx	r3
    4608:	1e03      	subs	r3, r0, #0
    460a:	d10f      	bne.n	462c <nm_spi_init+0xf4>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    460c:	4a1a      	ldr	r2, [pc, #104]	; (4678 <nm_spi_init+0x140>)
    460e:	490f      	ldr	r1, [pc, #60]	; (464c <nm_spi_init+0x114>)
    4610:	4b0f      	ldr	r3, [pc, #60]	; (4650 <nm_spi_init+0x118>)
    4612:	0018      	movs	r0, r3
    4614:	4b0f      	ldr	r3, [pc, #60]	; (4654 <nm_spi_init+0x11c>)
    4616:	4798      	blx	r3
    4618:	4b18      	ldr	r3, [pc, #96]	; (467c <nm_spi_init+0x144>)
    461a:	0018      	movs	r0, r3
    461c:	4b0f      	ldr	r3, [pc, #60]	; (465c <nm_spi_init+0x124>)
    461e:	4798      	blx	r3
    4620:	200d      	movs	r0, #13
    4622:	4b0f      	ldr	r3, [pc, #60]	; (4660 <nm_spi_init+0x128>)
    4624:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    4626:	2306      	movs	r3, #6
    4628:	425b      	negs	r3, r3
    462a:	e002      	b.n	4632 <nm_spi_init+0xfa>
	}

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();
    462c:	4b14      	ldr	r3, [pc, #80]	; (4680 <nm_spi_init+0x148>)
    462e:	4798      	blx	r3


	return M2M_SUCCESS;
    4630:	2300      	movs	r3, #0
}
    4632:	0018      	movs	r0, r3
    4634:	46bd      	mov	sp, r7
    4636:	b002      	add	sp, #8
    4638:	bd80      	pop	{r7, pc}
    463a:	46c0      	nop			; (mov r8, r8)
    463c:	20000214 	.word	0x20000214
    4640:	0000e824 	.word	0x0000e824
    4644:	000040c9 	.word	0x000040c9
    4648:	000004c7 	.word	0x000004c7
    464c:	00010d54 	.word	0x00010d54
    4650:	00010740 	.word	0x00010740
    4654:	0000e7d1 	.word	0x0000e7d1
    4658:	00010bc4 	.word	0x00010bc4
    465c:	0000e8ed 	.word	0x0000e8ed
    4660:	0000e805 	.word	0x0000e805
    4664:	000004ca 	.word	0x000004ca
    4668:	00010c14 	.word	0x00010c14
    466c:	00003d49 	.word	0x00003d49
    4670:	000004d4 	.word	0x000004d4
    4674:	00010c40 	.word	0x00010c40
    4678:	000004de 	.word	0x000004de
    467c:	00010c74 	.word	0x00010c74
    4680:	000044c5 	.word	0x000044c5

00004684 <nm_spi_deinit>:
*	@author	Samer Sarhan
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
    4684:	b580      	push	{r7, lr}
    4686:	af00      	add	r7, sp, #0
	gu8Crc_off = 0;
    4688:	4b03      	ldr	r3, [pc, #12]	; (4698 <nm_spi_deinit+0x14>)
    468a:	2200      	movs	r2, #0
    468c:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
    468e:	2300      	movs	r3, #0
}
    4690:	0018      	movs	r0, r3
    4692:	46bd      	mov	sp, r7
    4694:	bd80      	pop	{r7, pc}
    4696:	46c0      	nop			; (mov r8, r8)
    4698:	20000214 	.word	0x20000214

0000469c <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    469c:	b580      	push	{r7, lr}
    469e:	b084      	sub	sp, #16
    46a0:	af00      	add	r7, sp, #0
    46a2:	6078      	str	r0, [r7, #4]
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    46a4:	230c      	movs	r3, #12
    46a6:	18fa      	adds	r2, r7, r3
    46a8:	687b      	ldr	r3, [r7, #4]
    46aa:	0011      	movs	r1, r2
    46ac:	0018      	movs	r0, r3
    46ae:	4b03      	ldr	r3, [pc, #12]	; (46bc <nm_spi_read_reg+0x20>)
    46b0:	4798      	blx	r3

	return u32Val;
    46b2:	68fb      	ldr	r3, [r7, #12]
}
    46b4:	0018      	movs	r0, r3
    46b6:	46bd      	mov	sp, r7
    46b8:	b004      	add	sp, #16
    46ba:	bd80      	pop	{r7, pc}
    46bc:	000040c9 	.word	0x000040c9

000046c0 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    46c0:	b590      	push	{r4, r7, lr}
    46c2:	b085      	sub	sp, #20
    46c4:	af00      	add	r7, sp, #0
    46c6:	6078      	str	r0, [r7, #4]
    46c8:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    46ca:	230f      	movs	r3, #15
    46cc:	18fc      	adds	r4, r7, r3
    46ce:	683a      	ldr	r2, [r7, #0]
    46d0:	687b      	ldr	r3, [r7, #4]
    46d2:	0011      	movs	r1, r2
    46d4:	0018      	movs	r0, r3
    46d6:	4b0d      	ldr	r3, [pc, #52]	; (470c <nm_spi_read_reg_with_ret+0x4c>)
    46d8:	4798      	blx	r3
    46da:	0003      	movs	r3, r0
    46dc:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    46de:	230f      	movs	r3, #15
    46e0:	18fb      	adds	r3, r7, r3
    46e2:	781b      	ldrb	r3, [r3, #0]
    46e4:	b25b      	sxtb	r3, r3
    46e6:	2b01      	cmp	r3, #1
    46e8:	d104      	bne.n	46f4 <nm_spi_read_reg_with_ret+0x34>
    46ea:	230f      	movs	r3, #15
    46ec:	18fb      	adds	r3, r7, r3
    46ee:	2200      	movs	r2, #0
    46f0:	701a      	strb	r2, [r3, #0]
    46f2:	e003      	b.n	46fc <nm_spi_read_reg_with_ret+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    46f4:	230f      	movs	r3, #15
    46f6:	18fb      	adds	r3, r7, r3
    46f8:	22fa      	movs	r2, #250	; 0xfa
    46fa:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    46fc:	230f      	movs	r3, #15
    46fe:	18fb      	adds	r3, r7, r3
    4700:	781b      	ldrb	r3, [r3, #0]
    4702:	b25b      	sxtb	r3, r3
}
    4704:	0018      	movs	r0, r3
    4706:	46bd      	mov	sp, r7
    4708:	b005      	add	sp, #20
    470a:	bd90      	pop	{r4, r7, pc}
    470c:	000040c9 	.word	0x000040c9

00004710 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    4710:	b590      	push	{r4, r7, lr}
    4712:	b085      	sub	sp, #20
    4714:	af00      	add	r7, sp, #0
    4716:	6078      	str	r0, [r7, #4]
    4718:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    471a:	230f      	movs	r3, #15
    471c:	18fc      	adds	r4, r7, r3
    471e:	683a      	ldr	r2, [r7, #0]
    4720:	687b      	ldr	r3, [r7, #4]
    4722:	0011      	movs	r1, r2
    4724:	0018      	movs	r0, r3
    4726:	4b0d      	ldr	r3, [pc, #52]	; (475c <nm_spi_write_reg+0x4c>)
    4728:	4798      	blx	r3
    472a:	0003      	movs	r3, r0
    472c:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    472e:	230f      	movs	r3, #15
    4730:	18fb      	adds	r3, r7, r3
    4732:	781b      	ldrb	r3, [r3, #0]
    4734:	b25b      	sxtb	r3, r3
    4736:	2b01      	cmp	r3, #1
    4738:	d104      	bne.n	4744 <nm_spi_write_reg+0x34>
    473a:	230f      	movs	r3, #15
    473c:	18fb      	adds	r3, r7, r3
    473e:	2200      	movs	r2, #0
    4740:	701a      	strb	r2, [r3, #0]
    4742:	e003      	b.n	474c <nm_spi_write_reg+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    4744:	230f      	movs	r3, #15
    4746:	18fb      	adds	r3, r7, r3
    4748:	22fa      	movs	r2, #250	; 0xfa
    474a:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    474c:	230f      	movs	r3, #15
    474e:	18fb      	adds	r3, r7, r3
    4750:	781b      	ldrb	r3, [r3, #0]
    4752:	b25b      	sxtb	r3, r3
}
    4754:	0018      	movs	r0, r3
    4756:	46bd      	mov	sp, r7
    4758:	b005      	add	sp, #20
    475a:	bd90      	pop	{r4, r7, pc}
    475c:	00003d49 	.word	0x00003d49

00004760 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    4760:	b590      	push	{r4, r7, lr}
    4762:	b087      	sub	sp, #28
    4764:	af00      	add	r7, sp, #0
    4766:	60f8      	str	r0, [r7, #12]
    4768:	60b9      	str	r1, [r7, #8]
    476a:	1dbb      	adds	r3, r7, #6
    476c:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);
    476e:	2317      	movs	r3, #23
    4770:	18fc      	adds	r4, r7, r3
    4772:	1dbb      	adds	r3, r7, #6
    4774:	881a      	ldrh	r2, [r3, #0]
    4776:	68b9      	ldr	r1, [r7, #8]
    4778:	68fb      	ldr	r3, [r7, #12]
    477a:	0018      	movs	r0, r3
    477c:	4b0d      	ldr	r3, [pc, #52]	; (47b4 <nm_spi_read_block+0x54>)
    477e:	4798      	blx	r3
    4780:	0003      	movs	r3, r0
    4782:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    4784:	2317      	movs	r3, #23
    4786:	18fb      	adds	r3, r7, r3
    4788:	781b      	ldrb	r3, [r3, #0]
    478a:	b25b      	sxtb	r3, r3
    478c:	2b01      	cmp	r3, #1
    478e:	d104      	bne.n	479a <nm_spi_read_block+0x3a>
    4790:	2317      	movs	r3, #23
    4792:	18fb      	adds	r3, r7, r3
    4794:	2200      	movs	r2, #0
    4796:	701a      	strb	r2, [r3, #0]
    4798:	e003      	b.n	47a2 <nm_spi_read_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    479a:	2317      	movs	r3, #23
    479c:	18fb      	adds	r3, r7, r3
    479e:	22fa      	movs	r2, #250	; 0xfa
    47a0:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    47a2:	2317      	movs	r3, #23
    47a4:	18fb      	adds	r3, r7, r3
    47a6:	781b      	ldrb	r3, [r3, #0]
    47a8:	b25b      	sxtb	r3, r3
}
    47aa:	0018      	movs	r0, r3
    47ac:	46bd      	mov	sp, r7
    47ae:	b007      	add	sp, #28
    47b0:	bd90      	pop	{r4, r7, pc}
    47b2:	46c0      	nop			; (mov r8, r8)
    47b4:	000042d1 	.word	0x000042d1

000047b8 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    47b8:	b590      	push	{r4, r7, lr}
    47ba:	b087      	sub	sp, #28
    47bc:	af00      	add	r7, sp, #0
    47be:	60f8      	str	r0, [r7, #12]
    47c0:	60b9      	str	r1, [r7, #8]
    47c2:	1dbb      	adds	r3, r7, #6
    47c4:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);
    47c6:	2317      	movs	r3, #23
    47c8:	18fc      	adds	r4, r7, r3
    47ca:	1dbb      	adds	r3, r7, #6
    47cc:	881a      	ldrh	r2, [r3, #0]
    47ce:	68b9      	ldr	r1, [r7, #8]
    47d0:	68fb      	ldr	r3, [r7, #12]
    47d2:	0018      	movs	r0, r3
    47d4:	4b0d      	ldr	r3, [pc, #52]	; (480c <nm_spi_write_block+0x54>)
    47d6:	4798      	blx	r3
    47d8:	0003      	movs	r3, r0
    47da:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    47dc:	2317      	movs	r3, #23
    47de:	18fb      	adds	r3, r7, r3
    47e0:	781b      	ldrb	r3, [r3, #0]
    47e2:	b25b      	sxtb	r3, r3
    47e4:	2b01      	cmp	r3, #1
    47e6:	d104      	bne.n	47f2 <nm_spi_write_block+0x3a>
    47e8:	2317      	movs	r3, #23
    47ea:	18fb      	adds	r3, r7, r3
    47ec:	2200      	movs	r2, #0
    47ee:	701a      	strb	r2, [r3, #0]
    47f0:	e003      	b.n	47fa <nm_spi_write_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    47f2:	2317      	movs	r3, #23
    47f4:	18fb      	adds	r3, r7, r3
    47f6:	22fa      	movs	r2, #250	; 0xfa
    47f8:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    47fa:	2317      	movs	r3, #23
    47fc:	18fb      	adds	r3, r7, r3
    47fe:	781b      	ldrb	r3, [r3, #0]
    4800:	b25b      	sxtb	r3, r3
}
    4802:	0018      	movs	r0, r3
    4804:	46bd      	mov	sp, r7
    4806:	b007      	add	sp, #28
    4808:	bd90      	pop	{r4, r7, pc}
    480a:	46c0      	nop			; (mov r8, r8)
    480c:	00003ed5 	.word	0x00003ed5

00004810 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    4810:	b590      	push	{r4, r7, lr}
    4812:	b089      	sub	sp, #36	; 0x24
    4814:	af00      	add	r7, sp, #0
    4816:	60b9      	str	r1, [r7, #8]
    4818:	0011      	movs	r1, r2
    481a:	607b      	str	r3, [r7, #4]
    481c:	230f      	movs	r3, #15
    481e:	18fb      	adds	r3, r7, r3
    4820:	1c02      	adds	r2, r0, #0
    4822:	701a      	strb	r2, [r3, #0]
    4824:	230e      	movs	r3, #14
    4826:	18fb      	adds	r3, r7, r3
    4828:	1c0a      	adds	r2, r1, #0
    482a:	701a      	strb	r2, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    482c:	2330      	movs	r3, #48	; 0x30
    482e:	18fb      	adds	r3, r7, r3
    4830:	881b      	ldrh	r3, [r3, #0]
    4832:	2b00      	cmp	r3, #0
    4834:	d100      	bne.n	4838 <Socket_ReadSocketData+0x28>
    4836:	e0d6      	b.n	49e6 <Socket_ReadSocketData+0x1d6>
    4838:	230f      	movs	r3, #15
    483a:	18fb      	adds	r3, r7, r3
    483c:	2200      	movs	r2, #0
    483e:	569a      	ldrsb	r2, [r3, r2]
    4840:	4b6b      	ldr	r3, [pc, #428]	; (49f0 <Socket_ReadSocketData+0x1e0>)
    4842:	0112      	lsls	r2, r2, #4
    4844:	58d3      	ldr	r3, [r2, r3]
    4846:	2b00      	cmp	r3, #0
    4848:	d100      	bne.n	484c <Socket_ReadSocketData+0x3c>
    484a:	e0cc      	b.n	49e6 <Socket_ReadSocketData+0x1d6>
    484c:	230f      	movs	r3, #15
    484e:	18fb      	adds	r3, r7, r3
    4850:	781b      	ldrb	r3, [r3, #0]
    4852:	b25b      	sxtb	r3, r3
    4854:	4a66      	ldr	r2, [pc, #408]	; (49f0 <Socket_ReadSocketData+0x1e0>)
    4856:	011b      	lsls	r3, r3, #4
    4858:	18d3      	adds	r3, r2, r3
    485a:	3304      	adds	r3, #4
    485c:	881b      	ldrh	r3, [r3, #0]
    485e:	b29b      	uxth	r3, r3
    4860:	2b00      	cmp	r3, #0
    4862:	d100      	bne.n	4866 <Socket_ReadSocketData+0x56>
    4864:	e0bf      	b.n	49e6 <Socket_ReadSocketData+0x1d6>
    4866:	230f      	movs	r3, #15
    4868:	18fb      	adds	r3, r7, r3
    486a:	781b      	ldrb	r3, [r3, #0]
    486c:	b25b      	sxtb	r3, r3
    486e:	4a60      	ldr	r2, [pc, #384]	; (49f0 <Socket_ReadSocketData+0x1e0>)
    4870:	011b      	lsls	r3, r3, #4
    4872:	18d3      	adds	r3, r2, r3
    4874:	330a      	adds	r3, #10
    4876:	781b      	ldrb	r3, [r3, #0]
    4878:	b2db      	uxtb	r3, r3
    487a:	2b01      	cmp	r3, #1
    487c:	d000      	beq.n	4880 <Socket_ReadSocketData+0x70>
    487e:	e0b2      	b.n	49e6 <Socket_ReadSocketData+0x1d6>
	{
		uint32	u32Address = u32StartAddress;
    4880:	687b      	ldr	r3, [r7, #4]
    4882:	61fb      	str	r3, [r7, #28]
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    4884:	68bb      	ldr	r3, [r7, #8]
    4886:	2230      	movs	r2, #48	; 0x30
    4888:	18ba      	adds	r2, r7, r2
    488a:	8812      	ldrh	r2, [r2, #0]
    488c:	80da      	strh	r2, [r3, #6]
		do
		{
			u8SetRxDone = 1;
    488e:	2319      	movs	r3, #25
    4890:	18fb      	adds	r3, r7, r3
    4892:	2201      	movs	r2, #1
    4894:	701a      	strb	r2, [r3, #0]
			u16Read = u16ReadCount;
    4896:	231a      	movs	r3, #26
    4898:	18fb      	adds	r3, r7, r3
    489a:	2230      	movs	r2, #48	; 0x30
    489c:	18ba      	adds	r2, r7, r2
    489e:	8812      	ldrh	r2, [r2, #0]
    48a0:	801a      	strh	r2, [r3, #0]
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    48a2:	230f      	movs	r3, #15
    48a4:	18fb      	adds	r3, r7, r3
    48a6:	781b      	ldrb	r3, [r3, #0]
    48a8:	b25b      	sxtb	r3, r3
    48aa:	4a51      	ldr	r2, [pc, #324]	; (49f0 <Socket_ReadSocketData+0x1e0>)
    48ac:	011b      	lsls	r3, r3, #4
    48ae:	18d3      	adds	r3, r2, r3
    48b0:	3304      	adds	r3, #4
    48b2:	881b      	ldrh	r3, [r3, #0]
    48b4:	b29b      	uxth	r3, r3
    48b6:	221a      	movs	r2, #26
    48b8:	18ba      	adds	r2, r7, r2
    48ba:	8812      	ldrh	r2, [r2, #0]
    48bc:	1ad3      	subs	r3, r2, r3
    48be:	b29a      	uxth	r2, r3
    48c0:	2316      	movs	r3, #22
    48c2:	18fb      	adds	r3, r7, r3
    48c4:	801a      	strh	r2, [r3, #0]
			if(s16Diff > 0)
    48c6:	2316      	movs	r3, #22
    48c8:	18fb      	adds	r3, r7, r3
    48ca:	2200      	movs	r2, #0
    48cc:	5e9b      	ldrsh	r3, [r3, r2]
    48ce:	2b00      	cmp	r3, #0
    48d0:	dd0f      	ble.n	48f2 <Socket_ReadSocketData+0xe2>
			{
				u8SetRxDone = 0;
    48d2:	2319      	movs	r3, #25
    48d4:	18fb      	adds	r3, r7, r3
    48d6:	2200      	movs	r2, #0
    48d8:	701a      	strb	r2, [r3, #0]
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    48da:	230f      	movs	r3, #15
    48dc:	18fb      	adds	r3, r7, r3
    48de:	2200      	movs	r2, #0
    48e0:	569a      	ldrsb	r2, [r3, r2]
    48e2:	231a      	movs	r3, #26
    48e4:	18fb      	adds	r3, r7, r3
    48e6:	4942      	ldr	r1, [pc, #264]	; (49f0 <Socket_ReadSocketData+0x1e0>)
    48e8:	0112      	lsls	r2, r2, #4
    48ea:	188a      	adds	r2, r1, r2
    48ec:	3204      	adds	r2, #4
    48ee:	8812      	ldrh	r2, [r2, #0]
    48f0:	801a      	strh	r2, [r3, #0]
			}
			
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    48f2:	230f      	movs	r3, #15
    48f4:	18fb      	adds	r3, r7, r3
    48f6:	2200      	movs	r2, #0
    48f8:	569a      	ldrsb	r2, [r3, r2]
    48fa:	4b3d      	ldr	r3, [pc, #244]	; (49f0 <Socket_ReadSocketData+0x1e0>)
    48fc:	0112      	lsls	r2, r2, #4
    48fe:	58d1      	ldr	r1, [r2, r3]
    4900:	2319      	movs	r3, #25
    4902:	18fb      	adds	r3, r7, r3
    4904:	781c      	ldrb	r4, [r3, #0]
    4906:	231a      	movs	r3, #26
    4908:	18fb      	adds	r3, r7, r3
    490a:	881a      	ldrh	r2, [r3, #0]
    490c:	69f8      	ldr	r0, [r7, #28]
    490e:	0023      	movs	r3, r4
    4910:	4c38      	ldr	r4, [pc, #224]	; (49f4 <Socket_ReadSocketData+0x1e4>)
    4912:	47a0      	blx	r4
    4914:	1e03      	subs	r3, r0, #0
    4916:	d14f      	bne.n	49b8 <Socket_ReadSocketData+0x1a8>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    4918:	230f      	movs	r3, #15
    491a:	18fb      	adds	r3, r7, r3
    491c:	2200      	movs	r2, #0
    491e:	569a      	ldrsb	r2, [r3, r2]
    4920:	4b33      	ldr	r3, [pc, #204]	; (49f0 <Socket_ReadSocketData+0x1e0>)
    4922:	0112      	lsls	r2, r2, #4
    4924:	58d2      	ldr	r2, [r2, r3]
    4926:	68bb      	ldr	r3, [r7, #8]
    4928:	601a      	str	r2, [r3, #0]
				pstrRecv->s16BufferSize		= u16Read;
    492a:	231a      	movs	r3, #26
    492c:	18fb      	adds	r3, r7, r3
    492e:	2200      	movs	r2, #0
    4930:	5e9a      	ldrsh	r2, [r3, r2]
    4932:	68bb      	ldr	r3, [r7, #8]
    4934:	809a      	strh	r2, [r3, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    4936:	68bb      	ldr	r3, [r7, #8]
    4938:	88da      	ldrh	r2, [r3, #6]
    493a:	231a      	movs	r3, #26
    493c:	18fb      	adds	r3, r7, r3
    493e:	881b      	ldrh	r3, [r3, #0]
    4940:	1ad3      	subs	r3, r2, r3
    4942:	b29a      	uxth	r2, r3
    4944:	68bb      	ldr	r3, [r7, #8]
    4946:	80da      	strh	r2, [r3, #6]

				if (gpfAppSocketCb)
    4948:	4b2b      	ldr	r3, [pc, #172]	; (49f8 <Socket_ReadSocketData+0x1e8>)
    494a:	681b      	ldr	r3, [r3, #0]
    494c:	2b00      	cmp	r3, #0
    494e:	d00b      	beq.n	4968 <Socket_ReadSocketData+0x158>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    4950:	4b29      	ldr	r3, [pc, #164]	; (49f8 <Socket_ReadSocketData+0x1e8>)
    4952:	681b      	ldr	r3, [r3, #0]
    4954:	68bc      	ldr	r4, [r7, #8]
    4956:	220e      	movs	r2, #14
    4958:	18ba      	adds	r2, r7, r2
    495a:	7811      	ldrb	r1, [r2, #0]
    495c:	220f      	movs	r2, #15
    495e:	18ba      	adds	r2, r7, r2
    4960:	2000      	movs	r0, #0
    4962:	5610      	ldrsb	r0, [r2, r0]
    4964:	0022      	movs	r2, r4
    4966:	4798      	blx	r3

				u16ReadCount -= u16Read;
    4968:	2330      	movs	r3, #48	; 0x30
    496a:	18f9      	adds	r1, r7, r3
    496c:	2330      	movs	r3, #48	; 0x30
    496e:	18fa      	adds	r2, r7, r3
    4970:	231a      	movs	r3, #26
    4972:	18fb      	adds	r3, r7, r3
    4974:	8812      	ldrh	r2, [r2, #0]
    4976:	881b      	ldrh	r3, [r3, #0]
    4978:	1ad3      	subs	r3, r2, r3
    497a:	800b      	strh	r3, [r1, #0]
				u32Address += u16Read;
    497c:	231a      	movs	r3, #26
    497e:	18fb      	adds	r3, r7, r3
    4980:	881b      	ldrh	r3, [r3, #0]
    4982:	69fa      	ldr	r2, [r7, #28]
    4984:	18d3      	adds	r3, r2, r3
    4986:	61fb      	str	r3, [r7, #28]

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    4988:	230f      	movs	r3, #15
    498a:	18fb      	adds	r3, r7, r3
    498c:	781b      	ldrb	r3, [r3, #0]
    498e:	b25b      	sxtb	r3, r3
    4990:	4a17      	ldr	r2, [pc, #92]	; (49f0 <Socket_ReadSocketData+0x1e0>)
    4992:	011b      	lsls	r3, r3, #4
    4994:	18d3      	adds	r3, r2, r3
    4996:	330a      	adds	r3, #10
    4998:	781b      	ldrb	r3, [r3, #0]
    499a:	b2db      	uxtb	r3, r3
    499c:	2b00      	cmp	r3, #0
    499e:	d11b      	bne.n	49d8 <Socket_ReadSocketData+0x1c8>
    49a0:	2330      	movs	r3, #48	; 0x30
    49a2:	18fb      	adds	r3, r7, r3
    49a4:	881b      	ldrh	r3, [r3, #0]
    49a6:	2b00      	cmp	r3, #0
    49a8:	d016      	beq.n	49d8 <Socket_ReadSocketData+0x1c8>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    49aa:	2301      	movs	r3, #1
    49ac:	2200      	movs	r2, #0
    49ae:	2100      	movs	r1, #0
    49b0:	2000      	movs	r0, #0
    49b2:	4c10      	ldr	r4, [pc, #64]	; (49f4 <Socket_ReadSocketData+0x1e4>)
    49b4:	47a0      	blx	r4
						M2M_DBG("hif_receive Success\n");
					else
						M2M_DBG("hif_receive Fail\n");
					break;
    49b6:	e016      	b.n	49e6 <Socket_ReadSocketData+0x1d6>
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    49b8:	4b10      	ldr	r3, [pc, #64]	; (49fc <Socket_ReadSocketData+0x1ec>)
    49ba:	0018      	movs	r0, r3
    49bc:	4b10      	ldr	r3, [pc, #64]	; (4a00 <Socket_ReadSocketData+0x1f0>)
    49be:	4798      	blx	r3
    49c0:	2330      	movs	r3, #48	; 0x30
    49c2:	18fb      	adds	r3, r7, r3
    49c4:	881a      	ldrh	r2, [r3, #0]
    49c6:	4b0f      	ldr	r3, [pc, #60]	; (4a04 <Socket_ReadSocketData+0x1f4>)
    49c8:	0011      	movs	r1, r2
    49ca:	0018      	movs	r0, r3
    49cc:	4b0c      	ldr	r3, [pc, #48]	; (4a00 <Socket_ReadSocketData+0x1f0>)
    49ce:	4798      	blx	r3
    49d0:	200d      	movs	r0, #13
    49d2:	4b0d      	ldr	r3, [pc, #52]	; (4a08 <Socket_ReadSocketData+0x1f8>)
    49d4:	4798      	blx	r3
				break;
    49d6:	e006      	b.n	49e6 <Socket_ReadSocketData+0x1d6>
			}
		}while(u16ReadCount != 0);
    49d8:	2330      	movs	r3, #48	; 0x30
    49da:	18fb      	adds	r3, r7, r3
    49dc:	881b      	ldrh	r3, [r3, #0]
    49de:	2b00      	cmp	r3, #0
    49e0:	d000      	beq.n	49e4 <Socket_ReadSocketData+0x1d4>
    49e2:	e754      	b.n	488e <Socket_ReadSocketData+0x7e>
	}
}
    49e4:	e7ff      	b.n	49e6 <Socket_ReadSocketData+0x1d6>
    49e6:	46c0      	nop			; (mov r8, r8)
    49e8:	46bd      	mov	sp, r7
    49ea:	b009      	add	sp, #36	; 0x24
    49ec:	bd90      	pop	{r4, r7, pc}
    49ee:	46c0      	nop			; (mov r8, r8)
    49f0:	2000040c 	.word	0x2000040c
    49f4:	00001779 	.word	0x00001779
    49f8:	200004bc 	.word	0x200004bc
    49fc:	00010d60 	.word	0x00010d60
    4a00:	0000e7d1 	.word	0x0000e7d1
    4a04:	00010d6c 	.word	0x00010d6c
    4a08:	0000e805 	.word	0x0000e805

00004a0c <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    4a0c:	b590      	push	{r4, r7, lr}
    4a0e:	b0bb      	sub	sp, #236	; 0xec
    4a10:	af02      	add	r7, sp, #8
    4a12:	603a      	str	r2, [r7, #0]
    4a14:	1dfb      	adds	r3, r7, #7
    4a16:	1c02      	adds	r2, r0, #0
    4a18:	701a      	strb	r2, [r3, #0]
    4a1a:	1d3b      	adds	r3, r7, #4
    4a1c:	1c0a      	adds	r2, r1, #0
    4a1e:	801a      	strh	r2, [r3, #0]
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    4a20:	1dfb      	adds	r3, r7, #7
    4a22:	781b      	ldrb	r3, [r3, #0]
    4a24:	2b41      	cmp	r3, #65	; 0x41
    4a26:	d003      	beq.n	4a30 <m2m_ip_cb+0x24>
    4a28:	1dfb      	adds	r3, r7, #7
    4a2a:	781b      	ldrb	r3, [r3, #0]
    4a2c:	2b54      	cmp	r3, #84	; 0x54
    4a2e:	d120      	bne.n	4a72 <m2m_ip_cb+0x66>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    4a30:	23cc      	movs	r3, #204	; 0xcc
    4a32:	18f9      	adds	r1, r7, r3
    4a34:	6838      	ldr	r0, [r7, #0]
    4a36:	2300      	movs	r3, #0
    4a38:	2204      	movs	r2, #4
    4a3a:	4c98      	ldr	r4, [pc, #608]	; (4c9c <m2m_ip_cb+0x290>)
    4a3c:	47a0      	blx	r4
    4a3e:	1e03      	subs	r3, r0, #0
    4a40:	d000      	beq.n	4a44 <m2m_ip_cb+0x38>
    4a42:	e275      	b.n	4f30 <m2m_ip_cb+0x524>
		{
			strBind.status = strBindReply.s8Status;
    4a44:	23cc      	movs	r3, #204	; 0xcc
    4a46:	18fb      	adds	r3, r7, r3
    4a48:	2201      	movs	r2, #1
    4a4a:	569a      	ldrsb	r2, [r3, r2]
    4a4c:	23c8      	movs	r3, #200	; 0xc8
    4a4e:	18fb      	adds	r3, r7, r3
    4a50:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    4a52:	4b93      	ldr	r3, [pc, #588]	; (4ca0 <m2m_ip_cb+0x294>)
    4a54:	681b      	ldr	r3, [r3, #0]
    4a56:	2b00      	cmp	r3, #0
    4a58:	d100      	bne.n	4a5c <m2m_ip_cb+0x50>
    4a5a:	e269      	b.n	4f30 <m2m_ip_cb+0x524>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    4a5c:	4b90      	ldr	r3, [pc, #576]	; (4ca0 <m2m_ip_cb+0x294>)
    4a5e:	681b      	ldr	r3, [r3, #0]
    4a60:	22cc      	movs	r2, #204	; 0xcc
    4a62:	18ba      	adds	r2, r7, r2
    4a64:	2000      	movs	r0, #0
    4a66:	5610      	ldrsb	r0, [r2, r0]
    4a68:	22c8      	movs	r2, #200	; 0xc8
    4a6a:	18ba      	adds	r2, r7, r2
    4a6c:	2101      	movs	r1, #1
    4a6e:	4798      	blx	r3
	{
    4a70:	e25e      	b.n	4f30 <m2m_ip_cb+0x524>
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    4a72:	1dfb      	adds	r3, r7, #7
    4a74:	781b      	ldrb	r3, [r3, #0]
    4a76:	2b42      	cmp	r3, #66	; 0x42
    4a78:	d120      	bne.n	4abc <m2m_ip_cb+0xb0>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    4a7a:	23c4      	movs	r3, #196	; 0xc4
    4a7c:	18f9      	adds	r1, r7, r3
    4a7e:	6838      	ldr	r0, [r7, #0]
    4a80:	2300      	movs	r3, #0
    4a82:	2204      	movs	r2, #4
    4a84:	4c85      	ldr	r4, [pc, #532]	; (4c9c <m2m_ip_cb+0x290>)
    4a86:	47a0      	blx	r4
    4a88:	1e03      	subs	r3, r0, #0
    4a8a:	d000      	beq.n	4a8e <m2m_ip_cb+0x82>
    4a8c:	e257      	b.n	4f3e <m2m_ip_cb+0x532>
		{
			strListen.status = strListenReply.s8Status;
    4a8e:	23c4      	movs	r3, #196	; 0xc4
    4a90:	18fb      	adds	r3, r7, r3
    4a92:	2201      	movs	r2, #1
    4a94:	569a      	ldrsb	r2, [r3, r2]
    4a96:	23c0      	movs	r3, #192	; 0xc0
    4a98:	18fb      	adds	r3, r7, r3
    4a9a:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    4a9c:	4b80      	ldr	r3, [pc, #512]	; (4ca0 <m2m_ip_cb+0x294>)
    4a9e:	681b      	ldr	r3, [r3, #0]
    4aa0:	2b00      	cmp	r3, #0
    4aa2:	d100      	bne.n	4aa6 <m2m_ip_cb+0x9a>
    4aa4:	e24b      	b.n	4f3e <m2m_ip_cb+0x532>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    4aa6:	4b7e      	ldr	r3, [pc, #504]	; (4ca0 <m2m_ip_cb+0x294>)
    4aa8:	681b      	ldr	r3, [r3, #0]
    4aaa:	22c4      	movs	r2, #196	; 0xc4
    4aac:	18ba      	adds	r2, r7, r2
    4aae:	2000      	movs	r0, #0
    4ab0:	5610      	ldrsb	r0, [r2, r0]
    4ab2:	22c0      	movs	r2, #192	; 0xc0
    4ab4:	18ba      	adds	r2, r7, r2
    4ab6:	2102      	movs	r1, #2
    4ab8:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    4aba:	e240      	b.n	4f3e <m2m_ip_cb+0x532>
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    4abc:	1dfb      	adds	r3, r7, #7
    4abe:	781b      	ldrb	r3, [r3, #0]
    4ac0:	2b43      	cmp	r3, #67	; 0x43
    4ac2:	d000      	beq.n	4ac6 <m2m_ip_cb+0xba>
    4ac4:	e086      	b.n	4bd4 <m2m_ip_cb+0x1c8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    4ac6:	23b4      	movs	r3, #180	; 0xb4
    4ac8:	18f9      	adds	r1, r7, r3
    4aca:	6838      	ldr	r0, [r7, #0]
    4acc:	2300      	movs	r3, #0
    4ace:	220c      	movs	r2, #12
    4ad0:	4c72      	ldr	r4, [pc, #456]	; (4c9c <m2m_ip_cb+0x290>)
    4ad2:	47a0      	blx	r4
    4ad4:	1e03      	subs	r3, r0, #0
    4ad6:	d000      	beq.n	4ada <m2m_ip_cb+0xce>
    4ad8:	e231      	b.n	4f3e <m2m_ip_cb+0x532>
			if(strAcceptReply.sConnectedSock >= 0)
    4ada:	23b4      	movs	r3, #180	; 0xb4
    4adc:	18fb      	adds	r3, r7, r3
    4ade:	7a5b      	ldrb	r3, [r3, #9]
    4ae0:	b25b      	sxtb	r3, r3
    4ae2:	2b00      	cmp	r3, #0
    4ae4:	db4f      	blt.n	4b86 <m2m_ip_cb+0x17a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    4ae6:	23b4      	movs	r3, #180	; 0xb4
    4ae8:	18fb      	adds	r3, r7, r3
    4aea:	7a5b      	ldrb	r3, [r3, #9]
    4aec:	b25b      	sxtb	r3, r3
    4aee:	0018      	movs	r0, r3
    4af0:	23b4      	movs	r3, #180	; 0xb4
    4af2:	18fb      	adds	r3, r7, r3
    4af4:	7a1b      	ldrb	r3, [r3, #8]
    4af6:	b25b      	sxtb	r3, r3
    4af8:	4a6a      	ldr	r2, [pc, #424]	; (4ca4 <m2m_ip_cb+0x298>)
    4afa:	011b      	lsls	r3, r3, #4
    4afc:	18d3      	adds	r3, r2, r3
    4afe:	330b      	adds	r3, #11
    4b00:	781b      	ldrb	r3, [r3, #0]
    4b02:	b2d9      	uxtb	r1, r3
    4b04:	4a67      	ldr	r2, [pc, #412]	; (4ca4 <m2m_ip_cb+0x298>)
    4b06:	0103      	lsls	r3, r0, #4
    4b08:	18d3      	adds	r3, r2, r3
    4b0a:	330b      	adds	r3, #11
    4b0c:	1c0a      	adds	r2, r1, #0
    4b0e:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    4b10:	23b4      	movs	r3, #180	; 0xb4
    4b12:	18fb      	adds	r3, r7, r3
    4b14:	7a5b      	ldrb	r3, [r3, #9]
    4b16:	b25b      	sxtb	r3, r3
    4b18:	4a62      	ldr	r2, [pc, #392]	; (4ca4 <m2m_ip_cb+0x298>)
    4b1a:	011b      	lsls	r3, r3, #4
    4b1c:	18d3      	adds	r3, r2, r3
    4b1e:	330a      	adds	r3, #10
    4b20:	2201      	movs	r2, #1
    4b22:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    4b24:	23b4      	movs	r3, #180	; 0xb4
    4b26:	18fb      	adds	r3, r7, r3
    4b28:	7a5b      	ldrb	r3, [r3, #9]
    4b2a:	b25b      	sxtb	r3, r3
    4b2c:	0018      	movs	r0, r3
    4b2e:	23b4      	movs	r3, #180	; 0xb4
    4b30:	18fb      	adds	r3, r7, r3
    4b32:	895b      	ldrh	r3, [r3, #10]
    4b34:	3b08      	subs	r3, #8
    4b36:	b299      	uxth	r1, r3
    4b38:	4a5a      	ldr	r2, [pc, #360]	; (4ca4 <m2m_ip_cb+0x298>)
    4b3a:	0103      	lsls	r3, r0, #4
    4b3c:	18d3      	adds	r3, r2, r3
    4b3e:	3308      	adds	r3, #8
    4b40:	1c0a      	adds	r2, r1, #0
    4b42:	801a      	strh	r2, [r3, #0]
				++gu16SessionID;
    4b44:	4b58      	ldr	r3, [pc, #352]	; (4ca8 <m2m_ip_cb+0x29c>)
    4b46:	881b      	ldrh	r3, [r3, #0]
    4b48:	b29b      	uxth	r3, r3
    4b4a:	3301      	adds	r3, #1
    4b4c:	b29a      	uxth	r2, r3
    4b4e:	4b56      	ldr	r3, [pc, #344]	; (4ca8 <m2m_ip_cb+0x29c>)
    4b50:	801a      	strh	r2, [r3, #0]
				if(gu16SessionID == 0)
    4b52:	4b55      	ldr	r3, [pc, #340]	; (4ca8 <m2m_ip_cb+0x29c>)
    4b54:	881b      	ldrh	r3, [r3, #0]
    4b56:	b29b      	uxth	r3, r3
    4b58:	2b00      	cmp	r3, #0
    4b5a:	d106      	bne.n	4b6a <m2m_ip_cb+0x15e>
					++gu16SessionID;
    4b5c:	4b52      	ldr	r3, [pc, #328]	; (4ca8 <m2m_ip_cb+0x29c>)
    4b5e:	881b      	ldrh	r3, [r3, #0]
    4b60:	b29b      	uxth	r3, r3
    4b62:	3301      	adds	r3, #1
    4b64:	b29a      	uxth	r2, r3
    4b66:	4b50      	ldr	r3, [pc, #320]	; (4ca8 <m2m_ip_cb+0x29c>)
    4b68:	801a      	strh	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    4b6a:	23b4      	movs	r3, #180	; 0xb4
    4b6c:	18fb      	adds	r3, r7, r3
    4b6e:	7a5b      	ldrb	r3, [r3, #9]
    4b70:	b25b      	sxtb	r3, r3
    4b72:	0018      	movs	r0, r3
    4b74:	4b4c      	ldr	r3, [pc, #304]	; (4ca8 <m2m_ip_cb+0x29c>)
    4b76:	881b      	ldrh	r3, [r3, #0]
    4b78:	b299      	uxth	r1, r3
    4b7a:	4a4a      	ldr	r2, [pc, #296]	; (4ca4 <m2m_ip_cb+0x298>)
    4b7c:	0103      	lsls	r3, r0, #4
    4b7e:	18d3      	adds	r3, r2, r3
    4b80:	3306      	adds	r3, #6
    4b82:	1c0a      	adds	r2, r1, #0
    4b84:	801a      	strh	r2, [r3, #0]
			strAccept.sock = strAcceptReply.sConnectedSock;
    4b86:	23b4      	movs	r3, #180	; 0xb4
    4b88:	18fb      	adds	r3, r7, r3
    4b8a:	2209      	movs	r2, #9
    4b8c:	569a      	ldrsb	r2, [r3, r2]
    4b8e:	23a0      	movs	r3, #160	; 0xa0
    4b90:	18fb      	adds	r3, r7, r3
    4b92:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    4b94:	23a0      	movs	r3, #160	; 0xa0
    4b96:	18fb      	adds	r3, r7, r3
    4b98:	2202      	movs	r2, #2
    4b9a:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    4b9c:	23b4      	movs	r3, #180	; 0xb4
    4b9e:	18fb      	adds	r3, r7, r3
    4ba0:	885a      	ldrh	r2, [r3, #2]
    4ba2:	23a0      	movs	r3, #160	; 0xa0
    4ba4:	18fb      	adds	r3, r7, r3
    4ba6:	80da      	strh	r2, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    4ba8:	23b4      	movs	r3, #180	; 0xb4
    4baa:	18fb      	adds	r3, r7, r3
    4bac:	685a      	ldr	r2, [r3, #4]
    4bae:	23a0      	movs	r3, #160	; 0xa0
    4bb0:	18fb      	adds	r3, r7, r3
    4bb2:	609a      	str	r2, [r3, #8]
			if(gpfAppSocketCb)
    4bb4:	4b3a      	ldr	r3, [pc, #232]	; (4ca0 <m2m_ip_cb+0x294>)
    4bb6:	681b      	ldr	r3, [r3, #0]
    4bb8:	2b00      	cmp	r3, #0
    4bba:	d100      	bne.n	4bbe <m2m_ip_cb+0x1b2>
    4bbc:	e1bf      	b.n	4f3e <m2m_ip_cb+0x532>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    4bbe:	4b38      	ldr	r3, [pc, #224]	; (4ca0 <m2m_ip_cb+0x294>)
    4bc0:	681b      	ldr	r3, [r3, #0]
    4bc2:	22b4      	movs	r2, #180	; 0xb4
    4bc4:	18ba      	adds	r2, r7, r2
    4bc6:	2008      	movs	r0, #8
    4bc8:	5610      	ldrsb	r0, [r2, r0]
    4bca:	22a0      	movs	r2, #160	; 0xa0
    4bcc:	18ba      	adds	r2, r7, r2
    4bce:	2104      	movs	r1, #4
    4bd0:	4798      	blx	r3
}
    4bd2:	e1b4      	b.n	4f3e <m2m_ip_cb+0x532>
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    4bd4:	1dfb      	adds	r3, r7, #7
    4bd6:	781b      	ldrb	r3, [r3, #0]
    4bd8:	2b44      	cmp	r3, #68	; 0x44
    4bda:	d003      	beq.n	4be4 <m2m_ip_cb+0x1d8>
    4bdc:	1dfb      	adds	r3, r7, #7
    4bde:	781b      	ldrb	r3, [r3, #0]
    4be0:	2b4b      	cmp	r3, #75	; 0x4b
    4be2:	d13d      	bne.n	4c60 <m2m_ip_cb+0x254>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    4be4:	239c      	movs	r3, #156	; 0x9c
    4be6:	18f9      	adds	r1, r7, r3
    4be8:	6838      	ldr	r0, [r7, #0]
    4bea:	2300      	movs	r3, #0
    4bec:	2204      	movs	r2, #4
    4bee:	4c2b      	ldr	r4, [pc, #172]	; (4c9c <m2m_ip_cb+0x290>)
    4bf0:	47a0      	blx	r4
    4bf2:	1e03      	subs	r3, r0, #0
    4bf4:	d000      	beq.n	4bf8 <m2m_ip_cb+0x1ec>
    4bf6:	e19d      	b.n	4f34 <m2m_ip_cb+0x528>
			strConnMsg.sock		= strConnectReply.sock;
    4bf8:	239c      	movs	r3, #156	; 0x9c
    4bfa:	18fb      	adds	r3, r7, r3
    4bfc:	2200      	movs	r2, #0
    4bfe:	569a      	ldrsb	r2, [r3, r2]
    4c00:	2398      	movs	r3, #152	; 0x98
    4c02:	18fb      	adds	r3, r7, r3
    4c04:	701a      	strb	r2, [r3, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    4c06:	239c      	movs	r3, #156	; 0x9c
    4c08:	18fb      	adds	r3, r7, r3
    4c0a:	2201      	movs	r2, #1
    4c0c:	569a      	ldrsb	r2, [r3, r2]
    4c0e:	2398      	movs	r3, #152	; 0x98
    4c10:	18fb      	adds	r3, r7, r3
    4c12:	705a      	strb	r2, [r3, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    4c14:	239c      	movs	r3, #156	; 0x9c
    4c16:	18fb      	adds	r3, r7, r3
    4c18:	785b      	ldrb	r3, [r3, #1]
    4c1a:	b25b      	sxtb	r3, r3
    4c1c:	2b00      	cmp	r3, #0
    4c1e:	d10f      	bne.n	4c40 <m2m_ip_cb+0x234>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    4c20:	239c      	movs	r3, #156	; 0x9c
    4c22:	18fb      	adds	r3, r7, r3
    4c24:	781b      	ldrb	r3, [r3, #0]
    4c26:	b25b      	sxtb	r3, r3
    4c28:	0018      	movs	r0, r3
    4c2a:	239c      	movs	r3, #156	; 0x9c
    4c2c:	18fb      	adds	r3, r7, r3
    4c2e:	885b      	ldrh	r3, [r3, #2]
    4c30:	3b08      	subs	r3, #8
    4c32:	b299      	uxth	r1, r3
    4c34:	4a1b      	ldr	r2, [pc, #108]	; (4ca4 <m2m_ip_cb+0x298>)
    4c36:	0103      	lsls	r3, r0, #4
    4c38:	18d3      	adds	r3, r2, r3
    4c3a:	3308      	adds	r3, #8
    4c3c:	1c0a      	adds	r2, r1, #0
    4c3e:	801a      	strh	r2, [r3, #0]
			if(gpfAppSocketCb)
    4c40:	4b17      	ldr	r3, [pc, #92]	; (4ca0 <m2m_ip_cb+0x294>)
    4c42:	681b      	ldr	r3, [r3, #0]
    4c44:	2b00      	cmp	r3, #0
    4c46:	d100      	bne.n	4c4a <m2m_ip_cb+0x23e>
    4c48:	e174      	b.n	4f34 <m2m_ip_cb+0x528>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    4c4a:	4b15      	ldr	r3, [pc, #84]	; (4ca0 <m2m_ip_cb+0x294>)
    4c4c:	681b      	ldr	r3, [r3, #0]
    4c4e:	229c      	movs	r2, #156	; 0x9c
    4c50:	18ba      	adds	r2, r7, r2
    4c52:	2000      	movs	r0, #0
    4c54:	5610      	ldrsb	r0, [r2, r0]
    4c56:	2298      	movs	r2, #152	; 0x98
    4c58:	18ba      	adds	r2, r7, r2
    4c5a:	2105      	movs	r1, #5
    4c5c:	4798      	blx	r3
	{
    4c5e:	e169      	b.n	4f34 <m2m_ip_cb+0x528>
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    4c60:	1dfb      	adds	r3, r7, #7
    4c62:	781b      	ldrb	r3, [r3, #0]
    4c64:	2b4a      	cmp	r3, #74	; 0x4a
    4c66:	d123      	bne.n	4cb0 <m2m_ip_cb+0x2a4>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    4c68:	230c      	movs	r3, #12
    4c6a:	18f9      	adds	r1, r7, r3
    4c6c:	6838      	ldr	r0, [r7, #0]
    4c6e:	2300      	movs	r3, #0
    4c70:	2244      	movs	r2, #68	; 0x44
    4c72:	4c0a      	ldr	r4, [pc, #40]	; (4c9c <m2m_ip_cb+0x290>)
    4c74:	47a0      	blx	r4
    4c76:	1e03      	subs	r3, r0, #0
    4c78:	d000      	beq.n	4c7c <m2m_ip_cb+0x270>
    4c7a:	e160      	b.n	4f3e <m2m_ip_cb+0x532>
			if(gpfAppResolveCb)
    4c7c:	4b0b      	ldr	r3, [pc, #44]	; (4cac <m2m_ip_cb+0x2a0>)
    4c7e:	681b      	ldr	r3, [r3, #0]
    4c80:	2b00      	cmp	r3, #0
    4c82:	d100      	bne.n	4c86 <m2m_ip_cb+0x27a>
    4c84:	e15b      	b.n	4f3e <m2m_ip_cb+0x532>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    4c86:	4b09      	ldr	r3, [pc, #36]	; (4cac <m2m_ip_cb+0x2a0>)
    4c88:	681a      	ldr	r2, [r3, #0]
    4c8a:	230c      	movs	r3, #12
    4c8c:	18fb      	adds	r3, r7, r3
    4c8e:	6c19      	ldr	r1, [r3, #64]	; 0x40
    4c90:	230c      	movs	r3, #12
    4c92:	18fb      	adds	r3, r7, r3
    4c94:	0018      	movs	r0, r3
    4c96:	4790      	blx	r2
}
    4c98:	e151      	b.n	4f3e <m2m_ip_cb+0x532>
    4c9a:	46c0      	nop			; (mov r8, r8)
    4c9c:	00001779 	.word	0x00001779
    4ca0:	200004bc 	.word	0x200004bc
    4ca4:	2000040c 	.word	0x2000040c
    4ca8:	20000216 	.word	0x20000216
    4cac:	200004c4 	.word	0x200004c4
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    4cb0:	1dfb      	adds	r3, r7, #7
    4cb2:	781b      	ldrb	r3, [r3, #0]
    4cb4:	2b46      	cmp	r3, #70	; 0x46
    4cb6:	d008      	beq.n	4cca <m2m_ip_cb+0x2be>
    4cb8:	1dfb      	adds	r3, r7, #7
    4cba:	781b      	ldrb	r3, [r3, #0]
    4cbc:	2b48      	cmp	r3, #72	; 0x48
    4cbe:	d004      	beq.n	4cca <m2m_ip_cb+0x2be>
    4cc0:	1dfb      	adds	r3, r7, #7
    4cc2:	781b      	ldrb	r3, [r3, #0]
    4cc4:	2b4d      	cmp	r3, #77	; 0x4d
    4cc6:	d000      	beq.n	4cca <m2m_ip_cb+0x2be>
    4cc8:	e0b4      	b.n	4e34 <m2m_ip_cb+0x428>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    4cca:	23df      	movs	r3, #223	; 0xdf
    4ccc:	18fb      	adds	r3, r7, r3
    4cce:	2206      	movs	r2, #6
    4cd0:	701a      	strb	r2, [r3, #0]
		if(u8OpCode == SOCKET_CMD_RECVFROM)
    4cd2:	1dfb      	adds	r3, r7, #7
    4cd4:	781b      	ldrb	r3, [r3, #0]
    4cd6:	2b48      	cmp	r3, #72	; 0x48
    4cd8:	d103      	bne.n	4ce2 <m2m_ip_cb+0x2d6>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    4cda:	23df      	movs	r3, #223	; 0xdf
    4cdc:	18fb      	adds	r3, r7, r3
    4cde:	2209      	movs	r2, #9
    4ce0:	701a      	strb	r2, [r3, #0]
		u16ReadSize = sizeof(tstrRecvReply);
    4ce2:	23d8      	movs	r3, #216	; 0xd8
    4ce4:	18fb      	adds	r3, r7, r3
    4ce6:	2210      	movs	r2, #16
    4ce8:	801a      	strh	r2, [r3, #0]
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    4cea:	23d8      	movs	r3, #216	; 0xd8
    4cec:	18fb      	adds	r3, r7, r3
    4cee:	881a      	ldrh	r2, [r3, #0]
    4cf0:	2388      	movs	r3, #136	; 0x88
    4cf2:	18f9      	adds	r1, r7, r3
    4cf4:	6838      	ldr	r0, [r7, #0]
    4cf6:	2300      	movs	r3, #0
    4cf8:	4c93      	ldr	r4, [pc, #588]	; (4f48 <m2m_ip_cb+0x53c>)
    4cfa:	47a0      	blx	r4
    4cfc:	1e03      	subs	r3, r0, #0
    4cfe:	d000      	beq.n	4d02 <m2m_ip_cb+0x2f6>
    4d00:	e11a      	b.n	4f38 <m2m_ip_cb+0x52c>
			uint16 u16SessionID = 0;
    4d02:	23d6      	movs	r3, #214	; 0xd6
    4d04:	18fb      	adds	r3, r7, r3
    4d06:	2200      	movs	r2, #0
    4d08:	801a      	strh	r2, [r3, #0]
			sock			= strRecvReply.sock;
    4d0a:	23d5      	movs	r3, #213	; 0xd5
    4d0c:	18fb      	adds	r3, r7, r3
    4d0e:	2288      	movs	r2, #136	; 0x88
    4d10:	18ba      	adds	r2, r7, r2
    4d12:	7b12      	ldrb	r2, [r2, #12]
    4d14:	701a      	strb	r2, [r3, #0]
			u16SessionID = strRecvReply.u16SessionID;
    4d16:	23d6      	movs	r3, #214	; 0xd6
    4d18:	18fb      	adds	r3, r7, r3
    4d1a:	2288      	movs	r2, #136	; 0x88
    4d1c:	18ba      	adds	r2, r7, r2
    4d1e:	89d2      	ldrh	r2, [r2, #14]
    4d20:	801a      	strh	r2, [r3, #0]
			gastrSockets[sock].bIsRecvPending = 0;
    4d22:	23d5      	movs	r3, #213	; 0xd5
    4d24:	18fb      	adds	r3, r7, r3
    4d26:	781b      	ldrb	r3, [r3, #0]
    4d28:	b25b      	sxtb	r3, r3
    4d2a:	4a88      	ldr	r2, [pc, #544]	; (4f4c <m2m_ip_cb+0x540>)
    4d2c:	011b      	lsls	r3, r3, #4
    4d2e:	18d3      	adds	r3, r2, r3
    4d30:	330c      	adds	r3, #12
    4d32:	2200      	movs	r2, #0
    4d34:	701a      	strb	r2, [r3, #0]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    4d36:	23d2      	movs	r3, #210	; 0xd2
    4d38:	18fb      	adds	r3, r7, r3
    4d3a:	2288      	movs	r2, #136	; 0x88
    4d3c:	18ba      	adds	r2, r7, r2
    4d3e:	8912      	ldrh	r2, [r2, #8]
    4d40:	801a      	strh	r2, [r3, #0]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    4d42:	23d0      	movs	r3, #208	; 0xd0
    4d44:	18fb      	adds	r3, r7, r3
    4d46:	2288      	movs	r2, #136	; 0x88
    4d48:	18ba      	adds	r2, r7, r2
    4d4a:	8952      	ldrh	r2, [r2, #10]
    4d4c:	801a      	strh	r2, [r3, #0]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    4d4e:	2388      	movs	r3, #136	; 0x88
    4d50:	18fb      	adds	r3, r7, r3
    4d52:	885a      	ldrh	r2, [r3, #2]
    4d54:	2370      	movs	r3, #112	; 0x70
    4d56:	18fb      	adds	r3, r7, r3
    4d58:	815a      	strh	r2, [r3, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    4d5a:	2388      	movs	r3, #136	; 0x88
    4d5c:	18fb      	adds	r3, r7, r3
    4d5e:	685a      	ldr	r2, [r3, #4]
    4d60:	2370      	movs	r3, #112	; 0x70
    4d62:	18fb      	adds	r3, r7, r3
    4d64:	60da      	str	r2, [r3, #12]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    4d66:	23d5      	movs	r3, #213	; 0xd5
    4d68:	18fb      	adds	r3, r7, r3
    4d6a:	781b      	ldrb	r3, [r3, #0]
    4d6c:	b25b      	sxtb	r3, r3
    4d6e:	4a77      	ldr	r2, [pc, #476]	; (4f4c <m2m_ip_cb+0x540>)
    4d70:	011b      	lsls	r3, r3, #4
    4d72:	18d3      	adds	r3, r2, r3
    4d74:	3306      	adds	r3, #6
    4d76:	881b      	ldrh	r3, [r3, #0]
    4d78:	b29b      	uxth	r3, r3
    4d7a:	22d6      	movs	r2, #214	; 0xd6
    4d7c:	18ba      	adds	r2, r7, r2
    4d7e:	8812      	ldrh	r2, [r2, #0]
    4d80:	429a      	cmp	r2, r3
    4d82:	d148      	bne.n	4e16 <m2m_ip_cb+0x40a>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    4d84:	23d2      	movs	r3, #210	; 0xd2
    4d86:	18fb      	adds	r3, r7, r3
    4d88:	2200      	movs	r2, #0
    4d8a:	5e9b      	ldrsh	r3, [r3, r2]
    4d8c:	2b00      	cmp	r3, #0
    4d8e:	dd25      	ble.n	4ddc <m2m_ip_cb+0x3d0>
    4d90:	23d2      	movs	r3, #210	; 0xd2
    4d92:	18fb      	adds	r3, r7, r3
    4d94:	2200      	movs	r2, #0
    4d96:	5e9a      	ldrsh	r2, [r3, r2]
    4d98:	1d3b      	adds	r3, r7, #4
    4d9a:	881b      	ldrh	r3, [r3, #0]
    4d9c:	429a      	cmp	r2, r3
    4d9e:	da1d      	bge.n	4ddc <m2m_ip_cb+0x3d0>
					u32Address += u16DataOffset;
    4da0:	23d0      	movs	r3, #208	; 0xd0
    4da2:	18fb      	adds	r3, r7, r3
    4da4:	881b      	ldrh	r3, [r3, #0]
    4da6:	683a      	ldr	r2, [r7, #0]
    4da8:	18d3      	adds	r3, r2, r3
    4daa:	603b      	str	r3, [r7, #0]
					u16ReadSize = (uint16)s16RecvStatus;
    4dac:	23d8      	movs	r3, #216	; 0xd8
    4dae:	18fb      	adds	r3, r7, r3
    4db0:	22d2      	movs	r2, #210	; 0xd2
    4db2:	18ba      	adds	r2, r7, r2
    4db4:	8812      	ldrh	r2, [r2, #0]
    4db6:	801a      	strh	r2, [r3, #0]
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    4db8:	683c      	ldr	r4, [r7, #0]
    4dba:	23df      	movs	r3, #223	; 0xdf
    4dbc:	18fb      	adds	r3, r7, r3
    4dbe:	781a      	ldrb	r2, [r3, #0]
    4dc0:	2370      	movs	r3, #112	; 0x70
    4dc2:	18f9      	adds	r1, r7, r3
    4dc4:	23d5      	movs	r3, #213	; 0xd5
    4dc6:	18fb      	adds	r3, r7, r3
    4dc8:	2000      	movs	r0, #0
    4dca:	5618      	ldrsb	r0, [r3, r0]
    4dcc:	23d8      	movs	r3, #216	; 0xd8
    4dce:	18fb      	adds	r3, r7, r3
    4dd0:	881b      	ldrh	r3, [r3, #0]
    4dd2:	9300      	str	r3, [sp, #0]
    4dd4:	0023      	movs	r3, r4
    4dd6:	4c5e      	ldr	r4, [pc, #376]	; (4f50 <m2m_ip_cb+0x544>)
    4dd8:	47a0      	blx	r4
	{
    4dda:	e0ad      	b.n	4f38 <m2m_ip_cb+0x52c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    4ddc:	2370      	movs	r3, #112	; 0x70
    4dde:	18fb      	adds	r3, r7, r3
    4de0:	22d2      	movs	r2, #210	; 0xd2
    4de2:	18ba      	adds	r2, r7, r2
    4de4:	8812      	ldrh	r2, [r2, #0]
    4de6:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    4de8:	2370      	movs	r3, #112	; 0x70
    4dea:	18fb      	adds	r3, r7, r3
    4dec:	2200      	movs	r2, #0
    4dee:	601a      	str	r2, [r3, #0]
					if(gpfAppSocketCb)
    4df0:	4b58      	ldr	r3, [pc, #352]	; (4f54 <m2m_ip_cb+0x548>)
    4df2:	681b      	ldr	r3, [r3, #0]
    4df4:	2b00      	cmp	r3, #0
    4df6:	d100      	bne.n	4dfa <m2m_ip_cb+0x3ee>
    4df8:	e09e      	b.n	4f38 <m2m_ip_cb+0x52c>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    4dfa:	4b56      	ldr	r3, [pc, #344]	; (4f54 <m2m_ip_cb+0x548>)
    4dfc:	681b      	ldr	r3, [r3, #0]
    4dfe:	2270      	movs	r2, #112	; 0x70
    4e00:	18bc      	adds	r4, r7, r2
    4e02:	22df      	movs	r2, #223	; 0xdf
    4e04:	18ba      	adds	r2, r7, r2
    4e06:	7811      	ldrb	r1, [r2, #0]
    4e08:	22d5      	movs	r2, #213	; 0xd5
    4e0a:	18ba      	adds	r2, r7, r2
    4e0c:	2000      	movs	r0, #0
    4e0e:	5610      	ldrsb	r0, [r2, r0]
    4e10:	0022      	movs	r2, r4
    4e12:	4798      	blx	r3
	{
    4e14:	e090      	b.n	4f38 <m2m_ip_cb+0x52c>
				if(u16ReadSize < u16BufferSize)
    4e16:	23d8      	movs	r3, #216	; 0xd8
    4e18:	18fa      	adds	r2, r7, r3
    4e1a:	1d3b      	adds	r3, r7, #4
    4e1c:	8812      	ldrh	r2, [r2, #0]
    4e1e:	881b      	ldrh	r3, [r3, #0]
    4e20:	429a      	cmp	r2, r3
    4e22:	d300      	bcc.n	4e26 <m2m_ip_cb+0x41a>
    4e24:	e088      	b.n	4f38 <m2m_ip_cb+0x52c>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    4e26:	2301      	movs	r3, #1
    4e28:	2200      	movs	r2, #0
    4e2a:	2100      	movs	r1, #0
    4e2c:	2000      	movs	r0, #0
    4e2e:	4c46      	ldr	r4, [pc, #280]	; (4f48 <m2m_ip_cb+0x53c>)
    4e30:	47a0      	blx	r4
	{
    4e32:	e081      	b.n	4f38 <m2m_ip_cb+0x52c>
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    4e34:	1dfb      	adds	r3, r7, #7
    4e36:	781b      	ldrb	r3, [r3, #0]
    4e38:	2b45      	cmp	r3, #69	; 0x45
    4e3a:	d007      	beq.n	4e4c <m2m_ip_cb+0x440>
    4e3c:	1dfb      	adds	r3, r7, #7
    4e3e:	781b      	ldrb	r3, [r3, #0]
    4e40:	2b47      	cmp	r3, #71	; 0x47
    4e42:	d003      	beq.n	4e4c <m2m_ip_cb+0x440>
    4e44:	1dfb      	adds	r3, r7, #7
    4e46:	781b      	ldrb	r3, [r3, #0]
    4e48:	2b4c      	cmp	r3, #76	; 0x4c
    4e4a:	d14c      	bne.n	4ee6 <m2m_ip_cb+0x4da>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    4e4c:	23de      	movs	r3, #222	; 0xde
    4e4e:	18fb      	adds	r3, r7, r3
    4e50:	2207      	movs	r2, #7
    4e52:	701a      	strb	r2, [r3, #0]
		if(u8OpCode == SOCKET_CMD_SENDTO)
    4e54:	1dfb      	adds	r3, r7, #7
    4e56:	781b      	ldrb	r3, [r3, #0]
    4e58:	2b47      	cmp	r3, #71	; 0x47
    4e5a:	d103      	bne.n	4e64 <m2m_ip_cb+0x458>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    4e5c:	23de      	movs	r3, #222	; 0xde
    4e5e:	18fb      	adds	r3, r7, r3
    4e60:	2208      	movs	r2, #8
    4e62:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    4e64:	2364      	movs	r3, #100	; 0x64
    4e66:	18f9      	adds	r1, r7, r3
    4e68:	6838      	ldr	r0, [r7, #0]
    4e6a:	2300      	movs	r3, #0
    4e6c:	2208      	movs	r2, #8
    4e6e:	4c36      	ldr	r4, [pc, #216]	; (4f48 <m2m_ip_cb+0x53c>)
    4e70:	47a0      	blx	r4
    4e72:	1e03      	subs	r3, r0, #0
    4e74:	d162      	bne.n	4f3c <m2m_ip_cb+0x530>
			uint16 u16SessionID = 0;
    4e76:	23dc      	movs	r3, #220	; 0xdc
    4e78:	18fb      	adds	r3, r7, r3
    4e7a:	2200      	movs	r2, #0
    4e7c:	801a      	strh	r2, [r3, #0]
			sock = strReply.sock;
    4e7e:	23db      	movs	r3, #219	; 0xdb
    4e80:	18fb      	adds	r3, r7, r3
    4e82:	2264      	movs	r2, #100	; 0x64
    4e84:	18ba      	adds	r2, r7, r2
    4e86:	7812      	ldrb	r2, [r2, #0]
    4e88:	701a      	strb	r2, [r3, #0]
			u16SessionID = strReply.u16SessionID;
    4e8a:	23dc      	movs	r3, #220	; 0xdc
    4e8c:	18fb      	adds	r3, r7, r3
    4e8e:	2264      	movs	r2, #100	; 0x64
    4e90:	18ba      	adds	r2, r7, r2
    4e92:	8892      	ldrh	r2, [r2, #4]
    4e94:	801a      	strh	r2, [r3, #0]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    4e96:	2364      	movs	r3, #100	; 0x64
    4e98:	18fb      	adds	r3, r7, r3
    4e9a:	2202      	movs	r2, #2
    4e9c:	5e9a      	ldrsh	r2, [r3, r2]
    4e9e:	236e      	movs	r3, #110	; 0x6e
    4ea0:	18fb      	adds	r3, r7, r3
    4ea2:	801a      	strh	r2, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    4ea4:	23db      	movs	r3, #219	; 0xdb
    4ea6:	18fb      	adds	r3, r7, r3
    4ea8:	781b      	ldrb	r3, [r3, #0]
    4eaa:	b25b      	sxtb	r3, r3
    4eac:	4a27      	ldr	r2, [pc, #156]	; (4f4c <m2m_ip_cb+0x540>)
    4eae:	011b      	lsls	r3, r3, #4
    4eb0:	18d3      	adds	r3, r2, r3
    4eb2:	3306      	adds	r3, #6
    4eb4:	881b      	ldrh	r3, [r3, #0]
    4eb6:	b29b      	uxth	r3, r3
    4eb8:	22dc      	movs	r2, #220	; 0xdc
    4eba:	18ba      	adds	r2, r7, r2
    4ebc:	8812      	ldrh	r2, [r2, #0]
    4ebe:	429a      	cmp	r2, r3
    4ec0:	d13c      	bne.n	4f3c <m2m_ip_cb+0x530>
				if(gpfAppSocketCb)
    4ec2:	4b24      	ldr	r3, [pc, #144]	; (4f54 <m2m_ip_cb+0x548>)
    4ec4:	681b      	ldr	r3, [r3, #0]
    4ec6:	2b00      	cmp	r3, #0
    4ec8:	d038      	beq.n	4f3c <m2m_ip_cb+0x530>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    4eca:	4b22      	ldr	r3, [pc, #136]	; (4f54 <m2m_ip_cb+0x548>)
    4ecc:	681b      	ldr	r3, [r3, #0]
    4ece:	226e      	movs	r2, #110	; 0x6e
    4ed0:	18bc      	adds	r4, r7, r2
    4ed2:	22de      	movs	r2, #222	; 0xde
    4ed4:	18ba      	adds	r2, r7, r2
    4ed6:	7811      	ldrb	r1, [r2, #0]
    4ed8:	22db      	movs	r2, #219	; 0xdb
    4eda:	18ba      	adds	r2, r7, r2
    4edc:	2000      	movs	r0, #0
    4ede:	5610      	ldrsb	r0, [r2, r0]
    4ee0:	0022      	movs	r2, r4
    4ee2:	4798      	blx	r3
	{
    4ee4:	e02a      	b.n	4f3c <m2m_ip_cb+0x530>
	else if(u8OpCode == SOCKET_CMD_PING)
    4ee6:	1dfb      	adds	r3, r7, #7
    4ee8:	781b      	ldrb	r3, [r3, #0]
    4eea:	2b52      	cmp	r3, #82	; 0x52
    4eec:	d127      	bne.n	4f3e <m2m_ip_cb+0x532>
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    4eee:	2350      	movs	r3, #80	; 0x50
    4ef0:	18f9      	adds	r1, r7, r3
    4ef2:	6838      	ldr	r0, [r7, #0]
    4ef4:	2301      	movs	r3, #1
    4ef6:	2214      	movs	r2, #20
    4ef8:	4c13      	ldr	r4, [pc, #76]	; (4f48 <m2m_ip_cb+0x53c>)
    4efa:	47a0      	blx	r4
    4efc:	1e03      	subs	r3, r0, #0
    4efe:	d11e      	bne.n	4f3e <m2m_ip_cb+0x532>
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    4f00:	2350      	movs	r3, #80	; 0x50
    4f02:	18fb      	adds	r3, r7, r3
    4f04:	685b      	ldr	r3, [r3, #4]
    4f06:	001a      	movs	r2, r3
    4f08:	4b13      	ldr	r3, [pc, #76]	; (4f58 <m2m_ip_cb+0x54c>)
    4f0a:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    4f0c:	4b12      	ldr	r3, [pc, #72]	; (4f58 <m2m_ip_cb+0x54c>)
    4f0e:	681b      	ldr	r3, [r3, #0]
    4f10:	2b00      	cmp	r3, #0
    4f12:	d014      	beq.n	4f3e <m2m_ip_cb+0x532>
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    4f14:	4b10      	ldr	r3, [pc, #64]	; (4f58 <m2m_ip_cb+0x54c>)
    4f16:	681c      	ldr	r4, [r3, #0]
    4f18:	2350      	movs	r3, #80	; 0x50
    4f1a:	18fb      	adds	r3, r7, r3
    4f1c:	6818      	ldr	r0, [r3, #0]
    4f1e:	2350      	movs	r3, #80	; 0x50
    4f20:	18fb      	adds	r3, r7, r3
    4f22:	6899      	ldr	r1, [r3, #8]
    4f24:	2350      	movs	r3, #80	; 0x50
    4f26:	18fb      	adds	r3, r7, r3
    4f28:	7c1b      	ldrb	r3, [r3, #16]
    4f2a:	001a      	movs	r2, r3
    4f2c:	47a0      	blx	r4
}
    4f2e:	e006      	b.n	4f3e <m2m_ip_cb+0x532>
	{
    4f30:	46c0      	nop			; (mov r8, r8)
    4f32:	e004      	b.n	4f3e <m2m_ip_cb+0x532>
	{
    4f34:	46c0      	nop			; (mov r8, r8)
    4f36:	e002      	b.n	4f3e <m2m_ip_cb+0x532>
	{
    4f38:	46c0      	nop			; (mov r8, r8)
    4f3a:	e000      	b.n	4f3e <m2m_ip_cb+0x532>
	{
    4f3c:	46c0      	nop			; (mov r8, r8)
}
    4f3e:	46c0      	nop			; (mov r8, r8)
    4f40:	46bd      	mov	sp, r7
    4f42:	b039      	add	sp, #228	; 0xe4
    4f44:	bd90      	pop	{r4, r7, pc}
    4f46:	46c0      	nop			; (mov r8, r8)
    4f48:	00001779 	.word	0x00001779
    4f4c:	2000040c 	.word	0x2000040c
    4f50:	00004811 	.word	0x00004811
    4f54:	200004bc 	.word	0x200004bc
    4f58:	200004c0 	.word	0x200004c0

00004f5c <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    4f5c:	b580      	push	{r7, lr}
    4f5e:	af00      	add	r7, sp, #0
	if(gbSocketInit == 0)
    4f60:	4b0c      	ldr	r3, [pc, #48]	; (4f94 <socketInit+0x38>)
    4f62:	781b      	ldrb	r3, [r3, #0]
    4f64:	b2db      	uxtb	r3, r3
    4f66:	2b00      	cmp	r3, #0
    4f68:	d110      	bne.n	4f8c <socketInit+0x30>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    4f6a:	4b0b      	ldr	r3, [pc, #44]	; (4f98 <socketInit+0x3c>)
    4f6c:	22b0      	movs	r2, #176	; 0xb0
    4f6e:	2100      	movs	r1, #0
    4f70:	0018      	movs	r0, r3
    4f72:	4b0a      	ldr	r3, [pc, #40]	; (4f9c <socketInit+0x40>)
    4f74:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    4f76:	4b0a      	ldr	r3, [pc, #40]	; (4fa0 <socketInit+0x44>)
    4f78:	0019      	movs	r1, r3
    4f7a:	2002      	movs	r0, #2
    4f7c:	4b09      	ldr	r3, [pc, #36]	; (4fa4 <socketInit+0x48>)
    4f7e:	4798      	blx	r3
		gbSocketInit	= 1;
    4f80:	4b04      	ldr	r3, [pc, #16]	; (4f94 <socketInit+0x38>)
    4f82:	2201      	movs	r2, #1
    4f84:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    4f86:	4b08      	ldr	r3, [pc, #32]	; (4fa8 <socketInit+0x4c>)
    4f88:	2200      	movs	r2, #0
    4f8a:	801a      	strh	r2, [r3, #0]
	}
}
    4f8c:	46c0      	nop			; (mov r8, r8)
    4f8e:	46bd      	mov	sp, r7
    4f90:	bd80      	pop	{r7, pc}
    4f92:	46c0      	nop			; (mov r8, r8)
    4f94:	20000218 	.word	0x20000218
    4f98:	2000040c 	.word	0x2000040c
    4f9c:	00000c25 	.word	0x00000c25
    4fa0:	00004a0d 	.word	0x00004a0d
    4fa4:	000018f9 	.word	0x000018f9
    4fa8:	20000216 	.word	0x20000216

00004fac <registerSocketCallback>:

Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
    4fac:	b580      	push	{r7, lr}
    4fae:	b082      	sub	sp, #8
    4fb0:	af00      	add	r7, sp, #0
    4fb2:	6078      	str	r0, [r7, #4]
    4fb4:	6039      	str	r1, [r7, #0]
	gpfAppSocketCb = pfAppSocketCb;
    4fb6:	4b05      	ldr	r3, [pc, #20]	; (4fcc <registerSocketCallback+0x20>)
    4fb8:	687a      	ldr	r2, [r7, #4]
    4fba:	601a      	str	r2, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    4fbc:	4b04      	ldr	r3, [pc, #16]	; (4fd0 <registerSocketCallback+0x24>)
    4fbe:	683a      	ldr	r2, [r7, #0]
    4fc0:	601a      	str	r2, [r3, #0]
}
    4fc2:	46c0      	nop			; (mov r8, r8)
    4fc4:	46bd      	mov	sp, r7
    4fc6:	b002      	add	sp, #8
    4fc8:	bd80      	pop	{r7, pc}
    4fca:	46c0      	nop			; (mov r8, r8)
    4fcc:	200004bc 	.word	0x200004bc
    4fd0:	200004c4 	.word	0x200004c4

00004fd4 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    4fd4:	b590      	push	{r4, r7, lr}
    4fd6:	b08d      	sub	sp, #52	; 0x34
    4fd8:	af04      	add	r7, sp, #16
    4fda:	0004      	movs	r4, r0
    4fdc:	0008      	movs	r0, r1
    4fde:	0011      	movs	r1, r2
    4fe0:	1dbb      	adds	r3, r7, #6
    4fe2:	1c22      	adds	r2, r4, #0
    4fe4:	801a      	strh	r2, [r3, #0]
    4fe6:	1d7b      	adds	r3, r7, #5
    4fe8:	1c02      	adds	r2, r0, #0
    4fea:	701a      	strb	r2, [r3, #0]
    4fec:	1d3b      	adds	r3, r7, #4
    4fee:	1c0a      	adds	r2, r1, #0
    4ff0:	701a      	strb	r2, [r3, #0]
	SOCKET					sock = -1;
    4ff2:	231f      	movs	r3, #31
    4ff4:	18fb      	adds	r3, r7, r3
    4ff6:	22ff      	movs	r2, #255	; 0xff
    4ff8:	701a      	strb	r2, [r3, #0]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    4ffa:	1dbb      	adds	r3, r7, #6
    4ffc:	881b      	ldrh	r3, [r3, #0]
    4ffe:	2b02      	cmp	r3, #2
    5000:	d000      	beq.n	5004 <socket+0x30>
    5002:	e0cd      	b.n	51a0 <socket+0x1cc>
	{
		if(u8Type == SOCK_STREAM)
    5004:	1d7b      	adds	r3, r7, #5
    5006:	781b      	ldrb	r3, [r3, #0]
    5008:	2b01      	cmp	r3, #1
    500a:	d135      	bne.n	5078 <socket+0xa4>
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    500c:	231e      	movs	r3, #30
    500e:	18fb      	adds	r3, r7, r3
    5010:	2200      	movs	r2, #0
    5012:	701a      	strb	r2, [r3, #0]
    5014:	e02a      	b.n	506c <socket+0x98>
			{
				u8SockID	= u8NextTcpSock;
    5016:	2317      	movs	r3, #23
    5018:	18fb      	adds	r3, r7, r3
    501a:	4a65      	ldr	r2, [pc, #404]	; (51b0 <socket+0x1dc>)
    501c:	7812      	ldrb	r2, [r2, #0]
    501e:	701a      	strb	r2, [r3, #0]
				pstrSock	= &gastrSockets[u8NextTcpSock];
    5020:	4b63      	ldr	r3, [pc, #396]	; (51b0 <socket+0x1dc>)
    5022:	781b      	ldrb	r3, [r3, #0]
    5024:	b2db      	uxtb	r3, r3
    5026:	011a      	lsls	r2, r3, #4
    5028:	4b62      	ldr	r3, [pc, #392]	; (51b4 <socket+0x1e0>)
    502a:	18d3      	adds	r3, r2, r3
    502c:	61bb      	str	r3, [r7, #24]
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    502e:	4b60      	ldr	r3, [pc, #384]	; (51b0 <socket+0x1dc>)
    5030:	781b      	ldrb	r3, [r3, #0]
    5032:	b2db      	uxtb	r3, r3
    5034:	1c5a      	adds	r2, r3, #1
    5036:	4b60      	ldr	r3, [pc, #384]	; (51b8 <socket+0x1e4>)
    5038:	2107      	movs	r1, #7
    503a:	0010      	movs	r0, r2
    503c:	4798      	blx	r3
    503e:	000b      	movs	r3, r1
    5040:	b2da      	uxtb	r2, r3
    5042:	4b5b      	ldr	r3, [pc, #364]	; (51b0 <socket+0x1dc>)
    5044:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    5046:	69bb      	ldr	r3, [r7, #24]
    5048:	7a9b      	ldrb	r3, [r3, #10]
    504a:	b2db      	uxtb	r3, r3
    504c:	2b00      	cmp	r3, #0
    504e:	d106      	bne.n	505e <socket+0x8a>
				{
					sock = (SOCKET)u8SockID;
    5050:	231f      	movs	r3, #31
    5052:	18fb      	adds	r3, r7, r3
    5054:	2217      	movs	r2, #23
    5056:	18ba      	adds	r2, r7, r2
    5058:	7812      	ldrb	r2, [r2, #0]
    505a:	701a      	strb	r2, [r3, #0]
					break;
    505c:	e04c      	b.n	50f8 <socket+0x124>
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    505e:	231e      	movs	r3, #30
    5060:	18fb      	adds	r3, r7, r3
    5062:	781a      	ldrb	r2, [r3, #0]
    5064:	231e      	movs	r3, #30
    5066:	18fb      	adds	r3, r7, r3
    5068:	3201      	adds	r2, #1
    506a:	701a      	strb	r2, [r3, #0]
    506c:	231e      	movs	r3, #30
    506e:	18fb      	adds	r3, r7, r3
    5070:	781b      	ldrb	r3, [r3, #0]
    5072:	2b06      	cmp	r3, #6
    5074:	d9cf      	bls.n	5016 <socket+0x42>
    5076:	e03f      	b.n	50f8 <socket+0x124>
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    5078:	1d7b      	adds	r3, r7, #5
    507a:	781b      	ldrb	r3, [r3, #0]
    507c:	2b02      	cmp	r3, #2
    507e:	d13b      	bne.n	50f8 <socket+0x124>
		{
			volatile tstrSocket	*pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
    5080:	4b4e      	ldr	r3, [pc, #312]	; (51bc <socket+0x1e8>)
    5082:	613b      	str	r3, [r7, #16]
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    5084:	231e      	movs	r3, #30
    5086:	18fb      	adds	r3, r7, r3
    5088:	2200      	movs	r2, #0
    508a:	701a      	strb	r2, [r3, #0]
    508c:	e02f      	b.n	50ee <socket+0x11a>
			{
				u8SockID		= u8NextUdpSock;
    508e:	2317      	movs	r3, #23
    5090:	18fb      	adds	r3, r7, r3
    5092:	4a4b      	ldr	r2, [pc, #300]	; (51c0 <socket+0x1ec>)
    5094:	7812      	ldrb	r2, [r2, #0]
    5096:	701a      	strb	r2, [r3, #0]
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    5098:	4b49      	ldr	r3, [pc, #292]	; (51c0 <socket+0x1ec>)
    509a:	781b      	ldrb	r3, [r3, #0]
    509c:	b2db      	uxtb	r3, r3
    509e:	011b      	lsls	r3, r3, #4
    50a0:	693a      	ldr	r2, [r7, #16]
    50a2:	18d3      	adds	r3, r2, r3
    50a4:	61bb      	str	r3, [r7, #24]
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    50a6:	4b46      	ldr	r3, [pc, #280]	; (51c0 <socket+0x1ec>)
    50a8:	781b      	ldrb	r3, [r3, #0]
    50aa:	b2db      	uxtb	r3, r3
    50ac:	3301      	adds	r3, #1
    50ae:	4a45      	ldr	r2, [pc, #276]	; (51c4 <socket+0x1f0>)
    50b0:	4013      	ands	r3, r2
    50b2:	d504      	bpl.n	50be <socket+0xea>
    50b4:	3b01      	subs	r3, #1
    50b6:	2204      	movs	r2, #4
    50b8:	4252      	negs	r2, r2
    50ba:	4313      	orrs	r3, r2
    50bc:	3301      	adds	r3, #1
    50be:	b2da      	uxtb	r2, r3
    50c0:	4b3f      	ldr	r3, [pc, #252]	; (51c0 <socket+0x1ec>)
    50c2:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    50c4:	69bb      	ldr	r3, [r7, #24]
    50c6:	7a9b      	ldrb	r3, [r3, #10]
    50c8:	b2db      	uxtb	r3, r3
    50ca:	2b00      	cmp	r3, #0
    50cc:	d108      	bne.n	50e0 <socket+0x10c>
				{
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    50ce:	2317      	movs	r3, #23
    50d0:	18fb      	adds	r3, r7, r3
    50d2:	781b      	ldrb	r3, [r3, #0]
    50d4:	3307      	adds	r3, #7
    50d6:	b2da      	uxtb	r2, r3
    50d8:	231f      	movs	r3, #31
    50da:	18fb      	adds	r3, r7, r3
    50dc:	701a      	strb	r2, [r3, #0]
					break;
    50de:	e00b      	b.n	50f8 <socket+0x124>
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    50e0:	231e      	movs	r3, #30
    50e2:	18fb      	adds	r3, r7, r3
    50e4:	781a      	ldrb	r2, [r3, #0]
    50e6:	231e      	movs	r3, #30
    50e8:	18fb      	adds	r3, r7, r3
    50ea:	3201      	adds	r2, #1
    50ec:	701a      	strb	r2, [r3, #0]
    50ee:	231e      	movs	r3, #30
    50f0:	18fb      	adds	r3, r7, r3
    50f2:	781b      	ldrb	r3, [r3, #0]
    50f4:	2b03      	cmp	r3, #3
    50f6:	d9ca      	bls.n	508e <socket+0xba>
				}
			}
		}

		if(sock >= 0)
    50f8:	231f      	movs	r3, #31
    50fa:	18fb      	adds	r3, r7, r3
    50fc:	781b      	ldrb	r3, [r3, #0]
    50fe:	2b7f      	cmp	r3, #127	; 0x7f
    5100:	d84e      	bhi.n	51a0 <socket+0x1cc>
		{
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    5102:	69bb      	ldr	r3, [r7, #24]
    5104:	2210      	movs	r2, #16
    5106:	2100      	movs	r1, #0
    5108:	0018      	movs	r0, r3
    510a:	4b2f      	ldr	r3, [pc, #188]	; (51c8 <socket+0x1f4>)
    510c:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    510e:	69bb      	ldr	r3, [r7, #24]
    5110:	2201      	movs	r2, #1
    5112:	729a      	strb	r2, [r3, #10]

			/* The session ID is used to distinguish different socket connections
				by comparing the assigned session ID to the one reported by the firmware*/
			++gu16SessionID;
    5114:	4b2d      	ldr	r3, [pc, #180]	; (51cc <socket+0x1f8>)
    5116:	881b      	ldrh	r3, [r3, #0]
    5118:	b29b      	uxth	r3, r3
    511a:	3301      	adds	r3, #1
    511c:	b29a      	uxth	r2, r3
    511e:	4b2b      	ldr	r3, [pc, #172]	; (51cc <socket+0x1f8>)
    5120:	801a      	strh	r2, [r3, #0]
			if(gu16SessionID == 0)
    5122:	4b2a      	ldr	r3, [pc, #168]	; (51cc <socket+0x1f8>)
    5124:	881b      	ldrh	r3, [r3, #0]
    5126:	b29b      	uxth	r3, r3
    5128:	2b00      	cmp	r3, #0
    512a:	d106      	bne.n	513a <socket+0x166>
				++gu16SessionID;
    512c:	4b27      	ldr	r3, [pc, #156]	; (51cc <socket+0x1f8>)
    512e:	881b      	ldrh	r3, [r3, #0]
    5130:	b29b      	uxth	r3, r3
    5132:	3301      	adds	r3, #1
    5134:	b29a      	uxth	r2, r3
    5136:	4b25      	ldr	r3, [pc, #148]	; (51cc <socket+0x1f8>)
    5138:	801a      	strh	r2, [r3, #0]
				
			pstrSock->u16SessionID = gu16SessionID;
    513a:	4b24      	ldr	r3, [pc, #144]	; (51cc <socket+0x1f8>)
    513c:	881b      	ldrh	r3, [r3, #0]
    513e:	b29a      	uxth	r2, r3
    5140:	69bb      	ldr	r3, [r7, #24]
    5142:	80da      	strh	r2, [r3, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    5144:	4b22      	ldr	r3, [pc, #136]	; (51d0 <socket+0x1fc>)
    5146:	0018      	movs	r0, r3
    5148:	4b22      	ldr	r3, [pc, #136]	; (51d4 <socket+0x200>)
    514a:	4798      	blx	r3
    514c:	231f      	movs	r3, #31
    514e:	18fb      	adds	r3, r7, r3
    5150:	2100      	movs	r1, #0
    5152:	5659      	ldrsb	r1, [r3, r1]
    5154:	4b1d      	ldr	r3, [pc, #116]	; (51cc <socket+0x1f8>)
    5156:	881b      	ldrh	r3, [r3, #0]
    5158:	b29b      	uxth	r3, r3
    515a:	001a      	movs	r2, r3
    515c:	4b1e      	ldr	r3, [pc, #120]	; (51d8 <socket+0x204>)
    515e:	0018      	movs	r0, r3
    5160:	4b1c      	ldr	r3, [pc, #112]	; (51d4 <socket+0x200>)
    5162:	4798      	blx	r3
    5164:	200d      	movs	r0, #13
    5166:	4b1d      	ldr	r3, [pc, #116]	; (51dc <socket+0x208>)
    5168:	4798      	blx	r3

			if(u8Flags & SOCKET_FLAGS_SSL)
    516a:	1d3b      	adds	r3, r7, #4
    516c:	781b      	ldrb	r3, [r3, #0]
    516e:	2201      	movs	r2, #1
    5170:	4013      	ands	r3, r2
    5172:	d015      	beq.n	51a0 <socket+0x1cc>
			{
				tstrSSLSocketCreateCmd	strSSLCreate;
				strSSLCreate.sslSock = sock;
    5174:	230c      	movs	r3, #12
    5176:	18fb      	adds	r3, r7, r3
    5178:	221f      	movs	r2, #31
    517a:	18ba      	adds	r2, r7, r2
    517c:	7812      	ldrb	r2, [r2, #0]
    517e:	701a      	strb	r2, [r3, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    5180:	69bb      	ldr	r3, [r7, #24]
    5182:	2221      	movs	r2, #33	; 0x21
    5184:	72da      	strb	r2, [r3, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    5186:	230c      	movs	r3, #12
    5188:	18fa      	adds	r2, r7, r3
    518a:	2300      	movs	r3, #0
    518c:	9302      	str	r3, [sp, #8]
    518e:	2300      	movs	r3, #0
    5190:	9301      	str	r3, [sp, #4]
    5192:	2300      	movs	r3, #0
    5194:	9300      	str	r3, [sp, #0]
    5196:	2304      	movs	r3, #4
    5198:	2150      	movs	r1, #80	; 0x50
    519a:	2002      	movs	r0, #2
    519c:	4c10      	ldr	r4, [pc, #64]	; (51e0 <socket+0x20c>)
    519e:	47a0      	blx	r4
			}
		}
	}
	return sock;
    51a0:	231f      	movs	r3, #31
    51a2:	18fb      	adds	r3, r7, r3
    51a4:	781b      	ldrb	r3, [r3, #0]
    51a6:	b25b      	sxtb	r3, r3
}
    51a8:	0018      	movs	r0, r3
    51aa:	46bd      	mov	sp, r7
    51ac:	b009      	add	sp, #36	; 0x24
    51ae:	bd90      	pop	{r4, r7, pc}
    51b0:	20000219 	.word	0x20000219
    51b4:	2000040c 	.word	0x2000040c
    51b8:	0000e55d 	.word	0x0000e55d
    51bc:	2000047c 	.word	0x2000047c
    51c0:	2000021a 	.word	0x2000021a
    51c4:	80000003 	.word	0x80000003
    51c8:	00000c25 	.word	0x00000c25
    51cc:	20000216 	.word	0x20000216
    51d0:	00010d60 	.word	0x00010d60
    51d4:	0000e7d1 	.word	0x0000e7d1
    51d8:	00010d80 	.word	0x00010d80
    51dc:	0000e805 	.word	0x0000e805
    51e0:	00000e85 	.word	0x00000e85

000051e4 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    51e4:	b5b0      	push	{r4, r5, r7, lr}
    51e6:	b08a      	sub	sp, #40	; 0x28
    51e8:	af04      	add	r7, sp, #16
    51ea:	6039      	str	r1, [r7, #0]
    51ec:	0011      	movs	r1, r2
    51ee:	1dfb      	adds	r3, r7, #7
    51f0:	1c02      	adds	r2, r0, #0
    51f2:	701a      	strb	r2, [r3, #0]
    51f4:	1dbb      	adds	r3, r7, #6
    51f6:	1c0a      	adds	r2, r1, #0
    51f8:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    51fa:	2317      	movs	r3, #23
    51fc:	18fb      	adds	r3, r7, r3
    51fe:	22fa      	movs	r2, #250	; 0xfa
    5200:	701a      	strb	r2, [r3, #0]
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    5202:	1dfb      	adds	r3, r7, #7
    5204:	781b      	ldrb	r3, [r3, #0]
    5206:	2b7f      	cmp	r3, #127	; 0x7f
    5208:	d867      	bhi.n	52da <connect+0xf6>
    520a:	683b      	ldr	r3, [r7, #0]
    520c:	2b00      	cmp	r3, #0
    520e:	d064      	beq.n	52da <connect+0xf6>
    5210:	1dfb      	adds	r3, r7, #7
    5212:	781b      	ldrb	r3, [r3, #0]
    5214:	b25b      	sxtb	r3, r3
    5216:	4a35      	ldr	r2, [pc, #212]	; (52ec <connect+0x108>)
    5218:	011b      	lsls	r3, r3, #4
    521a:	18d3      	adds	r3, r2, r3
    521c:	330a      	adds	r3, #10
    521e:	781b      	ldrb	r3, [r3, #0]
    5220:	b2db      	uxtb	r3, r3
    5222:	2b01      	cmp	r3, #1
    5224:	d159      	bne.n	52da <connect+0xf6>
    5226:	1dbb      	adds	r3, r7, #6
    5228:	781b      	ldrb	r3, [r3, #0]
    522a:	2b00      	cmp	r3, #0
    522c:	d055      	beq.n	52da <connect+0xf6>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    522e:	2316      	movs	r3, #22
    5230:	18fb      	adds	r3, r7, r3
    5232:	2244      	movs	r2, #68	; 0x44
    5234:	701a      	strb	r2, [r3, #0]
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    5236:	1dfb      	adds	r3, r7, #7
    5238:	781b      	ldrb	r3, [r3, #0]
    523a:	b25b      	sxtb	r3, r3
    523c:	4a2b      	ldr	r2, [pc, #172]	; (52ec <connect+0x108>)
    523e:	011b      	lsls	r3, r3, #4
    5240:	18d3      	adds	r3, r2, r3
    5242:	330b      	adds	r3, #11
    5244:	781b      	ldrb	r3, [r3, #0]
    5246:	b2db      	uxtb	r3, r3
    5248:	001a      	movs	r2, r3
    524a:	2301      	movs	r3, #1
    524c:	4013      	ands	r3, r2
    524e:	d00f      	beq.n	5270 <connect+0x8c>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    5250:	2316      	movs	r3, #22
    5252:	18fb      	adds	r3, r7, r3
    5254:	224b      	movs	r2, #75	; 0x4b
    5256:	701a      	strb	r2, [r3, #0]
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    5258:	1dfb      	adds	r3, r7, #7
    525a:	781b      	ldrb	r3, [r3, #0]
    525c:	b25b      	sxtb	r3, r3
    525e:	4a23      	ldr	r2, [pc, #140]	; (52ec <connect+0x108>)
    5260:	011b      	lsls	r3, r3, #4
    5262:	18d3      	adds	r3, r2, r3
    5264:	330b      	adds	r3, #11
    5266:	781b      	ldrb	r3, [r3, #0]
    5268:	b2da      	uxtb	r2, r3
    526a:	2308      	movs	r3, #8
    526c:	18fb      	adds	r3, r7, r3
    526e:	725a      	strb	r2, [r3, #9]
		}
		strConnect.sock = sock;
    5270:	2308      	movs	r3, #8
    5272:	18fb      	adds	r3, r7, r3
    5274:	1dfa      	adds	r2, r7, #7
    5276:	7812      	ldrb	r2, [r2, #0]
    5278:	721a      	strb	r2, [r3, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    527a:	6839      	ldr	r1, [r7, #0]
    527c:	2308      	movs	r3, #8
    527e:	18fb      	adds	r3, r7, r3
    5280:	2208      	movs	r2, #8
    5282:	0018      	movs	r0, r3
    5284:	4b1a      	ldr	r3, [pc, #104]	; (52f0 <connect+0x10c>)
    5286:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    5288:	1dfb      	adds	r3, r7, #7
    528a:	781b      	ldrb	r3, [r3, #0]
    528c:	b25b      	sxtb	r3, r3
    528e:	4a17      	ldr	r2, [pc, #92]	; (52ec <connect+0x108>)
    5290:	011b      	lsls	r3, r3, #4
    5292:	18d3      	adds	r3, r2, r3
    5294:	3306      	adds	r3, #6
    5296:	881b      	ldrh	r3, [r3, #0]
    5298:	b29a      	uxth	r2, r3
    529a:	2308      	movs	r3, #8
    529c:	18fb      	adds	r3, r7, r3
    529e:	815a      	strh	r2, [r3, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    52a0:	2317      	movs	r3, #23
    52a2:	18fc      	adds	r4, r7, r3
    52a4:	2308      	movs	r3, #8
    52a6:	18fa      	adds	r2, r7, r3
    52a8:	2316      	movs	r3, #22
    52aa:	18fb      	adds	r3, r7, r3
    52ac:	7819      	ldrb	r1, [r3, #0]
    52ae:	2300      	movs	r3, #0
    52b0:	9302      	str	r3, [sp, #8]
    52b2:	2300      	movs	r3, #0
    52b4:	9301      	str	r3, [sp, #4]
    52b6:	2300      	movs	r3, #0
    52b8:	9300      	str	r3, [sp, #0]
    52ba:	230c      	movs	r3, #12
    52bc:	2002      	movs	r0, #2
    52be:	4d0d      	ldr	r5, [pc, #52]	; (52f4 <connect+0x110>)
    52c0:	47a8      	blx	r5
    52c2:	0003      	movs	r3, r0
    52c4:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    52c6:	2317      	movs	r3, #23
    52c8:	18fb      	adds	r3, r7, r3
    52ca:	781b      	ldrb	r3, [r3, #0]
    52cc:	b25b      	sxtb	r3, r3
    52ce:	2b00      	cmp	r3, #0
    52d0:	d003      	beq.n	52da <connect+0xf6>
		{
			s8Ret = SOCK_ERR_INVALID;
    52d2:	2317      	movs	r3, #23
    52d4:	18fb      	adds	r3, r7, r3
    52d6:	22f7      	movs	r2, #247	; 0xf7
    52d8:	701a      	strb	r2, [r3, #0]
		}
	}
	return s8Ret;
    52da:	2317      	movs	r3, #23
    52dc:	18fb      	adds	r3, r7, r3
    52de:	781b      	ldrb	r3, [r3, #0]
    52e0:	b25b      	sxtb	r3, r3
}
    52e2:	0018      	movs	r0, r3
    52e4:	46bd      	mov	sp, r7
    52e6:	b006      	add	sp, #24
    52e8:	bdb0      	pop	{r4, r5, r7, pc}
    52ea:	46c0      	nop			; (mov r8, r8)
    52ec:	2000040c 	.word	0x2000040c
    52f0:	00000be9 	.word	0x00000be9
    52f4:	00000e85 	.word	0x00000e85

000052f8 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    52f8:	b590      	push	{r4, r7, lr}
    52fa:	b08f      	sub	sp, #60	; 0x3c
    52fc:	af04      	add	r7, sp, #16
    52fe:	0004      	movs	r4, r0
    5300:	60b9      	str	r1, [r7, #8]
    5302:	0010      	movs	r0, r2
    5304:	0019      	movs	r1, r3
    5306:	230f      	movs	r3, #15
    5308:	18fb      	adds	r3, r7, r3
    530a:	1c22      	adds	r2, r4, #0
    530c:	701a      	strb	r2, [r3, #0]
    530e:	230c      	movs	r3, #12
    5310:	18fb      	adds	r3, r7, r3
    5312:	1c02      	adds	r2, r0, #0
    5314:	801a      	strh	r2, [r3, #0]
    5316:	1dbb      	adds	r3, r7, #6
    5318:	1c0a      	adds	r2, r1, #0
    531a:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    531c:	2326      	movs	r3, #38	; 0x26
    531e:	18fb      	adds	r3, r7, r3
    5320:	2206      	movs	r2, #6
    5322:	4252      	negs	r2, r2
    5324:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    5326:	230f      	movs	r3, #15
    5328:	18fb      	adds	r3, r7, r3
    532a:	781b      	ldrb	r3, [r3, #0]
    532c:	2b7f      	cmp	r3, #127	; 0x7f
    532e:	d900      	bls.n	5332 <send+0x3a>
    5330:	e087      	b.n	5442 <send+0x14a>
    5332:	68bb      	ldr	r3, [r7, #8]
    5334:	2b00      	cmp	r3, #0
    5336:	d100      	bne.n	533a <send+0x42>
    5338:	e083      	b.n	5442 <send+0x14a>
    533a:	230c      	movs	r3, #12
    533c:	18fb      	adds	r3, r7, r3
    533e:	881a      	ldrh	r2, [r3, #0]
    5340:	23af      	movs	r3, #175	; 0xaf
    5342:	00db      	lsls	r3, r3, #3
    5344:	429a      	cmp	r2, r3
    5346:	d900      	bls.n	534a <send+0x52>
    5348:	e07b      	b.n	5442 <send+0x14a>
    534a:	230f      	movs	r3, #15
    534c:	18fb      	adds	r3, r7, r3
    534e:	781b      	ldrb	r3, [r3, #0]
    5350:	b25b      	sxtb	r3, r3
    5352:	4a40      	ldr	r2, [pc, #256]	; (5454 <send+0x15c>)
    5354:	011b      	lsls	r3, r3, #4
    5356:	18d3      	adds	r3, r2, r3
    5358:	330a      	adds	r3, #10
    535a:	781b      	ldrb	r3, [r3, #0]
    535c:	b2db      	uxtb	r3, r3
    535e:	2b01      	cmp	r3, #1
    5360:	d16f      	bne.n	5442 <send+0x14a>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
    5362:	2323      	movs	r3, #35	; 0x23
    5364:	18fb      	adds	r3, r7, r3
    5366:	2245      	movs	r2, #69	; 0x45
    5368:	701a      	strb	r2, [r3, #0]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    536a:	2324      	movs	r3, #36	; 0x24
    536c:	18fb      	adds	r3, r7, r3
    536e:	2250      	movs	r2, #80	; 0x50
    5370:	801a      	strh	r2, [r3, #0]

		strSend.sock			= sock;
    5372:	2310      	movs	r3, #16
    5374:	18fb      	adds	r3, r7, r3
    5376:	220f      	movs	r2, #15
    5378:	18ba      	adds	r2, r7, r2
    537a:	7812      	ldrb	r2, [r2, #0]
    537c:	701a      	strb	r2, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    537e:	2310      	movs	r3, #16
    5380:	18fb      	adds	r3, r7, r3
    5382:	220c      	movs	r2, #12
    5384:	18ba      	adds	r2, r7, r2
    5386:	8812      	ldrh	r2, [r2, #0]
    5388:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    538a:	230f      	movs	r3, #15
    538c:	18fb      	adds	r3, r7, r3
    538e:	781b      	ldrb	r3, [r3, #0]
    5390:	b25b      	sxtb	r3, r3
    5392:	4a30      	ldr	r2, [pc, #192]	; (5454 <send+0x15c>)
    5394:	011b      	lsls	r3, r3, #4
    5396:	18d3      	adds	r3, r2, r3
    5398:	3306      	adds	r3, #6
    539a:	881b      	ldrh	r3, [r3, #0]
    539c:	b29a      	uxth	r2, r3
    539e:	2310      	movs	r3, #16
    53a0:	18fb      	adds	r3, r7, r3
    53a2:	819a      	strh	r2, [r3, #12]

		if(sock >= TCP_SOCK_MAX)
    53a4:	230f      	movs	r3, #15
    53a6:	18fb      	adds	r3, r7, r3
    53a8:	781b      	ldrb	r3, [r3, #0]
    53aa:	b25b      	sxtb	r3, r3
    53ac:	2b06      	cmp	r3, #6
    53ae:	dd03      	ble.n	53b8 <send+0xc0>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    53b0:	2324      	movs	r3, #36	; 0x24
    53b2:	18fb      	adds	r3, r7, r3
    53b4:	2244      	movs	r2, #68	; 0x44
    53b6:	801a      	strh	r2, [r3, #0]
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    53b8:	230f      	movs	r3, #15
    53ba:	18fb      	adds	r3, r7, r3
    53bc:	781b      	ldrb	r3, [r3, #0]
    53be:	b25b      	sxtb	r3, r3
    53c0:	4a24      	ldr	r2, [pc, #144]	; (5454 <send+0x15c>)
    53c2:	011b      	lsls	r3, r3, #4
    53c4:	18d3      	adds	r3, r2, r3
    53c6:	330b      	adds	r3, #11
    53c8:	781b      	ldrb	r3, [r3, #0]
    53ca:	b2db      	uxtb	r3, r3
    53cc:	001a      	movs	r2, r3
    53ce:	2301      	movs	r3, #1
    53d0:	4013      	ands	r3, r2
    53d2:	d00f      	beq.n	53f4 <send+0xfc>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    53d4:	2323      	movs	r3, #35	; 0x23
    53d6:	18fb      	adds	r3, r7, r3
    53d8:	224c      	movs	r2, #76	; 0x4c
    53da:	701a      	strb	r2, [r3, #0]
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    53dc:	230f      	movs	r3, #15
    53de:	18fb      	adds	r3, r7, r3
    53e0:	2200      	movs	r2, #0
    53e2:	569a      	ldrsb	r2, [r3, r2]
    53e4:	2324      	movs	r3, #36	; 0x24
    53e6:	18fb      	adds	r3, r7, r3
    53e8:	491a      	ldr	r1, [pc, #104]	; (5454 <send+0x15c>)
    53ea:	0112      	lsls	r2, r2, #4
    53ec:	188a      	adds	r2, r1, r2
    53ee:	3208      	adds	r2, #8
    53f0:	8812      	ldrh	r2, [r2, #0]
    53f2:	801a      	strh	r2, [r3, #0]
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    53f4:	2323      	movs	r3, #35	; 0x23
    53f6:	18fb      	adds	r3, r7, r3
    53f8:	781b      	ldrb	r3, [r3, #0]
    53fa:	2280      	movs	r2, #128	; 0x80
    53fc:	4252      	negs	r2, r2
    53fe:	4313      	orrs	r3, r2
    5400:	b2d9      	uxtb	r1, r3
    5402:	2310      	movs	r3, #16
    5404:	18fa      	adds	r2, r7, r3
    5406:	2324      	movs	r3, #36	; 0x24
    5408:	18fb      	adds	r3, r7, r3
    540a:	881b      	ldrh	r3, [r3, #0]
    540c:	9302      	str	r3, [sp, #8]
    540e:	230c      	movs	r3, #12
    5410:	18fb      	adds	r3, r7, r3
    5412:	881b      	ldrh	r3, [r3, #0]
    5414:	9301      	str	r3, [sp, #4]
    5416:	68bb      	ldr	r3, [r7, #8]
    5418:	9300      	str	r3, [sp, #0]
    541a:	2310      	movs	r3, #16
    541c:	2002      	movs	r0, #2
    541e:	4c0e      	ldr	r4, [pc, #56]	; (5458 <send+0x160>)
    5420:	47a0      	blx	r4
    5422:	0003      	movs	r3, r0
    5424:	001a      	movs	r2, r3
    5426:	2326      	movs	r3, #38	; 0x26
    5428:	18fb      	adds	r3, r7, r3
    542a:	801a      	strh	r2, [r3, #0]
		if(s16Ret != SOCK_ERR_NO_ERROR)
    542c:	2326      	movs	r3, #38	; 0x26
    542e:	18fb      	adds	r3, r7, r3
    5430:	2200      	movs	r2, #0
    5432:	5e9b      	ldrsh	r3, [r3, r2]
    5434:	2b00      	cmp	r3, #0
    5436:	d004      	beq.n	5442 <send+0x14a>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    5438:	2326      	movs	r3, #38	; 0x26
    543a:	18fb      	adds	r3, r7, r3
    543c:	220e      	movs	r2, #14
    543e:	4252      	negs	r2, r2
    5440:	801a      	strh	r2, [r3, #0]
		}
	}
	return s16Ret;
    5442:	2326      	movs	r3, #38	; 0x26
    5444:	18fb      	adds	r3, r7, r3
    5446:	2200      	movs	r2, #0
    5448:	5e9b      	ldrsh	r3, [r3, r2]
}
    544a:	0018      	movs	r0, r3
    544c:	46bd      	mov	sp, r7
    544e:	b00b      	add	sp, #44	; 0x2c
    5450:	bd90      	pop	{r4, r7, pc}
    5452:	46c0      	nop			; (mov r8, r8)
    5454:	2000040c 	.word	0x2000040c
    5458:	00000e85 	.word	0x00000e85

0000545c <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    545c:	b590      	push	{r4, r7, lr}
    545e:	b08d      	sub	sp, #52	; 0x34
    5460:	af04      	add	r7, sp, #16
    5462:	60b9      	str	r1, [r7, #8]
    5464:	0011      	movs	r1, r2
    5466:	607b      	str	r3, [r7, #4]
    5468:	230f      	movs	r3, #15
    546a:	18fb      	adds	r3, r7, r3
    546c:	1c02      	adds	r2, r0, #0
    546e:	701a      	strb	r2, [r3, #0]
    5470:	230c      	movs	r3, #12
    5472:	18fb      	adds	r3, r7, r3
    5474:	1c0a      	adds	r2, r1, #0
    5476:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    5478:	231e      	movs	r3, #30
    547a:	18fb      	adds	r3, r7, r3
    547c:	2206      	movs	r2, #6
    547e:	4252      	negs	r2, r2
    5480:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    5482:	230f      	movs	r3, #15
    5484:	18fb      	adds	r3, r7, r3
    5486:	781b      	ldrb	r3, [r3, #0]
    5488:	2b7f      	cmp	r3, #127	; 0x7f
    548a:	d900      	bls.n	548e <recv+0x32>
    548c:	e099      	b.n	55c2 <recv+0x166>
    548e:	68bb      	ldr	r3, [r7, #8]
    5490:	2b00      	cmp	r3, #0
    5492:	d100      	bne.n	5496 <recv+0x3a>
    5494:	e095      	b.n	55c2 <recv+0x166>
    5496:	230c      	movs	r3, #12
    5498:	18fb      	adds	r3, r7, r3
    549a:	881b      	ldrh	r3, [r3, #0]
    549c:	2b00      	cmp	r3, #0
    549e:	d100      	bne.n	54a2 <recv+0x46>
    54a0:	e08f      	b.n	55c2 <recv+0x166>
    54a2:	230f      	movs	r3, #15
    54a4:	18fb      	adds	r3, r7, r3
    54a6:	781b      	ldrb	r3, [r3, #0]
    54a8:	b25b      	sxtb	r3, r3
    54aa:	4a4a      	ldr	r2, [pc, #296]	; (55d4 <recv+0x178>)
    54ac:	011b      	lsls	r3, r3, #4
    54ae:	18d3      	adds	r3, r2, r3
    54b0:	330a      	adds	r3, #10
    54b2:	781b      	ldrb	r3, [r3, #0]
    54b4:	b2db      	uxtb	r3, r3
    54b6:	2b01      	cmp	r3, #1
    54b8:	d000      	beq.n	54bc <recv+0x60>
    54ba:	e082      	b.n	55c2 <recv+0x166>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
    54bc:	231e      	movs	r3, #30
    54be:	18fb      	adds	r3, r7, r3
    54c0:	2200      	movs	r2, #0
    54c2:	801a      	strh	r2, [r3, #0]
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    54c4:	230f      	movs	r3, #15
    54c6:	18fb      	adds	r3, r7, r3
    54c8:	2200      	movs	r2, #0
    54ca:	569a      	ldrsb	r2, [r3, r2]
    54cc:	4b41      	ldr	r3, [pc, #260]	; (55d4 <recv+0x178>)
    54ce:	0112      	lsls	r2, r2, #4
    54d0:	68b9      	ldr	r1, [r7, #8]
    54d2:	50d1      	str	r1, [r2, r3]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    54d4:	230f      	movs	r3, #15
    54d6:	18fb      	adds	r3, r7, r3
    54d8:	781b      	ldrb	r3, [r3, #0]
    54da:	b25b      	sxtb	r3, r3
    54dc:	4a3d      	ldr	r2, [pc, #244]	; (55d4 <recv+0x178>)
    54de:	011b      	lsls	r3, r3, #4
    54e0:	18d3      	adds	r3, r2, r3
    54e2:	3304      	adds	r3, #4
    54e4:	220c      	movs	r2, #12
    54e6:	18ba      	adds	r2, r7, r2
    54e8:	8812      	ldrh	r2, [r2, #0]
    54ea:	801a      	strh	r2, [r3, #0]

		if(!gastrSockets[sock].bIsRecvPending)
    54ec:	230f      	movs	r3, #15
    54ee:	18fb      	adds	r3, r7, r3
    54f0:	781b      	ldrb	r3, [r3, #0]
    54f2:	b25b      	sxtb	r3, r3
    54f4:	4a37      	ldr	r2, [pc, #220]	; (55d4 <recv+0x178>)
    54f6:	011b      	lsls	r3, r3, #4
    54f8:	18d3      	adds	r3, r2, r3
    54fa:	330c      	adds	r3, #12
    54fc:	781b      	ldrb	r3, [r3, #0]
    54fe:	b2db      	uxtb	r3, r3
    5500:	2b00      	cmp	r3, #0
    5502:	d15e      	bne.n	55c2 <recv+0x166>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
    5504:	231d      	movs	r3, #29
    5506:	18fb      	adds	r3, r7, r3
    5508:	2246      	movs	r2, #70	; 0x46
    550a:	701a      	strb	r2, [r3, #0]

			gastrSockets[sock].bIsRecvPending = 1;
    550c:	230f      	movs	r3, #15
    550e:	18fb      	adds	r3, r7, r3
    5510:	781b      	ldrb	r3, [r3, #0]
    5512:	b25b      	sxtb	r3, r3
    5514:	4a2f      	ldr	r2, [pc, #188]	; (55d4 <recv+0x178>)
    5516:	011b      	lsls	r3, r3, #4
    5518:	18d3      	adds	r3, r2, r3
    551a:	330c      	adds	r3, #12
    551c:	2201      	movs	r2, #1
    551e:	701a      	strb	r2, [r3, #0]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    5520:	230f      	movs	r3, #15
    5522:	18fb      	adds	r3, r7, r3
    5524:	781b      	ldrb	r3, [r3, #0]
    5526:	b25b      	sxtb	r3, r3
    5528:	4a2a      	ldr	r2, [pc, #168]	; (55d4 <recv+0x178>)
    552a:	011b      	lsls	r3, r3, #4
    552c:	18d3      	adds	r3, r2, r3
    552e:	330b      	adds	r3, #11
    5530:	781b      	ldrb	r3, [r3, #0]
    5532:	b2db      	uxtb	r3, r3
    5534:	001a      	movs	r2, r3
    5536:	2301      	movs	r3, #1
    5538:	4013      	ands	r3, r2
    553a:	d003      	beq.n	5544 <recv+0xe8>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    553c:	231d      	movs	r3, #29
    553e:	18fb      	adds	r3, r7, r3
    5540:	224d      	movs	r2, #77	; 0x4d
    5542:	701a      	strb	r2, [r3, #0]
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    5544:	687b      	ldr	r3, [r7, #4]
    5546:	2b00      	cmp	r3, #0
    5548:	d105      	bne.n	5556 <recv+0xfa>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    554a:	2314      	movs	r3, #20
    554c:	18fb      	adds	r3, r7, r3
    554e:	2201      	movs	r2, #1
    5550:	4252      	negs	r2, r2
    5552:	601a      	str	r2, [r3, #0]
    5554:	e003      	b.n	555e <recv+0x102>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    5556:	2314      	movs	r3, #20
    5558:	18fb      	adds	r3, r7, r3
    555a:	687a      	ldr	r2, [r7, #4]
    555c:	601a      	str	r2, [r3, #0]
			strRecv.sock = sock;
    555e:	2314      	movs	r3, #20
    5560:	18fb      	adds	r3, r7, r3
    5562:	220f      	movs	r2, #15
    5564:	18ba      	adds	r2, r7, r2
    5566:	7812      	ldrb	r2, [r2, #0]
    5568:	711a      	strb	r2, [r3, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    556a:	230f      	movs	r3, #15
    556c:	18fb      	adds	r3, r7, r3
    556e:	781b      	ldrb	r3, [r3, #0]
    5570:	b25b      	sxtb	r3, r3
    5572:	4a18      	ldr	r2, [pc, #96]	; (55d4 <recv+0x178>)
    5574:	011b      	lsls	r3, r3, #4
    5576:	18d3      	adds	r3, r2, r3
    5578:	3306      	adds	r3, #6
    557a:	881b      	ldrh	r3, [r3, #0]
    557c:	b29a      	uxth	r2, r3
    557e:	2314      	movs	r3, #20
    5580:	18fb      	adds	r3, r7, r3
    5582:	80da      	strh	r2, [r3, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    5584:	2314      	movs	r3, #20
    5586:	18fa      	adds	r2, r7, r3
    5588:	231d      	movs	r3, #29
    558a:	18fb      	adds	r3, r7, r3
    558c:	7819      	ldrb	r1, [r3, #0]
    558e:	2300      	movs	r3, #0
    5590:	9302      	str	r3, [sp, #8]
    5592:	2300      	movs	r3, #0
    5594:	9301      	str	r3, [sp, #4]
    5596:	2300      	movs	r3, #0
    5598:	9300      	str	r3, [sp, #0]
    559a:	2308      	movs	r3, #8
    559c:	2002      	movs	r0, #2
    559e:	4c0e      	ldr	r4, [pc, #56]	; (55d8 <recv+0x17c>)
    55a0:	47a0      	blx	r4
    55a2:	0003      	movs	r3, r0
    55a4:	001a      	movs	r2, r3
    55a6:	231e      	movs	r3, #30
    55a8:	18fb      	adds	r3, r7, r3
    55aa:	801a      	strh	r2, [r3, #0]
			if(s16Ret != SOCK_ERR_NO_ERROR)
    55ac:	231e      	movs	r3, #30
    55ae:	18fb      	adds	r3, r7, r3
    55b0:	2200      	movs	r2, #0
    55b2:	5e9b      	ldrsh	r3, [r3, r2]
    55b4:	2b00      	cmp	r3, #0
    55b6:	d004      	beq.n	55c2 <recv+0x166>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    55b8:	231e      	movs	r3, #30
    55ba:	18fb      	adds	r3, r7, r3
    55bc:	220e      	movs	r2, #14
    55be:	4252      	negs	r2, r2
    55c0:	801a      	strh	r2, [r3, #0]
			}
		}
	}
	return s16Ret;
    55c2:	231e      	movs	r3, #30
    55c4:	18fb      	adds	r3, r7, r3
    55c6:	2200      	movs	r2, #0
    55c8:	5e9b      	ldrsh	r3, [r3, r2]
}
    55ca:	0018      	movs	r0, r3
    55cc:	46bd      	mov	sp, r7
    55ce:	b009      	add	sp, #36	; 0x24
    55d0:	bd90      	pop	{r4, r7, pc}
    55d2:	46c0      	nop			; (mov r8, r8)
    55d4:	2000040c 	.word	0x2000040c
    55d8:	00000e85 	.word	0x00000e85

000055dc <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    55dc:	b5b0      	push	{r4, r5, r7, lr}
    55de:	b088      	sub	sp, #32
    55e0:	af04      	add	r7, sp, #16
    55e2:	0002      	movs	r2, r0
    55e4:	1dfb      	adds	r3, r7, #7
    55e6:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    55e8:	230f      	movs	r3, #15
    55ea:	18fb      	adds	r3, r7, r3
    55ec:	22fa      	movs	r2, #250	; 0xfa
    55ee:	701a      	strb	r2, [r3, #0]
    M2M_INFO("Sock to delete <%d>\n", sock);
    55f0:	4b42      	ldr	r3, [pc, #264]	; (56fc <close+0x120>)
    55f2:	0018      	movs	r0, r3
    55f4:	4b42      	ldr	r3, [pc, #264]	; (5700 <close+0x124>)
    55f6:	4798      	blx	r3
    55f8:	1dfb      	adds	r3, r7, #7
    55fa:	2200      	movs	r2, #0
    55fc:	569a      	ldrsb	r2, [r3, r2]
    55fe:	4b41      	ldr	r3, [pc, #260]	; (5704 <close+0x128>)
    5600:	0011      	movs	r1, r2
    5602:	0018      	movs	r0, r3
    5604:	4b3e      	ldr	r3, [pc, #248]	; (5700 <close+0x124>)
    5606:	4798      	blx	r3
    5608:	200d      	movs	r0, #13
    560a:	4b3f      	ldr	r3, [pc, #252]	; (5708 <close+0x12c>)
    560c:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    560e:	1dfb      	adds	r3, r7, #7
    5610:	781b      	ldrb	r3, [r3, #0]
    5612:	2b7f      	cmp	r3, #127	; 0x7f
    5614:	d86a      	bhi.n	56ec <close+0x110>
    5616:	1dfb      	adds	r3, r7, #7
    5618:	781b      	ldrb	r3, [r3, #0]
    561a:	b25b      	sxtb	r3, r3
    561c:	4a3b      	ldr	r2, [pc, #236]	; (570c <close+0x130>)
    561e:	011b      	lsls	r3, r3, #4
    5620:	18d3      	adds	r3, r2, r3
    5622:	330a      	adds	r3, #10
    5624:	781b      	ldrb	r3, [r3, #0]
    5626:	b2db      	uxtb	r3, r3
    5628:	2b01      	cmp	r3, #1
    562a:	d15f      	bne.n	56ec <close+0x110>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    562c:	230e      	movs	r3, #14
    562e:	18fb      	adds	r3, r7, r3
    5630:	2249      	movs	r2, #73	; 0x49
    5632:	701a      	strb	r2, [r3, #0]
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    5634:	2308      	movs	r3, #8
    5636:	18fb      	adds	r3, r7, r3
    5638:	1dfa      	adds	r2, r7, #7
    563a:	7812      	ldrb	r2, [r2, #0]
    563c:	701a      	strb	r2, [r3, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    563e:	1dfb      	adds	r3, r7, #7
    5640:	781b      	ldrb	r3, [r3, #0]
    5642:	b25b      	sxtb	r3, r3
    5644:	4a31      	ldr	r2, [pc, #196]	; (570c <close+0x130>)
    5646:	011b      	lsls	r3, r3, #4
    5648:	18d3      	adds	r3, r2, r3
    564a:	3306      	adds	r3, #6
    564c:	881b      	ldrh	r3, [r3, #0]
    564e:	b29a      	uxth	r2, r3
    5650:	2308      	movs	r3, #8
    5652:	18fb      	adds	r3, r7, r3
    5654:	805a      	strh	r2, [r3, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    5656:	1dfb      	adds	r3, r7, #7
    5658:	781b      	ldrb	r3, [r3, #0]
    565a:	b25b      	sxtb	r3, r3
    565c:	4a2b      	ldr	r2, [pc, #172]	; (570c <close+0x130>)
    565e:	011b      	lsls	r3, r3, #4
    5660:	18d3      	adds	r3, r2, r3
    5662:	330a      	adds	r3, #10
    5664:	2200      	movs	r2, #0
    5666:	701a      	strb	r2, [r3, #0]
		gastrSockets[sock].u16SessionID =0;
    5668:	1dfb      	adds	r3, r7, #7
    566a:	781b      	ldrb	r3, [r3, #0]
    566c:	b25b      	sxtb	r3, r3
    566e:	4a27      	ldr	r2, [pc, #156]	; (570c <close+0x130>)
    5670:	011b      	lsls	r3, r3, #4
    5672:	18d3      	adds	r3, r2, r3
    5674:	3306      	adds	r3, #6
    5676:	2200      	movs	r2, #0
    5678:	801a      	strh	r2, [r3, #0]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    567a:	1dfb      	adds	r3, r7, #7
    567c:	781b      	ldrb	r3, [r3, #0]
    567e:	b25b      	sxtb	r3, r3
    5680:	4a22      	ldr	r2, [pc, #136]	; (570c <close+0x130>)
    5682:	011b      	lsls	r3, r3, #4
    5684:	18d3      	adds	r3, r2, r3
    5686:	330b      	adds	r3, #11
    5688:	781b      	ldrb	r3, [r3, #0]
    568a:	b2db      	uxtb	r3, r3
    568c:	001a      	movs	r2, r3
    568e:	2301      	movs	r3, #1
    5690:	4013      	ands	r3, r2
    5692:	d003      	beq.n	569c <close+0xc0>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    5694:	230e      	movs	r3, #14
    5696:	18fb      	adds	r3, r7, r3
    5698:	224e      	movs	r2, #78	; 0x4e
    569a:	701a      	strb	r2, [r3, #0]
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    569c:	230f      	movs	r3, #15
    569e:	18fc      	adds	r4, r7, r3
    56a0:	2308      	movs	r3, #8
    56a2:	18fa      	adds	r2, r7, r3
    56a4:	230e      	movs	r3, #14
    56a6:	18fb      	adds	r3, r7, r3
    56a8:	7819      	ldrb	r1, [r3, #0]
    56aa:	2300      	movs	r3, #0
    56ac:	9302      	str	r3, [sp, #8]
    56ae:	2300      	movs	r3, #0
    56b0:	9301      	str	r3, [sp, #4]
    56b2:	2300      	movs	r3, #0
    56b4:	9300      	str	r3, [sp, #0]
    56b6:	2304      	movs	r3, #4
    56b8:	2002      	movs	r0, #2
    56ba:	4d15      	ldr	r5, [pc, #84]	; (5710 <close+0x134>)
    56bc:	47a8      	blx	r5
    56be:	0003      	movs	r3, r0
    56c0:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    56c2:	230f      	movs	r3, #15
    56c4:	18fb      	adds	r3, r7, r3
    56c6:	781b      	ldrb	r3, [r3, #0]
    56c8:	b25b      	sxtb	r3, r3
    56ca:	2b00      	cmp	r3, #0
    56cc:	d003      	beq.n	56d6 <close+0xfa>
		{
			s8Ret = SOCK_ERR_INVALID;
    56ce:	230f      	movs	r3, #15
    56d0:	18fb      	adds	r3, r7, r3
    56d2:	22f7      	movs	r2, #247	; 0xf7
    56d4:	701a      	strb	r2, [r3, #0]
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    56d6:	1dfb      	adds	r3, r7, #7
    56d8:	781b      	ldrb	r3, [r3, #0]
    56da:	b25b      	sxtb	r3, r3
    56dc:	011a      	lsls	r2, r3, #4
    56de:	4b0b      	ldr	r3, [pc, #44]	; (570c <close+0x130>)
    56e0:	18d3      	adds	r3, r2, r3
    56e2:	2210      	movs	r2, #16
    56e4:	2100      	movs	r1, #0
    56e6:	0018      	movs	r0, r3
    56e8:	4b0a      	ldr	r3, [pc, #40]	; (5714 <close+0x138>)
    56ea:	4798      	blx	r3
	}
	return s8Ret;
    56ec:	230f      	movs	r3, #15
    56ee:	18fb      	adds	r3, r7, r3
    56f0:	781b      	ldrb	r3, [r3, #0]
    56f2:	b25b      	sxtb	r3, r3
}
    56f4:	0018      	movs	r0, r3
    56f6:	46bd      	mov	sp, r7
    56f8:	b004      	add	sp, #16
    56fa:	bdb0      	pop	{r4, r5, r7, pc}
    56fc:	00010d60 	.word	0x00010d60
    5700:	0000e7d1 	.word	0x0000e7d1
    5704:	00010d9c 	.word	0x00010d9c
    5708:	0000e805 	.word	0x0000e805
    570c:	2000040c 	.word	0x2000040c
    5710:	00000e85 	.word	0x00000e85
    5714:	00000c25 	.word	0x00000c25

00005718 <nmi_inet_addr>:

Date
		4 June 2012
*********************************************************************/
uint32 nmi_inet_addr(char *pcIpAddr)
{
    5718:	b580      	push	{r7, lr}
    571a:	b086      	sub	sp, #24
    571c:	af00      	add	r7, sp, #0
    571e:	6078      	str	r0, [r7, #4]
	uint8	tmp;
	uint32	u32IP = 0;
    5720:	2300      	movs	r3, #0
    5722:	613b      	str	r3, [r7, #16]
	uint8	au8IP[4];
	uint8 	c;
	uint8	i, j;

	tmp = 0;
    5724:	2317      	movs	r3, #23
    5726:	18fb      	adds	r3, r7, r3
    5728:	2200      	movs	r2, #0
    572a:	701a      	strb	r2, [r3, #0]

	for(i = 0; i < 4; ++i)
    572c:	2316      	movs	r3, #22
    572e:	18fb      	adds	r3, r7, r3
    5730:	2200      	movs	r2, #0
    5732:	701a      	strb	r2, [r3, #0]
    5734:	e060      	b.n	57f8 <nmi_inet_addr+0xe0>
	{
		j = 0;
    5736:	2315      	movs	r3, #21
    5738:	18fb      	adds	r3, r7, r3
    573a:	2200      	movs	r2, #0
    573c:	701a      	strb	r2, [r3, #0]
		do
		{
			c = *pcIpAddr;
    573e:	2314      	movs	r3, #20
    5740:	18fb      	adds	r3, r7, r3
    5742:	687a      	ldr	r2, [r7, #4]
    5744:	7812      	ldrb	r2, [r2, #0]
    5746:	701a      	strb	r2, [r3, #0]
			++j;
    5748:	2315      	movs	r3, #21
    574a:	18fb      	adds	r3, r7, r3
    574c:	2215      	movs	r2, #21
    574e:	18ba      	adds	r2, r7, r2
    5750:	7812      	ldrb	r2, [r2, #0]
    5752:	3201      	adds	r2, #1
    5754:	701a      	strb	r2, [r3, #0]
			if(j > 4)
    5756:	2315      	movs	r3, #21
    5758:	18fb      	adds	r3, r7, r3
    575a:	781b      	ldrb	r3, [r3, #0]
    575c:	2b04      	cmp	r3, #4
    575e:	d901      	bls.n	5764 <nmi_inet_addr+0x4c>
			{
				return 0;
    5760:	2300      	movs	r3, #0
    5762:	e057      	b.n	5814 <nmi_inet_addr+0xfc>
			}
			if(c == '.' || c == 0)
    5764:	2314      	movs	r3, #20
    5766:	18fb      	adds	r3, r7, r3
    5768:	781b      	ldrb	r3, [r3, #0]
    576a:	2b2e      	cmp	r3, #46	; 0x2e
    576c:	d004      	beq.n	5778 <nmi_inet_addr+0x60>
    576e:	2314      	movs	r3, #20
    5770:	18fb      	adds	r3, r7, r3
    5772:	781b      	ldrb	r3, [r3, #0]
    5774:	2b00      	cmp	r3, #0
    5776:	d10d      	bne.n	5794 <nmi_inet_addr+0x7c>
			{
				au8IP[i] = tmp;
    5778:	2316      	movs	r3, #22
    577a:	18fb      	adds	r3, r7, r3
    577c:	781b      	ldrb	r3, [r3, #0]
    577e:	220c      	movs	r2, #12
    5780:	18ba      	adds	r2, r7, r2
    5782:	2117      	movs	r1, #23
    5784:	1879      	adds	r1, r7, r1
    5786:	7809      	ldrb	r1, [r1, #0]
    5788:	54d1      	strb	r1, [r2, r3]
				tmp = 0;
    578a:	2317      	movs	r3, #23
    578c:	18fb      	adds	r3, r7, r3
    578e:	2200      	movs	r2, #0
    5790:	701a      	strb	r2, [r3, #0]
    5792:	e01d      	b.n	57d0 <nmi_inet_addr+0xb8>
			}
			else if(c >= '0' && c <= '9')
    5794:	2314      	movs	r3, #20
    5796:	18fb      	adds	r3, r7, r3
    5798:	781b      	ldrb	r3, [r3, #0]
    579a:	2b2f      	cmp	r3, #47	; 0x2f
    579c:	d916      	bls.n	57cc <nmi_inet_addr+0xb4>
    579e:	2314      	movs	r3, #20
    57a0:	18fb      	adds	r3, r7, r3
    57a2:	781b      	ldrb	r3, [r3, #0]
    57a4:	2b39      	cmp	r3, #57	; 0x39
    57a6:	d811      	bhi.n	57cc <nmi_inet_addr+0xb4>
			{
				tmp = (tmp * 10) + (c - '0');
    57a8:	2317      	movs	r3, #23
    57aa:	18fb      	adds	r3, r7, r3
    57ac:	781b      	ldrb	r3, [r3, #0]
    57ae:	1c1a      	adds	r2, r3, #0
    57b0:	0092      	lsls	r2, r2, #2
    57b2:	18d3      	adds	r3, r2, r3
    57b4:	18db      	adds	r3, r3, r3
    57b6:	b2da      	uxtb	r2, r3
    57b8:	2314      	movs	r3, #20
    57ba:	18fb      	adds	r3, r7, r3
    57bc:	781b      	ldrb	r3, [r3, #0]
    57be:	18d3      	adds	r3, r2, r3
    57c0:	b2da      	uxtb	r2, r3
    57c2:	2317      	movs	r3, #23
    57c4:	18fb      	adds	r3, r7, r3
    57c6:	3a30      	subs	r2, #48	; 0x30
    57c8:	701a      	strb	r2, [r3, #0]
    57ca:	e001      	b.n	57d0 <nmi_inet_addr+0xb8>
			}
			else
			{
				return 0;
    57cc:	2300      	movs	r3, #0
    57ce:	e021      	b.n	5814 <nmi_inet_addr+0xfc>
			}
			++pcIpAddr;
    57d0:	687b      	ldr	r3, [r7, #4]
    57d2:	3301      	adds	r3, #1
    57d4:	607b      	str	r3, [r7, #4]
		} while(c != '.' && c != 0);
    57d6:	2314      	movs	r3, #20
    57d8:	18fb      	adds	r3, r7, r3
    57da:	781b      	ldrb	r3, [r3, #0]
    57dc:	2b2e      	cmp	r3, #46	; 0x2e
    57de:	d004      	beq.n	57ea <nmi_inet_addr+0xd2>
    57e0:	2314      	movs	r3, #20
    57e2:	18fb      	adds	r3, r7, r3
    57e4:	781b      	ldrb	r3, [r3, #0]
    57e6:	2b00      	cmp	r3, #0
    57e8:	d1a9      	bne.n	573e <nmi_inet_addr+0x26>
	for(i = 0; i < 4; ++i)
    57ea:	2316      	movs	r3, #22
    57ec:	18fb      	adds	r3, r7, r3
    57ee:	2216      	movs	r2, #22
    57f0:	18ba      	adds	r2, r7, r2
    57f2:	7812      	ldrb	r2, [r2, #0]
    57f4:	3201      	adds	r2, #1
    57f6:	701a      	strb	r2, [r3, #0]
    57f8:	2316      	movs	r3, #22
    57fa:	18fb      	adds	r3, r7, r3
    57fc:	781b      	ldrb	r3, [r3, #0]
    57fe:	2b03      	cmp	r3, #3
    5800:	d999      	bls.n	5736 <nmi_inet_addr+0x1e>
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
    5802:	230c      	movs	r3, #12
    5804:	18f9      	adds	r1, r7, r3
    5806:	2310      	movs	r3, #16
    5808:	18fb      	adds	r3, r7, r3
    580a:	2204      	movs	r2, #4
    580c:	0018      	movs	r0, r3
    580e:	4b03      	ldr	r3, [pc, #12]	; (581c <nmi_inet_addr+0x104>)
    5810:	4798      	blx	r3
	return u32IP;
    5812:	693b      	ldr	r3, [r7, #16]
}
    5814:	0018      	movs	r0, r3
    5816:	46bd      	mov	sp, r7
    5818:	b006      	add	sp, #24
    581a:	bd80      	pop	{r7, pc}
    581c:	00000be9 	.word	0x00000be9

00005820 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    5820:	b5b0      	push	{r4, r5, r7, lr}
    5822:	b088      	sub	sp, #32
    5824:	af04      	add	r7, sp, #16
    5826:	6078      	str	r0, [r7, #4]
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    5828:	230f      	movs	r3, #15
    582a:	18fb      	adds	r3, r7, r3
    582c:	22fa      	movs	r2, #250	; 0xfa
    582e:	701a      	strb	r2, [r3, #0]
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    5830:	687b      	ldr	r3, [r7, #4]
    5832:	0018      	movs	r0, r3
    5834:	4b14      	ldr	r3, [pc, #80]	; (5888 <gethostbyname+0x68>)
    5836:	4798      	blx	r3
    5838:	0003      	movs	r3, r0
    583a:	001a      	movs	r2, r3
    583c:	230e      	movs	r3, #14
    583e:	18fb      	adds	r3, r7, r3
    5840:	701a      	strb	r2, [r3, #0]
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    5842:	230e      	movs	r3, #14
    5844:	18fb      	adds	r3, r7, r3
    5846:	781b      	ldrb	r3, [r3, #0]
    5848:	2b40      	cmp	r3, #64	; 0x40
    584a:	d815      	bhi.n	5878 <gethostbyname+0x58>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    584c:	230e      	movs	r3, #14
    584e:	18fb      	adds	r3, r7, r3
    5850:	781b      	ldrb	r3, [r3, #0]
    5852:	b29b      	uxth	r3, r3
    5854:	3301      	adds	r3, #1
    5856:	b299      	uxth	r1, r3
    5858:	230f      	movs	r3, #15
    585a:	18fc      	adds	r4, r7, r3
    585c:	687a      	ldr	r2, [r7, #4]
    585e:	2300      	movs	r3, #0
    5860:	9302      	str	r3, [sp, #8]
    5862:	2300      	movs	r3, #0
    5864:	9301      	str	r3, [sp, #4]
    5866:	2300      	movs	r3, #0
    5868:	9300      	str	r3, [sp, #0]
    586a:	000b      	movs	r3, r1
    586c:	214a      	movs	r1, #74	; 0x4a
    586e:	2002      	movs	r0, #2
    5870:	4d06      	ldr	r5, [pc, #24]	; (588c <gethostbyname+0x6c>)
    5872:	47a8      	blx	r5
    5874:	0003      	movs	r3, r0
    5876:	7023      	strb	r3, [r4, #0]
	}
	return s8Err;
    5878:	230f      	movs	r3, #15
    587a:	18fb      	adds	r3, r7, r3
    587c:	781b      	ldrb	r3, [r3, #0]
    587e:	b25b      	sxtb	r3, r3
}
    5880:	0018      	movs	r0, r3
    5882:	46bd      	mov	sp, r7
    5884:	b004      	add	sp, #16
    5886:	bdb0      	pop	{r4, r5, r7, pc}
    5888:	00000c63 	.word	0x00000c63
    588c:	00000e85 	.word	0x00000e85

00005890 <spi_flash_enter_low_power_mode>:
		spi_flash_write_enable();
		spi_flash_gang_unblock();
	}
}
#endif
static void spi_flash_enter_low_power_mode(void) {
    5890:	b580      	push	{r7, lr}
    5892:	b082      	sub	sp, #8
    5894:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    5896:	003b      	movs	r3, r7
    5898:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xb9;
    589a:	687b      	ldr	r3, [r7, #4]
    589c:	22b9      	movs	r2, #185	; 0xb9
    589e:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    58a0:	4b13      	ldr	r3, [pc, #76]	; (58f0 <spi_flash_enter_low_power_mode+0x60>)
    58a2:	2100      	movs	r1, #0
    58a4:	0018      	movs	r0, r3
    58a6:	4b13      	ldr	r3, [pc, #76]	; (58f4 <spi_flash_enter_low_power_mode+0x64>)
    58a8:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    58aa:	687b      	ldr	r3, [r7, #4]
    58ac:	781b      	ldrb	r3, [r3, #0]
    58ae:	001a      	movs	r2, r3
    58b0:	4b11      	ldr	r3, [pc, #68]	; (58f8 <spi_flash_enter_low_power_mode+0x68>)
    58b2:	0011      	movs	r1, r2
    58b4:	0018      	movs	r0, r3
    58b6:	4b0f      	ldr	r3, [pc, #60]	; (58f4 <spi_flash_enter_low_power_mode+0x64>)
    58b8:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    58ba:	4b10      	ldr	r3, [pc, #64]	; (58fc <spi_flash_enter_low_power_mode+0x6c>)
    58bc:	2101      	movs	r1, #1
    58be:	0018      	movs	r0, r3
    58c0:	4b0c      	ldr	r3, [pc, #48]	; (58f4 <spi_flash_enter_low_power_mode+0x64>)
    58c2:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    58c4:	4b0e      	ldr	r3, [pc, #56]	; (5900 <spi_flash_enter_low_power_mode+0x70>)
    58c6:	2100      	movs	r1, #0
    58c8:	0018      	movs	r0, r3
    58ca:	4b0a      	ldr	r3, [pc, #40]	; (58f4 <spi_flash_enter_low_power_mode+0x64>)
    58cc:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    58ce:	4b0d      	ldr	r3, [pc, #52]	; (5904 <spi_flash_enter_low_power_mode+0x74>)
    58d0:	2181      	movs	r1, #129	; 0x81
    58d2:	0018      	movs	r0, r3
    58d4:	4b07      	ldr	r3, [pc, #28]	; (58f4 <spi_flash_enter_low_power_mode+0x64>)
    58d6:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    58d8:	46c0      	nop			; (mov r8, r8)
    58da:	4b0b      	ldr	r3, [pc, #44]	; (5908 <spi_flash_enter_low_power_mode+0x78>)
    58dc:	0018      	movs	r0, r3
    58de:	4b0b      	ldr	r3, [pc, #44]	; (590c <spi_flash_enter_low_power_mode+0x7c>)
    58e0:	4798      	blx	r3
    58e2:	0003      	movs	r3, r0
    58e4:	2b01      	cmp	r3, #1
    58e6:	d1f8      	bne.n	58da <spi_flash_enter_low_power_mode+0x4a>
}
    58e8:	46c0      	nop			; (mov r8, r8)
    58ea:	46bd      	mov	sp, r7
    58ec:	b002      	add	sp, #8
    58ee:	bd80      	pop	{r7, pc}
    58f0:	00010208 	.word	0x00010208
    58f4:	00002c85 	.word	0x00002c85
    58f8:	0001020c 	.word	0x0001020c
    58fc:	00010214 	.word	0x00010214
    5900:	0001021c 	.word	0x0001021c
    5904:	00010204 	.word	0x00010204
    5908:	00010218 	.word	0x00010218
    590c:	00002c41 	.word	0x00002c41

00005910 <spi_flash_leave_low_power_mode>:


static void spi_flash_leave_low_power_mode(void) {
    5910:	b580      	push	{r7, lr}
    5912:	b082      	sub	sp, #8
    5914:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    5916:	003b      	movs	r3, r7
    5918:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xab;
    591a:	687b      	ldr	r3, [r7, #4]
    591c:	22ab      	movs	r2, #171	; 0xab
    591e:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    5920:	4b13      	ldr	r3, [pc, #76]	; (5970 <spi_flash_leave_low_power_mode+0x60>)
    5922:	2100      	movs	r1, #0
    5924:	0018      	movs	r0, r3
    5926:	4b13      	ldr	r3, [pc, #76]	; (5974 <spi_flash_leave_low_power_mode+0x64>)
    5928:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    592a:	687b      	ldr	r3, [r7, #4]
    592c:	781b      	ldrb	r3, [r3, #0]
    592e:	001a      	movs	r2, r3
    5930:	4b11      	ldr	r3, [pc, #68]	; (5978 <spi_flash_leave_low_power_mode+0x68>)
    5932:	0011      	movs	r1, r2
    5934:	0018      	movs	r0, r3
    5936:	4b0f      	ldr	r3, [pc, #60]	; (5974 <spi_flash_leave_low_power_mode+0x64>)
    5938:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    593a:	4b10      	ldr	r3, [pc, #64]	; (597c <spi_flash_leave_low_power_mode+0x6c>)
    593c:	2101      	movs	r1, #1
    593e:	0018      	movs	r0, r3
    5940:	4b0c      	ldr	r3, [pc, #48]	; (5974 <spi_flash_leave_low_power_mode+0x64>)
    5942:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    5944:	4b0e      	ldr	r3, [pc, #56]	; (5980 <spi_flash_leave_low_power_mode+0x70>)
    5946:	2100      	movs	r1, #0
    5948:	0018      	movs	r0, r3
    594a:	4b0a      	ldr	r3, [pc, #40]	; (5974 <spi_flash_leave_low_power_mode+0x64>)
    594c:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    594e:	4b0d      	ldr	r3, [pc, #52]	; (5984 <spi_flash_leave_low_power_mode+0x74>)
    5950:	2181      	movs	r1, #129	; 0x81
    5952:	0018      	movs	r0, r3
    5954:	4b07      	ldr	r3, [pc, #28]	; (5974 <spi_flash_leave_low_power_mode+0x64>)
    5956:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    5958:	46c0      	nop			; (mov r8, r8)
    595a:	4b0b      	ldr	r3, [pc, #44]	; (5988 <spi_flash_leave_low_power_mode+0x78>)
    595c:	0018      	movs	r0, r3
    595e:	4b0b      	ldr	r3, [pc, #44]	; (598c <spi_flash_leave_low_power_mode+0x7c>)
    5960:	4798      	blx	r3
    5962:	0003      	movs	r3, r0
    5964:	2b01      	cmp	r3, #1
    5966:	d1f8      	bne.n	595a <spi_flash_leave_low_power_mode+0x4a>
}
    5968:	46c0      	nop			; (mov r8, r8)
    596a:	46bd      	mov	sp, r7
    596c:	b002      	add	sp, #8
    596e:	bd80      	pop	{r7, pc}
    5970:	00010208 	.word	0x00010208
    5974:	00002c85 	.word	0x00002c85
    5978:	0001020c 	.word	0x0001020c
    597c:	00010214 	.word	0x00010214
    5980:	0001021c 	.word	0x0001021c
    5984:	00010204 	.word	0x00010204
    5988:	00010218 	.word	0x00010218
    598c:	00002c41 	.word	0x00002c41

00005990 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    5990:	b590      	push	{r4, r7, lr}
    5992:	b085      	sub	sp, #20
    5994:	af00      	add	r7, sp, #0
    5996:	0002      	movs	r2, r0
    5998:	1dfb      	adds	r3, r7, #7
    599a:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = M2M_SUCCESS;
    599c:	230f      	movs	r3, #15
    599e:	18fb      	adds	r3, r7, r3
    59a0:	2200      	movs	r2, #0
    59a2:	701a      	strb	r2, [r3, #0]
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    59a4:	4b24      	ldr	r3, [pc, #144]	; (5a38 <spi_flash_enable+0xa8>)
    59a6:	4798      	blx	r3
    59a8:	0003      	movs	r3, r0
    59aa:	051b      	lsls	r3, r3, #20
    59ac:	0d1b      	lsrs	r3, r3, #20
    59ae:	4a23      	ldr	r2, [pc, #140]	; (5a3c <spi_flash_enable+0xac>)
    59b0:	4293      	cmp	r3, r2
    59b2:	d938      	bls.n	5a26 <spi_flash_enable+0x96>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    59b4:	230f      	movs	r3, #15
    59b6:	18fc      	adds	r4, r7, r3
    59b8:	2308      	movs	r3, #8
    59ba:	18fb      	adds	r3, r7, r3
    59bc:	4a20      	ldr	r2, [pc, #128]	; (5a40 <spi_flash_enable+0xb0>)
    59be:	0019      	movs	r1, r3
    59c0:	0010      	movs	r0, r2
    59c2:	4b20      	ldr	r3, [pc, #128]	; (5a44 <spi_flash_enable+0xb4>)
    59c4:	4798      	blx	r3
    59c6:	0003      	movs	r3, r0
    59c8:	7023      	strb	r3, [r4, #0]
		if(s8Ret != M2M_SUCCESS) {
    59ca:	230f      	movs	r3, #15
    59cc:	18fb      	adds	r3, r7, r3
    59ce:	781b      	ldrb	r3, [r3, #0]
    59d0:	b25b      	sxtb	r3, r3
    59d2:	2b00      	cmp	r3, #0
    59d4:	d126      	bne.n	5a24 <spi_flash_enable+0x94>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
    59d6:	68bb      	ldr	r3, [r7, #8]
    59d8:	4a1b      	ldr	r2, [pc, #108]	; (5a48 <spi_flash_enable+0xb8>)
    59da:	4013      	ands	r3, r2
    59dc:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x1111ul) << 12);
    59de:	68bb      	ldr	r3, [r7, #8]
    59e0:	4a1a      	ldr	r2, [pc, #104]	; (5a4c <spi_flash_enable+0xbc>)
    59e2:	4313      	orrs	r3, r2
    59e4:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    59e6:	68bb      	ldr	r3, [r7, #8]
    59e8:	4a15      	ldr	r2, [pc, #84]	; (5a40 <spi_flash_enable+0xb0>)
    59ea:	0019      	movs	r1, r3
    59ec:	0010      	movs	r0, r2
    59ee:	4b18      	ldr	r3, [pc, #96]	; (5a50 <spi_flash_enable+0xc0>)
    59f0:	4798      	blx	r3
		if(enable) {
    59f2:	1dfb      	adds	r3, r7, #7
    59f4:	781b      	ldrb	r3, [r3, #0]
    59f6:	2b00      	cmp	r3, #0
    59f8:	d002      	beq.n	5a00 <spi_flash_enable+0x70>
			spi_flash_leave_low_power_mode();
    59fa:	4b16      	ldr	r3, [pc, #88]	; (5a54 <spi_flash_enable+0xc4>)
    59fc:	4798      	blx	r3
    59fe:	e001      	b.n	5a04 <spi_flash_enable+0x74>
		} else {
			spi_flash_enter_low_power_mode();
    5a00:	4b15      	ldr	r3, [pc, #84]	; (5a58 <spi_flash_enable+0xc8>)
    5a02:	4798      	blx	r3
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
    5a04:	68bb      	ldr	r3, [r7, #8]
    5a06:	4a10      	ldr	r2, [pc, #64]	; (5a48 <spi_flash_enable+0xb8>)
    5a08:	4013      	ands	r3, r2
    5a0a:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x0010ul) << 12);
    5a0c:	68bb      	ldr	r3, [r7, #8]
    5a0e:	2280      	movs	r2, #128	; 0x80
    5a10:	0252      	lsls	r2, r2, #9
    5a12:	4313      	orrs	r3, r2
    5a14:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    5a16:	68bb      	ldr	r3, [r7, #8]
    5a18:	4a09      	ldr	r2, [pc, #36]	; (5a40 <spi_flash_enable+0xb0>)
    5a1a:	0019      	movs	r1, r3
    5a1c:	0010      	movs	r0, r2
    5a1e:	4b0c      	ldr	r3, [pc, #48]	; (5a50 <spi_flash_enable+0xc0>)
    5a20:	4798      	blx	r3
    5a22:	e000      	b.n	5a26 <spi_flash_enable+0x96>
			goto ERR1;
    5a24:	46c0      	nop			; (mov r8, r8)
	}
ERR1:
	return s8Ret;
    5a26:	230f      	movs	r3, #15
    5a28:	18fb      	adds	r3, r7, r3
    5a2a:	781b      	ldrb	r3, [r3, #0]
    5a2c:	b25b      	sxtb	r3, r3
}
    5a2e:	0018      	movs	r0, r3
    5a30:	46bd      	mov	sp, r7
    5a32:	b005      	add	sp, #20
    5a34:	bd90      	pop	{r4, r7, pc}
    5a36:	46c0      	nop			; (mov r8, r8)
    5a38:	00002565 	.word	0x00002565
    5a3c:	0000039f 	.word	0x0000039f
    5a40:	00001410 	.word	0x00001410
    5a44:	00002c61 	.word	0x00002c61
    5a48:	f8888fff 	.word	0xf8888fff
    5a4c:	01111000 	.word	0x01111000
    5a50:	00002c85 	.word	0x00002c85
    5a54:	00005911 	.word	0x00005911
    5a58:	00005891 	.word	0x00005891

00005a5c <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    5a5c:	b580      	push	{r7, lr}
    5a5e:	b084      	sub	sp, #16
    5a60:	af00      	add	r7, sp, #0
    5a62:	0002      	movs	r2, r0
    5a64:	1dfb      	adds	r3, r7, #7
    5a66:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    5a68:	230f      	movs	r3, #15
    5a6a:	18fb      	adds	r3, r7, r3
    5a6c:	1dfa      	adds	r2, r7, #7
    5a6e:	7812      	ldrb	r2, [r2, #0]
    5a70:	0952      	lsrs	r2, r2, #5
    5a72:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    5a74:	230f      	movs	r3, #15
    5a76:	18fb      	adds	r3, r7, r3
    5a78:	781b      	ldrb	r3, [r3, #0]
    5a7a:	2b00      	cmp	r3, #0
    5a7c:	d10c      	bne.n	5a98 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    5a7e:	4b09      	ldr	r3, [pc, #36]	; (5aa4 <_extint_get_eic_from_channel+0x48>)
    5a80:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    5a82:	230f      	movs	r3, #15
    5a84:	18fb      	adds	r3, r7, r3
    5a86:	781b      	ldrb	r3, [r3, #0]
    5a88:	009b      	lsls	r3, r3, #2
    5a8a:	2210      	movs	r2, #16
    5a8c:	4694      	mov	ip, r2
    5a8e:	44bc      	add	ip, r7
    5a90:	4463      	add	r3, ip
    5a92:	3b08      	subs	r3, #8
    5a94:	681b      	ldr	r3, [r3, #0]
    5a96:	e000      	b.n	5a9a <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    5a98:	2300      	movs	r3, #0
	}
}
    5a9a:	0018      	movs	r0, r3
    5a9c:	46bd      	mov	sp, r7
    5a9e:	b004      	add	sp, #16
    5aa0:	bd80      	pop	{r7, pc}
    5aa2:	46c0      	nop			; (mov r8, r8)
    5aa4:	40001800 	.word	0x40001800

00005aa8 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
    5aa8:	b580      	push	{r7, lr}
    5aaa:	b084      	sub	sp, #16
    5aac:	af00      	add	r7, sp, #0
    5aae:	0002      	movs	r2, r0
    5ab0:	1dfb      	adds	r3, r7, #7
    5ab2:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    5ab4:	1dfb      	adds	r3, r7, #7
    5ab6:	781b      	ldrb	r3, [r3, #0]
    5ab8:	0018      	movs	r0, r3
    5aba:	4b0b      	ldr	r3, [pc, #44]	; (5ae8 <extint_chan_is_detected+0x40>)
    5abc:	4798      	blx	r3
    5abe:	0003      	movs	r3, r0
    5ac0:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    5ac2:	1dfb      	adds	r3, r7, #7
    5ac4:	781b      	ldrb	r3, [r3, #0]
    5ac6:	221f      	movs	r2, #31
    5ac8:	4013      	ands	r3, r2
    5aca:	2201      	movs	r2, #1
    5acc:	409a      	lsls	r2, r3
    5ace:	0013      	movs	r3, r2
    5ad0:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
    5ad2:	68fb      	ldr	r3, [r7, #12]
    5ad4:	691b      	ldr	r3, [r3, #16]
    5ad6:	68ba      	ldr	r2, [r7, #8]
    5ad8:	4013      	ands	r3, r2
    5ada:	1e5a      	subs	r2, r3, #1
    5adc:	4193      	sbcs	r3, r2
    5ade:	b2db      	uxtb	r3, r3
}
    5ae0:	0018      	movs	r0, r3
    5ae2:	46bd      	mov	sp, r7
    5ae4:	b004      	add	sp, #16
    5ae6:	bd80      	pop	{r7, pc}
    5ae8:	00005a5d 	.word	0x00005a5d

00005aec <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
    5aec:	b580      	push	{r7, lr}
    5aee:	b084      	sub	sp, #16
    5af0:	af00      	add	r7, sp, #0
    5af2:	0002      	movs	r2, r0
    5af4:	1dfb      	adds	r3, r7, #7
    5af6:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    5af8:	1dfb      	adds	r3, r7, #7
    5afa:	781b      	ldrb	r3, [r3, #0]
    5afc:	0018      	movs	r0, r3
    5afe:	4b09      	ldr	r3, [pc, #36]	; (5b24 <extint_chan_clear_detected+0x38>)
    5b00:	4798      	blx	r3
    5b02:	0003      	movs	r3, r0
    5b04:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    5b06:	1dfb      	adds	r3, r7, #7
    5b08:	781b      	ldrb	r3, [r3, #0]
    5b0a:	221f      	movs	r2, #31
    5b0c:	4013      	ands	r3, r2
    5b0e:	2201      	movs	r2, #1
    5b10:	409a      	lsls	r2, r3
    5b12:	0013      	movs	r3, r2
    5b14:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
    5b16:	68fb      	ldr	r3, [r7, #12]
    5b18:	68ba      	ldr	r2, [r7, #8]
    5b1a:	611a      	str	r2, [r3, #16]
}
    5b1c:	46c0      	nop			; (mov r8, r8)
    5b1e:	46bd      	mov	sp, r7
    5b20:	b004      	add	sp, #16
    5b22:	bd80      	pop	{r7, pc}
    5b24:	00005a5d 	.word	0x00005a5d

00005b28 <extint_register_callback>:
 */
enum status_code extint_register_callback(
	const extint_callback_t callback,
	const uint8_t channel,
	const enum extint_callback_type type)
{
    5b28:	b580      	push	{r7, lr}
    5b2a:	b082      	sub	sp, #8
    5b2c:	af00      	add	r7, sp, #0
    5b2e:	6078      	str	r0, [r7, #4]
    5b30:	0008      	movs	r0, r1
    5b32:	0011      	movs	r1, r2
    5b34:	1cfb      	adds	r3, r7, #3
    5b36:	1c02      	adds	r2, r0, #0
    5b38:	701a      	strb	r2, [r3, #0]
    5b3a:	1cbb      	adds	r3, r7, #2
    5b3c:	1c0a      	adds	r2, r1, #0
    5b3e:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    5b40:	1cbb      	adds	r3, r7, #2
    5b42:	781b      	ldrb	r3, [r3, #0]
    5b44:	2b00      	cmp	r3, #0
    5b46:	d001      	beq.n	5b4c <extint_register_callback+0x24>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5b48:	2317      	movs	r3, #23
    5b4a:	e019      	b.n	5b80 <extint_register_callback+0x58>
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    5b4c:	1cfb      	adds	r3, r7, #3
    5b4e:	781a      	ldrb	r2, [r3, #0]
    5b50:	4b0d      	ldr	r3, [pc, #52]	; (5b88 <extint_register_callback+0x60>)
    5b52:	0092      	lsls	r2, r2, #2
    5b54:	58d3      	ldr	r3, [r2, r3]
    5b56:	2b00      	cmp	r3, #0
    5b58:	d107      	bne.n	5b6a <extint_register_callback+0x42>
		_extint_dev.callbacks[channel] = callback;
    5b5a:	1cfb      	adds	r3, r7, #3
    5b5c:	781a      	ldrb	r2, [r3, #0]
    5b5e:	4b0a      	ldr	r3, [pc, #40]	; (5b88 <extint_register_callback+0x60>)
    5b60:	0092      	lsls	r2, r2, #2
    5b62:	6879      	ldr	r1, [r7, #4]
    5b64:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    5b66:	2300      	movs	r3, #0
    5b68:	e00a      	b.n	5b80 <extint_register_callback+0x58>
	} else if (_extint_dev.callbacks[channel] == callback) {
    5b6a:	1cfb      	adds	r3, r7, #3
    5b6c:	781a      	ldrb	r2, [r3, #0]
    5b6e:	4b06      	ldr	r3, [pc, #24]	; (5b88 <extint_register_callback+0x60>)
    5b70:	0092      	lsls	r2, r2, #2
    5b72:	58d2      	ldr	r2, [r2, r3]
    5b74:	687b      	ldr	r3, [r7, #4]
    5b76:	429a      	cmp	r2, r3
    5b78:	d101      	bne.n	5b7e <extint_register_callback+0x56>
		return STATUS_OK;
    5b7a:	2300      	movs	r3, #0
    5b7c:	e000      	b.n	5b80 <extint_register_callback+0x58>
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    5b7e:	231d      	movs	r3, #29
}
    5b80:	0018      	movs	r0, r3
    5b82:	46bd      	mov	sp, r7
    5b84:	b002      	add	sp, #8
    5b86:	bd80      	pop	{r7, pc}
    5b88:	200004cc 	.word	0x200004cc

00005b8c <extint_chan_enable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    5b8c:	b580      	push	{r7, lr}
    5b8e:	b084      	sub	sp, #16
    5b90:	af00      	add	r7, sp, #0
    5b92:	0002      	movs	r2, r0
    5b94:	1dfb      	adds	r3, r7, #7
    5b96:	701a      	strb	r2, [r3, #0]
    5b98:	1dbb      	adds	r3, r7, #6
    5b9a:	1c0a      	adds	r2, r1, #0
    5b9c:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    5b9e:	1dbb      	adds	r3, r7, #6
    5ba0:	781b      	ldrb	r3, [r3, #0]
    5ba2:	2b00      	cmp	r3, #0
    5ba4:	d10e      	bne.n	5bc4 <extint_chan_enable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    5ba6:	1dfb      	adds	r3, r7, #7
    5ba8:	781b      	ldrb	r3, [r3, #0]
    5baa:	0018      	movs	r0, r3
    5bac:	4b08      	ldr	r3, [pc, #32]	; (5bd0 <extint_chan_enable_callback+0x44>)
    5bae:	4798      	blx	r3
    5bb0:	0003      	movs	r3, r0
    5bb2:	60fb      	str	r3, [r7, #12]

		eic->INTENSET.reg = (1UL << channel);
    5bb4:	1dfb      	adds	r3, r7, #7
    5bb6:	781b      	ldrb	r3, [r3, #0]
    5bb8:	2201      	movs	r2, #1
    5bba:	409a      	lsls	r2, r3
    5bbc:	68fb      	ldr	r3, [r7, #12]
    5bbe:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5bc0:	2300      	movs	r3, #0
    5bc2:	e000      	b.n	5bc6 <extint_chan_enable_callback+0x3a>
		return STATUS_ERR_INVALID_ARG;
    5bc4:	2317      	movs	r3, #23
}
    5bc6:	0018      	movs	r0, r3
    5bc8:	46bd      	mov	sp, r7
    5bca:	b004      	add	sp, #16
    5bcc:	bd80      	pop	{r7, pc}
    5bce:	46c0      	nop			; (mov r8, r8)
    5bd0:	00005a5d 	.word	0x00005a5d

00005bd4 <extint_chan_disable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    5bd4:	b580      	push	{r7, lr}
    5bd6:	b084      	sub	sp, #16
    5bd8:	af00      	add	r7, sp, #0
    5bda:	0002      	movs	r2, r0
    5bdc:	1dfb      	adds	r3, r7, #7
    5bde:	701a      	strb	r2, [r3, #0]
    5be0:	1dbb      	adds	r3, r7, #6
    5be2:	1c0a      	adds	r2, r1, #0
    5be4:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    5be6:	1dbb      	adds	r3, r7, #6
    5be8:	781b      	ldrb	r3, [r3, #0]
    5bea:	2b00      	cmp	r3, #0
    5bec:	d10e      	bne.n	5c0c <extint_chan_disable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    5bee:	1dfb      	adds	r3, r7, #7
    5bf0:	781b      	ldrb	r3, [r3, #0]
    5bf2:	0018      	movs	r0, r3
    5bf4:	4b08      	ldr	r3, [pc, #32]	; (5c18 <extint_chan_disable_callback+0x44>)
    5bf6:	4798      	blx	r3
    5bf8:	0003      	movs	r3, r0
    5bfa:	60fb      	str	r3, [r7, #12]

		eic->INTENCLR.reg = (1UL << channel);
    5bfc:	1dfb      	adds	r3, r7, #7
    5bfe:	781b      	ldrb	r3, [r3, #0]
    5c00:	2201      	movs	r2, #1
    5c02:	409a      	lsls	r2, r3
    5c04:	68fb      	ldr	r3, [r7, #12]
    5c06:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5c08:	2300      	movs	r3, #0
    5c0a:	e000      	b.n	5c0e <extint_chan_disable_callback+0x3a>
		return STATUS_ERR_INVALID_ARG;
    5c0c:	2317      	movs	r3, #23
}
    5c0e:	0018      	movs	r0, r3
    5c10:	46bd      	mov	sp, r7
    5c12:	b004      	add	sp, #16
    5c14:	bd80      	pop	{r7, pc}
    5c16:	46c0      	nop			; (mov r8, r8)
    5c18:	00005a5d 	.word	0x00005a5d

00005c1c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    5c1c:	b580      	push	{r7, lr}
    5c1e:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    5c20:	4b15      	ldr	r3, [pc, #84]	; (5c78 <EIC_Handler+0x5c>)
    5c22:	2200      	movs	r2, #0
    5c24:	701a      	strb	r2, [r3, #0]
    5c26:	e020      	b.n	5c6a <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
    5c28:	4b13      	ldr	r3, [pc, #76]	; (5c78 <EIC_Handler+0x5c>)
    5c2a:	781b      	ldrb	r3, [r3, #0]
    5c2c:	0018      	movs	r0, r3
    5c2e:	4b13      	ldr	r3, [pc, #76]	; (5c7c <EIC_Handler+0x60>)
    5c30:	4798      	blx	r3
    5c32:	1e03      	subs	r3, r0, #0
    5c34:	d013      	beq.n	5c5e <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
    5c36:	4b10      	ldr	r3, [pc, #64]	; (5c78 <EIC_Handler+0x5c>)
    5c38:	781b      	ldrb	r3, [r3, #0]
    5c3a:	0018      	movs	r0, r3
    5c3c:	4b10      	ldr	r3, [pc, #64]	; (5c80 <EIC_Handler+0x64>)
    5c3e:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    5c40:	4b0d      	ldr	r3, [pc, #52]	; (5c78 <EIC_Handler+0x5c>)
    5c42:	781b      	ldrb	r3, [r3, #0]
    5c44:	001a      	movs	r2, r3
    5c46:	4b0f      	ldr	r3, [pc, #60]	; (5c84 <EIC_Handler+0x68>)
    5c48:	0092      	lsls	r2, r2, #2
    5c4a:	58d3      	ldr	r3, [r2, r3]
    5c4c:	2b00      	cmp	r3, #0
    5c4e:	d006      	beq.n	5c5e <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    5c50:	4b09      	ldr	r3, [pc, #36]	; (5c78 <EIC_Handler+0x5c>)
    5c52:	781b      	ldrb	r3, [r3, #0]
    5c54:	001a      	movs	r2, r3
    5c56:	4b0b      	ldr	r3, [pc, #44]	; (5c84 <EIC_Handler+0x68>)
    5c58:	0092      	lsls	r2, r2, #2
    5c5a:	58d3      	ldr	r3, [r2, r3]
    5c5c:	4798      	blx	r3
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    5c5e:	4b06      	ldr	r3, [pc, #24]	; (5c78 <EIC_Handler+0x5c>)
    5c60:	781b      	ldrb	r3, [r3, #0]
    5c62:	3301      	adds	r3, #1
    5c64:	b2da      	uxtb	r2, r3
    5c66:	4b04      	ldr	r3, [pc, #16]	; (5c78 <EIC_Handler+0x5c>)
    5c68:	701a      	strb	r2, [r3, #0]
    5c6a:	4b03      	ldr	r3, [pc, #12]	; (5c78 <EIC_Handler+0x5c>)
    5c6c:	781b      	ldrb	r3, [r3, #0]
    5c6e:	2b0f      	cmp	r3, #15
    5c70:	d9da      	bls.n	5c28 <EIC_Handler+0xc>
			}
		}
	}
}
    5c72:	46c0      	nop			; (mov r8, r8)
    5c74:	46bd      	mov	sp, r7
    5c76:	bd80      	pop	{r7, pc}
    5c78:	200004c8 	.word	0x200004c8
    5c7c:	00005aa9 	.word	0x00005aa9
    5c80:	00005aed 	.word	0x00005aed
    5c84:	200004cc 	.word	0x200004cc

00005c88 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    5c88:	b580      	push	{r7, lr}
    5c8a:	b082      	sub	sp, #8
    5c8c:	af00      	add	r7, sp, #0
    5c8e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    5c90:	687b      	ldr	r3, [r7, #4]
    5c92:	2200      	movs	r2, #0
    5c94:	701a      	strb	r2, [r3, #0]
}
    5c96:	46c0      	nop			; (mov r8, r8)
    5c98:	46bd      	mov	sp, r7
    5c9a:	b002      	add	sp, #8
    5c9c:	bd80      	pop	{r7, pc}
	...

00005ca0 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    5ca0:	b580      	push	{r7, lr}
    5ca2:	b082      	sub	sp, #8
    5ca4:	af00      	add	r7, sp, #0
    5ca6:	0002      	movs	r2, r0
    5ca8:	6039      	str	r1, [r7, #0]
    5caa:	1dfb      	adds	r3, r7, #7
    5cac:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    5cae:	1dfb      	adds	r3, r7, #7
    5cb0:	781b      	ldrb	r3, [r3, #0]
    5cb2:	2b01      	cmp	r3, #1
    5cb4:	d00a      	beq.n	5ccc <system_apb_clock_set_mask+0x2c>
    5cb6:	2b02      	cmp	r3, #2
    5cb8:	d00f      	beq.n	5cda <system_apb_clock_set_mask+0x3a>
    5cba:	2b00      	cmp	r3, #0
    5cbc:	d114      	bne.n	5ce8 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    5cbe:	4b0e      	ldr	r3, [pc, #56]	; (5cf8 <system_apb_clock_set_mask+0x58>)
    5cc0:	4a0d      	ldr	r2, [pc, #52]	; (5cf8 <system_apb_clock_set_mask+0x58>)
    5cc2:	6991      	ldr	r1, [r2, #24]
    5cc4:	683a      	ldr	r2, [r7, #0]
    5cc6:	430a      	orrs	r2, r1
    5cc8:	619a      	str	r2, [r3, #24]
			break;
    5cca:	e00f      	b.n	5cec <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    5ccc:	4b0a      	ldr	r3, [pc, #40]	; (5cf8 <system_apb_clock_set_mask+0x58>)
    5cce:	4a0a      	ldr	r2, [pc, #40]	; (5cf8 <system_apb_clock_set_mask+0x58>)
    5cd0:	69d1      	ldr	r1, [r2, #28]
    5cd2:	683a      	ldr	r2, [r7, #0]
    5cd4:	430a      	orrs	r2, r1
    5cd6:	61da      	str	r2, [r3, #28]
			break;
    5cd8:	e008      	b.n	5cec <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    5cda:	4b07      	ldr	r3, [pc, #28]	; (5cf8 <system_apb_clock_set_mask+0x58>)
    5cdc:	4a06      	ldr	r2, [pc, #24]	; (5cf8 <system_apb_clock_set_mask+0x58>)
    5cde:	6a11      	ldr	r1, [r2, #32]
    5ce0:	683a      	ldr	r2, [r7, #0]
    5ce2:	430a      	orrs	r2, r1
    5ce4:	621a      	str	r2, [r3, #32]
			break;
    5ce6:	e001      	b.n	5cec <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    5ce8:	2317      	movs	r3, #23
    5cea:	e000      	b.n	5cee <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    5cec:	2300      	movs	r3, #0
}
    5cee:	0018      	movs	r0, r3
    5cf0:	46bd      	mov	sp, r7
    5cf2:	b002      	add	sp, #8
    5cf4:	bd80      	pop	{r7, pc}
    5cf6:	46c0      	nop			; (mov r8, r8)
    5cf8:	40000400 	.word	0x40000400

00005cfc <system_pinmux_get_config_defaults>:
{
    5cfc:	b580      	push	{r7, lr}
    5cfe:	b082      	sub	sp, #8
    5d00:	af00      	add	r7, sp, #0
    5d02:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    5d04:	687b      	ldr	r3, [r7, #4]
    5d06:	2280      	movs	r2, #128	; 0x80
    5d08:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    5d0a:	687b      	ldr	r3, [r7, #4]
    5d0c:	2200      	movs	r2, #0
    5d0e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5d10:	687b      	ldr	r3, [r7, #4]
    5d12:	2201      	movs	r2, #1
    5d14:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    5d16:	687b      	ldr	r3, [r7, #4]
    5d18:	2200      	movs	r2, #0
    5d1a:	70da      	strb	r2, [r3, #3]
}
    5d1c:	46c0      	nop			; (mov r8, r8)
    5d1e:	46bd      	mov	sp, r7
    5d20:	b002      	add	sp, #8
    5d22:	bd80      	pop	{r7, pc}

00005d24 <system_interrupt_enable>:
{
    5d24:	b580      	push	{r7, lr}
    5d26:	b082      	sub	sp, #8
    5d28:	af00      	add	r7, sp, #0
    5d2a:	0002      	movs	r2, r0
    5d2c:	1dfb      	adds	r3, r7, #7
    5d2e:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    5d30:	4b06      	ldr	r3, [pc, #24]	; (5d4c <system_interrupt_enable+0x28>)
    5d32:	1dfa      	adds	r2, r7, #7
    5d34:	7812      	ldrb	r2, [r2, #0]
    5d36:	0011      	movs	r1, r2
    5d38:	221f      	movs	r2, #31
    5d3a:	400a      	ands	r2, r1
    5d3c:	2101      	movs	r1, #1
    5d3e:	4091      	lsls	r1, r2
    5d40:	000a      	movs	r2, r1
    5d42:	601a      	str	r2, [r3, #0]
}
    5d44:	46c0      	nop			; (mov r8, r8)
    5d46:	46bd      	mov	sp, r7
    5d48:	b002      	add	sp, #8
    5d4a:	bd80      	pop	{r7, pc}
    5d4c:	e000e100 	.word	0xe000e100

00005d50 <_extint_get_eic_from_channel>:
{
    5d50:	b580      	push	{r7, lr}
    5d52:	b084      	sub	sp, #16
    5d54:	af00      	add	r7, sp, #0
    5d56:	0002      	movs	r2, r0
    5d58:	1dfb      	adds	r3, r7, #7
    5d5a:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    5d5c:	230f      	movs	r3, #15
    5d5e:	18fb      	adds	r3, r7, r3
    5d60:	1dfa      	adds	r2, r7, #7
    5d62:	7812      	ldrb	r2, [r2, #0]
    5d64:	0952      	lsrs	r2, r2, #5
    5d66:	701a      	strb	r2, [r3, #0]
	if (eic_index < EIC_INST_NUM) {
    5d68:	230f      	movs	r3, #15
    5d6a:	18fb      	adds	r3, r7, r3
    5d6c:	781b      	ldrb	r3, [r3, #0]
    5d6e:	2b00      	cmp	r3, #0
    5d70:	d10c      	bne.n	5d8c <_extint_get_eic_from_channel+0x3c>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    5d72:	4b09      	ldr	r3, [pc, #36]	; (5d98 <_extint_get_eic_from_channel+0x48>)
    5d74:	60bb      	str	r3, [r7, #8]
		return eics[eic_index];
    5d76:	230f      	movs	r3, #15
    5d78:	18fb      	adds	r3, r7, r3
    5d7a:	781b      	ldrb	r3, [r3, #0]
    5d7c:	009b      	lsls	r3, r3, #2
    5d7e:	2210      	movs	r2, #16
    5d80:	4694      	mov	ip, r2
    5d82:	44bc      	add	ip, r7
    5d84:	4463      	add	r3, ip
    5d86:	3b08      	subs	r3, #8
    5d88:	681b      	ldr	r3, [r3, #0]
    5d8a:	e000      	b.n	5d8e <_extint_get_eic_from_channel+0x3e>
		return NULL;
    5d8c:	2300      	movs	r3, #0
}
    5d8e:	0018      	movs	r0, r3
    5d90:	46bd      	mov	sp, r7
    5d92:	b004      	add	sp, #16
    5d94:	bd80      	pop	{r7, pc}
    5d96:	46c0      	nop			; (mov r8, r8)
    5d98:	40001800 	.word	0x40001800

00005d9c <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
    5d9c:	b580      	push	{r7, lr}
    5d9e:	b082      	sub	sp, #8
    5da0:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    5da2:	4b0f      	ldr	r3, [pc, #60]	; (5de0 <extint_is_syncing+0x44>)
    5da4:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    5da6:	2300      	movs	r3, #0
    5da8:	607b      	str	r3, [r7, #4]
    5daa:	e011      	b.n	5dd0 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    5dac:	687b      	ldr	r3, [r7, #4]
    5dae:	009b      	lsls	r3, r3, #2
    5db0:	2208      	movs	r2, #8
    5db2:	4694      	mov	ip, r2
    5db4:	44bc      	add	ip, r7
    5db6:	4463      	add	r3, ip
    5db8:	3b08      	subs	r3, #8
    5dba:	681b      	ldr	r3, [r3, #0]
    5dbc:	785b      	ldrb	r3, [r3, #1]
    5dbe:	b2db      	uxtb	r3, r3
    5dc0:	b25b      	sxtb	r3, r3
    5dc2:	2b00      	cmp	r3, #0
    5dc4:	da01      	bge.n	5dca <extint_is_syncing+0x2e>
			return true;
    5dc6:	2301      	movs	r3, #1
    5dc8:	e006      	b.n	5dd8 <extint_is_syncing+0x3c>
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    5dca:	687b      	ldr	r3, [r7, #4]
    5dcc:	3301      	adds	r3, #1
    5dce:	607b      	str	r3, [r7, #4]
    5dd0:	687b      	ldr	r3, [r7, #4]
    5dd2:	2b00      	cmp	r3, #0
    5dd4:	d0ea      	beq.n	5dac <extint_is_syncing+0x10>
		}
	}
	return false;
    5dd6:	2300      	movs	r3, #0
}
    5dd8:	0018      	movs	r0, r3
    5dda:	46bd      	mov	sp, r7
    5ddc:	b002      	add	sp, #8
    5dde:	bd80      	pop	{r7, pc}
    5de0:	40001800 	.word	0x40001800

00005de4 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    5de4:	b580      	push	{r7, lr}
    5de6:	b084      	sub	sp, #16
    5de8:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    5dea:	4b2d      	ldr	r3, [pc, #180]	; (5ea0 <_system_extint_init+0xbc>)
    5dec:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
    5dee:	2140      	movs	r1, #64	; 0x40
    5df0:	2000      	movs	r0, #0
    5df2:	4b2c      	ldr	r3, [pc, #176]	; (5ea4 <_system_extint_init+0xc0>)
    5df4:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    5df6:	003b      	movs	r3, r7
    5df8:	0018      	movs	r0, r3
    5dfa:	4b2b      	ldr	r3, [pc, #172]	; (5ea8 <_system_extint_init+0xc4>)
    5dfc:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
    5dfe:	003b      	movs	r3, r7
    5e00:	2200      	movs	r2, #0
    5e02:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    5e04:	003b      	movs	r3, r7
    5e06:	0019      	movs	r1, r3
    5e08:	2005      	movs	r0, #5
    5e0a:	4b28      	ldr	r3, [pc, #160]	; (5eac <_system_extint_init+0xc8>)
    5e0c:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    5e0e:	2005      	movs	r0, #5
    5e10:	4b27      	ldr	r3, [pc, #156]	; (5eb0 <_system_extint_init+0xcc>)
    5e12:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    5e14:	2300      	movs	r3, #0
    5e16:	60fb      	str	r3, [r7, #12]
    5e18:	e018      	b.n	5e4c <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    5e1a:	68fb      	ldr	r3, [r7, #12]
    5e1c:	009b      	lsls	r3, r3, #2
    5e1e:	2210      	movs	r2, #16
    5e20:	4694      	mov	ip, r2
    5e22:	44bc      	add	ip, r7
    5e24:	4463      	add	r3, ip
    5e26:	3b0c      	subs	r3, #12
    5e28:	681a      	ldr	r2, [r3, #0]
    5e2a:	68fb      	ldr	r3, [r7, #12]
    5e2c:	009b      	lsls	r3, r3, #2
    5e2e:	2110      	movs	r1, #16
    5e30:	468c      	mov	ip, r1
    5e32:	44bc      	add	ip, r7
    5e34:	4463      	add	r3, ip
    5e36:	3b0c      	subs	r3, #12
    5e38:	681b      	ldr	r3, [r3, #0]
    5e3a:	781b      	ldrb	r3, [r3, #0]
    5e3c:	b2db      	uxtb	r3, r3
    5e3e:	2101      	movs	r1, #1
    5e40:	430b      	orrs	r3, r1
    5e42:	b2db      	uxtb	r3, r3
    5e44:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    5e46:	68fb      	ldr	r3, [r7, #12]
    5e48:	3301      	adds	r3, #1
    5e4a:	60fb      	str	r3, [r7, #12]
    5e4c:	68fb      	ldr	r3, [r7, #12]
    5e4e:	2b00      	cmp	r3, #0
    5e50:	d0e3      	beq.n	5e1a <_system_extint_init+0x36>
	}

	while (extint_is_syncing()) {
    5e52:	46c0      	nop			; (mov r8, r8)
    5e54:	4b17      	ldr	r3, [pc, #92]	; (5eb4 <_system_extint_init+0xd0>)
    5e56:	4798      	blx	r3
    5e58:	1e03      	subs	r3, r0, #0
    5e5a:	d1fb      	bne.n	5e54 <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    5e5c:	230b      	movs	r3, #11
    5e5e:	18fb      	adds	r3, r7, r3
    5e60:	2200      	movs	r2, #0
    5e62:	701a      	strb	r2, [r3, #0]
    5e64:	e00d      	b.n	5e82 <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
    5e66:	230b      	movs	r3, #11
    5e68:	18fb      	adds	r3, r7, r3
    5e6a:	781a      	ldrb	r2, [r3, #0]
    5e6c:	4b12      	ldr	r3, [pc, #72]	; (5eb8 <_system_extint_init+0xd4>)
    5e6e:	0092      	lsls	r2, r2, #2
    5e70:	2100      	movs	r1, #0
    5e72:	50d1      	str	r1, [r2, r3]
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    5e74:	230b      	movs	r3, #11
    5e76:	18fb      	adds	r3, r7, r3
    5e78:	781a      	ldrb	r2, [r3, #0]
    5e7a:	230b      	movs	r3, #11
    5e7c:	18fb      	adds	r3, r7, r3
    5e7e:	3201      	adds	r2, #1
    5e80:	701a      	strb	r2, [r3, #0]
    5e82:	230b      	movs	r3, #11
    5e84:	18fb      	adds	r3, r7, r3
    5e86:	781b      	ldrb	r3, [r3, #0]
    5e88:	2b0f      	cmp	r3, #15
    5e8a:	d9ec      	bls.n	5e66 <_system_extint_init+0x82>
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
    5e8c:	2004      	movs	r0, #4
    5e8e:	4b0b      	ldr	r3, [pc, #44]	; (5ebc <_system_extint_init+0xd8>)
    5e90:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
    5e92:	4b0b      	ldr	r3, [pc, #44]	; (5ec0 <_system_extint_init+0xdc>)
    5e94:	4798      	blx	r3
}
    5e96:	46c0      	nop			; (mov r8, r8)
    5e98:	46bd      	mov	sp, r7
    5e9a:	b004      	add	sp, #16
    5e9c:	bd80      	pop	{r7, pc}
    5e9e:	46c0      	nop			; (mov r8, r8)
    5ea0:	40001800 	.word	0x40001800
    5ea4:	00005ca1 	.word	0x00005ca1
    5ea8:	00005c89 	.word	0x00005c89
    5eac:	0000ce29 	.word	0x0000ce29
    5eb0:	0000ce6d 	.word	0x0000ce6d
    5eb4:	00005d9d 	.word	0x00005d9d
    5eb8:	200004cc 	.word	0x200004cc
    5ebc:	00005d25 	.word	0x00005d25
    5ec0:	00005ec5 	.word	0x00005ec5

00005ec4 <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
    5ec4:	b580      	push	{r7, lr}
    5ec6:	b082      	sub	sp, #8
    5ec8:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    5eca:	4b15      	ldr	r3, [pc, #84]	; (5f20 <_extint_enable+0x5c>)
    5ecc:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    5ece:	2300      	movs	r3, #0
    5ed0:	607b      	str	r3, [r7, #4]
    5ed2:	e018      	b.n	5f06 <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    5ed4:	687b      	ldr	r3, [r7, #4]
    5ed6:	009b      	lsls	r3, r3, #2
    5ed8:	2208      	movs	r2, #8
    5eda:	4694      	mov	ip, r2
    5edc:	44bc      	add	ip, r7
    5ede:	4463      	add	r3, ip
    5ee0:	3b08      	subs	r3, #8
    5ee2:	681a      	ldr	r2, [r3, #0]
    5ee4:	687b      	ldr	r3, [r7, #4]
    5ee6:	009b      	lsls	r3, r3, #2
    5ee8:	2108      	movs	r1, #8
    5eea:	468c      	mov	ip, r1
    5eec:	44bc      	add	ip, r7
    5eee:	4463      	add	r3, ip
    5ef0:	3b08      	subs	r3, #8
    5ef2:	681b      	ldr	r3, [r3, #0]
    5ef4:	781b      	ldrb	r3, [r3, #0]
    5ef6:	b2db      	uxtb	r3, r3
    5ef8:	2102      	movs	r1, #2
    5efa:	430b      	orrs	r3, r1
    5efc:	b2db      	uxtb	r3, r3
    5efe:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    5f00:	687b      	ldr	r3, [r7, #4]
    5f02:	3301      	adds	r3, #1
    5f04:	607b      	str	r3, [r7, #4]
    5f06:	687b      	ldr	r3, [r7, #4]
    5f08:	2b00      	cmp	r3, #0
    5f0a:	d0e3      	beq.n	5ed4 <_extint_enable+0x10>
	}

	while (extint_is_syncing()) {
    5f0c:	46c0      	nop			; (mov r8, r8)
    5f0e:	4b05      	ldr	r3, [pc, #20]	; (5f24 <_extint_enable+0x60>)
    5f10:	4798      	blx	r3
    5f12:	1e03      	subs	r3, r0, #0
    5f14:	d1fb      	bne.n	5f0e <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    5f16:	46c0      	nop			; (mov r8, r8)
    5f18:	46bd      	mov	sp, r7
    5f1a:	b002      	add	sp, #8
    5f1c:	bd80      	pop	{r7, pc}
    5f1e:	46c0      	nop			; (mov r8, r8)
    5f20:	40001800 	.word	0x40001800
    5f24:	00005d9d 	.word	0x00005d9d

00005f28 <extint_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
void extint_chan_get_config_defaults(
		struct extint_chan_conf *const config)
{
    5f28:	b580      	push	{r7, lr}
    5f2a:	b082      	sub	sp, #8
    5f2c:	af00      	add	r7, sp, #0
    5f2e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    5f30:	687b      	ldr	r3, [r7, #4]
    5f32:	2200      	movs	r2, #0
    5f34:	601a      	str	r2, [r3, #0]
	config->gpio_pin_mux        = 0;
    5f36:	687b      	ldr	r3, [r7, #4]
    5f38:	2200      	movs	r2, #0
    5f3a:	605a      	str	r2, [r3, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    5f3c:	687b      	ldr	r3, [r7, #4]
    5f3e:	2201      	movs	r2, #1
    5f40:	721a      	strb	r2, [r3, #8]
	config->wake_if_sleeping    = true;
    5f42:	687b      	ldr	r3, [r7, #4]
    5f44:	2201      	movs	r2, #1
    5f46:	725a      	strb	r2, [r3, #9]
	config->filter_input_signal = false;
    5f48:	687b      	ldr	r3, [r7, #4]
    5f4a:	2200      	movs	r2, #0
    5f4c:	729a      	strb	r2, [r3, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    5f4e:	687b      	ldr	r3, [r7, #4]
    5f50:	2202      	movs	r2, #2
    5f52:	72da      	strb	r2, [r3, #11]
}
    5f54:	46c0      	nop			; (mov r8, r8)
    5f56:	46bd      	mov	sp, r7
    5f58:	b002      	add	sp, #8
    5f5a:	bd80      	pop	{r7, pc}

00005f5c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    5f5c:	b580      	push	{r7, lr}
    5f5e:	b086      	sub	sp, #24
    5f60:	af00      	add	r7, sp, #0
    5f62:	0002      	movs	r2, r0
    5f64:	6039      	str	r1, [r7, #0]
    5f66:	1dfb      	adds	r3, r7, #7
    5f68:	701a      	strb	r2, [r3, #0]
	Assert(!(!system_gclk_gen_is_enabled(EXTINT_CLOCK_SOURCE) &&
		_extint_is_gclk_required(config->filter_input_signal,
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    5f6a:	2308      	movs	r3, #8
    5f6c:	18fb      	adds	r3, r7, r3
    5f6e:	0018      	movs	r0, r3
    5f70:	4b36      	ldr	r3, [pc, #216]	; (604c <extint_chan_set_config+0xf0>)
    5f72:	4798      	blx	r3

	pinmux_config.mux_position = config->gpio_pin_mux;
    5f74:	683b      	ldr	r3, [r7, #0]
    5f76:	685b      	ldr	r3, [r3, #4]
    5f78:	b2da      	uxtb	r2, r3
    5f7a:	2308      	movs	r3, #8
    5f7c:	18fb      	adds	r3, r7, r3
    5f7e:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    5f80:	2308      	movs	r3, #8
    5f82:	18fb      	adds	r3, r7, r3
    5f84:	2200      	movs	r2, #0
    5f86:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    5f88:	683b      	ldr	r3, [r7, #0]
    5f8a:	7a1a      	ldrb	r2, [r3, #8]
    5f8c:	2308      	movs	r3, #8
    5f8e:	18fb      	adds	r3, r7, r3
    5f90:	709a      	strb	r2, [r3, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    5f92:	683b      	ldr	r3, [r7, #0]
    5f94:	681b      	ldr	r3, [r3, #0]
    5f96:	b2db      	uxtb	r3, r3
    5f98:	2208      	movs	r2, #8
    5f9a:	18ba      	adds	r2, r7, r2
    5f9c:	0011      	movs	r1, r2
    5f9e:	0018      	movs	r0, r3
    5fa0:	4b2b      	ldr	r3, [pc, #172]	; (6050 <extint_chan_set_config+0xf4>)
    5fa2:	4798      	blx	r3

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);
    5fa4:	1dfb      	adds	r3, r7, #7
    5fa6:	781b      	ldrb	r3, [r3, #0]
    5fa8:	0018      	movs	r0, r3
    5faa:	4b2a      	ldr	r3, [pc, #168]	; (6054 <extint_chan_set_config+0xf8>)
    5fac:	4798      	blx	r3
    5fae:	0003      	movs	r3, r0
    5fb0:	613b      	str	r3, [r7, #16]

	uint32_t config_pos = (4 * (channel % 8));
    5fb2:	1dfb      	adds	r3, r7, #7
    5fb4:	781b      	ldrb	r3, [r3, #0]
    5fb6:	2207      	movs	r2, #7
    5fb8:	4013      	ands	r3, r2
    5fba:	009b      	lsls	r3, r3, #2
    5fbc:	60fb      	str	r3, [r7, #12]
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    5fbe:	683b      	ldr	r3, [r7, #0]
    5fc0:	7adb      	ldrb	r3, [r3, #11]
    5fc2:	617b      	str	r3, [r7, #20]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    5fc4:	683b      	ldr	r3, [r7, #0]
    5fc6:	7a9b      	ldrb	r3, [r3, #10]
    5fc8:	2b00      	cmp	r3, #0
    5fca:	d003      	beq.n	5fd4 <extint_chan_set_config+0x78>
		new_config |= EIC_CONFIG_FILTEN0;
    5fcc:	697b      	ldr	r3, [r7, #20]
    5fce:	2208      	movs	r2, #8
    5fd0:	4313      	orrs	r3, r2
    5fd2:	617b      	str	r3, [r7, #20]
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    5fd4:	1dfb      	adds	r3, r7, #7
    5fd6:	781b      	ldrb	r3, [r3, #0]
    5fd8:	08db      	lsrs	r3, r3, #3
    5fda:	b2db      	uxtb	r3, r3
    5fdc:	0018      	movs	r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    5fde:	1dfb      	adds	r3, r7, #7
    5fe0:	781b      	ldrb	r3, [r3, #0]
    5fe2:	08db      	lsrs	r3, r3, #3
    5fe4:	b2db      	uxtb	r3, r3
    5fe6:	001a      	movs	r2, r3
    5fe8:	693b      	ldr	r3, [r7, #16]
    5fea:	3206      	adds	r2, #6
    5fec:	0092      	lsls	r2, r2, #2
    5fee:	58d3      	ldr	r3, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    5ff0:	210f      	movs	r1, #15
    5ff2:	68fa      	ldr	r2, [r7, #12]
    5ff4:	4091      	lsls	r1, r2
    5ff6:	000a      	movs	r2, r1
    5ff8:	43d2      	mvns	r2, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    5ffa:	401a      	ands	r2, r3
			(new_config << config_pos);
    5ffc:	6979      	ldr	r1, [r7, #20]
    5ffe:	68fb      	ldr	r3, [r7, #12]
    6000:	4099      	lsls	r1, r3
    6002:	000b      	movs	r3, r1
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    6004:	431a      	orrs	r2, r3
    6006:	0011      	movs	r1, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    6008:	693b      	ldr	r3, [r7, #16]
    600a:	1d82      	adds	r2, r0, #6
    600c:	0092      	lsls	r2, r2, #2
    600e:	50d1      	str	r1, [r2, r3]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    6010:	683b      	ldr	r3, [r7, #0]
    6012:	7a5b      	ldrb	r3, [r3, #9]
    6014:	2b00      	cmp	r3, #0
    6016:	d00a      	beq.n	602e <extint_chan_set_config+0xd2>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    6018:	693b      	ldr	r3, [r7, #16]
    601a:	695a      	ldr	r2, [r3, #20]
    601c:	1dfb      	adds	r3, r7, #7
    601e:	781b      	ldrb	r3, [r3, #0]
    6020:	2101      	movs	r1, #1
    6022:	4099      	lsls	r1, r3
    6024:	000b      	movs	r3, r1
    6026:	431a      	orrs	r2, r3
    6028:	693b      	ldr	r3, [r7, #16]
    602a:	615a      	str	r2, [r3, #20]
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
	}
}
    602c:	e00a      	b.n	6044 <extint_chan_set_config+0xe8>
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    602e:	693b      	ldr	r3, [r7, #16]
    6030:	695b      	ldr	r3, [r3, #20]
    6032:	1dfa      	adds	r2, r7, #7
    6034:	7812      	ldrb	r2, [r2, #0]
    6036:	2101      	movs	r1, #1
    6038:	4091      	lsls	r1, r2
    603a:	000a      	movs	r2, r1
    603c:	43d2      	mvns	r2, r2
    603e:	401a      	ands	r2, r3
    6040:	693b      	ldr	r3, [r7, #16]
    6042:	615a      	str	r2, [r3, #20]
}
    6044:	46c0      	nop			; (mov r8, r8)
    6046:	46bd      	mov	sp, r7
    6048:	b006      	add	sp, #24
    604a:	bd80      	pop	{r7, pc}
    604c:	00005cfd 	.word	0x00005cfd
    6050:	0000d115 	.word	0x0000d115
    6054:	00005d51 	.word	0x00005d51

00006058 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
    6058:	b580      	push	{r7, lr}
    605a:	b086      	sub	sp, #24
    605c:	af00      	add	r7, sp, #0
    605e:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
    6060:	4b28      	ldr	r3, [pc, #160]	; (6104 <_rtc_interrupt_handler+0xac>)
    6062:	687a      	ldr	r2, [r7, #4]
    6064:	0092      	lsls	r2, r2, #2
    6066:	58d3      	ldr	r3, [r2, r3]
    6068:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
    606a:	697b      	ldr	r3, [r7, #20]
    606c:	681b      	ldr	r3, [r3, #0]
    606e:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    6070:	230e      	movs	r3, #14
    6072:	18fb      	adds	r3, r7, r3
    6074:	697a      	ldr	r2, [r7, #20]
    6076:	8a52      	ldrh	r2, [r2, #18]
    6078:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    607a:	697b      	ldr	r3, [r7, #20]
    607c:	8a1b      	ldrh	r3, [r3, #16]
    607e:	b29a      	uxth	r2, r3
    6080:	230e      	movs	r3, #14
    6082:	18fb      	adds	r3, r7, r3
    6084:	210e      	movs	r1, #14
    6086:	1879      	adds	r1, r7, r1
    6088:	8809      	ldrh	r1, [r1, #0]
    608a:	400a      	ands	r2, r1
    608c:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    608e:	693b      	ldr	r3, [r7, #16]
    6090:	7a1b      	ldrb	r3, [r3, #8]
    6092:	b2da      	uxtb	r2, r3
    6094:	230c      	movs	r3, #12
    6096:	18fb      	adds	r3, r7, r3
    6098:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    609a:	693b      	ldr	r3, [r7, #16]
    609c:	79db      	ldrb	r3, [r3, #7]
    609e:	b2db      	uxtb	r3, r3
    60a0:	b29a      	uxth	r2, r3
    60a2:	230c      	movs	r3, #12
    60a4:	18fb      	adds	r3, r7, r3
    60a6:	210c      	movs	r1, #12
    60a8:	1879      	adds	r1, r7, r1
    60aa:	8809      	ldrh	r1, [r1, #0]
    60ac:	400a      	ands	r2, r1
    60ae:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    60b0:	230c      	movs	r3, #12
    60b2:	18fb      	adds	r3, r7, r3
    60b4:	881b      	ldrh	r3, [r3, #0]
    60b6:	2280      	movs	r2, #128	; 0x80
    60b8:	4013      	ands	r3, r2
    60ba:	d00c      	beq.n	60d6 <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    60bc:	230e      	movs	r3, #14
    60be:	18fb      	adds	r3, r7, r3
    60c0:	881b      	ldrh	r3, [r3, #0]
    60c2:	2202      	movs	r2, #2
    60c4:	4013      	ands	r3, r2
    60c6:	d002      	beq.n	60ce <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    60c8:	697b      	ldr	r3, [r7, #20]
    60ca:	68db      	ldr	r3, [r3, #12]
    60cc:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    60ce:	693b      	ldr	r3, [r7, #16]
    60d0:	2280      	movs	r2, #128	; 0x80
    60d2:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
    60d4:	e011      	b.n	60fa <_rtc_interrupt_handler+0xa2>
	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    60d6:	230c      	movs	r3, #12
    60d8:	18fb      	adds	r3, r7, r3
    60da:	881b      	ldrh	r3, [r3, #0]
    60dc:	2201      	movs	r2, #1
    60de:	4013      	ands	r3, r2
    60e0:	d00b      	beq.n	60fa <_rtc_interrupt_handler+0xa2>
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    60e2:	230e      	movs	r3, #14
    60e4:	18fb      	adds	r3, r7, r3
    60e6:	881b      	ldrh	r3, [r3, #0]
    60e8:	2201      	movs	r2, #1
    60ea:	4013      	ands	r3, r2
    60ec:	d002      	beq.n	60f4 <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    60ee:	697b      	ldr	r3, [r7, #20]
    60f0:	689b      	ldr	r3, [r3, #8]
    60f2:	4798      	blx	r3
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    60f4:	693b      	ldr	r3, [r7, #16]
    60f6:	2201      	movs	r2, #1
    60f8:	721a      	strb	r2, [r3, #8]
}
    60fa:	46c0      	nop			; (mov r8, r8)
    60fc:	46bd      	mov	sp, r7
    60fe:	b006      	add	sp, #24
    6100:	bd80      	pop	{r7, pc}
    6102:	46c0      	nop			; (mov r8, r8)
    6104:	2000050c 	.word	0x2000050c

00006108 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    6108:	b580      	push	{r7, lr}
    610a:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
    610c:	2000      	movs	r0, #0
    610e:	4b02      	ldr	r3, [pc, #8]	; (6118 <RTC_Handler+0x10>)
    6110:	4798      	blx	r3
}
    6112:	46c0      	nop			; (mov r8, r8)
    6114:	46bd      	mov	sp, r7
    6116:	bd80      	pop	{r7, pc}
    6118:	00006059 	.word	0x00006059

0000611c <system_gclk_chan_get_config_defaults>:
{
    611c:	b580      	push	{r7, lr}
    611e:	b082      	sub	sp, #8
    6120:	af00      	add	r7, sp, #0
    6122:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    6124:	687b      	ldr	r3, [r7, #4]
    6126:	2200      	movs	r2, #0
    6128:	701a      	strb	r2, [r3, #0]
}
    612a:	46c0      	nop			; (mov r8, r8)
    612c:	46bd      	mov	sp, r7
    612e:	b002      	add	sp, #8
    6130:	bd80      	pop	{r7, pc}
	...

00006134 <system_apb_clock_set_mask>:
{
    6134:	b580      	push	{r7, lr}
    6136:	b082      	sub	sp, #8
    6138:	af00      	add	r7, sp, #0
    613a:	0002      	movs	r2, r0
    613c:	6039      	str	r1, [r7, #0]
    613e:	1dfb      	adds	r3, r7, #7
    6140:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    6142:	1dfb      	adds	r3, r7, #7
    6144:	781b      	ldrb	r3, [r3, #0]
    6146:	2b01      	cmp	r3, #1
    6148:	d00a      	beq.n	6160 <system_apb_clock_set_mask+0x2c>
    614a:	2b02      	cmp	r3, #2
    614c:	d00f      	beq.n	616e <system_apb_clock_set_mask+0x3a>
    614e:	2b00      	cmp	r3, #0
    6150:	d114      	bne.n	617c <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    6152:	4b0e      	ldr	r3, [pc, #56]	; (618c <system_apb_clock_set_mask+0x58>)
    6154:	4a0d      	ldr	r2, [pc, #52]	; (618c <system_apb_clock_set_mask+0x58>)
    6156:	6991      	ldr	r1, [r2, #24]
    6158:	683a      	ldr	r2, [r7, #0]
    615a:	430a      	orrs	r2, r1
    615c:	619a      	str	r2, [r3, #24]
			break;
    615e:	e00f      	b.n	6180 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    6160:	4b0a      	ldr	r3, [pc, #40]	; (618c <system_apb_clock_set_mask+0x58>)
    6162:	4a0a      	ldr	r2, [pc, #40]	; (618c <system_apb_clock_set_mask+0x58>)
    6164:	69d1      	ldr	r1, [r2, #28]
    6166:	683a      	ldr	r2, [r7, #0]
    6168:	430a      	orrs	r2, r1
    616a:	61da      	str	r2, [r3, #28]
			break;
    616c:	e008      	b.n	6180 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    616e:	4b07      	ldr	r3, [pc, #28]	; (618c <system_apb_clock_set_mask+0x58>)
    6170:	4a06      	ldr	r2, [pc, #24]	; (618c <system_apb_clock_set_mask+0x58>)
    6172:	6a11      	ldr	r1, [r2, #32]
    6174:	683a      	ldr	r2, [r7, #0]
    6176:	430a      	orrs	r2, r1
    6178:	621a      	str	r2, [r3, #32]
			break;
    617a:	e001      	b.n	6180 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    617c:	2317      	movs	r3, #23
    617e:	e000      	b.n	6182 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    6180:	2300      	movs	r3, #0
}
    6182:	0018      	movs	r0, r3
    6184:	46bd      	mov	sp, r7
    6186:	b002      	add	sp, #8
    6188:	bd80      	pop	{r7, pc}
    618a:	46c0      	nop			; (mov r8, r8)
    618c:	40000400 	.word	0x40000400

00006190 <system_pinmux_get_config_defaults>:
{
    6190:	b580      	push	{r7, lr}
    6192:	b082      	sub	sp, #8
    6194:	af00      	add	r7, sp, #0
    6196:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    6198:	687b      	ldr	r3, [r7, #4]
    619a:	2280      	movs	r2, #128	; 0x80
    619c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    619e:	687b      	ldr	r3, [r7, #4]
    61a0:	2200      	movs	r2, #0
    61a2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    61a4:	687b      	ldr	r3, [r7, #4]
    61a6:	2201      	movs	r2, #1
    61a8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    61aa:	687b      	ldr	r3, [r7, #4]
    61ac:	2200      	movs	r2, #0
    61ae:	70da      	strb	r2, [r3, #3]
}
    61b0:	46c0      	nop			; (mov r8, r8)
    61b2:	46bd      	mov	sp, r7
    61b4:	b002      	add	sp, #8
    61b6:	bd80      	pop	{r7, pc}

000061b8 <_tcc_get_inst_index>:
 *
 * \return Index of the given TCC module instance.
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
    61b8:	b580      	push	{r7, lr}
    61ba:	b084      	sub	sp, #16
    61bc:	af00      	add	r7, sp, #0
    61be:	6078      	str	r0, [r7, #4]
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    61c0:	2300      	movs	r3, #0
    61c2:	60fb      	str	r3, [r7, #12]
    61c4:	e00c      	b.n	61e0 <_tcc_get_inst_index+0x28>
		if (hw == tcc_modules[i]) {
    61c6:	4b0a      	ldr	r3, [pc, #40]	; (61f0 <_tcc_get_inst_index+0x38>)
    61c8:	68fa      	ldr	r2, [r7, #12]
    61ca:	0092      	lsls	r2, r2, #2
    61cc:	58d2      	ldr	r2, [r2, r3]
    61ce:	687b      	ldr	r3, [r7, #4]
    61d0:	429a      	cmp	r2, r3
    61d2:	d102      	bne.n	61da <_tcc_get_inst_index+0x22>
			return i;
    61d4:	68fb      	ldr	r3, [r7, #12]
    61d6:	b2db      	uxtb	r3, r3
    61d8:	e006      	b.n	61e8 <_tcc_get_inst_index+0x30>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    61da:	68fb      	ldr	r3, [r7, #12]
    61dc:	3301      	adds	r3, #1
    61de:	60fb      	str	r3, [r7, #12]
    61e0:	68fb      	ldr	r3, [r7, #12]
    61e2:	2b02      	cmp	r3, #2
    61e4:	d9ef      	bls.n	61c6 <_tcc_get_inst_index+0xe>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    61e6:	2300      	movs	r3, #0
}
    61e8:	0018      	movs	r0, r3
    61ea:	46bd      	mov	sp, r7
    61ec:	b004      	add	sp, #16
    61ee:	bd80      	pop	{r7, pc}
    61f0:	00010e10 	.word	0x00010e10

000061f4 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    61f4:	b590      	push	{r4, r7, lr}
    61f6:	b085      	sub	sp, #20
    61f8:	af00      	add	r7, sp, #0
    61fa:	6078      	str	r0, [r7, #4]
    61fc:	6039      	str	r1, [r7, #0]
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    61fe:	230f      	movs	r3, #15
    6200:	18fc      	adds	r4, r7, r3
    6202:	683b      	ldr	r3, [r7, #0]
    6204:	0018      	movs	r0, r3
    6206:	4bad      	ldr	r3, [pc, #692]	; (64bc <tcc_get_config_defaults+0x2c8>)
    6208:	4798      	blx	r3
    620a:	0003      	movs	r3, r0
    620c:	7023      	strb	r3, [r4, #0]

	/* Base counter defaults */
	config->counter.count                  = 0;
    620e:	687b      	ldr	r3, [r7, #4]
    6210:	2200      	movs	r2, #0
    6212:	601a      	str	r2, [r3, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    6214:	230f      	movs	r3, #15
    6216:	18fb      	adds	r3, r7, r3
    6218:	781a      	ldrb	r2, [r3, #0]
    621a:	4ba9      	ldr	r3, [pc, #676]	; (64c0 <tcc_get_config_defaults+0x2cc>)
    621c:	0092      	lsls	r2, r2, #2
    621e:	58d2      	ldr	r2, [r2, r3]
    6220:	687b      	ldr	r3, [r7, #4]
    6222:	605a      	str	r2, [r3, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    6224:	687b      	ldr	r3, [r7, #4]
    6226:	2200      	movs	r2, #0
    6228:	729a      	strb	r2, [r3, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    622a:	687b      	ldr	r3, [r7, #4]
    622c:	2200      	movs	r2, #0
    622e:	72da      	strb	r2, [r3, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    6230:	687b      	ldr	r3, [r7, #4]
    6232:	2200      	movs	r2, #0
    6234:	731a      	strb	r2, [r3, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    6236:	687b      	ldr	r3, [r7, #4]
    6238:	2200      	movs	r2, #0
    623a:	725a      	strb	r2, [r3, #9]
	config->counter.oneshot                = false;
    623c:	687b      	ldr	r3, [r7, #4]
    623e:	2200      	movs	r2, #0
    6240:	721a      	strb	r2, [r3, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    6242:	687b      	ldr	r3, [r7, #4]
    6244:	2200      	movs	r2, #0
    6246:	61da      	str	r2, [r3, #28]
    6248:	687b      	ldr	r3, [r7, #4]
    624a:	2200      	movs	r2, #0
    624c:	621a      	str	r2, [r3, #32]
    624e:	687b      	ldr	r3, [r7, #4]
    6250:	2200      	movs	r2, #0
    6252:	625a      	str	r2, [r3, #36]	; 0x24
    6254:	687b      	ldr	r3, [r7, #4]
    6256:	2200      	movs	r2, #0
    6258:	629a      	str	r2, [r3, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    625a:	687b      	ldr	r3, [r7, #4]
    625c:	2200      	movs	r2, #0
    625e:	751a      	strb	r2, [r3, #20]
    6260:	687b      	ldr	r3, [r7, #4]
    6262:	2200      	movs	r2, #0
    6264:	755a      	strb	r2, [r3, #21]
    6266:	687b      	ldr	r3, [r7, #4]
    6268:	2200      	movs	r2, #0
    626a:	759a      	strb	r2, [r3, #22]
    626c:	687b      	ldr	r3, [r7, #4]
    626e:	2200      	movs	r2, #0
    6270:	75da      	strb	r2, [r3, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    6272:	687b      	ldr	r3, [r7, #4]
    6274:	2200      	movs	r2, #0
    6276:	761a      	strb	r2, [r3, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    6278:	687b      	ldr	r3, [r7, #4]
    627a:	2200      	movs	r2, #0
    627c:	765a      	strb	r2, [r3, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    627e:	687b      	ldr	r3, [r7, #4]
    6280:	2200      	movs	r2, #0
    6282:	741a      	strb	r2, [r3, #16]
    6284:	687b      	ldr	r3, [r7, #4]
    6286:	2200      	movs	r2, #0
    6288:	745a      	strb	r2, [r3, #17]
    628a:	687b      	ldr	r3, [r7, #4]
    628c:	2200      	movs	r2, #0
    628e:	749a      	strb	r2, [r3, #18]
    6290:	687b      	ldr	r3, [r7, #4]
    6292:	2200      	movs	r2, #0
    6294:	74da      	strb	r2, [r3, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    6296:	687b      	ldr	r3, [r7, #4]
    6298:	222c      	movs	r2, #44	; 0x2c
    629a:	2100      	movs	r1, #0
    629c:	5499      	strb	r1, [r3, r2]
    629e:	687b      	ldr	r3, [r7, #4]
    62a0:	222d      	movs	r2, #45	; 0x2d
    62a2:	2100      	movs	r1, #0
    62a4:	5499      	strb	r1, [r3, r2]
    62a6:	687b      	ldr	r3, [r7, #4]
    62a8:	222e      	movs	r2, #46	; 0x2e
    62aa:	2100      	movs	r1, #0
    62ac:	5499      	strb	r1, [r3, r2]
    62ae:	687b      	ldr	r3, [r7, #4]
    62b0:	222f      	movs	r2, #47	; 0x2f
    62b2:	2100      	movs	r1, #0
    62b4:	5499      	strb	r1, [r3, r2]
    62b6:	687b      	ldr	r3, [r7, #4]
    62b8:	2230      	movs	r2, #48	; 0x30
    62ba:	2100      	movs	r1, #0
    62bc:	5499      	strb	r1, [r3, r2]
    62be:	687b      	ldr	r3, [r7, #4]
    62c0:	2231      	movs	r2, #49	; 0x31
    62c2:	2100      	movs	r1, #0
    62c4:	5499      	strb	r1, [r3, r2]
    62c6:	687b      	ldr	r3, [r7, #4]
    62c8:	2232      	movs	r2, #50	; 0x32
    62ca:	2100      	movs	r1, #0
    62cc:	5499      	strb	r1, [r3, r2]
    62ce:	687b      	ldr	r3, [r7, #4]
    62d0:	2233      	movs	r2, #51	; 0x33
    62d2:	2100      	movs	r1, #0
    62d4:	5499      	strb	r1, [r3, r2]
    62d6:	687b      	ldr	r3, [r7, #4]
    62d8:	2234      	movs	r2, #52	; 0x34
    62da:	2100      	movs	r1, #0
    62dc:	5499      	strb	r1, [r3, r2]
    62de:	687b      	ldr	r3, [r7, #4]
    62e0:	2235      	movs	r2, #53	; 0x35
    62e2:	2100      	movs	r1, #0
    62e4:	5499      	strb	r1, [r3, r2]
    62e6:	687b      	ldr	r3, [r7, #4]
    62e8:	2236      	movs	r2, #54	; 0x36
    62ea:	2100      	movs	r1, #0
    62ec:	5499      	strb	r1, [r3, r2]
    62ee:	687b      	ldr	r3, [r7, #4]
    62f0:	2237      	movs	r2, #55	; 0x37
    62f2:	2100      	movs	r1, #0
    62f4:	5499      	strb	r1, [r3, r2]
    62f6:	687b      	ldr	r3, [r7, #4]
    62f8:	2238      	movs	r2, #56	; 0x38
    62fa:	2100      	movs	r1, #0
    62fc:	5499      	strb	r1, [r3, r2]
    62fe:	687b      	ldr	r3, [r7, #4]
    6300:	2239      	movs	r2, #57	; 0x39
    6302:	2100      	movs	r1, #0
    6304:	5499      	strb	r1, [r3, r2]
    6306:	687b      	ldr	r3, [r7, #4]
    6308:	223a      	movs	r2, #58	; 0x3a
    630a:	2100      	movs	r1, #0
    630c:	5499      	strb	r1, [r3, r2]
    630e:	687b      	ldr	r3, [r7, #4]
    6310:	223b      	movs	r2, #59	; 0x3b
    6312:	2100      	movs	r1, #0
    6314:	5499      	strb	r1, [r3, r2]
    6316:	687b      	ldr	r3, [r7, #4]
    6318:	223c      	movs	r2, #60	; 0x3c
    631a:	2100      	movs	r1, #0
    631c:	5499      	strb	r1, [r3, r2]
    631e:	687b      	ldr	r3, [r7, #4]
    6320:	223d      	movs	r2, #61	; 0x3d
    6322:	2100      	movs	r1, #0
    6324:	5499      	strb	r1, [r3, r2]
    6326:	687b      	ldr	r3, [r7, #4]
    6328:	223e      	movs	r2, #62	; 0x3e
    632a:	2100      	movs	r1, #0
    632c:	5499      	strb	r1, [r3, r2]
    632e:	687b      	ldr	r3, [r7, #4]
    6330:	223f      	movs	r2, #63	; 0x3f
    6332:	2100      	movs	r1, #0
    6334:	5499      	strb	r1, [r3, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    6336:	687b      	ldr	r3, [r7, #4]
    6338:	2240      	movs	r2, #64	; 0x40
    633a:	2100      	movs	r1, #0
    633c:	5499      	strb	r1, [r3, r2]
    633e:	687b      	ldr	r3, [r7, #4]
    6340:	2241      	movs	r2, #65	; 0x41
    6342:	2100      	movs	r1, #0
    6344:	5499      	strb	r1, [r3, r2]
    6346:	687b      	ldr	r3, [r7, #4]
    6348:	2242      	movs	r2, #66	; 0x42
    634a:	2100      	movs	r1, #0
    634c:	5499      	strb	r1, [r3, r2]
    634e:	687b      	ldr	r3, [r7, #4]
    6350:	2243      	movs	r2, #67	; 0x43
    6352:	2100      	movs	r1, #0
    6354:	5499      	strb	r1, [r3, r2]
    6356:	687b      	ldr	r3, [r7, #4]
    6358:	2244      	movs	r2, #68	; 0x44
    635a:	2100      	movs	r1, #0
    635c:	5499      	strb	r1, [r3, r2]
    635e:	687b      	ldr	r3, [r7, #4]
    6360:	2245      	movs	r2, #69	; 0x45
    6362:	2100      	movs	r1, #0
    6364:	5499      	strb	r1, [r3, r2]
    6366:	687b      	ldr	r3, [r7, #4]
    6368:	2246      	movs	r2, #70	; 0x46
    636a:	2100      	movs	r1, #0
    636c:	5499      	strb	r1, [r3, r2]
    636e:	687b      	ldr	r3, [r7, #4]
    6370:	2247      	movs	r2, #71	; 0x47
    6372:	2100      	movs	r1, #0
    6374:	5499      	strb	r1, [r3, r2]
    6376:	687b      	ldr	r3, [r7, #4]
    6378:	2248      	movs	r2, #72	; 0x48
    637a:	2100      	movs	r1, #0
    637c:	5499      	strb	r1, [r3, r2]
    637e:	687b      	ldr	r3, [r7, #4]
    6380:	2249      	movs	r2, #73	; 0x49
    6382:	2100      	movs	r1, #0
    6384:	5499      	strb	r1, [r3, r2]
    6386:	687b      	ldr	r3, [r7, #4]
    6388:	224a      	movs	r2, #74	; 0x4a
    638a:	2100      	movs	r1, #0
    638c:	5499      	strb	r1, [r3, r2]
    638e:	687b      	ldr	r3, [r7, #4]
    6390:	224b      	movs	r2, #75	; 0x4b
    6392:	2100      	movs	r1, #0
    6394:	5499      	strb	r1, [r3, r2]
    6396:	687b      	ldr	r3, [r7, #4]
    6398:	224c      	movs	r2, #76	; 0x4c
    639a:	2100      	movs	r1, #0
    639c:	5499      	strb	r1, [r3, r2]
    639e:	687b      	ldr	r3, [r7, #4]
    63a0:	224d      	movs	r2, #77	; 0x4d
    63a2:	2100      	movs	r1, #0
    63a4:	5499      	strb	r1, [r3, r2]
    63a6:	687b      	ldr	r3, [r7, #4]
    63a8:	224e      	movs	r2, #78	; 0x4e
    63aa:	2100      	movs	r1, #0
    63ac:	5499      	strb	r1, [r3, r2]
    63ae:	687b      	ldr	r3, [r7, #4]
    63b0:	224f      	movs	r2, #79	; 0x4f
    63b2:	2100      	movs	r1, #0
    63b4:	5499      	strb	r1, [r3, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    63b6:	687b      	ldr	r3, [r7, #4]
    63b8:	2250      	movs	r2, #80	; 0x50
    63ba:	2100      	movs	r1, #0
    63bc:	5499      	strb	r1, [r3, r2]
    63be:	687b      	ldr	r3, [r7, #4]
    63c0:	2251      	movs	r2, #81	; 0x51
    63c2:	2100      	movs	r1, #0
    63c4:	5499      	strb	r1, [r3, r2]
    63c6:	687b      	ldr	r3, [r7, #4]
    63c8:	2252      	movs	r2, #82	; 0x52
    63ca:	2100      	movs	r1, #0
    63cc:	5499      	strb	r1, [r3, r2]
    63ce:	687b      	ldr	r3, [r7, #4]
    63d0:	2253      	movs	r2, #83	; 0x53
    63d2:	2100      	movs	r1, #0
    63d4:	5499      	strb	r1, [r3, r2]
    63d6:	687b      	ldr	r3, [r7, #4]
    63d8:	2254      	movs	r2, #84	; 0x54
    63da:	2100      	movs	r1, #0
    63dc:	5499      	strb	r1, [r3, r2]
    63de:	687b      	ldr	r3, [r7, #4]
    63e0:	2255      	movs	r2, #85	; 0x55
    63e2:	2100      	movs	r1, #0
    63e4:	5499      	strb	r1, [r3, r2]
    63e6:	687b      	ldr	r3, [r7, #4]
    63e8:	2256      	movs	r2, #86	; 0x56
    63ea:	2100      	movs	r1, #0
    63ec:	5499      	strb	r1, [r3, r2]
    63ee:	687b      	ldr	r3, [r7, #4]
    63f0:	2257      	movs	r2, #87	; 0x57
    63f2:	2100      	movs	r1, #0
    63f4:	5499      	strb	r1, [r3, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    63f6:	687b      	ldr	r3, [r7, #4]
    63f8:	2298      	movs	r2, #152	; 0x98
    63fa:	2100      	movs	r1, #0
    63fc:	5499      	strb	r1, [r3, r2]
    63fe:	687b      	ldr	r3, [r7, #4]
    6400:	2200      	movs	r2, #0
    6402:	659a      	str	r2, [r3, #88]	; 0x58
    6404:	687b      	ldr	r3, [r7, #4]
    6406:	2200      	movs	r2, #0
    6408:	679a      	str	r2, [r3, #120]	; 0x78
    640a:	687b      	ldr	r3, [r7, #4]
    640c:	2299      	movs	r2, #153	; 0x99
    640e:	2100      	movs	r1, #0
    6410:	5499      	strb	r1, [r3, r2]
    6412:	687b      	ldr	r3, [r7, #4]
    6414:	2200      	movs	r2, #0
    6416:	65da      	str	r2, [r3, #92]	; 0x5c
    6418:	687b      	ldr	r3, [r7, #4]
    641a:	2200      	movs	r2, #0
    641c:	67da      	str	r2, [r3, #124]	; 0x7c
    641e:	687b      	ldr	r3, [r7, #4]
    6420:	229a      	movs	r2, #154	; 0x9a
    6422:	2100      	movs	r1, #0
    6424:	5499      	strb	r1, [r3, r2]
    6426:	687b      	ldr	r3, [r7, #4]
    6428:	2200      	movs	r2, #0
    642a:	661a      	str	r2, [r3, #96]	; 0x60
    642c:	687b      	ldr	r3, [r7, #4]
    642e:	2280      	movs	r2, #128	; 0x80
    6430:	2100      	movs	r1, #0
    6432:	5099      	str	r1, [r3, r2]
    6434:	687b      	ldr	r3, [r7, #4]
    6436:	229b      	movs	r2, #155	; 0x9b
    6438:	2100      	movs	r1, #0
    643a:	5499      	strb	r1, [r3, r2]
    643c:	687b      	ldr	r3, [r7, #4]
    643e:	2200      	movs	r2, #0
    6440:	665a      	str	r2, [r3, #100]	; 0x64
    6442:	687b      	ldr	r3, [r7, #4]
    6444:	2284      	movs	r2, #132	; 0x84
    6446:	2100      	movs	r1, #0
    6448:	5099      	str	r1, [r3, r2]
    644a:	687b      	ldr	r3, [r7, #4]
    644c:	229c      	movs	r2, #156	; 0x9c
    644e:	2100      	movs	r1, #0
    6450:	5499      	strb	r1, [r3, r2]
    6452:	687b      	ldr	r3, [r7, #4]
    6454:	2200      	movs	r2, #0
    6456:	669a      	str	r2, [r3, #104]	; 0x68
    6458:	687b      	ldr	r3, [r7, #4]
    645a:	2288      	movs	r2, #136	; 0x88
    645c:	2100      	movs	r1, #0
    645e:	5099      	str	r1, [r3, r2]
    6460:	687b      	ldr	r3, [r7, #4]
    6462:	229d      	movs	r2, #157	; 0x9d
    6464:	2100      	movs	r1, #0
    6466:	5499      	strb	r1, [r3, r2]
    6468:	687b      	ldr	r3, [r7, #4]
    646a:	2200      	movs	r2, #0
    646c:	66da      	str	r2, [r3, #108]	; 0x6c
    646e:	687b      	ldr	r3, [r7, #4]
    6470:	228c      	movs	r2, #140	; 0x8c
    6472:	2100      	movs	r1, #0
    6474:	5099      	str	r1, [r3, r2]
    6476:	687b      	ldr	r3, [r7, #4]
    6478:	229e      	movs	r2, #158	; 0x9e
    647a:	2100      	movs	r1, #0
    647c:	5499      	strb	r1, [r3, r2]
    647e:	687b      	ldr	r3, [r7, #4]
    6480:	2200      	movs	r2, #0
    6482:	671a      	str	r2, [r3, #112]	; 0x70
    6484:	687b      	ldr	r3, [r7, #4]
    6486:	2290      	movs	r2, #144	; 0x90
    6488:	2100      	movs	r1, #0
    648a:	5099      	str	r1, [r3, r2]
    648c:	687b      	ldr	r3, [r7, #4]
    648e:	229f      	movs	r2, #159	; 0x9f
    6490:	2100      	movs	r1, #0
    6492:	5499      	strb	r1, [r3, r2]
    6494:	687b      	ldr	r3, [r7, #4]
    6496:	2200      	movs	r2, #0
    6498:	675a      	str	r2, [r3, #116]	; 0x74
    649a:	687b      	ldr	r3, [r7, #4]
    649c:	2294      	movs	r2, #148	; 0x94
    649e:	2100      	movs	r1, #0
    64a0:	5099      	str	r1, [r3, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    64a2:	687b      	ldr	r3, [r7, #4]
    64a4:	22a0      	movs	r2, #160	; 0xa0
    64a6:	2101      	movs	r1, #1
    64a8:	5499      	strb	r1, [r3, r2]
	config->run_in_standby            = false;
    64aa:	687b      	ldr	r3, [r7, #4]
    64ac:	22a1      	movs	r2, #161	; 0xa1
    64ae:	2100      	movs	r1, #0
    64b0:	5499      	strb	r1, [r3, r2]
}
    64b2:	46c0      	nop			; (mov r8, r8)
    64b4:	46bd      	mov	sp, r7
    64b6:	b005      	add	sp, #20
    64b8:	bd90      	pop	{r4, r7, pc}
    64ba:	46c0      	nop			; (mov r8, r8)
    64bc:	000061b9 	.word	0x000061b9
    64c0:	00010e2c 	.word	0x00010e2c

000064c4 <_tcc_build_ctrla>:
 */
static inline enum status_code _tcc_build_ctrla(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    64c4:	b580      	push	{r7, lr}
    64c6:	b086      	sub	sp, #24
    64c8:	af00      	add	r7, sp, #0
    64ca:	60b9      	str	r1, [r7, #8]
    64cc:	607a      	str	r2, [r7, #4]
    64ce:	230f      	movs	r3, #15
    64d0:	18fb      	adds	r3, r7, r3
    64d2:	1c02      	adds	r2, r0, #0
    64d4:	701a      	strb	r2, [r3, #0]
	uint32_t ctrla = 0;
    64d6:	2300      	movs	r3, #0
    64d8:	617b      	str	r3, [r7, #20]

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    64da:	2300      	movs	r3, #0
    64dc:	613b      	str	r3, [r7, #16]
    64de:	e01d      	b.n	651c <_tcc_build_ctrla+0x58>
		if (config->capture.channel_function[i] ==
    64e0:	68ba      	ldr	r2, [r7, #8]
    64e2:	693b      	ldr	r3, [r7, #16]
    64e4:	18d3      	adds	r3, r2, r3
    64e6:	3310      	adds	r3, #16
    64e8:	781b      	ldrb	r3, [r3, #0]
    64ea:	2b01      	cmp	r3, #1
    64ec:	d113      	bne.n	6516 <_tcc_build_ctrla+0x52>
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
    64ee:	230f      	movs	r3, #15
    64f0:	18fb      	adds	r3, r7, r3
    64f2:	781b      	ldrb	r3, [r3, #0]
    64f4:	4a1b      	ldr	r2, [pc, #108]	; (6564 <_tcc_build_ctrla+0xa0>)
    64f6:	5cd3      	ldrb	r3, [r2, r3]
    64f8:	001a      	movs	r2, r3
    64fa:	693b      	ldr	r3, [r7, #16]
    64fc:	429a      	cmp	r2, r3
    64fe:	da01      	bge.n	6504 <_tcc_build_ctrla+0x40>
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    6500:	2317      	movs	r3, #23
    6502:	e02a      	b.n	655a <_tcc_build_ctrla+0x96>
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    6504:	2380      	movs	r3, #128	; 0x80
    6506:	045a      	lsls	r2, r3, #17
    6508:	693b      	ldr	r3, [r7, #16]
    650a:	409a      	lsls	r2, r3
    650c:	0013      	movs	r3, r2
    650e:	001a      	movs	r2, r3
    6510:	697b      	ldr	r3, [r7, #20]
    6512:	4313      	orrs	r3, r2
    6514:	617b      	str	r3, [r7, #20]
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    6516:	693b      	ldr	r3, [r7, #16]
    6518:	3301      	adds	r3, #1
    651a:	613b      	str	r3, [r7, #16]
    651c:	693b      	ldr	r3, [r7, #16]
    651e:	2b03      	cmp	r3, #3
    6520:	ddde      	ble.n	64e0 <_tcc_build_ctrla+0x1c>
		}
	}

	if (config->run_in_standby) {
    6522:	68bb      	ldr	r3, [r7, #8]
    6524:	22a1      	movs	r2, #161	; 0xa1
    6526:	5c9b      	ldrb	r3, [r3, r2]
    6528:	2b00      	cmp	r3, #0
    652a:	d004      	beq.n	6536 <_tcc_build_ctrla+0x72>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    652c:	697b      	ldr	r3, [r7, #20]
    652e:	2280      	movs	r2, #128	; 0x80
    6530:	0112      	lsls	r2, r2, #4
    6532:	4313      	orrs	r3, r2
    6534:	617b      	str	r3, [r7, #20]
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    6536:	68bb      	ldr	r3, [r7, #8]
    6538:	7b1b      	ldrb	r3, [r3, #12]
    653a:	031b      	lsls	r3, r3, #12
    653c:	001a      	movs	r2, r3
    653e:	697b      	ldr	r3, [r7, #20]
    6540:	4313      	orrs	r3, r2
    6542:	617b      	str	r3, [r7, #20]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    6544:	68bb      	ldr	r3, [r7, #8]
    6546:	7adb      	ldrb	r3, [r3, #11]
    6548:	021b      	lsls	r3, r3, #8
    654a:	001a      	movs	r2, r3
    654c:	697b      	ldr	r3, [r7, #20]
    654e:	4313      	orrs	r3, r2
    6550:	617b      	str	r3, [r7, #20]

	*value_buffer = ctrla;
    6552:	687b      	ldr	r3, [r7, #4]
    6554:	697a      	ldr	r2, [r7, #20]
    6556:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    6558:	2300      	movs	r3, #0
}
    655a:	0018      	movs	r0, r3
    655c:	46bd      	mov	sp, r7
    655e:	b006      	add	sp, #24
    6560:	bd80      	pop	{r7, pc}
    6562:	46c0      	nop			; (mov r8, r8)
    6564:	00010e38 	.word	0x00010e38

00006568 <_tcc_build_ctrlb>:
 */
static inline void _tcc_build_ctrlb(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
    6568:	b580      	push	{r7, lr}
    656a:	b086      	sub	sp, #24
    656c:	af00      	add	r7, sp, #0
    656e:	60b9      	str	r1, [r7, #8]
    6570:	607a      	str	r2, [r7, #4]
    6572:	230f      	movs	r3, #15
    6574:	18fb      	adds	r3, r7, r3
    6576:	1c02      	adds	r2, r0, #0
    6578:	701a      	strb	r2, [r3, #0]
	uint8_t ctrlb = 0;
    657a:	2317      	movs	r3, #23
    657c:	18fb      	adds	r3, r7, r3
    657e:	2200      	movs	r2, #0
    6580:	701a      	strb	r2, [r3, #0]

	if (config->counter.oneshot) {
    6582:	68bb      	ldr	r3, [r7, #8]
    6584:	7a1b      	ldrb	r3, [r3, #8]
    6586:	2b00      	cmp	r3, #0
    6588:	d007      	beq.n	659a <_tcc_build_ctrlb+0x32>
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    658a:	2317      	movs	r3, #23
    658c:	18fb      	adds	r3, r7, r3
    658e:	2217      	movs	r2, #23
    6590:	18ba      	adds	r2, r7, r2
    6592:	7812      	ldrb	r2, [r2, #0]
    6594:	2104      	movs	r1, #4
    6596:	430a      	orrs	r2, r1
    6598:	701a      	strb	r2, [r3, #0]
	}
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    659a:	68bb      	ldr	r3, [r7, #8]
    659c:	7a5b      	ldrb	r3, [r3, #9]
    659e:	2b01      	cmp	r3, #1
    65a0:	d107      	bne.n	65b2 <_tcc_build_ctrlb+0x4a>
		ctrlb |= TCC_CTRLBSET_DIR;
    65a2:	2317      	movs	r3, #23
    65a4:	18fb      	adds	r3, r7, r3
    65a6:	2217      	movs	r2, #23
    65a8:	18ba      	adds	r2, r7, r2
    65aa:	7812      	ldrb	r2, [r2, #0]
    65ac:	2101      	movs	r1, #1
    65ae:	430a      	orrs	r2, r1
    65b0:	701a      	strb	r2, [r3, #0]
	}

	*value_buffer = ctrlb;
    65b2:	687b      	ldr	r3, [r7, #4]
    65b4:	2217      	movs	r2, #23
    65b6:	18ba      	adds	r2, r7, r2
    65b8:	7812      	ldrb	r2, [r2, #0]
    65ba:	701a      	strb	r2, [r3, #0]
}
    65bc:	46c0      	nop			; (mov r8, r8)
    65be:	46bd      	mov	sp, r7
    65c0:	b006      	add	sp, #24
    65c2:	bd80      	pop	{r7, pc}

000065c4 <_tcc_build_faults>:
 */
static inline enum status_code _tcc_build_faults(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    65c4:	b580      	push	{r7, lr}
    65c6:	b088      	sub	sp, #32
    65c8:	af00      	add	r7, sp, #0
    65ca:	60b9      	str	r1, [r7, #8]
    65cc:	607a      	str	r2, [r7, #4]
    65ce:	230f      	movs	r3, #15
    65d0:	18fb      	adds	r3, r7, r3
    65d2:	1c02      	adds	r2, r0, #0
    65d4:	701a      	strb	r2, [r3, #0]
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
    65d6:	230f      	movs	r3, #15
    65d8:	18fb      	adds	r3, r7, r3
    65da:	781a      	ldrb	r2, [r3, #0]
    65dc:	231b      	movs	r3, #27
    65de:	18fb      	adds	r3, r7, r3
    65e0:	493e      	ldr	r1, [pc, #248]	; (66dc <_tcc_build_faults+0x118>)
    65e2:	5c8a      	ldrb	r2, [r1, r2]
    65e4:	701a      	strb	r2, [r3, #0]
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    65e6:	2300      	movs	r3, #0
    65e8:	61fb      	str	r3, [r7, #28]
    65ea:	e06e      	b.n	66ca <_tcc_build_faults+0x106>
		cfg = (struct tcc_recoverable_fault_config *)
    65ec:	69fa      	ldr	r2, [r7, #28]
    65ee:	0013      	movs	r3, r2
    65f0:	009b      	lsls	r3, r3, #2
    65f2:	189b      	adds	r3, r3, r2
    65f4:	005b      	lsls	r3, r3, #1
    65f6:	3328      	adds	r3, #40	; 0x28
    65f8:	68ba      	ldr	r2, [r7, #8]
    65fa:	18d3      	adds	r3, r2, r3
    65fc:	3304      	adds	r3, #4
    65fe:	617b      	str	r3, [r7, #20]
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    6600:	697b      	ldr	r3, [r7, #20]
    6602:	7a5b      	ldrb	r3, [r3, #9]
    6604:	221b      	movs	r2, #27
    6606:	18ba      	adds	r2, r7, r2
    6608:	7812      	ldrb	r2, [r2, #0]
    660a:	429a      	cmp	r2, r3
    660c:	d801      	bhi.n	6612 <_tcc_build_faults+0x4e>
			return STATUS_ERR_INVALID_ARG;
    660e:	2317      	movs	r3, #23
    6610:	e05f      	b.n	66d2 <_tcc_build_faults+0x10e>
		}
		if (cfg->filter_value > 0xF) {
    6612:	697b      	ldr	r3, [r7, #20]
    6614:	781b      	ldrb	r3, [r3, #0]
    6616:	2b0f      	cmp	r3, #15
    6618:	d901      	bls.n	661e <_tcc_build_faults+0x5a>
			return STATUS_ERR_INVALID_ARG;
    661a:	2317      	movs	r3, #23
    661c:	e059      	b.n	66d2 <_tcc_build_faults+0x10e>
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    661e:	697b      	ldr	r3, [r7, #20]
    6620:	781b      	ldrb	r3, [r3, #0]
    6622:	061b      	lsls	r3, r3, #24
    6624:	001a      	movs	r2, r3
    6626:	23f0      	movs	r3, #240	; 0xf0
    6628:	051b      	lsls	r3, r3, #20
    662a:	401a      	ands	r2, r3
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    662c:	697b      	ldr	r3, [r7, #20]
    662e:	785b      	ldrb	r3, [r3, #1]
    6630:	041b      	lsls	r3, r3, #16
    6632:	0019      	movs	r1, r3
    6634:	23ff      	movs	r3, #255	; 0xff
    6636:	041b      	lsls	r3, r3, #16
    6638:	400b      	ands	r3, r1
    663a:	431a      	orrs	r2, r3
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    663c:	697b      	ldr	r3, [r7, #20]
    663e:	789b      	ldrb	r3, [r3, #2]
    6640:	2b00      	cmp	r3, #0
    6642:	d001      	beq.n	6648 <_tcc_build_faults+0x84>
    6644:	2380      	movs	r3, #128	; 0x80
    6646:	e000      	b.n	664a <_tcc_build_faults+0x86>
    6648:	2300      	movs	r3, #0
    664a:	431a      	orrs	r2, r3
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    664c:	697b      	ldr	r3, [r7, #20]
    664e:	78db      	ldrb	r3, [r3, #3]
    6650:	2b00      	cmp	r3, #0
    6652:	d001      	beq.n	6658 <_tcc_build_faults+0x94>
    6654:	2308      	movs	r3, #8
    6656:	e000      	b.n	665a <_tcc_build_faults+0x96>
    6658:	2300      	movs	r3, #0
    665a:	431a      	orrs	r2, r3
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    665c:	697b      	ldr	r3, [r7, #20]
    665e:	791b      	ldrb	r3, [r3, #4]
    6660:	2b00      	cmp	r3, #0
    6662:	d001      	beq.n	6668 <_tcc_build_faults+0xa4>
    6664:	2310      	movs	r3, #16
    6666:	e000      	b.n	666a <_tcc_build_faults+0xa6>
    6668:	2300      	movs	r3, #0
    666a:	431a      	orrs	r2, r3
				| TCC_FCTRLA_SRC(cfg->source)
    666c:	697b      	ldr	r3, [r7, #20]
    666e:	795b      	ldrb	r3, [r3, #5]
    6670:	0019      	movs	r1, r3
    6672:	2303      	movs	r3, #3
    6674:	400b      	ands	r3, r1
    6676:	431a      	orrs	r2, r3
				| TCC_FCTRLA_BLANK(cfg->blanking)
    6678:	697b      	ldr	r3, [r7, #20]
    667a:	799b      	ldrb	r3, [r3, #6]
    667c:	015b      	lsls	r3, r3, #5
    667e:	0019      	movs	r1, r3
    6680:	2360      	movs	r3, #96	; 0x60
    6682:	400b      	ands	r3, r1
    6684:	431a      	orrs	r2, r3
				| TCC_FCTRLA_HALT(cfg->halt_action)
    6686:	697b      	ldr	r3, [r7, #20]
    6688:	79db      	ldrb	r3, [r3, #7]
    668a:	021b      	lsls	r3, r3, #8
    668c:	0019      	movs	r1, r3
    668e:	23c0      	movs	r3, #192	; 0xc0
    6690:	009b      	lsls	r3, r3, #2
    6692:	400b      	ands	r3, r1
    6694:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    6696:	697b      	ldr	r3, [r7, #20]
    6698:	7a1b      	ldrb	r3, [r3, #8]
    669a:	031b      	lsls	r3, r3, #12
    669c:	0019      	movs	r1, r3
    669e:	23e0      	movs	r3, #224	; 0xe0
    66a0:	01db      	lsls	r3, r3, #7
    66a2:	400b      	ands	r3, r1
    66a4:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    66a6:	697b      	ldr	r3, [r7, #20]
    66a8:	7a5b      	ldrb	r3, [r3, #9]
    66aa:	029b      	lsls	r3, r3, #10
    66ac:	0019      	movs	r1, r3
    66ae:	23c0      	movs	r3, #192	; 0xc0
    66b0:	011b      	lsls	r3, r3, #4
    66b2:	400b      	ands	r3, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    66b4:	4313      	orrs	r3, r2
    66b6:	613b      	str	r3, [r7, #16]
		value_buffer[i] = fault;
    66b8:	69fb      	ldr	r3, [r7, #28]
    66ba:	009b      	lsls	r3, r3, #2
    66bc:	687a      	ldr	r2, [r7, #4]
    66be:	18d3      	adds	r3, r2, r3
    66c0:	693a      	ldr	r2, [r7, #16]
    66c2:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    66c4:	69fb      	ldr	r3, [r7, #28]
    66c6:	3301      	adds	r3, #1
    66c8:	61fb      	str	r3, [r7, #28]
    66ca:	69fb      	ldr	r3, [r7, #28]
    66cc:	2b01      	cmp	r3, #1
    66ce:	dd8d      	ble.n	65ec <_tcc_build_faults+0x28>
	}
	return STATUS_OK;
    66d0:	2300      	movs	r3, #0
}
    66d2:	0018      	movs	r0, r3
    66d4:	46bd      	mov	sp, r7
    66d6:	b008      	add	sp, #32
    66d8:	bd80      	pop	{r7, pc}
    66da:	46c0      	nop			; (mov r8, r8)
    66dc:	00010e38 	.word	0x00010e38

000066e0 <_tcc_build_drvctrl>:
 */
static inline enum status_code _tcc_build_drvctrl(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    66e0:	b580      	push	{r7, lr}
    66e2:	b088      	sub	sp, #32
    66e4:	af00      	add	r7, sp, #0
    66e6:	60b9      	str	r1, [r7, #8]
    66e8:	607a      	str	r2, [r7, #4]
    66ea:	230f      	movs	r3, #15
    66ec:	18fb      	adds	r3, r7, r3
    66ee:	1c02      	adds	r2, r0, #0
    66f0:	701a      	strb	r2, [r3, #0]
	uint32_t i;
	uint8_t ow_num = _tcc_ow_nums[module_index];
    66f2:	230f      	movs	r3, #15
    66f4:	18fb      	adds	r3, r7, r3
    66f6:	781a      	ldrb	r2, [r3, #0]
    66f8:	2317      	movs	r3, #23
    66fa:	18fb      	adds	r3, r7, r3
    66fc:	492d      	ldr	r1, [pc, #180]	; (67b4 <_tcc_build_drvctrl+0xd4>)
    66fe:	5c8a      	ldrb	r2, [r1, r2]
    6700:	701a      	strb	r2, [r3, #0]
	uint32_t drvctrl;

	drvctrl = 0;
    6702:	2300      	movs	r3, #0
    6704:	61bb      	str	r3, [r7, #24]

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    6706:	2300      	movs	r3, #0
    6708:	61fb      	str	r3, [r7, #28]
    670a:	e048      	b.n	679e <_tcc_build_drvctrl+0xbe>
		if (config->wave_ext.invert[i]) {
    670c:	68ba      	ldr	r2, [r7, #8]
    670e:	2150      	movs	r1, #80	; 0x50
    6710:	69fb      	ldr	r3, [r7, #28]
    6712:	18d3      	adds	r3, r2, r3
    6714:	185b      	adds	r3, r3, r1
    6716:	781b      	ldrb	r3, [r3, #0]
    6718:	2b00      	cmp	r3, #0
    671a:	d010      	beq.n	673e <_tcc_build_drvctrl+0x5e>
			if (i >= ow_num) {
    671c:	2317      	movs	r3, #23
    671e:	18fb      	adds	r3, r7, r3
    6720:	781a      	ldrb	r2, [r3, #0]
    6722:	69fb      	ldr	r3, [r7, #28]
    6724:	429a      	cmp	r2, r3
    6726:	d801      	bhi.n	672c <_tcc_build_drvctrl+0x4c>
				return STATUS_ERR_INVALID_ARG;
    6728:	2317      	movs	r3, #23
    672a:	e03f      	b.n	67ac <_tcc_build_drvctrl+0xcc>
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    672c:	2380      	movs	r3, #128	; 0x80
    672e:	025a      	lsls	r2, r3, #9
    6730:	69fb      	ldr	r3, [r7, #28]
    6732:	409a      	lsls	r2, r3
    6734:	0013      	movs	r3, r2
    6736:	001a      	movs	r2, r3
    6738:	69bb      	ldr	r3, [r7, #24]
    673a:	4313      	orrs	r3, r2
    673c:	61bb      	str	r3, [r7, #24]
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
    673e:	68ba      	ldr	r2, [r7, #8]
    6740:	69fb      	ldr	r3, [r7, #28]
    6742:	331c      	adds	r3, #28
    6744:	005b      	lsls	r3, r3, #1
    6746:	18d3      	adds	r3, r2, r3
    6748:	3309      	adds	r3, #9
    674a:	781b      	ldrb	r3, [r3, #0]
    674c:	2b00      	cmp	r3, #0
    674e:	d023      	beq.n	6798 <_tcc_build_drvctrl+0xb8>
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    6750:	2317      	movs	r3, #23
    6752:	18fb      	adds	r3, r7, r3
    6754:	781a      	ldrb	r2, [r3, #0]
    6756:	69fb      	ldr	r3, [r7, #28]
    6758:	429a      	cmp	r2, r3
    675a:	d801      	bhi.n	6760 <_tcc_build_drvctrl+0x80>
				return STATUS_ERR_INVALID_ARG;
    675c:	2317      	movs	r3, #23
    675e:	e025      	b.n	67ac <_tcc_build_drvctrl+0xcc>
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
    6760:	68ba      	ldr	r2, [r7, #8]
    6762:	69fb      	ldr	r3, [r7, #28]
    6764:	331c      	adds	r3, #28
    6766:	005b      	lsls	r3, r3, #1
    6768:	18d3      	adds	r3, r2, r3
    676a:	3309      	adds	r3, #9
    676c:	781b      	ldrb	r3, [r3, #0]
    676e:	2b02      	cmp	r3, #2
    6770:	d10a      	bne.n	6788 <_tcc_build_drvctrl+0xa8>
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    6772:	2302      	movs	r3, #2
    6774:	33ff      	adds	r3, #255	; 0xff
    6776:	001a      	movs	r2, r3
    6778:	69fb      	ldr	r3, [r7, #28]
    677a:	409a      	lsls	r2, r3
    677c:	0013      	movs	r3, r2
    677e:	001a      	movs	r2, r3
    6780:	69bb      	ldr	r3, [r7, #24]
    6782:	4313      	orrs	r3, r2
    6784:	61bb      	str	r3, [r7, #24]
    6786:	e007      	b.n	6798 <_tcc_build_drvctrl+0xb8>
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    6788:	2201      	movs	r2, #1
    678a:	69fb      	ldr	r3, [r7, #28]
    678c:	409a      	lsls	r2, r3
    678e:	0013      	movs	r3, r2
    6790:	001a      	movs	r2, r3
    6792:	69bb      	ldr	r3, [r7, #24]
    6794:	4313      	orrs	r3, r2
    6796:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    6798:	69fb      	ldr	r3, [r7, #28]
    679a:	3301      	adds	r3, #1
    679c:	61fb      	str	r3, [r7, #28]
    679e:	69fb      	ldr	r3, [r7, #28]
    67a0:	2b07      	cmp	r3, #7
    67a2:	d9b3      	bls.n	670c <_tcc_build_drvctrl+0x2c>
			}
		}
	}
	*value_buffer = drvctrl;
    67a4:	687b      	ldr	r3, [r7, #4]
    67a6:	69ba      	ldr	r2, [r7, #24]
    67a8:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    67aa:	2300      	movs	r3, #0
}
    67ac:	0018      	movs	r0, r3
    67ae:	46bd      	mov	sp, r7
    67b0:	b008      	add	sp, #32
    67b2:	bd80      	pop	{r7, pc}
    67b4:	00010e3c 	.word	0x00010e3c

000067b8 <_tcc_build_waves>:
 */
static inline enum status_code _tcc_build_waves(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    67b8:	b580      	push	{r7, lr}
    67ba:	b088      	sub	sp, #32
    67bc:	af00      	add	r7, sp, #0
    67be:	60b9      	str	r1, [r7, #8]
    67c0:	607a      	str	r2, [r7, #4]
    67c2:	230f      	movs	r3, #15
    67c4:	18fb      	adds	r3, r7, r3
    67c6:	1c02      	adds	r2, r0, #0
    67c8:	701a      	strb	r2, [r3, #0]
	int n;

	uint8_t cc_num = _tcc_cc_nums[module_index];
    67ca:	230f      	movs	r3, #15
    67cc:	18fb      	adds	r3, r7, r3
    67ce:	781a      	ldrb	r2, [r3, #0]
    67d0:	2317      	movs	r3, #23
    67d2:	18fb      	adds	r3, r7, r3
    67d4:	491d      	ldr	r1, [pc, #116]	; (684c <_tcc_build_waves+0x94>)
    67d6:	5c8a      	ldrb	r2, [r1, r2]
    67d8:	701a      	strb	r2, [r3, #0]
	struct tcc_match_wave_config const *wav_cfg = &config->compare;
    67da:	68bb      	ldr	r3, [r7, #8]
    67dc:	3310      	adds	r3, #16
    67de:	613b      	str	r3, [r7, #16]

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    67e0:	693b      	ldr	r3, [r7, #16]
    67e2:	7a5b      	ldrb	r3, [r3, #9]
    67e4:	011b      	lsls	r3, r3, #4
    67e6:	001a      	movs	r2, r3
    67e8:	2330      	movs	r3, #48	; 0x30
    67ea:	401a      	ands	r2, r3
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    67ec:	693b      	ldr	r3, [r7, #16]
    67ee:	7a1b      	ldrb	r3, [r3, #8]
    67f0:	0019      	movs	r1, r3
    67f2:	2307      	movs	r3, #7
    67f4:	400b      	ands	r3, r1
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    67f6:	4313      	orrs	r3, r2
    67f8:	61bb      	str	r3, [r7, #24]

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    67fa:	2300      	movs	r3, #0
    67fc:	61fb      	str	r3, [r7, #28]
    67fe:	e01a      	b.n	6836 <_tcc_build_waves+0x7e>
		if (wav_cfg->wave_polarity[n]) {
    6800:	693a      	ldr	r2, [r7, #16]
    6802:	69fb      	ldr	r3, [r7, #28]
    6804:	18d3      	adds	r3, r2, r3
    6806:	3304      	adds	r3, #4
    6808:	781b      	ldrb	r3, [r3, #0]
    680a:	2b00      	cmp	r3, #0
    680c:	d010      	beq.n	6830 <_tcc_build_waves+0x78>
			if (n >= cc_num) {
    680e:	2317      	movs	r3, #23
    6810:	18fb      	adds	r3, r7, r3
    6812:	781a      	ldrb	r2, [r3, #0]
    6814:	69fb      	ldr	r3, [r7, #28]
    6816:	429a      	cmp	r2, r3
    6818:	dc01      	bgt.n	681e <_tcc_build_waves+0x66>
				return STATUS_ERR_INVALID_ARG;
    681a:	2317      	movs	r3, #23
    681c:	e012      	b.n	6844 <_tcc_build_waves+0x8c>
			}
			wave |= (TCC_WAVE_POL0 << n);
    681e:	2380      	movs	r3, #128	; 0x80
    6820:	025a      	lsls	r2, r3, #9
    6822:	69fb      	ldr	r3, [r7, #28]
    6824:	409a      	lsls	r2, r3
    6826:	0013      	movs	r3, r2
    6828:	001a      	movs	r2, r3
    682a:	69bb      	ldr	r3, [r7, #24]
    682c:	4313      	orrs	r3, r2
    682e:	61bb      	str	r3, [r7, #24]
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    6830:	69fb      	ldr	r3, [r7, #28]
    6832:	3301      	adds	r3, #1
    6834:	61fb      	str	r3, [r7, #28]
    6836:	69fb      	ldr	r3, [r7, #28]
    6838:	2b03      	cmp	r3, #3
    683a:	dde1      	ble.n	6800 <_tcc_build_waves+0x48>
		}
	}

	value_buffer[0] = wave;
    683c:	687b      	ldr	r3, [r7, #4]
    683e:	69ba      	ldr	r2, [r7, #24]
    6840:	601a      	str	r2, [r3, #0]

	return STATUS_OK;
    6842:	2300      	movs	r3, #0
}
    6844:	0018      	movs	r0, r3
    6846:	46bd      	mov	sp, r7
    6848:	b008      	add	sp, #32
    684a:	bd80      	pop	{r7, pc}
    684c:	00010e38 	.word	0x00010e38

00006850 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    6850:	b590      	push	{r4, r7, lr}
    6852:	b091      	sub	sp, #68	; 0x44
    6854:	af00      	add	r7, sp, #0
    6856:	60f8      	str	r0, [r7, #12]
    6858:	60b9      	str	r1, [r7, #8]
    685a:	607a      	str	r2, [r7, #4]
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    685c:	233b      	movs	r3, #59	; 0x3b
    685e:	18fc      	adds	r4, r7, r3
    6860:	68bb      	ldr	r3, [r7, #8]
    6862:	0018      	movs	r0, r3
    6864:	4bc4      	ldr	r3, [pc, #784]	; (6b78 <tcc_init+0x328>)
    6866:	4798      	blx	r3
    6868:	0003      	movs	r3, r0
    686a:	7023      	strb	r3, [r4, #0]

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    686c:	233b      	movs	r3, #59	; 0x3b
    686e:	18fb      	adds	r3, r7, r3
    6870:	781a      	ldrb	r2, [r3, #0]
    6872:	4bc2      	ldr	r3, [pc, #776]	; (6b7c <tcc_init+0x32c>)
    6874:	0092      	lsls	r2, r2, #2
    6876:	58d3      	ldr	r3, [r2, r3]
    6878:	0019      	movs	r1, r3
    687a:	2002      	movs	r0, #2
    687c:	4bc0      	ldr	r3, [pc, #768]	; (6b80 <tcc_init+0x330>)
    687e:	4798      	blx	r3
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    6880:	68bb      	ldr	r3, [r7, #8]
    6882:	681b      	ldr	r3, [r3, #0]
    6884:	2202      	movs	r2, #2
    6886:	4013      	ands	r3, r2
    6888:	d001      	beq.n	688e <tcc_init+0x3e>
		return STATUS_ERR_DENIED;
    688a:	231c      	movs	r3, #28
    688c:	e1be      	b.n	6c0c <tcc_init+0x3bc>
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    688e:	68bb      	ldr	r3, [r7, #8]
    6890:	681b      	ldr	r3, [r3, #0]
    6892:	2201      	movs	r2, #1
    6894:	4013      	ands	r3, r2
    6896:	d001      	beq.n	689c <tcc_init+0x4c>
		return STATUS_ERR_DENIED;
    6898:	231c      	movs	r3, #28
    689a:	e1b7      	b.n	6c0c <tcc_init+0x3bc>
	}

	enum status_code status;

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];
    689c:	233b      	movs	r3, #59	; 0x3b
    689e:	18fb      	adds	r3, r7, r3
    68a0:	781a      	ldrb	r2, [r3, #0]
    68a2:	4bb8      	ldr	r3, [pc, #736]	; (6b84 <tcc_init+0x334>)
    68a4:	0092      	lsls	r2, r2, #2
    68a6:	58d3      	ldr	r3, [r2, r3]
    68a8:	637b      	str	r3, [r7, #52]	; 0x34

	/* Check all counter values */
	if ((config->counter.count > count_max)
    68aa:	687b      	ldr	r3, [r7, #4]
    68ac:	681a      	ldr	r2, [r3, #0]
    68ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    68b0:	429a      	cmp	r2, r3
    68b2:	d804      	bhi.n	68be <tcc_init+0x6e>
		|| (config->counter.period > count_max)
    68b4:	687b      	ldr	r3, [r7, #4]
    68b6:	685a      	ldr	r2, [r3, #4]
    68b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    68ba:	429a      	cmp	r2, r3
    68bc:	d901      	bls.n	68c2 <tcc_init+0x72>
		) {
		return STATUS_ERR_INVALID_ARG;
    68be:	2317      	movs	r3, #23
    68c0:	e1a4      	b.n	6c0c <tcc_init+0x3bc>
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    68c2:	2300      	movs	r3, #0
    68c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    68c6:	e00e      	b.n	68e6 <tcc_init+0x96>
		if ((config->compare.match[i] > count_max)
    68c8:	687a      	ldr	r2, [r7, #4]
    68ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    68cc:	3306      	adds	r3, #6
    68ce:	009b      	lsls	r3, r3, #2
    68d0:	18d3      	adds	r3, r2, r3
    68d2:	3304      	adds	r3, #4
    68d4:	681a      	ldr	r2, [r3, #0]
    68d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    68d8:	429a      	cmp	r2, r3
    68da:	d901      	bls.n	68e0 <tcc_init+0x90>
			) {
			return STATUS_ERR_INVALID_ARG;
    68dc:	2317      	movs	r3, #23
    68de:	e195      	b.n	6c0c <tcc_init+0x3bc>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    68e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    68e2:	3301      	adds	r3, #1
    68e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    68e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    68e8:	2b03      	cmp	r3, #3
    68ea:	dded      	ble.n	68c8 <tcc_init+0x78>
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    68ec:	2300      	movs	r3, #0
    68ee:	63fb      	str	r3, [r7, #60]	; 0x3c
    68f0:	e019      	b.n	6926 <tcc_init+0xd6>
		if (!config->pins.enable_wave_out_pin[i]) {
    68f2:	687a      	ldr	r2, [r7, #4]
    68f4:	2198      	movs	r1, #152	; 0x98
    68f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    68f8:	18d3      	adds	r3, r2, r3
    68fa:	185b      	adds	r3, r3, r1
    68fc:	781b      	ldrb	r3, [r3, #0]
    68fe:	2201      	movs	r2, #1
    6900:	4053      	eors	r3, r2
    6902:	b2db      	uxtb	r3, r3
    6904:	2b00      	cmp	r3, #0
    6906:	d10a      	bne.n	691e <tcc_init+0xce>
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    6908:	233b      	movs	r3, #59	; 0x3b
    690a:	18fb      	adds	r3, r7, r3
    690c:	781b      	ldrb	r3, [r3, #0]
    690e:	4a9e      	ldr	r2, [pc, #632]	; (6b88 <tcc_init+0x338>)
    6910:	5cd3      	ldrb	r3, [r2, r3]
    6912:	001a      	movs	r2, r3
    6914:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6916:	429a      	cmp	r2, r3
    6918:	dc02      	bgt.n	6920 <tcc_init+0xd0>
			return STATUS_ERR_INVALID_ARG;
    691a:	2317      	movs	r3, #23
    691c:	e176      	b.n	6c0c <tcc_init+0x3bc>
			continue;
    691e:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    6920:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6922:	3301      	adds	r3, #1
    6924:	63fb      	str	r3, [r7, #60]	; 0x3c
    6926:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6928:	2b07      	cmp	r3, #7
    692a:	dde2      	ble.n	68f2 <tcc_init+0xa2>
		}
	}

	/* CTRLA settings */
	uint32_t ctrla = 0;
    692c:	2300      	movs	r3, #0
    692e:	62fb      	str	r3, [r7, #44]	; 0x2c
	status = _tcc_build_ctrla(module_index, config, &ctrla);
    6930:	2333      	movs	r3, #51	; 0x33
    6932:	18fc      	adds	r4, r7, r3
    6934:	232c      	movs	r3, #44	; 0x2c
    6936:	18fa      	adds	r2, r7, r3
    6938:	6879      	ldr	r1, [r7, #4]
    693a:	233b      	movs	r3, #59	; 0x3b
    693c:	18fb      	adds	r3, r7, r3
    693e:	781b      	ldrb	r3, [r3, #0]
    6940:	0018      	movs	r0, r3
    6942:	4b92      	ldr	r3, [pc, #584]	; (6b8c <tcc_init+0x33c>)
    6944:	4798      	blx	r3
    6946:	0003      	movs	r3, r0
    6948:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    694a:	2333      	movs	r3, #51	; 0x33
    694c:	18fb      	adds	r3, r7, r3
    694e:	781b      	ldrb	r3, [r3, #0]
    6950:	2b00      	cmp	r3, #0
    6952:	d003      	beq.n	695c <tcc_init+0x10c>
		return status;
    6954:	2333      	movs	r3, #51	; 0x33
    6956:	18fb      	adds	r3, r7, r3
    6958:	781b      	ldrb	r3, [r3, #0]
    695a:	e157      	b.n	6c0c <tcc_init+0x3bc>
	}

	/* CTRLB settings */
	uint8_t ctrlb;
	_tcc_build_ctrlb(module_index, config, &ctrlb);
    695c:	232b      	movs	r3, #43	; 0x2b
    695e:	18fa      	adds	r2, r7, r3
    6960:	6879      	ldr	r1, [r7, #4]
    6962:	233b      	movs	r3, #59	; 0x3b
    6964:	18fb      	adds	r3, r7, r3
    6966:	781b      	ldrb	r3, [r3, #0]
    6968:	0018      	movs	r0, r3
    696a:	4b89      	ldr	r3, [pc, #548]	; (6b90 <tcc_init+0x340>)
    696c:	4798      	blx	r3

	/* FAULTs settings */
	uint32_t faults[TCC_NUM_FAULTS];

	status = _tcc_build_faults(module_index, config, faults);
    696e:	2333      	movs	r3, #51	; 0x33
    6970:	18fc      	adds	r4, r7, r3
    6972:	2320      	movs	r3, #32
    6974:	18fa      	adds	r2, r7, r3
    6976:	6879      	ldr	r1, [r7, #4]
    6978:	233b      	movs	r3, #59	; 0x3b
    697a:	18fb      	adds	r3, r7, r3
    697c:	781b      	ldrb	r3, [r3, #0]
    697e:	0018      	movs	r0, r3
    6980:	4b84      	ldr	r3, [pc, #528]	; (6b94 <tcc_init+0x344>)
    6982:	4798      	blx	r3
    6984:	0003      	movs	r3, r0
    6986:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    6988:	2333      	movs	r3, #51	; 0x33
    698a:	18fb      	adds	r3, r7, r3
    698c:	781b      	ldrb	r3, [r3, #0]
    698e:	2b00      	cmp	r3, #0
    6990:	d003      	beq.n	699a <tcc_init+0x14a>
		return status;
    6992:	2333      	movs	r3, #51	; 0x33
    6994:	18fb      	adds	r3, r7, r3
    6996:	781b      	ldrb	r3, [r3, #0]
    6998:	e138      	b.n	6c0c <tcc_init+0x3bc>
	}

	/* DRVCTRL */
	uint32_t drvctrl = 0;
    699a:	2300      	movs	r3, #0
    699c:	61fb      	str	r3, [r7, #28]

	status = _tcc_build_drvctrl(module_index, config, &drvctrl);
    699e:	2333      	movs	r3, #51	; 0x33
    69a0:	18fc      	adds	r4, r7, r3
    69a2:	231c      	movs	r3, #28
    69a4:	18fa      	adds	r2, r7, r3
    69a6:	6879      	ldr	r1, [r7, #4]
    69a8:	233b      	movs	r3, #59	; 0x3b
    69aa:	18fb      	adds	r3, r7, r3
    69ac:	781b      	ldrb	r3, [r3, #0]
    69ae:	0018      	movs	r0, r3
    69b0:	4b79      	ldr	r3, [pc, #484]	; (6b98 <tcc_init+0x348>)
    69b2:	4798      	blx	r3
    69b4:	0003      	movs	r3, r0
    69b6:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    69b8:	2333      	movs	r3, #51	; 0x33
    69ba:	18fb      	adds	r3, r7, r3
    69bc:	781b      	ldrb	r3, [r3, #0]
    69be:	2b00      	cmp	r3, #0
    69c0:	d003      	beq.n	69ca <tcc_init+0x17a>
		return status;
    69c2:	2333      	movs	r3, #51	; 0x33
    69c4:	18fb      	adds	r3, r7, r3
    69c6:	781b      	ldrb	r3, [r3, #0]
    69c8:	e120      	b.n	6c0c <tcc_init+0x3bc>
	}

	/* WAVE */
	uint32_t waves[1];

	status = _tcc_build_waves(module_index, config, waves);
    69ca:	2333      	movs	r3, #51	; 0x33
    69cc:	18fc      	adds	r4, r7, r3
    69ce:	2318      	movs	r3, #24
    69d0:	18fa      	adds	r2, r7, r3
    69d2:	6879      	ldr	r1, [r7, #4]
    69d4:	233b      	movs	r3, #59	; 0x3b
    69d6:	18fb      	adds	r3, r7, r3
    69d8:	781b      	ldrb	r3, [r3, #0]
    69da:	0018      	movs	r0, r3
    69dc:	4b6f      	ldr	r3, [pc, #444]	; (6b9c <tcc_init+0x34c>)
    69de:	4798      	blx	r3
    69e0:	0003      	movs	r3, r0
    69e2:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    69e4:	2333      	movs	r3, #51	; 0x33
    69e6:	18fb      	adds	r3, r7, r3
    69e8:	781b      	ldrb	r3, [r3, #0]
    69ea:	2b00      	cmp	r3, #0
    69ec:	d003      	beq.n	69f6 <tcc_init+0x1a6>
		return status;
    69ee:	2333      	movs	r3, #51	; 0x33
    69f0:	18fb      	adds	r3, r7, r3
    69f2:	781b      	ldrb	r3, [r3, #0]
    69f4:	e10a      	b.n	6c0c <tcc_init+0x3bc>
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    69f6:	2300      	movs	r3, #0
    69f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    69fa:	e009      	b.n	6a10 <tcc_init+0x1c0>
		module_inst->callback[i] = NULL;
    69fc:	68fa      	ldr	r2, [r7, #12]
    69fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6a00:	009b      	lsls	r3, r3, #2
    6a02:	18d3      	adds	r3, r2, r3
    6a04:	3304      	adds	r3, #4
    6a06:	2200      	movs	r2, #0
    6a08:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    6a0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6a0c:	3301      	adds	r3, #1
    6a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
    6a10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6a12:	2b0b      	cmp	r3, #11
    6a14:	ddf2      	ble.n	69fc <tcc_init+0x1ac>
	}
	module_inst->register_callback_mask = 0;
    6a16:	68fb      	ldr	r3, [r7, #12]
    6a18:	2200      	movs	r2, #0
    6a1a:	635a      	str	r2, [r3, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    6a1c:	68fb      	ldr	r3, [r7, #12]
    6a1e:	2200      	movs	r2, #0
    6a20:	639a      	str	r2, [r3, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    6a22:	233b      	movs	r3, #59	; 0x3b
    6a24:	18fb      	adds	r3, r7, r3
    6a26:	781a      	ldrb	r2, [r3, #0]
    6a28:	4b5d      	ldr	r3, [pc, #372]	; (6ba0 <tcc_init+0x350>)
    6a2a:	0092      	lsls	r2, r2, #2
    6a2c:	68f9      	ldr	r1, [r7, #12]
    6a2e:	50d1      	str	r1, [r2, r3]
#endif

	module_inst->hw = hw;
    6a30:	68fb      	ldr	r3, [r7, #12]
    6a32:	68ba      	ldr	r2, [r7, #8]
    6a34:	601a      	str	r2, [r3, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    6a36:	687b      	ldr	r3, [r7, #4]
    6a38:	22a0      	movs	r2, #160	; 0xa0
    6a3a:	5c99      	ldrb	r1, [r3, r2]
    6a3c:	68fb      	ldr	r3, [r7, #12]
    6a3e:	223c      	movs	r2, #60	; 0x3c
    6a40:	5499      	strb	r1, [r3, r2]

	/* Setup clock for module */
	struct system_gclk_chan_config gclk_chan_config;
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    6a42:	2314      	movs	r3, #20
    6a44:	18fb      	adds	r3, r7, r3
    6a46:	0018      	movs	r0, r3
    6a48:	4b56      	ldr	r3, [pc, #344]	; (6ba4 <tcc_init+0x354>)
    6a4a:	4798      	blx	r3
	gclk_chan_config.source_generator = config->counter.clock_source;
    6a4c:	687b      	ldr	r3, [r7, #4]
    6a4e:	7a9a      	ldrb	r2, [r3, #10]
    6a50:	2314      	movs	r3, #20
    6a52:	18fb      	adds	r3, r7, r3
    6a54:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    6a56:	233b      	movs	r3, #59	; 0x3b
    6a58:	18fb      	adds	r3, r7, r3
    6a5a:	781b      	ldrb	r3, [r3, #0]
    6a5c:	4a52      	ldr	r2, [pc, #328]	; (6ba8 <tcc_init+0x358>)
    6a5e:	5cd3      	ldrb	r3, [r2, r3]
    6a60:	2214      	movs	r2, #20
    6a62:	18ba      	adds	r2, r7, r2
    6a64:	0011      	movs	r1, r2
    6a66:	0018      	movs	r0, r3
    6a68:	4b50      	ldr	r3, [pc, #320]	; (6bac <tcc_init+0x35c>)
    6a6a:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    6a6c:	233b      	movs	r3, #59	; 0x3b
    6a6e:	18fb      	adds	r3, r7, r3
    6a70:	781b      	ldrb	r3, [r3, #0]
    6a72:	4a4d      	ldr	r2, [pc, #308]	; (6ba8 <tcc_init+0x358>)
    6a74:	5cd3      	ldrb	r3, [r2, r3]
    6a76:	0018      	movs	r0, r3
    6a78:	4b4d      	ldr	r3, [pc, #308]	; (6bb0 <tcc_init+0x360>)
    6a7a:	4798      	blx	r3

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    6a7c:	2300      	movs	r3, #0
    6a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
    6a80:	e02d      	b.n	6ade <tcc_init+0x28e>
		if (!config->pins.enable_wave_out_pin[i]) {
    6a82:	687a      	ldr	r2, [r7, #4]
    6a84:	2198      	movs	r1, #152	; 0x98
    6a86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6a88:	18d3      	adds	r3, r2, r3
    6a8a:	185b      	adds	r3, r3, r1
    6a8c:	781b      	ldrb	r3, [r3, #0]
    6a8e:	2201      	movs	r2, #1
    6a90:	4053      	eors	r3, r2
    6a92:	b2db      	uxtb	r3, r3
    6a94:	2b00      	cmp	r3, #0
    6a96:	d11e      	bne.n	6ad6 <tcc_init+0x286>
			continue;
		}

		system_pinmux_get_config_defaults(&pin_config);
    6a98:	2310      	movs	r3, #16
    6a9a:	18fb      	adds	r3, r7, r3
    6a9c:	0018      	movs	r0, r3
    6a9e:	4b45      	ldr	r3, [pc, #276]	; (6bb4 <tcc_init+0x364>)
    6aa0:	4798      	blx	r3
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    6aa2:	687b      	ldr	r3, [r7, #4]
    6aa4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    6aa6:	321e      	adds	r2, #30
    6aa8:	0092      	lsls	r2, r2, #2
    6aaa:	58d3      	ldr	r3, [r2, r3]
    6aac:	b2da      	uxtb	r2, r3
    6aae:	2310      	movs	r3, #16
    6ab0:	18fb      	adds	r3, r7, r3
    6ab2:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    6ab4:	2310      	movs	r3, #16
    6ab6:	18fb      	adds	r3, r7, r3
    6ab8:	2201      	movs	r2, #1
    6aba:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pins.wave_out_pin[i], &pin_config);
    6abc:	687b      	ldr	r3, [r7, #4]
    6abe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    6ac0:	3216      	adds	r2, #22
    6ac2:	0092      	lsls	r2, r2, #2
    6ac4:	58d3      	ldr	r3, [r2, r3]
		system_pinmux_pin_set_config(
    6ac6:	b2db      	uxtb	r3, r3
    6ac8:	2210      	movs	r2, #16
    6aca:	18ba      	adds	r2, r7, r2
    6acc:	0011      	movs	r1, r2
    6ace:	0018      	movs	r0, r3
    6ad0:	4b39      	ldr	r3, [pc, #228]	; (6bb8 <tcc_init+0x368>)
    6ad2:	4798      	blx	r3
    6ad4:	e000      	b.n	6ad8 <tcc_init+0x288>
			continue;
    6ad6:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    6ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6ada:	3301      	adds	r3, #1
    6adc:	63fb      	str	r3, [r7, #60]	; 0x3c
    6ade:	233b      	movs	r3, #59	; 0x3b
    6ae0:	18fb      	adds	r3, r7, r3
    6ae2:	781b      	ldrb	r3, [r3, #0]
    6ae4:	4a28      	ldr	r2, [pc, #160]	; (6b88 <tcc_init+0x338>)
    6ae6:	5cd3      	ldrb	r3, [r2, r3]
    6ae8:	001a      	movs	r2, r3
    6aea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6aec:	429a      	cmp	r2, r3
    6aee:	dcc8      	bgt.n	6a82 <tcc_init+0x232>
	}

	/* Write to registers */

	hw->CTRLA.reg = ctrla;
    6af0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    6af2:	68bb      	ldr	r3, [r7, #8]
    6af4:	601a      	str	r2, [r3, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    6af6:	46c0      	nop			; (mov r8, r8)
    6af8:	68bb      	ldr	r3, [r7, #8]
    6afa:	689b      	ldr	r3, [r3, #8]
    6afc:	2204      	movs	r2, #4
    6afe:	4013      	ands	r3, r2
    6b00:	d1fa      	bne.n	6af8 <tcc_init+0x2a8>
		/* Wait for sync */
	}

	hw->CTRLBCLR.reg = 0xFF;
    6b02:	68bb      	ldr	r3, [r7, #8]
    6b04:	22ff      	movs	r2, #255	; 0xff
    6b06:	711a      	strb	r2, [r3, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    6b08:	46c0      	nop			; (mov r8, r8)
    6b0a:	68bb      	ldr	r3, [r7, #8]
    6b0c:	689b      	ldr	r3, [r3, #8]
    6b0e:	2204      	movs	r2, #4
    6b10:	4013      	ands	r3, r2
    6b12:	d1fa      	bne.n	6b0a <tcc_init+0x2ba>
		/* Wait for sync */
	}
	hw->CTRLBSET.reg = ctrlb;
    6b14:	232b      	movs	r3, #43	; 0x2b
    6b16:	18fb      	adds	r3, r7, r3
    6b18:	781a      	ldrb	r2, [r3, #0]
    6b1a:	68bb      	ldr	r3, [r7, #8]
    6b1c:	715a      	strb	r2, [r3, #5]

	hw->FCTRLA.reg = faults[0];
    6b1e:	2320      	movs	r3, #32
    6b20:	18fb      	adds	r3, r7, r3
    6b22:	681a      	ldr	r2, [r3, #0]
    6b24:	68bb      	ldr	r3, [r7, #8]
    6b26:	60da      	str	r2, [r3, #12]
	hw->FCTRLB.reg = faults[1];
    6b28:	2320      	movs	r3, #32
    6b2a:	18fb      	adds	r3, r7, r3
    6b2c:	685a      	ldr	r2, [r3, #4]
    6b2e:	68bb      	ldr	r3, [r7, #8]
    6b30:	611a      	str	r2, [r3, #16]

	hw->DRVCTRL.reg = drvctrl;
    6b32:	69fa      	ldr	r2, [r7, #28]
    6b34:	68bb      	ldr	r3, [r7, #8]
    6b36:	619a      	str	r2, [r3, #24]

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    6b38:	46c0      	nop			; (mov r8, r8)
    6b3a:	68bb      	ldr	r3, [r7, #8]
    6b3c:	689b      	ldr	r3, [r3, #8]
    6b3e:	4a1f      	ldr	r2, [pc, #124]	; (6bbc <tcc_init+0x36c>)
    6b40:	4013      	ands	r3, r2
    6b42:	d1fa      	bne.n	6b3a <tcc_init+0x2ea>
		/* Wait for sync */
	}
#endif
	hw->WAVE.reg = waves[0];
    6b44:	69ba      	ldr	r2, [r7, #24]
    6b46:	68bb      	ldr	r3, [r7, #8]
    6b48:	63da      	str	r2, [r3, #60]	; 0x3c

	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    6b4a:	46c0      	nop			; (mov r8, r8)
    6b4c:	68bb      	ldr	r3, [r7, #8]
    6b4e:	689b      	ldr	r3, [r3, #8]
    6b50:	2210      	movs	r2, #16
    6b52:	4013      	ands	r3, r2
    6b54:	d1fa      	bne.n	6b4c <tcc_init+0x2fc>
		/* Wait for sync */
	}
	hw->COUNT.reg = config->counter.count;
    6b56:	687b      	ldr	r3, [r7, #4]
    6b58:	681a      	ldr	r2, [r3, #0]
    6b5a:	68bb      	ldr	r3, [r7, #8]
    6b5c:	635a      	str	r2, [r3, #52]	; 0x34

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    6b5e:	46c0      	nop			; (mov r8, r8)
    6b60:	68bb      	ldr	r3, [r7, #8]
    6b62:	689b      	ldr	r3, [r3, #8]
    6b64:	4a16      	ldr	r2, [pc, #88]	; (6bc0 <tcc_init+0x370>)
    6b66:	4013      	ands	r3, r2
    6b68:	d1fa      	bne.n	6b60 <tcc_init+0x310>
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);
    6b6a:	687b      	ldr	r3, [r7, #4]
    6b6c:	685a      	ldr	r2, [r3, #4]
    6b6e:	68bb      	ldr	r3, [r7, #8]
    6b70:	641a      	str	r2, [r3, #64]	; 0x40

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    6b72:	2300      	movs	r3, #0
    6b74:	63fb      	str	r3, [r7, #60]	; 0x3c
    6b76:	e03f      	b.n	6bf8 <tcc_init+0x3a8>
    6b78:	000061b9 	.word	0x000061b9
    6b7c:	00010e20 	.word	0x00010e20
    6b80:	00006135 	.word	0x00006135
    6b84:	00010e2c 	.word	0x00010e2c
    6b88:	00010e3c 	.word	0x00010e3c
    6b8c:	000064c5 	.word	0x000064c5
    6b90:	00006569 	.word	0x00006569
    6b94:	000065c5 	.word	0x000065c5
    6b98:	000066e1 	.word	0x000066e1
    6b9c:	000067b9 	.word	0x000067b9
    6ba0:	20000510 	.word	0x20000510
    6ba4:	0000611d 	.word	0x0000611d
    6ba8:	00010e1c 	.word	0x00010e1c
    6bac:	0000ce29 	.word	0x0000ce29
    6bb0:	0000ce6d 	.word	0x0000ce6d
    6bb4:	00006191 	.word	0x00006191
    6bb8:	0000d115 	.word	0x0000d115
    6bbc:	00020040 	.word	0x00020040
    6bc0:	00040080 	.word	0x00040080
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
		while (hw->SYNCBUSY.reg & (
    6bc4:	46c0      	nop			; (mov r8, r8)
    6bc6:	68bb      	ldr	r3, [r7, #8]
    6bc8:	689b      	ldr	r3, [r3, #8]
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    6bca:	4912      	ldr	r1, [pc, #72]	; (6c14 <tcc_init+0x3c4>)
    6bcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    6bce:	4091      	lsls	r1, r2
    6bd0:	000a      	movs	r2, r1
		while (hw->SYNCBUSY.reg & (
    6bd2:	4013      	ands	r3, r2
    6bd4:	d1f7      	bne.n	6bc6 <tcc_init+0x376>
			/* Wait for sync */
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
    6bd6:	687a      	ldr	r2, [r7, #4]
    6bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6bda:	3306      	adds	r3, #6
    6bdc:	009b      	lsls	r3, r3, #2
    6bde:	18d3      	adds	r3, r2, r3
    6be0:	3304      	adds	r3, #4
    6be2:	681a      	ldr	r2, [r3, #0]
    6be4:	68b9      	ldr	r1, [r7, #8]
    6be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6be8:	3310      	adds	r3, #16
    6bea:	009b      	lsls	r3, r3, #2
    6bec:	18cb      	adds	r3, r1, r3
    6bee:	3304      	adds	r3, #4
    6bf0:	601a      	str	r2, [r3, #0]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    6bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6bf4:	3301      	adds	r3, #1
    6bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
    6bf8:	233b      	movs	r3, #59	; 0x3b
    6bfa:	18fb      	adds	r3, r7, r3
    6bfc:	781b      	ldrb	r3, [r3, #0]
    6bfe:	4a06      	ldr	r2, [pc, #24]	; (6c18 <tcc_init+0x3c8>)
    6c00:	5cd3      	ldrb	r3, [r2, r3]
    6c02:	001a      	movs	r2, r3
    6c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6c06:	429a      	cmp	r2, r3
    6c08:	dcdc      	bgt.n	6bc4 <tcc_init+0x374>
	}

	return STATUS_OK;
    6c0a:	2300      	movs	r3, #0
}
    6c0c:	0018      	movs	r0, r3
    6c0e:	46bd      	mov	sp, r7
    6c10:	b011      	add	sp, #68	; 0x44
    6c12:	bd90      	pop	{r4, r7, pc}
    6c14:	00080100 	.word	0x00080100
    6c18:	00010e38 	.word	0x00010e38

00006c1c <system_interrupt_enable>:
{
    6c1c:	b580      	push	{r7, lr}
    6c1e:	b082      	sub	sp, #8
    6c20:	af00      	add	r7, sp, #0
    6c22:	0002      	movs	r2, r0
    6c24:	1dfb      	adds	r3, r7, #7
    6c26:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    6c28:	4b06      	ldr	r3, [pc, #24]	; (6c44 <system_interrupt_enable+0x28>)
    6c2a:	1dfa      	adds	r2, r7, #7
    6c2c:	7812      	ldrb	r2, [r2, #0]
    6c2e:	0011      	movs	r1, r2
    6c30:	221f      	movs	r2, #31
    6c32:	400a      	ands	r2, r1
    6c34:	2101      	movs	r1, #1
    6c36:	4091      	lsls	r1, r2
    6c38:	000a      	movs	r2, r1
    6c3a:	601a      	str	r2, [r3, #0]
}
    6c3c:	46c0      	nop			; (mov r8, r8)
    6c3e:	46bd      	mov	sp, r7
    6c40:	b002      	add	sp, #8
    6c42:	bd80      	pop	{r7, pc}
    6c44:	e000e100 	.word	0xe000e100

00006c48 <_tcc_interrupt_get_interrupt_vector>:
 *
 * \return Interrupt vector for of the given TCC module instance.
 */
static enum system_interrupt_vector _tcc_interrupt_get_interrupt_vector(
		uint32_t inst_num)
{
    6c48:	b580      	push	{r7, lr}
    6c4a:	b082      	sub	sp, #8
    6c4c:	af00      	add	r7, sp, #0
    6c4e:	6078      	str	r0, [r7, #4]
	static uint8_t tcc_interrupt_vectors[TCC_INST_NUM] = {
		MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_VECT_NUM, 0)
	};

	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    6c50:	4a04      	ldr	r2, [pc, #16]	; (6c64 <_tcc_interrupt_get_interrupt_vector+0x1c>)
    6c52:	687b      	ldr	r3, [r7, #4]
    6c54:	18d3      	adds	r3, r2, r3
    6c56:	781b      	ldrb	r3, [r3, #0]
    6c58:	b25b      	sxtb	r3, r3
}
    6c5a:	0018      	movs	r0, r3
    6c5c:	46bd      	mov	sp, r7
    6c5e:	b002      	add	sp, #8
    6c60:	bd80      	pop	{r7, pc}
    6c62:	46c0      	nop			; (mov r8, r8)
    6c64:	20000004 	.word	0x20000004

00006c68 <tcc_register_callback>:
 */
enum status_code tcc_register_callback(
		struct tcc_module *const module,
		tcc_callback_t callback_func,
		const enum tcc_callback callback_type)
{
    6c68:	b580      	push	{r7, lr}
    6c6a:	b084      	sub	sp, #16
    6c6c:	af00      	add	r7, sp, #0
    6c6e:	60f8      	str	r0, [r7, #12]
    6c70:	60b9      	str	r1, [r7, #8]
    6c72:	1dfb      	adds	r3, r7, #7
    6c74:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    6c76:	1dfb      	adds	r3, r7, #7
    6c78:	781b      	ldrb	r3, [r3, #0]
    6c7a:	68fa      	ldr	r2, [r7, #12]
    6c7c:	009b      	lsls	r3, r3, #2
    6c7e:	18d3      	adds	r3, r2, r3
    6c80:	3304      	adds	r3, #4
    6c82:	68ba      	ldr	r2, [r7, #8]
    6c84:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    6c86:	68fb      	ldr	r3, [r7, #12]
    6c88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    6c8a:	1dfb      	adds	r3, r7, #7
    6c8c:	7819      	ldrb	r1, [r3, #0]
    6c8e:	4b05      	ldr	r3, [pc, #20]	; (6ca4 <tcc_register_callback+0x3c>)
    6c90:	0089      	lsls	r1, r1, #2
    6c92:	58cb      	ldr	r3, [r1, r3]
    6c94:	431a      	orrs	r2, r3
    6c96:	68fb      	ldr	r3, [r7, #12]
    6c98:	635a      	str	r2, [r3, #52]	; 0x34

	return STATUS_OK;
    6c9a:	2300      	movs	r3, #0
}
    6c9c:	0018      	movs	r0, r3
    6c9e:	46bd      	mov	sp, r7
    6ca0:	b004      	add	sp, #16
    6ca2:	bd80      	pop	{r7, pc}
    6ca4:	00010e40 	.word	0x00010e40

00006ca8 <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    6ca8:	b580      	push	{r7, lr}
    6caa:	b082      	sub	sp, #8
    6cac:	af00      	add	r7, sp, #0
    6cae:	6078      	str	r0, [r7, #4]
    6cb0:	000a      	movs	r2, r1
    6cb2:	1cfb      	adds	r3, r7, #3
    6cb4:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    6cb6:	687b      	ldr	r3, [r7, #4]
    6cb8:	681b      	ldr	r3, [r3, #0]
    6cba:	0018      	movs	r0, r3
    6cbc:	4b0f      	ldr	r3, [pc, #60]	; (6cfc <tcc_enable_callback+0x54>)
    6cbe:	4798      	blx	r3
    6cc0:	0003      	movs	r3, r0
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
    6cc2:	0018      	movs	r0, r3
    6cc4:	4b0e      	ldr	r3, [pc, #56]	; (6d00 <tcc_enable_callback+0x58>)
    6cc6:	4798      	blx	r3
    6cc8:	0003      	movs	r3, r0
    6cca:	0018      	movs	r0, r3
    6ccc:	4b0d      	ldr	r3, [pc, #52]	; (6d04 <tcc_enable_callback+0x5c>)
    6cce:	4798      	blx	r3

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    6cd0:	687b      	ldr	r3, [r7, #4]
    6cd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6cd4:	1cfb      	adds	r3, r7, #3
    6cd6:	7819      	ldrb	r1, [r3, #0]
    6cd8:	4b0b      	ldr	r3, [pc, #44]	; (6d08 <tcc_enable_callback+0x60>)
    6cda:	0089      	lsls	r1, r1, #2
    6cdc:	58cb      	ldr	r3, [r1, r3]
    6cde:	431a      	orrs	r2, r3
    6ce0:	687b      	ldr	r3, [r7, #4]
    6ce2:	639a      	str	r2, [r3, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    6ce4:	687b      	ldr	r3, [r7, #4]
    6ce6:	681b      	ldr	r3, [r3, #0]
    6ce8:	1cfa      	adds	r2, r7, #3
    6cea:	7811      	ldrb	r1, [r2, #0]
    6cec:	4a06      	ldr	r2, [pc, #24]	; (6d08 <tcc_enable_callback+0x60>)
    6cee:	0089      	lsls	r1, r1, #2
    6cf0:	588a      	ldr	r2, [r1, r2]
    6cf2:	629a      	str	r2, [r3, #40]	; 0x28
}
    6cf4:	46c0      	nop			; (mov r8, r8)
    6cf6:	46bd      	mov	sp, r7
    6cf8:	b002      	add	sp, #8
    6cfa:	bd80      	pop	{r7, pc}
    6cfc:	000061b9 	.word	0x000061b9
    6d00:	00006c49 	.word	0x00006c49
    6d04:	00006c1d 	.word	0x00006c1d
    6d08:	00010e40 	.word	0x00010e40

00006d0c <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    6d0c:	b580      	push	{r7, lr}
    6d0e:	af00      	add	r7, sp, #0
    6d10:	2000      	movs	r0, #0
    6d12:	4b02      	ldr	r3, [pc, #8]	; (6d1c <TCC0_Handler+0x10>)
    6d14:	4798      	blx	r3
    6d16:	46c0      	nop			; (mov r8, r8)
    6d18:	46bd      	mov	sp, r7
    6d1a:	bd80      	pop	{r7, pc}
    6d1c:	00006d49 	.word	0x00006d49

00006d20 <TCC1_Handler>:
    6d20:	b580      	push	{r7, lr}
    6d22:	af00      	add	r7, sp, #0
    6d24:	2001      	movs	r0, #1
    6d26:	4b02      	ldr	r3, [pc, #8]	; (6d30 <TCC1_Handler+0x10>)
    6d28:	4798      	blx	r3
    6d2a:	46c0      	nop			; (mov r8, r8)
    6d2c:	46bd      	mov	sp, r7
    6d2e:	bd80      	pop	{r7, pc}
    6d30:	00006d49 	.word	0x00006d49

00006d34 <TCC2_Handler>:
    6d34:	b580      	push	{r7, lr}
    6d36:	af00      	add	r7, sp, #0
    6d38:	2002      	movs	r0, #2
    6d3a:	4b02      	ldr	r3, [pc, #8]	; (6d44 <TCC2_Handler+0x10>)
    6d3c:	4798      	blx	r3
    6d3e:	46c0      	nop			; (mov r8, r8)
    6d40:	46bd      	mov	sp, r7
    6d42:	bd80      	pop	{r7, pc}
    6d44:	00006d49 	.word	0x00006d49

00006d48 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    6d48:	b580      	push	{r7, lr}
    6d4a:	b086      	sub	sp, #24
    6d4c:	af00      	add	r7, sp, #0
    6d4e:	0002      	movs	r2, r0
    6d50:	1dfb      	adds	r3, r7, #7
    6d52:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    6d54:	1dfb      	adds	r3, r7, #7
    6d56:	781a      	ldrb	r2, [r3, #0]
	struct tcc_module *module =
    6d58:	4b18      	ldr	r3, [pc, #96]	; (6dbc <_tcc_interrupt_handler+0x74>)
    6d5a:	0092      	lsls	r2, r2, #2
    6d5c:	58d3      	ldr	r3, [r2, r3]
    6d5e:	613b      	str	r3, [r7, #16]

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    6d60:	693b      	ldr	r3, [r7, #16]
    6d62:	681b      	ldr	r3, [r3, #0]
    6d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    6d66:	693b      	ldr	r3, [r7, #16]
    6d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    6d6a:	401a      	ands	r2, r3
			module->enable_callback_mask);
    6d6c:	693b      	ldr	r3, [r7, #16]
    6d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    6d70:	4013      	ands	r3, r2
    6d72:	60fb      	str	r3, [r7, #12]

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    6d74:	2300      	movs	r3, #0
    6d76:	617b      	str	r3, [r7, #20]
    6d78:	e019      	b.n	6dae <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    6d7a:	4b11      	ldr	r3, [pc, #68]	; (6dc0 <_tcc_interrupt_handler+0x78>)
    6d7c:	697a      	ldr	r2, [r7, #20]
    6d7e:	0092      	lsls	r2, r2, #2
    6d80:	58d3      	ldr	r3, [r2, r3]
    6d82:	68fa      	ldr	r2, [r7, #12]
    6d84:	4013      	ands	r3, r2
    6d86:	d00f      	beq.n	6da8 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    6d88:	693a      	ldr	r2, [r7, #16]
    6d8a:	697b      	ldr	r3, [r7, #20]
    6d8c:	009b      	lsls	r3, r3, #2
    6d8e:	18d3      	adds	r3, r2, r3
    6d90:	3304      	adds	r3, #4
    6d92:	681b      	ldr	r3, [r3, #0]
    6d94:	693a      	ldr	r2, [r7, #16]
    6d96:	0010      	movs	r0, r2
    6d98:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    6d9a:	693b      	ldr	r3, [r7, #16]
    6d9c:	681b      	ldr	r3, [r3, #0]
    6d9e:	4a08      	ldr	r2, [pc, #32]	; (6dc0 <_tcc_interrupt_handler+0x78>)
    6da0:	6979      	ldr	r1, [r7, #20]
    6da2:	0089      	lsls	r1, r1, #2
    6da4:	588a      	ldr	r2, [r1, r2]
    6da6:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    6da8:	697b      	ldr	r3, [r7, #20]
    6daa:	3301      	adds	r3, #1
    6dac:	617b      	str	r3, [r7, #20]
    6dae:	697b      	ldr	r3, [r7, #20]
    6db0:	2b0b      	cmp	r3, #11
    6db2:	dde2      	ble.n	6d7a <_tcc_interrupt_handler+0x32>
		}
	}
}
    6db4:	46c0      	nop			; (mov r8, r8)
    6db6:	46bd      	mov	sp, r7
    6db8:	b006      	add	sp, #24
    6dba:	bd80      	pop	{r7, pc}
    6dbc:	20000510 	.word	0x20000510
    6dc0:	00010e40 	.word	0x00010e40

00006dc4 <http_client_get_config_defaults>:
 * So it needed reference to HTTP client module instance.
 */
static struct http_client_module *module_ref_inst[TCP_SOCK_MAX] = {NULL,};

void http_client_get_config_defaults(struct http_client_config *const config)
{
    6dc4:	b580      	push	{r7, lr}
    6dc6:	b082      	sub	sp, #8
    6dc8:	af00      	add	r7, sp, #0
    6dca:	6078      	str	r0, [r7, #4]
	config->port = 80;
    6dcc:	687b      	ldr	r3, [r7, #4]
    6dce:	2250      	movs	r2, #80	; 0x50
    6dd0:	801a      	strh	r2, [r3, #0]
	config->tls = 0;
    6dd2:	687b      	ldr	r3, [r7, #4]
    6dd4:	2200      	movs	r2, #0
    6dd6:	709a      	strb	r2, [r3, #2]
	config->timeout = 20000;
    6dd8:	687b      	ldr	r3, [r7, #4]
    6dda:	4a0b      	ldr	r2, [pc, #44]	; (6e08 <http_client_get_config_defaults+0x44>)
    6ddc:	811a      	strh	r2, [r3, #8]
	config->timer_inst = NULL;
    6dde:	687b      	ldr	r3, [r7, #4]
    6de0:	2200      	movs	r2, #0
    6de2:	605a      	str	r2, [r3, #4]
	config->recv_buffer = NULL;
    6de4:	687b      	ldr	r3, [r7, #4]
    6de6:	2200      	movs	r2, #0
    6de8:	60da      	str	r2, [r3, #12]
	config->recv_buffer_size = 256;
    6dea:	687b      	ldr	r3, [r7, #4]
    6dec:	2280      	movs	r2, #128	; 0x80
    6dee:	0052      	lsls	r2, r2, #1
    6df0:	611a      	str	r2, [r3, #16]
	config->send_buffer_size = MIN_SEND_BUFFER_SIZE;
    6df2:	687b      	ldr	r3, [r7, #4]
    6df4:	2252      	movs	r2, #82	; 0x52
    6df6:	615a      	str	r2, [r3, #20]
	config->user_agent = DEFAULT_USER_AGENT;
    6df8:	687b      	ldr	r3, [r7, #4]
    6dfa:	4a04      	ldr	r2, [pc, #16]	; (6e0c <http_client_get_config_defaults+0x48>)
    6dfc:	619a      	str	r2, [r3, #24]
}
    6dfe:	46c0      	nop			; (mov r8, r8)
    6e00:	46bd      	mov	sp, r7
    6e02:	b002      	add	sp, #8
    6e04:	bd80      	pop	{r7, pc}
    6e06:	46c0      	nop			; (mov r8, r8)
    6e08:	00004e20 	.word	0x00004e20
    6e0c:	00010e70 	.word	0x00010e70

00006e10 <http_client_init>:

int http_client_init(struct http_client_module *const module, struct http_client_config *config)
{
    6e10:	b590      	push	{r4, r7, lr}
    6e12:	b083      	sub	sp, #12
    6e14:	af00      	add	r7, sp, #0
    6e16:	6078      	str	r0, [r7, #4]
    6e18:	6039      	str	r1, [r7, #0]
	/* Checks the parameters. */
	if (module == NULL || config == NULL) {
    6e1a:	687b      	ldr	r3, [r7, #4]
    6e1c:	2b00      	cmp	r3, #0
    6e1e:	d002      	beq.n	6e26 <http_client_init+0x16>
    6e20:	683b      	ldr	r3, [r7, #0]
    6e22:	2b00      	cmp	r3, #0
    6e24:	d102      	bne.n	6e2c <http_client_init+0x1c>
		return -EINVAL;
    6e26:	2316      	movs	r3, #22
    6e28:	425b      	negs	r3, r3
    6e2a:	e058      	b.n	6ede <http_client_init+0xce>
	}

	if (config->recv_buffer_size == 0) {
    6e2c:	683b      	ldr	r3, [r7, #0]
    6e2e:	691b      	ldr	r3, [r3, #16]
    6e30:	2b00      	cmp	r3, #0
    6e32:	d102      	bne.n	6e3a <http_client_init+0x2a>
		return -EINVAL;
    6e34:	2316      	movs	r3, #22
    6e36:	425b      	negs	r3, r3
    6e38:	e051      	b.n	6ede <http_client_init+0xce>
	}

	if (config->timer_inst == NULL) {
    6e3a:	683b      	ldr	r3, [r7, #0]
    6e3c:	685b      	ldr	r3, [r3, #4]
    6e3e:	2b00      	cmp	r3, #0
    6e40:	d102      	bne.n	6e48 <http_client_init+0x38>
		return -EINVAL;
    6e42:	2316      	movs	r3, #22
    6e44:	425b      	negs	r3, r3
    6e46:	e04a      	b.n	6ede <http_client_init+0xce>
	}

	if (config->send_buffer_size < MIN_SEND_BUFFER_SIZE) {
    6e48:	683b      	ldr	r3, [r7, #0]
    6e4a:	695b      	ldr	r3, [r3, #20]
    6e4c:	2b51      	cmp	r3, #81	; 0x51
    6e4e:	d802      	bhi.n	6e56 <http_client_init+0x46>
		return -EINVAL;
    6e50:	2316      	movs	r3, #22
    6e52:	425b      	negs	r3, r3
    6e54:	e043      	b.n	6ede <http_client_init+0xce>
	}

	memset(module, 0, sizeof(struct http_client_module));
    6e56:	687b      	ldr	r3, [r7, #4]
    6e58:	22e8      	movs	r2, #232	; 0xe8
    6e5a:	2100      	movs	r1, #0
    6e5c:	0018      	movs	r0, r3
    6e5e:	4b22      	ldr	r3, [pc, #136]	; (6ee8 <http_client_init+0xd8>)
    6e60:	4798      	blx	r3
	memcpy(&module->config, config, sizeof(struct http_client_config));
    6e62:	687b      	ldr	r3, [r7, #4]
    6e64:	3350      	adds	r3, #80	; 0x50
    6e66:	6839      	ldr	r1, [r7, #0]
    6e68:	221c      	movs	r2, #28
    6e6a:	0018      	movs	r0, r3
    6e6c:	4b1f      	ldr	r3, [pc, #124]	; (6eec <http_client_init+0xdc>)
    6e6e:	4798      	blx	r3

	/* Allocate the buffer in the heap. */
	if (module->config.recv_buffer == NULL) {
    6e70:	687b      	ldr	r3, [r7, #4]
    6e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    6e74:	2b00      	cmp	r3, #0
    6e76:	d115      	bne.n	6ea4 <http_client_init+0x94>
		module->config.recv_buffer = malloc(config->recv_buffer_size);
    6e78:	683b      	ldr	r3, [r7, #0]
    6e7a:	691b      	ldr	r3, [r3, #16]
    6e7c:	0018      	movs	r0, r3
    6e7e:	4b1c      	ldr	r3, [pc, #112]	; (6ef0 <http_client_init+0xe0>)
    6e80:	4798      	blx	r3
    6e82:	0003      	movs	r3, r0
    6e84:	001a      	movs	r2, r3
    6e86:	687b      	ldr	r3, [r7, #4]
    6e88:	65da      	str	r2, [r3, #92]	; 0x5c
		if (module->config.recv_buffer == NULL) {
    6e8a:	687b      	ldr	r3, [r7, #4]
    6e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    6e8e:	2b00      	cmp	r3, #0
    6e90:	d102      	bne.n	6e98 <http_client_init+0x88>
			return -ENOMEM;
    6e92:	230c      	movs	r3, #12
    6e94:	425b      	negs	r3, r3
    6e96:	e022      	b.n	6ede <http_client_init+0xce>
		}
		module->alloc_buffer = 1;
    6e98:	687b      	ldr	r3, [r7, #4]
    6e9a:	2241      	movs	r2, #65	; 0x41
    6e9c:	5c99      	ldrb	r1, [r3, r2]
    6e9e:	2004      	movs	r0, #4
    6ea0:	4301      	orrs	r1, r0
    6ea2:	5499      	strb	r1, [r3, r2]
	}

	if (config->timeout > 0) {
    6ea4:	683b      	ldr	r3, [r7, #0]
    6ea6:	891b      	ldrh	r3, [r3, #8]
    6ea8:	2b00      	cmp	r3, #0
    6eaa:	d010      	beq.n	6ece <http_client_init+0xbe>
		/* Enable the timer. */
		module->timer_id = sw_timer_register_callback(config->timer_inst, http_client_timer_callback, (void *)module, 0);
    6eac:	683b      	ldr	r3, [r7, #0]
    6eae:	6858      	ldr	r0, [r3, #4]
    6eb0:	687a      	ldr	r2, [r7, #4]
    6eb2:	4910      	ldr	r1, [pc, #64]	; (6ef4 <http_client_init+0xe4>)
    6eb4:	2300      	movs	r3, #0
    6eb6:	4c10      	ldr	r4, [pc, #64]	; (6ef8 <http_client_init+0xe8>)
    6eb8:	47a0      	blx	r4
    6eba:	0002      	movs	r2, r0
    6ebc:	687b      	ldr	r3, [r7, #4]
    6ebe:	649a      	str	r2, [r3, #72]	; 0x48

		if (module->timer_id < 0) {
    6ec0:	687b      	ldr	r3, [r7, #4]
    6ec2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6ec4:	2b00      	cmp	r3, #0
    6ec6:	da02      	bge.n	6ece <http_client_init+0xbe>
			return -ENOSPC;
    6ec8:	231c      	movs	r3, #28
    6eca:	425b      	negs	r3, r3
    6ecc:	e007      	b.n	6ede <http_client_init+0xce>
		}
	}

	module->req.state = STATE_INIT;
    6ece:	687b      	ldr	r3, [r7, #4]
    6ed0:	2200      	movs	r2, #0
    6ed2:	66da      	str	r2, [r3, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    6ed4:	687b      	ldr	r3, [r7, #4]
    6ed6:	22d8      	movs	r2, #216	; 0xd8
    6ed8:	2100      	movs	r1, #0
    6eda:	5099      	str	r1, [r3, r2]

	return 0;
    6edc:	2300      	movs	r3, #0
}
    6ede:	0018      	movs	r0, r3
    6ee0:	46bd      	mov	sp, r7
    6ee2:	b003      	add	sp, #12
    6ee4:	bd90      	pop	{r4, r7, pc}
    6ee6:	46c0      	nop			; (mov r8, r8)
    6ee8:	0000e66f 	.word	0x0000e66f
    6eec:	0000e639 	.word	0x0000e639
    6ef0:	0000e611 	.word	0x0000e611
    6ef4:	000071c1 	.word	0x000071c1
    6ef8:	00008851 	.word	0x00008851

00006efc <http_client_register_callback>:

	return 0;
}

int http_client_register_callback(struct http_client_module *const module, http_client_callback_t callback)
{
    6efc:	b580      	push	{r7, lr}
    6efe:	b082      	sub	sp, #8
    6f00:	af00      	add	r7, sp, #0
    6f02:	6078      	str	r0, [r7, #4]
    6f04:	6039      	str	r1, [r7, #0]
	/* Checks the parameters. */
	if (module == NULL) {
    6f06:	687b      	ldr	r3, [r7, #4]
    6f08:	2b00      	cmp	r3, #0
    6f0a:	d102      	bne.n	6f12 <http_client_register_callback+0x16>
		return -EINVAL;
    6f0c:	2316      	movs	r3, #22
    6f0e:	425b      	negs	r3, r3
    6f10:	e003      	b.n	6f1a <http_client_register_callback+0x1e>
	}

	module->cb = callback;
    6f12:	687b      	ldr	r3, [r7, #4]
    6f14:	683a      	ldr	r2, [r7, #0]
    6f16:	64da      	str	r2, [r3, #76]	; 0x4c

	return 0;
    6f18:	2300      	movs	r3, #0
}
    6f1a:	0018      	movs	r0, r3
    6f1c:	46bd      	mov	sp, r7
    6f1e:	b002      	add	sp, #8
    6f20:	bd80      	pop	{r7, pc}
	...

00006f24 <_hwerr_to_stderr>:

/**
 * \brief change HW error type to standard error.
 */
static inline int _hwerr_to_stderr(int err)
{
    6f24:	b580      	push	{r7, lr}
    6f26:	b082      	sub	sp, #8
    6f28:	af00      	add	r7, sp, #0
    6f2a:	6078      	str	r0, [r7, #4]
	switch (err) {
    6f2c:	687b      	ldr	r3, [r7, #4]
    6f2e:	330e      	adds	r3, #14
    6f30:	2b0e      	cmp	r3, #14
    6f32:	d825      	bhi.n	6f80 <_hwerr_to_stderr+0x5c>
    6f34:	009a      	lsls	r2, r3, #2
    6f36:	4b18      	ldr	r3, [pc, #96]	; (6f98 <_hwerr_to_stderr+0x74>)
    6f38:	18d3      	adds	r3, r2, r3
    6f3a:	681b      	ldr	r3, [r3, #0]
    6f3c:	469f      	mov	pc, r3
		case 0:
			return -EIO;
    6f3e:	2305      	movs	r3, #5
    6f40:	425b      	negs	r3, r3
    6f42:	e024      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_INVALID_ADDRESS:
			return -ENOENT;
    6f44:	2302      	movs	r3, #2
    6f46:	425b      	negs	r3, r3
    6f48:	e021      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_ADDR_ALREADY_IN_USE:
			return -EADDRINUSE;
    6f4a:	2370      	movs	r3, #112	; 0x70
    6f4c:	425b      	negs	r3, r3
    6f4e:	e01e      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_MAX_TCP_SOCK:
		case SOCK_ERR_MAX_UDP_SOCK:
			return -ENOMEM;
    6f50:	230c      	movs	r3, #12
    6f52:	425b      	negs	r3, r3
    6f54:	e01b      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_INVALID_ARG:
			return -EINVAL;
    6f56:	2316      	movs	r3, #22
    6f58:	425b      	negs	r3, r3
    6f5a:	e018      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_MAX_LISTEN_SOCK:
			return -ENOMEM;
    6f5c:	230c      	movs	r3, #12
    6f5e:	425b      	negs	r3, r3
    6f60:	e015      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_INVALID:
			return -EIO;
    6f62:	2305      	movs	r3, #5
    6f64:	425b      	negs	r3, r3
    6f66:	e012      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_ADDR_IS_REQUIRED:
			return -EDESTADDRREQ;
    6f68:	2379      	movs	r3, #121	; 0x79
    6f6a:	425b      	negs	r3, r3
    6f6c:	e00f      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_CONN_ABORTED:
			return -ECONNRESET;
    6f6e:	2368      	movs	r3, #104	; 0x68
    6f70:	425b      	negs	r3, r3
    6f72:	e00c      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_TIMEOUT:
			return -EAGAIN;
    6f74:	230b      	movs	r3, #11
    6f76:	425b      	negs	r3, r3
    6f78:	e009      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_BUFFER_FULL:
			return -EBUSY; /* HW error occurred. Retry it*/
    6f7a:	2310      	movs	r3, #16
    6f7c:	425b      	negs	r3, r3
    6f7e:	e006      	b.n	6f8e <_hwerr_to_stderr+0x6a>
		default:
			if (err < 0) {
    6f80:	687b      	ldr	r3, [r7, #4]
    6f82:	2b00      	cmp	r3, #0
    6f84:	da02      	bge.n	6f8c <_hwerr_to_stderr+0x68>
				return -EIO;
    6f86:	2305      	movs	r3, #5
    6f88:	425b      	negs	r3, r3
    6f8a:	e000      	b.n	6f8e <_hwerr_to_stderr+0x6a>
			}
			return 0;
    6f8c:	2300      	movs	r3, #0
	}
}
    6f8e:	0018      	movs	r0, r3
    6f90:	46bd      	mov	sp, r7
    6f92:	b002      	add	sp, #8
    6f94:	bd80      	pop	{r7, pc}
    6f96:	46c0      	nop			; (mov r8, r8)
    6f98:	00010fac 	.word	0x00010fac

00006f9c <http_client_socket_event_handler>:

void http_client_socket_event_handler(SOCKET sock, uint8_t msg_type, void *msg_data)
{
    6f9c:	b580      	push	{r7, lr}
    6f9e:	b08a      	sub	sp, #40	; 0x28
    6fa0:	af00      	add	r7, sp, #0
    6fa2:	603a      	str	r2, [r7, #0]
    6fa4:	1dfb      	adds	r3, r7, #7
    6fa6:	1c02      	adds	r2, r0, #0
    6fa8:	701a      	strb	r2, [r3, #0]
    6faa:	1dbb      	adds	r3, r7, #6
    6fac:	1c0a      	adds	r2, r1, #0
    6fae:	701a      	strb	r2, [r3, #0]
	tstrSocketRecvMsg *msg_recv;
	int16_t send_ret;
	union http_client_data data;

	/* Find instance using the socket descriptor. */
	struct http_client_module *module = module_ref_inst[sock];
    6fb0:	1dfb      	adds	r3, r7, #7
    6fb2:	2200      	movs	r2, #0
    6fb4:	569a      	ldrsb	r2, [r3, r2]
    6fb6:	4b4b      	ldr	r3, [pc, #300]	; (70e4 <http_client_socket_event_handler+0x148>)
    6fb8:	0092      	lsls	r2, r2, #2
    6fba:	58d3      	ldr	r3, [r2, r3]
    6fbc:	627b      	str	r3, [r7, #36]	; 0x24
	/* If cannot found reference, This socket is not HTTP client socket. */
	if (module == NULL) {
    6fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6fc0:	2b00      	cmp	r3, #0
    6fc2:	d100      	bne.n	6fc6 <http_client_socket_event_handler+0x2a>
    6fc4:	e08a      	b.n	70dc <http_client_socket_event_handler+0x140>
		return;
	}

	switch (msg_type) {
    6fc6:	1dbb      	adds	r3, r7, #6
    6fc8:	781b      	ldrb	r3, [r3, #0]
    6fca:	2b06      	cmp	r3, #6
    6fcc:	d040      	beq.n	7050 <http_client_socket_event_handler+0xb4>
    6fce:	2b07      	cmp	r3, #7
    6fd0:	d060      	beq.n	7094 <http_client_socket_event_handler+0xf8>
    6fd2:	2b05      	cmp	r3, #5
    6fd4:	d000      	beq.n	6fd8 <http_client_socket_event_handler+0x3c>
		}
		/* Disable sending flag. */
		module->sending = 0;
    	break;
	default:
		break;
    6fd6:	e082      	b.n	70de <http_client_socket_event_handler+0x142>
    	msg_connect = (tstrSocketConnectMsg*)msg_data;
    6fd8:	683b      	ldr	r3, [r7, #0]
    6fda:	623b      	str	r3, [r7, #32]
    	data.sock_connected.result = msg_connect->s8Error;
    6fdc:	6a3b      	ldr	r3, [r7, #32]
    6fde:	785b      	ldrb	r3, [r3, #1]
    6fe0:	b25b      	sxtb	r3, r3
    6fe2:	001a      	movs	r2, r3
    6fe4:	230c      	movs	r3, #12
    6fe6:	18fb      	adds	r3, r7, r3
    6fe8:	601a      	str	r2, [r3, #0]
    	if (msg_connect->s8Error < 0) {
    6fea:	6a3b      	ldr	r3, [r7, #32]
    6fec:	785b      	ldrb	r3, [r3, #1]
    6fee:	b25b      	sxtb	r3, r3
    6ff0:	2b00      	cmp	r3, #0
    6ff2:	da0c      	bge.n	700e <http_client_socket_event_handler+0x72>
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_connect->s8Error));
    6ff4:	6a3b      	ldr	r3, [r7, #32]
    6ff6:	785b      	ldrb	r3, [r3, #1]
    6ff8:	b25b      	sxtb	r3, r3
    6ffa:	0018      	movs	r0, r3
    6ffc:	4b3a      	ldr	r3, [pc, #232]	; (70e8 <http_client_socket_event_handler+0x14c>)
    6ffe:	4798      	blx	r3
    7000:	0002      	movs	r2, r0
    7002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7004:	0011      	movs	r1, r2
    7006:	0018      	movs	r0, r3
    7008:	4b38      	ldr	r3, [pc, #224]	; (70ec <http_client_socket_event_handler+0x150>)
    700a:	4798      	blx	r3
    	break;
    700c:	e067      	b.n	70de <http_client_socket_event_handler+0x142>
			if (module->cb != NULL) {
    700e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7012:	2b00      	cmp	r3, #0
    7014:	d006      	beq.n	7024 <http_client_socket_event_handler+0x88>
				module->cb(module, HTTP_CLIENT_CALLBACK_SOCK_CONNECTED, &data);
    7016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    701a:	220c      	movs	r2, #12
    701c:	18ba      	adds	r2, r7, r2
    701e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    7020:	2100      	movs	r1, #0
    7022:	4798      	blx	r3
			module->req.state = STATE_REQ_SEND_HEADER;
    7024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7026:	2203      	movs	r2, #3
    7028:	66da      	str	r2, [r3, #108]	; 0x6c
			sw_timer_enable_callback(module->config.timer_inst, module->timer_id, module->config.timeout);
    702a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    702c:	6d58      	ldr	r0, [r3, #84]	; 0x54
    702e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7030:	6c99      	ldr	r1, [r3, #72]	; 0x48
    7032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7034:	2258      	movs	r2, #88	; 0x58
    7036:	5a9b      	ldrh	r3, [r3, r2]
    7038:	001a      	movs	r2, r3
    703a:	4b2d      	ldr	r3, [pc, #180]	; (70f0 <http_client_socket_event_handler+0x154>)
    703c:	4798      	blx	r3
    		_http_client_recv_packet(module);
    703e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7040:	0018      	movs	r0, r3
    7042:	4b2c      	ldr	r3, [pc, #176]	; (70f4 <http_client_socket_event_handler+0x158>)
    7044:	4798      	blx	r3
			_http_client_request(module);
    7046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7048:	0018      	movs	r0, r3
    704a:	4b2b      	ldr	r3, [pc, #172]	; (70f8 <http_client_socket_event_handler+0x15c>)
    704c:	4798      	blx	r3
    	break;
    704e:	e046      	b.n	70de <http_client_socket_event_handler+0x142>
    	msg_recv = (tstrSocketRecvMsg*)msg_data;
    7050:	683b      	ldr	r3, [r7, #0]
    7052:	61fb      	str	r3, [r7, #28]
    	if (msg_recv->s16BufferSize > 0) {
    7054:	69fb      	ldr	r3, [r7, #28]
    7056:	2204      	movs	r2, #4
    7058:	5e9b      	ldrsh	r3, [r3, r2]
    705a:	2b00      	cmp	r3, #0
    705c:	dd09      	ble.n	7072 <http_client_socket_event_handler+0xd6>
    		_http_client_recved_packet(module, msg_recv->s16BufferSize);
    705e:	69fb      	ldr	r3, [r7, #28]
    7060:	2204      	movs	r2, #4
    7062:	5e9b      	ldrsh	r3, [r3, r2]
    7064:	001a      	movs	r2, r3
    7066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7068:	0011      	movs	r1, r2
    706a:	0018      	movs	r0, r3
    706c:	4b23      	ldr	r3, [pc, #140]	; (70fc <http_client_socket_event_handler+0x160>)
    706e:	4798      	blx	r3
    7070:	e00b      	b.n	708a <http_client_socket_event_handler+0xee>
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_recv->s16BufferSize));
    7072:	69fb      	ldr	r3, [r7, #28]
    7074:	2204      	movs	r2, #4
    7076:	5e9b      	ldrsh	r3, [r3, r2]
    7078:	0018      	movs	r0, r3
    707a:	4b1b      	ldr	r3, [pc, #108]	; (70e8 <http_client_socket_event_handler+0x14c>)
    707c:	4798      	blx	r3
    707e:	0002      	movs	r2, r0
    7080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7082:	0011      	movs	r1, r2
    7084:	0018      	movs	r0, r3
    7086:	4b19      	ldr	r3, [pc, #100]	; (70ec <http_client_socket_event_handler+0x150>)
    7088:	4798      	blx	r3
		_http_client_recv_packet(module);
    708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    708c:	0018      	movs	r0, r3
    708e:	4b19      	ldr	r3, [pc, #100]	; (70f4 <http_client_socket_event_handler+0x158>)
    7090:	4798      	blx	r3
		break;
    7092:	e024      	b.n	70de <http_client_socket_event_handler+0x142>
		send_ret = *(int16_t*)msg_data;
    7094:	231a      	movs	r3, #26
    7096:	18fb      	adds	r3, r7, r3
    7098:	683a      	ldr	r2, [r7, #0]
    709a:	8812      	ldrh	r2, [r2, #0]
    709c:	801a      	strh	r2, [r3, #0]
		if (send_ret < 0) {
    709e:	231a      	movs	r3, #26
    70a0:	18fb      	adds	r3, r7, r3
    70a2:	2200      	movs	r2, #0
    70a4:	5e9b      	ldrsh	r3, [r3, r2]
    70a6:	2b00      	cmp	r3, #0
    70a8:	da0d      	bge.n	70c6 <http_client_socket_event_handler+0x12a>
			_http_client_clear_conn(module, _hwerr_to_stderr(send_ret));
    70aa:	231a      	movs	r3, #26
    70ac:	18fb      	adds	r3, r7, r3
    70ae:	2200      	movs	r2, #0
    70b0:	5e9b      	ldrsh	r3, [r3, r2]
    70b2:	0018      	movs	r0, r3
    70b4:	4b0c      	ldr	r3, [pc, #48]	; (70e8 <http_client_socket_event_handler+0x14c>)
    70b6:	4798      	blx	r3
    70b8:	0002      	movs	r2, r0
    70ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    70bc:	0011      	movs	r1, r2
    70be:	0018      	movs	r0, r3
    70c0:	4b0a      	ldr	r3, [pc, #40]	; (70ec <http_client_socket_event_handler+0x150>)
    70c2:	4798      	blx	r3
    70c4:	e003      	b.n	70ce <http_client_socket_event_handler+0x132>
    		_http_client_request(module);
    70c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    70c8:	0018      	movs	r0, r3
    70ca:	4b0b      	ldr	r3, [pc, #44]	; (70f8 <http_client_socket_event_handler+0x15c>)
    70cc:	4798      	blx	r3
		module->sending = 0;
    70ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    70d0:	2241      	movs	r2, #65	; 0x41
    70d2:	5c99      	ldrb	r1, [r3, r2]
    70d4:	2001      	movs	r0, #1
    70d6:	4381      	bics	r1, r0
    70d8:	5499      	strb	r1, [r3, r2]
    	break;
    70da:	e000      	b.n	70de <http_client_socket_event_handler+0x142>
		return;
    70dc:	46c0      	nop			; (mov r8, r8)
	}

}
    70de:	46bd      	mov	sp, r7
    70e0:	b00a      	add	sp, #40	; 0x28
    70e2:	bd80      	pop	{r7, pc}
    70e4:	2000021c 	.word	0x2000021c
    70e8:	00006f25 	.word	0x00006f25
    70ec:	00007599 	.word	0x00007599
    70f0:	000088e1 	.word	0x000088e1
    70f4:	00007e11 	.word	0x00007e11
    70f8:	000076ed 	.word	0x000076ed
    70fc:	00007e75 	.word	0x00007e75

00007100 <http_client_socket_resolve_handler>:

void http_client_socket_resolve_handler(uint8_t *doamin_name, uint32_t server_ip)
{
    7100:	b580      	push	{r7, lr}
    7102:	b088      	sub	sp, #32
    7104:	af00      	add	r7, sp, #0
    7106:	6078      	str	r0, [r7, #4]
    7108:	6039      	str	r1, [r7, #0]
	int i;
	struct http_client_module *module;
	struct sockaddr_in addr_in;

	for (i = 0; i < TCP_SOCK_MAX; i++) {
    710a:	2300      	movs	r3, #0
    710c:	61fb      	str	r3, [r7, #28]
    710e:	e048      	b.n	71a2 <http_client_socket_resolve_handler+0xa2>
		if (module_ref_inst[i] != NULL) {
    7110:	4b27      	ldr	r3, [pc, #156]	; (71b0 <http_client_socket_resolve_handler+0xb0>)
    7112:	69fa      	ldr	r2, [r7, #28]
    7114:	0092      	lsls	r2, r2, #2
    7116:	58d3      	ldr	r3, [r2, r3]
    7118:	2b00      	cmp	r3, #0
    711a:	d03f      	beq.n	719c <http_client_socket_resolve_handler+0x9c>
			module = module_ref_inst[i];
    711c:	4b24      	ldr	r3, [pc, #144]	; (71b0 <http_client_socket_resolve_handler+0xb0>)
    711e:	69fa      	ldr	r2, [r7, #28]
    7120:	0092      	lsls	r2, r2, #2
    7122:	58d3      	ldr	r3, [r2, r3]
    7124:	61bb      	str	r3, [r7, #24]
			if (!strcmp((const char*)doamin_name, module->host) && module->req.state == STATE_TRY_SOCK_CONNECT) {
    7126:	69bb      	ldr	r3, [r7, #24]
    7128:	1c5a      	adds	r2, r3, #1
    712a:	687b      	ldr	r3, [r7, #4]
    712c:	0011      	movs	r1, r2
    712e:	0018      	movs	r0, r3
    7130:	4b20      	ldr	r3, [pc, #128]	; (71b4 <http_client_socket_resolve_handler+0xb4>)
    7132:	4798      	blx	r3
    7134:	1e03      	subs	r3, r0, #0
    7136:	d131      	bne.n	719c <http_client_socket_resolve_handler+0x9c>
    7138:	69bb      	ldr	r3, [r7, #24]
    713a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    713c:	2b01      	cmp	r3, #1
    713e:	d12d      	bne.n	719c <http_client_socket_resolve_handler+0x9c>
				if (server_ip == 0) { /* Host was not found or was not reachable. */ 
    7140:	683b      	ldr	r3, [r7, #0]
    7142:	2b00      	cmp	r3, #0
    7144:	d107      	bne.n	7156 <http_client_socket_resolve_handler+0x56>
					_http_client_clear_conn(module, -EHOSTUNREACH);
    7146:	2376      	movs	r3, #118	; 0x76
    7148:	425a      	negs	r2, r3
    714a:	69bb      	ldr	r3, [r7, #24]
    714c:	0011      	movs	r1, r2
    714e:	0018      	movs	r0, r3
    7150:	4b19      	ldr	r3, [pc, #100]	; (71b8 <http_client_socket_resolve_handler+0xb8>)
    7152:	4798      	blx	r3
					return;
    7154:	e028      	b.n	71a8 <http_client_socket_resolve_handler+0xa8>
				}
				addr_in.sin_family = AF_INET;
    7156:	2308      	movs	r3, #8
    7158:	18fb      	adds	r3, r7, r3
    715a:	2202      	movs	r2, #2
    715c:	801a      	strh	r2, [r3, #0]
				addr_in.sin_port = _htons(module->config.port);
    715e:	69bb      	ldr	r3, [r7, #24]
    7160:	2250      	movs	r2, #80	; 0x50
    7162:	5a9b      	ldrh	r3, [r3, r2]
    7164:	021b      	lsls	r3, r3, #8
    7166:	b21a      	sxth	r2, r3
    7168:	69bb      	ldr	r3, [r7, #24]
    716a:	2150      	movs	r1, #80	; 0x50
    716c:	5a5b      	ldrh	r3, [r3, r1]
    716e:	0a1b      	lsrs	r3, r3, #8
    7170:	b29b      	uxth	r3, r3
    7172:	b21b      	sxth	r3, r3
    7174:	4313      	orrs	r3, r2
    7176:	b21b      	sxth	r3, r3
    7178:	b29a      	uxth	r2, r3
    717a:	2308      	movs	r3, #8
    717c:	18fb      	adds	r3, r7, r3
    717e:	805a      	strh	r2, [r3, #2]
				addr_in.sin_addr.s_addr = server_ip;
    7180:	2308      	movs	r3, #8
    7182:	18fb      	adds	r3, r7, r3
    7184:	683a      	ldr	r2, [r7, #0]
    7186:	605a      	str	r2, [r3, #4]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    7188:	69bb      	ldr	r3, [r7, #24]
    718a:	781b      	ldrb	r3, [r3, #0]
    718c:	b25b      	sxtb	r3, r3
    718e:	2208      	movs	r2, #8
    7190:	18b9      	adds	r1, r7, r2
    7192:	2210      	movs	r2, #16
    7194:	0018      	movs	r0, r3
    7196:	4b09      	ldr	r3, [pc, #36]	; (71bc <http_client_socket_resolve_handler+0xbc>)
    7198:	4798      	blx	r3
				return;
    719a:	e005      	b.n	71a8 <http_client_socket_resolve_handler+0xa8>
	for (i = 0; i < TCP_SOCK_MAX; i++) {
    719c:	69fb      	ldr	r3, [r7, #28]
    719e:	3301      	adds	r3, #1
    71a0:	61fb      	str	r3, [r7, #28]
    71a2:	69fb      	ldr	r3, [r7, #28]
    71a4:	2b06      	cmp	r3, #6
    71a6:	ddb3      	ble.n	7110 <http_client_socket_resolve_handler+0x10>
			}
		}
	}
}
    71a8:	46bd      	mov	sp, r7
    71aa:	b008      	add	sp, #32
    71ac:	bd80      	pop	{r7, pc}
    71ae:	46c0      	nop			; (mov r8, r8)
    71b0:	2000021c 	.word	0x2000021c
    71b4:	0000ead5 	.word	0x0000ead5
    71b8:	00007599 	.word	0x00007599
    71bc:	000051e5 	.word	0x000051e5

000071c0 <http_client_timer_callback>:

void http_client_timer_callback(struct sw_timer_module *const module, int timer_id, void *context, int period)
{
    71c0:	b580      	push	{r7, lr}
    71c2:	b086      	sub	sp, #24
    71c4:	af00      	add	r7, sp, #0
    71c6:	60f8      	str	r0, [r7, #12]
    71c8:	60b9      	str	r1, [r7, #8]
    71ca:	607a      	str	r2, [r7, #4]
    71cc:	603b      	str	r3, [r7, #0]
	struct http_client_module *module_inst = (struct http_client_module *)context;
    71ce:	687b      	ldr	r3, [r7, #4]
    71d0:	617b      	str	r3, [r7, #20]

	/* Checks invalid arguments. */
	if (module_inst == NULL) {
    71d2:	697b      	ldr	r3, [r7, #20]
    71d4:	2b00      	cmp	r3, #0
    71d6:	d007      	beq.n	71e8 <http_client_timer_callback+0x28>
		return;
	}

	_http_client_clear_conn(module_inst, -ETIME);
    71d8:	233e      	movs	r3, #62	; 0x3e
    71da:	425a      	negs	r2, r3
    71dc:	697b      	ldr	r3, [r7, #20]
    71de:	0011      	movs	r1, r2
    71e0:	0018      	movs	r0, r3
    71e2:	4b03      	ldr	r3, [pc, #12]	; (71f0 <http_client_timer_callback+0x30>)
    71e4:	4798      	blx	r3
    71e6:	e000      	b.n	71ea <http_client_timer_callback+0x2a>
		return;
    71e8:	46c0      	nop			; (mov r8, r8)
}
    71ea:	46bd      	mov	sp, r7
    71ec:	b006      	add	sp, #24
    71ee:	bd80      	pop	{r7, pc}
    71f0:	00007599 	.word	0x00007599

000071f4 <_is_ip>:

static int _is_ip(const char *host)
{
    71f4:	b580      	push	{r7, lr}
    71f6:	b084      	sub	sp, #16
    71f8:	af00      	add	r7, sp, #0
    71fa:	6078      	str	r0, [r7, #4]
	uint32_t isv6 = 0;
    71fc:	2300      	movs	r3, #0
    71fe:	60fb      	str	r3, [r7, #12]
	char ch;

	while (*host != '\0') {
    7200:	e03a      	b.n	7278 <_is_ip+0x84>
		ch = *host++;
    7202:	687b      	ldr	r3, [r7, #4]
    7204:	1c5a      	adds	r2, r3, #1
    7206:	607a      	str	r2, [r7, #4]
    7208:	220b      	movs	r2, #11
    720a:	18ba      	adds	r2, r7, r2
    720c:	781b      	ldrb	r3, [r3, #0]
    720e:	7013      	strb	r3, [r2, #0]
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
    7210:	230b      	movs	r3, #11
    7212:	18fb      	adds	r3, r7, r3
    7214:	781b      	ldrb	r3, [r3, #0]
    7216:	2b60      	cmp	r3, #96	; 0x60
    7218:	d904      	bls.n	7224 <_is_ip+0x30>
    721a:	230b      	movs	r3, #11
    721c:	18fb      	adds	r3, r7, r3
    721e:	781b      	ldrb	r3, [r3, #0]
    7220:	2b66      	cmp	r3, #102	; 0x66
    7222:	d913      	bls.n	724c <_is_ip+0x58>
    7224:	230b      	movs	r3, #11
    7226:	18fb      	adds	r3, r7, r3
    7228:	781b      	ldrb	r3, [r3, #0]
    722a:	2b40      	cmp	r3, #64	; 0x40
    722c:	d904      	bls.n	7238 <_is_ip+0x44>
    722e:	230b      	movs	r3, #11
    7230:	18fb      	adds	r3, r7, r3
    7232:	781b      	ldrb	r3, [r3, #0]
    7234:	2b46      	cmp	r3, #70	; 0x46
    7236:	d909      	bls.n	724c <_is_ip+0x58>
    7238:	230b      	movs	r3, #11
    723a:	18fb      	adds	r3, r7, r3
    723c:	781b      	ldrb	r3, [r3, #0]
    723e:	2b3a      	cmp	r3, #58	; 0x3a
    7240:	d004      	beq.n	724c <_is_ip+0x58>
    7242:	230b      	movs	r3, #11
    7244:	18fb      	adds	r3, r7, r3
    7246:	781b      	ldrb	r3, [r3, #0]
    7248:	2b2f      	cmp	r3, #47	; 0x2f
    724a:	d102      	bne.n	7252 <_is_ip+0x5e>
			isv6 = 1;
    724c:	2301      	movs	r3, #1
    724e:	60fb      	str	r3, [r7, #12]
    7250:	e012      	b.n	7278 <_is_ip+0x84>
		} else if (ch == '.') {
    7252:	230b      	movs	r3, #11
    7254:	18fb      	adds	r3, r7, r3
    7256:	781b      	ldrb	r3, [r3, #0]
    7258:	2b2e      	cmp	r3, #46	; 0x2e
    725a:	d104      	bne.n	7266 <_is_ip+0x72>
			if (isv6) {
    725c:	68fb      	ldr	r3, [r7, #12]
    725e:	2b00      	cmp	r3, #0
    7260:	d00a      	beq.n	7278 <_is_ip+0x84>
				return 0;
    7262:	2300      	movs	r3, #0
    7264:	e00d      	b.n	7282 <_is_ip+0x8e>
			}
		} else if ((ch & 0x30) != 0x30) {
    7266:	230b      	movs	r3, #11
    7268:	18fb      	adds	r3, r7, r3
    726a:	781b      	ldrb	r3, [r3, #0]
    726c:	2230      	movs	r2, #48	; 0x30
    726e:	4013      	ands	r3, r2
    7270:	2b30      	cmp	r3, #48	; 0x30
    7272:	d001      	beq.n	7278 <_is_ip+0x84>
			return 0;
    7274:	2300      	movs	r3, #0
    7276:	e004      	b.n	7282 <_is_ip+0x8e>
	while (*host != '\0') {
    7278:	687b      	ldr	r3, [r7, #4]
    727a:	781b      	ldrb	r3, [r3, #0]
    727c:	2b00      	cmp	r3, #0
    727e:	d1c0      	bne.n	7202 <_is_ip+0xe>
		}
	}
	return 1;
    7280:	2301      	movs	r3, #1
}
    7282:	0018      	movs	r0, r3
    7284:	46bd      	mov	sp, r7
    7286:	b004      	add	sp, #16
    7288:	bd80      	pop	{r7, pc}
	...

0000728c <http_client_send_request>:

int http_client_send_request(struct http_client_module *const module, const char *url,
	enum http_method method, struct http_entity *const entity, const char *ext_header)
{
    728c:	b5b0      	push	{r4, r5, r7, lr}
    728e:	b08e      	sub	sp, #56	; 0x38
    7290:	af00      	add	r7, sp, #0
    7292:	60f8      	str	r0, [r7, #12]
    7294:	60b9      	str	r1, [r7, #8]
    7296:	603b      	str	r3, [r7, #0]
    7298:	1dfb      	adds	r3, r7, #7
    729a:	701a      	strb	r2, [r3, #0]
	uint8_t flag = 0;
    729c:	2337      	movs	r3, #55	; 0x37
    729e:	18fb      	adds	r3, r7, r3
    72a0:	2200      	movs	r2, #0
    72a2:	701a      	strb	r2, [r3, #0]
	struct sockaddr_in addr_in;
	const char *uri = NULL;
    72a4:	2300      	movs	r3, #0
    72a6:	62bb      	str	r3, [r7, #40]	; 0x28
	int i = 0, j = 0, reconnect = 0;
    72a8:	2300      	movs	r3, #0
    72aa:	633b      	str	r3, [r7, #48]	; 0x30
    72ac:	2300      	movs	r3, #0
    72ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    72b0:	2300      	movs	r3, #0
    72b2:	627b      	str	r3, [r7, #36]	; 0x24

	if (module == NULL) {
    72b4:	68fb      	ldr	r3, [r7, #12]
    72b6:	2b00      	cmp	r3, #0
    72b8:	d102      	bne.n	72c0 <http_client_send_request+0x34>
		return -EINVAL;
    72ba:	2316      	movs	r3, #22
    72bc:	425b      	negs	r3, r3
    72be:	e145      	b.n	754c <http_client_send_request+0x2c0>
	}

	if (module->req.state > STATE_SOCK_CONNECTED) {
    72c0:	68fb      	ldr	r3, [r7, #12]
    72c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    72c4:	2b02      	cmp	r3, #2
    72c6:	d902      	bls.n	72ce <http_client_send_request+0x42>
		return -EBUSY;
    72c8:	2310      	movs	r3, #16
    72ca:	425b      	negs	r3, r3
    72cc:	e13e      	b.n	754c <http_client_send_request+0x2c0>
	}

	/* Separate host and uri */
	if (!strncmp(url, "http://", 7)) {
    72ce:	49a1      	ldr	r1, [pc, #644]	; (7554 <http_client_send_request+0x2c8>)
    72d0:	68bb      	ldr	r3, [r7, #8]
    72d2:	2207      	movs	r2, #7
    72d4:	0018      	movs	r0, r3
    72d6:	4ba0      	ldr	r3, [pc, #640]	; (7558 <http_client_send_request+0x2cc>)
    72d8:	4798      	blx	r3
    72da:	1e03      	subs	r3, r0, #0
    72dc:	d102      	bne.n	72e4 <http_client_send_request+0x58>
		i = 7;
    72de:	2307      	movs	r3, #7
    72e0:	633b      	str	r3, [r7, #48]	; 0x30
    72e2:	e009      	b.n	72f8 <http_client_send_request+0x6c>
	} else if (!strncmp(url, "https://", 8)) {
    72e4:	499d      	ldr	r1, [pc, #628]	; (755c <http_client_send_request+0x2d0>)
    72e6:	68bb      	ldr	r3, [r7, #8]
    72e8:	2208      	movs	r2, #8
    72ea:	0018      	movs	r0, r3
    72ec:	4b9a      	ldr	r3, [pc, #616]	; (7558 <http_client_send_request+0x2cc>)
    72ee:	4798      	blx	r3
    72f0:	1e03      	subs	r3, r0, #0
    72f2:	d101      	bne.n	72f8 <http_client_send_request+0x6c>
		i = 8;
    72f4:	2308      	movs	r3, #8
    72f6:	633b      	str	r3, [r7, #48]	; 0x30
	}
	reconnect = strncmp(module->host, url + i, strlen(module->host));
    72f8:	68fb      	ldr	r3, [r7, #12]
    72fa:	1c5c      	adds	r4, r3, #1
    72fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    72fe:	68ba      	ldr	r2, [r7, #8]
    7300:	18d5      	adds	r5, r2, r3
    7302:	68fb      	ldr	r3, [r7, #12]
    7304:	3301      	adds	r3, #1
    7306:	0018      	movs	r0, r3
    7308:	4b95      	ldr	r3, [pc, #596]	; (7560 <http_client_send_request+0x2d4>)
    730a:	4798      	blx	r3
    730c:	0003      	movs	r3, r0
    730e:	001a      	movs	r2, r3
    7310:	0029      	movs	r1, r5
    7312:	0020      	movs	r0, r4
    7314:	4b90      	ldr	r3, [pc, #576]	; (7558 <http_client_send_request+0x2cc>)
    7316:	4798      	blx	r3
    7318:	0003      	movs	r3, r0
    731a:	627b      	str	r3, [r7, #36]	; 0x24

	for (; url[i] != '\0' && url[i] != '/'; i++) {
    731c:	e00d      	b.n	733a <http_client_send_request+0xae>
		module->host[j++] = url[i];
    731e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7320:	1c5a      	adds	r2, r3, #1
    7322:	62fa      	str	r2, [r7, #44]	; 0x2c
    7324:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    7326:	68b9      	ldr	r1, [r7, #8]
    7328:	188a      	adds	r2, r1, r2
    732a:	7811      	ldrb	r1, [r2, #0]
    732c:	68fa      	ldr	r2, [r7, #12]
    732e:	18d3      	adds	r3, r2, r3
    7330:	1c0a      	adds	r2, r1, #0
    7332:	705a      	strb	r2, [r3, #1]
	for (; url[i] != '\0' && url[i] != '/'; i++) {
    7334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7336:	3301      	adds	r3, #1
    7338:	633b      	str	r3, [r7, #48]	; 0x30
    733a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    733c:	68ba      	ldr	r2, [r7, #8]
    733e:	18d3      	adds	r3, r2, r3
    7340:	781b      	ldrb	r3, [r3, #0]
    7342:	2b00      	cmp	r3, #0
    7344:	d005      	beq.n	7352 <http_client_send_request+0xc6>
    7346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7348:	68ba      	ldr	r2, [r7, #8]
    734a:	18d3      	adds	r3, r2, r3
    734c:	781b      	ldrb	r3, [r3, #0]
    734e:	2b2f      	cmp	r3, #47	; 0x2f
    7350:	d1e5      	bne.n	731e <http_client_send_request+0x92>
	}
	module->host[j] = '\0';
    7352:	68fa      	ldr	r2, [r7, #12]
    7354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7356:	18d3      	adds	r3, r2, r3
    7358:	3301      	adds	r3, #1
    735a:	2200      	movs	r2, #0
    735c:	701a      	strb	r2, [r3, #0]
	uri = url + i;
    735e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7360:	68ba      	ldr	r2, [r7, #8]
    7362:	18d3      	adds	r3, r2, r3
    7364:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Checks the parameters. */
	if (strlen(module->host) == 0) {
    7366:	68fb      	ldr	r3, [r7, #12]
    7368:	3301      	adds	r3, #1
    736a:	781b      	ldrb	r3, [r3, #0]
    736c:	2b00      	cmp	r3, #0
    736e:	d102      	bne.n	7376 <http_client_send_request+0xea>
		return -EINVAL;
    7370:	2316      	movs	r3, #22
    7372:	425b      	negs	r3, r3
    7374:	e0ea      	b.n	754c <http_client_send_request+0x2c0>
	}

	if (strlen(uri) >= HTTP_MAX_URI_LENGTH) {
    7376:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7378:	0018      	movs	r0, r3
    737a:	4b79      	ldr	r3, [pc, #484]	; (7560 <http_client_send_request+0x2d4>)
    737c:	4798      	blx	r3
    737e:	0003      	movs	r3, r0
    7380:	2b3f      	cmp	r3, #63	; 0x3f
    7382:	d902      	bls.n	738a <http_client_send_request+0xfe>
		return -ENAMETOOLONG;
    7384:	235b      	movs	r3, #91	; 0x5b
    7386:	425b      	negs	r3, r3
    7388:	e0e0      	b.n	754c <http_client_send_request+0x2c0>
	}

	if (module->req.ext_header != NULL) {
    738a:	68fb      	ldr	r3, [r7, #12]
    738c:	22d4      	movs	r2, #212	; 0xd4
    738e:	589b      	ldr	r3, [r3, r2]
    7390:	2b00      	cmp	r3, #0
    7392:	d005      	beq.n	73a0 <http_client_send_request+0x114>
		free(module->req.ext_header);
    7394:	68fb      	ldr	r3, [r7, #12]
    7396:	22d4      	movs	r2, #212	; 0xd4
    7398:	589b      	ldr	r3, [r3, r2]
    739a:	0018      	movs	r0, r3
    739c:	4b71      	ldr	r3, [pc, #452]	; (7564 <http_client_send_request+0x2d8>)
    739e:	4798      	blx	r3
	}
	if (ext_header != NULL) {
    73a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    73a2:	2b00      	cmp	r3, #0
    73a4:	d010      	beq.n	73c8 <http_client_send_request+0x13c>
		module->req.ext_header = strdup(ext_header);
    73a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    73a8:	0018      	movs	r0, r3
    73aa:	4b6f      	ldr	r3, [pc, #444]	; (7568 <http_client_send_request+0x2dc>)
    73ac:	4798      	blx	r3
    73ae:	0003      	movs	r3, r0
    73b0:	0019      	movs	r1, r3
    73b2:	68fb      	ldr	r3, [r7, #12]
    73b4:	22d4      	movs	r2, #212	; 0xd4
    73b6:	5099      	str	r1, [r3, r2]
		if (module->req.ext_header == NULL) {
    73b8:	68fb      	ldr	r3, [r7, #12]
    73ba:	22d4      	movs	r2, #212	; 0xd4
    73bc:	589b      	ldr	r3, [r3, r2]
    73be:	2b00      	cmp	r3, #0
    73c0:	d106      	bne.n	73d0 <http_client_send_request+0x144>
			return -ENOMEM;
    73c2:	230c      	movs	r3, #12
    73c4:	425b      	negs	r3, r3
    73c6:	e0c1      	b.n	754c <http_client_send_request+0x2c0>
		}
	} else {
		module->req.ext_header = NULL;
    73c8:	68fb      	ldr	r3, [r7, #12]
    73ca:	22d4      	movs	r2, #212	; 0xd4
    73cc:	2100      	movs	r1, #0
    73ce:	5099      	str	r1, [r3, r2]
	}

	module->sending = 0;
    73d0:	68fb      	ldr	r3, [r7, #12]
    73d2:	2241      	movs	r2, #65	; 0x41
    73d4:	5c99      	ldrb	r1, [r3, r2]
    73d6:	2001      	movs	r0, #1
    73d8:	4381      	bics	r1, r0
    73da:	5499      	strb	r1, [r3, r2]
	module->recved_size = 0;
    73dc:	68fb      	ldr	r3, [r7, #12]
    73de:	2200      	movs	r2, #0
    73e0:	645a      	str	r2, [r3, #68]	; 0x44
	if (uri[0] == '/') {
    73e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    73e4:	781b      	ldrb	r3, [r3, #0]
    73e6:	2b2f      	cmp	r3, #47	; 0x2f
    73e8:	d107      	bne.n	73fa <http_client_send_request+0x16e>
		strcpy(module->req.uri, uri);
    73ea:	68fb      	ldr	r3, [r7, #12]
    73ec:	3370      	adds	r3, #112	; 0x70
    73ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
    73f0:	0011      	movs	r1, r2
    73f2:	0018      	movs	r0, r3
    73f4:	4b5d      	ldr	r3, [pc, #372]	; (756c <http_client_send_request+0x2e0>)
    73f6:	4798      	blx	r3
    73f8:	e00f      	b.n	741a <http_client_send_request+0x18e>
		} else {
		module->req.uri[0] = '/';
    73fa:	68fb      	ldr	r3, [r7, #12]
    73fc:	2270      	movs	r2, #112	; 0x70
    73fe:	212f      	movs	r1, #47	; 0x2f
    7400:	5499      	strb	r1, [r3, r2]
		if (uri[0] != 0) {
    7402:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7404:	781b      	ldrb	r3, [r3, #0]
    7406:	2b00      	cmp	r3, #0
    7408:	d007      	beq.n	741a <http_client_send_request+0x18e>
			strcpy(module->req.uri + 1, uri);
    740a:	68fb      	ldr	r3, [r7, #12]
    740c:	3370      	adds	r3, #112	; 0x70
    740e:	3301      	adds	r3, #1
    7410:	6aba      	ldr	r2, [r7, #40]	; 0x28
    7412:	0011      	movs	r1, r2
    7414:	0018      	movs	r0, r3
    7416:	4b55      	ldr	r3, [pc, #340]	; (756c <http_client_send_request+0x2e0>)
    7418:	4798      	blx	r3
		}
	}

	if (entity != NULL) {
    741a:	683b      	ldr	r3, [r7, #0]
    741c:	2b00      	cmp	r3, #0
    741e:	d007      	beq.n	7430 <http_client_send_request+0x1a4>
		memcpy(&module->req.entity, entity, sizeof(struct http_entity));
    7420:	68fb      	ldr	r3, [r7, #12]
    7422:	33b0      	adds	r3, #176	; 0xb0
    7424:	6839      	ldr	r1, [r7, #0]
    7426:	2218      	movs	r2, #24
    7428:	0018      	movs	r0, r3
    742a:	4b51      	ldr	r3, [pc, #324]	; (7570 <http_client_send_request+0x2e4>)
    742c:	4798      	blx	r3
    742e:	e006      	b.n	743e <http_client_send_request+0x1b2>
		} else {
		memset(&module->req.entity, 0, sizeof(struct http_entity));
    7430:	68fb      	ldr	r3, [r7, #12]
    7432:	33b0      	adds	r3, #176	; 0xb0
    7434:	2218      	movs	r2, #24
    7436:	2100      	movs	r1, #0
    7438:	0018      	movs	r0, r3
    743a:	4b4e      	ldr	r3, [pc, #312]	; (7574 <http_client_send_request+0x2e8>)
    743c:	4798      	blx	r3
	}

	module->req.method = method;
    743e:	68fb      	ldr	r3, [r7, #12]
    7440:	1dfa      	adds	r2, r7, #7
    7442:	21c8      	movs	r1, #200	; 0xc8
    7444:	7812      	ldrb	r2, [r2, #0]
    7446:	545a      	strb	r2, [r3, r1]
	
	switch (module->req.state) {
    7448:	68fb      	ldr	r3, [r7, #12]
    744a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    744c:	2b01      	cmp	r3, #1
    744e:	d003      	beq.n	7458 <http_client_send_request+0x1cc>
    7450:	d316      	bcc.n	7480 <http_client_send_request+0x1f4>
    7452:	2b02      	cmp	r3, #2
    7454:	d004      	beq.n	7460 <http_client_send_request+0x1d4>
    7456:	e074      	b.n	7542 <http_client_send_request+0x2b6>
	case STATE_TRY_SOCK_CONNECT:
		if (!reconnect) {
    7458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    745a:	2b00      	cmp	r3, #0
    745c:	d100      	bne.n	7460 <http_client_send_request+0x1d4>
    745e:	e073      	b.n	7548 <http_client_send_request+0x2bc>
			break; /* Currently try to connect to the same server. */
		}
	case STATE_SOCK_CONNECTED:
		if (!reconnect) {
    7460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7462:	2b00      	cmp	r3, #0
    7464:	d107      	bne.n	7476 <http_client_send_request+0x1ea>
			module->req.state = STATE_REQ_SEND_HEADER;
    7466:	68fb      	ldr	r3, [r7, #12]
    7468:	2203      	movs	r2, #3
    746a:	66da      	str	r2, [r3, #108]	; 0x6c
			/* Send request immediately. */
			_http_client_request(module);
    746c:	68fb      	ldr	r3, [r7, #12]
    746e:	0018      	movs	r0, r3
    7470:	4b41      	ldr	r3, [pc, #260]	; (7578 <http_client_send_request+0x2ec>)
    7472:	4798      	blx	r3
			break;
    7474:	e069      	b.n	754a <http_client_send_request+0x2be>
		} else {
			/* Request to another peer. Disconnect and try connect again. */
			_http_client_clear_conn(module, 0);
    7476:	68fb      	ldr	r3, [r7, #12]
    7478:	2100      	movs	r1, #0
    747a:	0018      	movs	r0, r3
    747c:	4b3f      	ldr	r3, [pc, #252]	; (757c <http_client_send_request+0x2f0>)
    747e:	4798      	blx	r3
		}
	case STATE_INIT:
		if (module->config.tls) {
    7480:	68fb      	ldr	r3, [r7, #12]
    7482:	2252      	movs	r2, #82	; 0x52
    7484:	5c9b      	ldrb	r3, [r3, r2]
    7486:	2b00      	cmp	r3, #0
    7488:	d007      	beq.n	749a <http_client_send_request+0x20e>
			flag |= SOCKET_FLAGS_SSL;
    748a:	2337      	movs	r3, #55	; 0x37
    748c:	18fb      	adds	r3, r7, r3
    748e:	2237      	movs	r2, #55	; 0x37
    7490:	18ba      	adds	r2, r7, r2
    7492:	7812      	ldrb	r2, [r2, #0]
    7494:	2101      	movs	r1, #1
    7496:	430a      	orrs	r2, r1
    7498:	701a      	strb	r2, [r3, #0]
		}
		module->sock = socket(AF_INET, SOCK_STREAM, flag);
    749a:	2337      	movs	r3, #55	; 0x37
    749c:	18fb      	adds	r3, r7, r3
    749e:	781b      	ldrb	r3, [r3, #0]
    74a0:	001a      	movs	r2, r3
    74a2:	2101      	movs	r1, #1
    74a4:	2002      	movs	r0, #2
    74a6:	4b36      	ldr	r3, [pc, #216]	; (7580 <http_client_send_request+0x2f4>)
    74a8:	4798      	blx	r3
    74aa:	0003      	movs	r3, r0
    74ac:	001a      	movs	r2, r3
    74ae:	68fb      	ldr	r3, [r7, #12]
    74b0:	701a      	strb	r2, [r3, #0]
		if (module->sock >= 0) {
    74b2:	68fb      	ldr	r3, [r7, #12]
    74b4:	781b      	ldrb	r3, [r3, #0]
    74b6:	b25b      	sxtb	r3, r3
    74b8:	2b00      	cmp	r3, #0
    74ba:	db3f      	blt.n	753c <http_client_send_request+0x2b0>
			module_ref_inst[module->sock] = module;
    74bc:	68fb      	ldr	r3, [r7, #12]
    74be:	781b      	ldrb	r3, [r3, #0]
    74c0:	b25b      	sxtb	r3, r3
    74c2:	001a      	movs	r2, r3
    74c4:	4b2f      	ldr	r3, [pc, #188]	; (7584 <http_client_send_request+0x2f8>)
    74c6:	0092      	lsls	r2, r2, #2
    74c8:	68f9      	ldr	r1, [r7, #12]
    74ca:	50d1      	str	r1, [r2, r3]
			if (_is_ip(module->host)) {
    74cc:	68fb      	ldr	r3, [r7, #12]
    74ce:	3301      	adds	r3, #1
    74d0:	0018      	movs	r0, r3
    74d2:	4b2d      	ldr	r3, [pc, #180]	; (7588 <http_client_send_request+0x2fc>)
    74d4:	4798      	blx	r3
    74d6:	1e03      	subs	r3, r0, #0
    74d8:	d027      	beq.n	752a <http_client_send_request+0x29e>
				addr_in.sin_family = AF_INET;
    74da:	2314      	movs	r3, #20
    74dc:	18fb      	adds	r3, r7, r3
    74de:	2202      	movs	r2, #2
    74e0:	801a      	strh	r2, [r3, #0]
				addr_in.sin_port = _htons(module->config.port);
    74e2:	68fb      	ldr	r3, [r7, #12]
    74e4:	2250      	movs	r2, #80	; 0x50
    74e6:	5a9b      	ldrh	r3, [r3, r2]
    74e8:	021b      	lsls	r3, r3, #8
    74ea:	b21a      	sxth	r2, r3
    74ec:	68fb      	ldr	r3, [r7, #12]
    74ee:	2150      	movs	r1, #80	; 0x50
    74f0:	5a5b      	ldrh	r3, [r3, r1]
    74f2:	0a1b      	lsrs	r3, r3, #8
    74f4:	b29b      	uxth	r3, r3
    74f6:	b21b      	sxth	r3, r3
    74f8:	4313      	orrs	r3, r2
    74fa:	b21b      	sxth	r3, r3
    74fc:	b29a      	uxth	r2, r3
    74fe:	2314      	movs	r3, #20
    7500:	18fb      	adds	r3, r7, r3
    7502:	805a      	strh	r2, [r3, #2]
				addr_in.sin_addr.s_addr = nmi_inet_addr((char *)module->host);
    7504:	68fb      	ldr	r3, [r7, #12]
    7506:	3301      	adds	r3, #1
    7508:	0018      	movs	r0, r3
    750a:	4b20      	ldr	r3, [pc, #128]	; (758c <http_client_send_request+0x300>)
    750c:	4798      	blx	r3
    750e:	0002      	movs	r2, r0
    7510:	2314      	movs	r3, #20
    7512:	18fb      	adds	r3, r7, r3
    7514:	605a      	str	r2, [r3, #4]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    7516:	68fb      	ldr	r3, [r7, #12]
    7518:	781b      	ldrb	r3, [r3, #0]
    751a:	b25b      	sxtb	r3, r3
    751c:	2214      	movs	r2, #20
    751e:	18b9      	adds	r1, r7, r2
    7520:	2210      	movs	r2, #16
    7522:	0018      	movs	r0, r3
    7524:	4b1a      	ldr	r3, [pc, #104]	; (7590 <http_client_send_request+0x304>)
    7526:	4798      	blx	r3
    7528:	e004      	b.n	7534 <http_client_send_request+0x2a8>
			} else {
				gethostbyname((uint8*)module->host);
    752a:	68fb      	ldr	r3, [r7, #12]
    752c:	3301      	adds	r3, #1
    752e:	0018      	movs	r0, r3
    7530:	4b18      	ldr	r3, [pc, #96]	; (7594 <http_client_send_request+0x308>)
    7532:	4798      	blx	r3
			}
			module->req.state = STATE_TRY_SOCK_CONNECT;
    7534:	68fb      	ldr	r3, [r7, #12]
    7536:	2201      	movs	r2, #1
    7538:	66da      	str	r2, [r3, #108]	; 0x6c
		} else {
			return -ENOSPC;
		}
		break;
    753a:	e006      	b.n	754a <http_client_send_request+0x2be>
			return -ENOSPC;
    753c:	231c      	movs	r3, #28
    753e:	425b      	negs	r3, r3
    7540:	e004      	b.n	754c <http_client_send_request+0x2c0>
	default:
		/* STATE_TRY_REQ */
		/* STATE_WAIT_RESP */
		/* STATE_RECV_RESP */
		/* Session was busy. Try again later. */
		return -EAGAIN;
    7542:	230b      	movs	r3, #11
    7544:	425b      	negs	r3, r3
    7546:	e001      	b.n	754c <http_client_send_request+0x2c0>
			break; /* Currently try to connect to the same server. */
    7548:	46c0      	nop			; (mov r8, r8)
	}

	return 0;
    754a:	2300      	movs	r3, #0
}
    754c:	0018      	movs	r0, r3
    754e:	46bd      	mov	sp, r7
    7550:	b00e      	add	sp, #56	; 0x38
    7552:	bdb0      	pop	{r4, r5, r7, pc}
    7554:	00010e7c 	.word	0x00010e7c
    7558:	0000eb41 	.word	0x0000eb41
    755c:	00010e84 	.word	0x00010e84
    7560:	0000eb33 	.word	0x0000eb33
    7564:	0000e625 	.word	0x0000e625
    7568:	0000eaf9 	.word	0x0000eaf9
    756c:	0000eae9 	.word	0x0000eae9
    7570:	0000e639 	.word	0x0000e639
    7574:	0000e66f 	.word	0x0000e66f
    7578:	000076ed 	.word	0x000076ed
    757c:	00007599 	.word	0x00007599
    7580:	00004fd5 	.word	0x00004fd5
    7584:	2000021c 	.word	0x2000021c
    7588:	000071f5 	.word	0x000071f5
    758c:	00005719 	.word	0x00005719
    7590:	000051e5 	.word	0x000051e5
    7594:	00005821 	.word	0x00005821

00007598 <_http_client_clear_conn>:

	return 0;
}

void _http_client_clear_conn(struct http_client_module *const module, int reason)
{
    7598:	b580      	push	{r7, lr}
    759a:	b086      	sub	sp, #24
    759c:	af00      	add	r7, sp, #0
    759e:	6078      	str	r0, [r7, #4]
    75a0:	6039      	str	r1, [r7, #0]
	union http_client_data data;

	if (module->req.entity.close) {
    75a2:	687b      	ldr	r3, [r7, #4]
    75a4:	22c0      	movs	r2, #192	; 0xc0
    75a6:	589b      	ldr	r3, [r3, r2]
    75a8:	2b00      	cmp	r3, #0
    75aa:	d007      	beq.n	75bc <_http_client_clear_conn+0x24>
		module->req.entity.close(module->req.entity.priv_data);
    75ac:	687b      	ldr	r3, [r7, #4]
    75ae:	22c0      	movs	r2, #192	; 0xc0
    75b0:	589b      	ldr	r3, [r3, r2]
    75b2:	687a      	ldr	r2, [r7, #4]
    75b4:	21c4      	movs	r1, #196	; 0xc4
    75b6:	5852      	ldr	r2, [r2, r1]
    75b8:	0010      	movs	r0, r2
    75ba:	4798      	blx	r3
	}

	memset(&module->req.entity, 0, sizeof(struct http_entity));
    75bc:	687b      	ldr	r3, [r7, #4]
    75be:	33b0      	adds	r3, #176	; 0xb0
    75c0:	2218      	movs	r2, #24
    75c2:	2100      	movs	r1, #0
    75c4:	0018      	movs	r0, r3
    75c6:	4b24      	ldr	r3, [pc, #144]	; (7658 <_http_client_clear_conn+0xc0>)
    75c8:	4798      	blx	r3

	if (module->req.state >= STATE_TRY_SOCK_CONNECT) {
    75ca:	687b      	ldr	r3, [r7, #4]
    75cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    75ce:	2b00      	cmp	r3, #0
    75d0:	d005      	beq.n	75de <_http_client_clear_conn+0x46>
		close(module->sock);
    75d2:	687b      	ldr	r3, [r7, #4]
    75d4:	781b      	ldrb	r3, [r3, #0]
    75d6:	b25b      	sxtb	r3, r3
    75d8:	0018      	movs	r0, r3
    75da:	4b20      	ldr	r3, [pc, #128]	; (765c <_http_client_clear_conn+0xc4>)
    75dc:	4798      	blx	r3
	}

	module_ref_inst[module->sock] = NULL;
    75de:	687b      	ldr	r3, [r7, #4]
    75e0:	781b      	ldrb	r3, [r3, #0]
    75e2:	b25b      	sxtb	r3, r3
    75e4:	001a      	movs	r2, r3
    75e6:	4b1e      	ldr	r3, [pc, #120]	; (7660 <_http_client_clear_conn+0xc8>)
    75e8:	0092      	lsls	r2, r2, #2
    75ea:	2100      	movs	r1, #0
    75ec:	50d1      	str	r1, [r2, r3]
	memset(&module->req, 0, sizeof(struct http_client_req));
    75ee:	687b      	ldr	r3, [r7, #4]
    75f0:	336c      	adds	r3, #108	; 0x6c
    75f2:	226c      	movs	r2, #108	; 0x6c
    75f4:	2100      	movs	r1, #0
    75f6:	0018      	movs	r0, r3
    75f8:	4b17      	ldr	r3, [pc, #92]	; (7658 <_http_client_clear_conn+0xc0>)
    75fa:	4798      	blx	r3
	memset(&module->resp, 0, sizeof(struct http_client_resp));
    75fc:	687b      	ldr	r3, [r7, #4]
    75fe:	33d8      	adds	r3, #216	; 0xd8
    7600:	2210      	movs	r2, #16
    7602:	2100      	movs	r1, #0
    7604:	0018      	movs	r0, r3
    7606:	4b14      	ldr	r3, [pc, #80]	; (7658 <_http_client_clear_conn+0xc0>)
    7608:	4798      	blx	r3
	module->req.state = STATE_INIT;
    760a:	687b      	ldr	r3, [r7, #4]
    760c:	2200      	movs	r2, #0
    760e:	66da      	str	r2, [r3, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    7610:	687b      	ldr	r3, [r7, #4]
    7612:	22d8      	movs	r2, #216	; 0xd8
    7614:	2100      	movs	r1, #0
    7616:	5099      	str	r1, [r3, r2]

	module->sending = 0;
    7618:	687b      	ldr	r3, [r7, #4]
    761a:	2241      	movs	r2, #65	; 0x41
    761c:	5c99      	ldrb	r1, [r3, r2]
    761e:	2001      	movs	r0, #1
    7620:	4381      	bics	r1, r0
    7622:	5499      	strb	r1, [r3, r2]
	module->permanent = 0;
    7624:	687b      	ldr	r3, [r7, #4]
    7626:	2241      	movs	r2, #65	; 0x41
    7628:	5c99      	ldrb	r1, [r3, r2]
    762a:	2002      	movs	r0, #2
    762c:	4381      	bics	r1, r0
    762e:	5499      	strb	r1, [r3, r2]
	data.disconnected.reason = reason;
    7630:	230c      	movs	r3, #12
    7632:	18fb      	adds	r3, r7, r3
    7634:	683a      	ldr	r2, [r7, #0]
    7636:	601a      	str	r2, [r3, #0]
	if (module->cb) {
    7638:	687b      	ldr	r3, [r7, #4]
    763a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    763c:	2b00      	cmp	r3, #0
    763e:	d006      	beq.n	764e <_http_client_clear_conn+0xb6>
		module->cb(module, HTTP_CLIENT_CALLBACK_DISCONNECTED, &data);
    7640:	687b      	ldr	r3, [r7, #4]
    7642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7644:	220c      	movs	r2, #12
    7646:	18ba      	adds	r2, r7, r2
    7648:	6878      	ldr	r0, [r7, #4]
    764a:	2104      	movs	r1, #4
    764c:	4798      	blx	r3
	}
}
    764e:	46c0      	nop			; (mov r8, r8)
    7650:	46bd      	mov	sp, r7
    7652:	b006      	add	sp, #24
    7654:	bd80      	pop	{r7, pc}
    7656:	46c0      	nop			; (mov r8, r8)
    7658:	0000e66f 	.word	0x0000e66f
    765c:	000055dd 	.word	0x000055dd
    7660:	2000021c 	.word	0x2000021c

00007664 <_http_client_send_wait>:

int _http_client_send_wait(void *_module, char *buffer, size_t buffer_len)
{
    7664:	b590      	push	{r4, r7, lr}
    7666:	b087      	sub	sp, #28
    7668:	af00      	add	r7, sp, #0
    766a:	60f8      	str	r0, [r7, #12]
    766c:	60b9      	str	r1, [r7, #8]
    766e:	607a      	str	r2, [r7, #4]
	int result;
	struct http_client_module *const module = (struct http_client_module *const)_module;
    7670:	68fb      	ldr	r3, [r7, #12]
    7672:	617b      	str	r3, [r7, #20]
	
	module->sending = 1;
    7674:	697b      	ldr	r3, [r7, #20]
    7676:	2241      	movs	r2, #65	; 0x41
    7678:	5c99      	ldrb	r1, [r3, r2]
    767a:	2001      	movs	r0, #1
    767c:	4301      	orrs	r1, r0
    767e:	5499      	strb	r1, [r3, r2]

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
    7680:	697b      	ldr	r3, [r7, #20]
    7682:	2000      	movs	r0, #0
    7684:	5618      	ldrsb	r0, [r3, r0]
    7686:	687b      	ldr	r3, [r7, #4]
    7688:	b29a      	uxth	r2, r3
    768a:	68b9      	ldr	r1, [r7, #8]
    768c:	2300      	movs	r3, #0
    768e:	4c14      	ldr	r4, [pc, #80]	; (76e0 <_http_client_send_wait+0x7c>)
    7690:	47a0      	blx	r4
    7692:	0003      	movs	r3, r0
    7694:	613b      	str	r3, [r7, #16]
    7696:	693b      	ldr	r3, [r7, #16]
    7698:	2b00      	cmp	r3, #0
    769a:	da0f      	bge.n	76bc <_http_client_send_wait+0x58>
		module->sending = 0;
    769c:	697b      	ldr	r3, [r7, #20]
    769e:	2241      	movs	r2, #65	; 0x41
    76a0:	5c99      	ldrb	r1, [r3, r2]
    76a2:	2001      	movs	r0, #1
    76a4:	4381      	bics	r1, r0
    76a6:	5499      	strb	r1, [r3, r2]
		return result;
    76a8:	693b      	ldr	r3, [r7, #16]
    76aa:	e014      	b.n	76d6 <_http_client_send_wait+0x72>
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
		m2m_wifi_handle_events(NULL);
    76ac:	2000      	movs	r0, #0
    76ae:	4b0d      	ldr	r3, [pc, #52]	; (76e4 <_http_client_send_wait+0x80>)
    76b0:	4798      	blx	r3
		sw_timer_task(module->config.timer_inst);
    76b2:	697b      	ldr	r3, [r7, #20]
    76b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    76b6:	0018      	movs	r0, r3
    76b8:	4b0b      	ldr	r3, [pc, #44]	; (76e8 <_http_client_send_wait+0x84>)
    76ba:	4798      	blx	r3
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    76bc:	697b      	ldr	r3, [r7, #20]
    76be:	2241      	movs	r2, #65	; 0x41
    76c0:	5c9b      	ldrb	r3, [r3, r2]
    76c2:	2201      	movs	r2, #1
    76c4:	4013      	ands	r3, r2
    76c6:	b2db      	uxtb	r3, r3
    76c8:	2b00      	cmp	r3, #0
    76ca:	d003      	beq.n	76d4 <_http_client_send_wait+0x70>
    76cc:	697b      	ldr	r3, [r7, #20]
    76ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    76d0:	2b02      	cmp	r3, #2
    76d2:	d8eb      	bhi.n	76ac <_http_client_send_wait+0x48>
	}

	return 0;
    76d4:	2300      	movs	r3, #0
}
    76d6:	0018      	movs	r0, r3
    76d8:	46bd      	mov	sp, r7
    76da:	b007      	add	sp, #28
    76dc:	bd90      	pop	{r4, r7, pc}
    76de:	46c0      	nop			; (mov r8, r8)
    76e0:	000052f9 	.word	0x000052f9
    76e4:	00001f45 	.word	0x00001f45
    76e8:	0000895d 	.word	0x0000895d

000076ec <_http_client_request>:

void _http_client_request(struct http_client_module *const module)
{
    76ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    76ee:	b0a1      	sub	sp, #132	; 0x84
    76f0:	af02      	add	r7, sp, #8
    76f2:	61f8      	str	r0, [r7, #28]
    76f4:	466b      	mov	r3, sp
    76f6:	001e      	movs	r6, r3
	struct stream_writer writer;
	int size;
	int result;
	char length[11];
	char *ptr;
	const char CH_LUT[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'a', 'b', 'c', 'd', 'e', 'f'};
    76f8:	2318      	movs	r3, #24
    76fa:	2218      	movs	r2, #24
    76fc:	18ba      	adds	r2, r7, r2
    76fe:	18d2      	adds	r2, r2, r3
    7700:	4bba      	ldr	r3, [pc, #744]	; (79ec <_http_client_request+0x300>)
    7702:	0010      	movs	r0, r2
    7704:	0019      	movs	r1, r3
    7706:	2310      	movs	r3, #16
    7708:	001a      	movs	r2, r3
    770a:	4bb9      	ldr	r3, [pc, #740]	; (79f0 <_http_client_request+0x304>)
    770c:	4798      	blx	r3
	struct http_entity * entity;
	union http_client_data data;
#define HTTP_CHUNKED_MAX_LENGTH 3 /*TCP MTU is 1400(0x578) */
	char buffer[module->config.send_buffer_size];
    770e:	69fb      	ldr	r3, [r7, #28]
    7710:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    7712:	001a      	movs	r2, r3
    7714:	3a01      	subs	r2, #1
    7716:	66fa      	str	r2, [r7, #108]	; 0x6c
    7718:	001c      	movs	r4, r3
    771a:	2200      	movs	r2, #0
    771c:	0015      	movs	r5, r2
    771e:	0020      	movs	r0, r4
    7720:	0029      	movs	r1, r5
    7722:	0002      	movs	r2, r0
    7724:	0f52      	lsrs	r2, r2, #29
    7726:	000c      	movs	r4, r1
    7728:	00e4      	lsls	r4, r4, #3
    772a:	617c      	str	r4, [r7, #20]
    772c:	697c      	ldr	r4, [r7, #20]
    772e:	4314      	orrs	r4, r2
    7730:	617c      	str	r4, [r7, #20]
    7732:	0002      	movs	r2, r0
    7734:	00d2      	lsls	r2, r2, #3
    7736:	613a      	str	r2, [r7, #16]
    7738:	603b      	str	r3, [r7, #0]
    773a:	2200      	movs	r2, #0
    773c:	607a      	str	r2, [r7, #4]
    773e:	6838      	ldr	r0, [r7, #0]
    7740:	6879      	ldr	r1, [r7, #4]
    7742:	0002      	movs	r2, r0
    7744:	0f52      	lsrs	r2, r2, #29
    7746:	000c      	movs	r4, r1
    7748:	00e4      	lsls	r4, r4, #3
    774a:	60fc      	str	r4, [r7, #12]
    774c:	68fc      	ldr	r4, [r7, #12]
    774e:	4314      	orrs	r4, r2
    7750:	60fc      	str	r4, [r7, #12]
    7752:	0002      	movs	r2, r0
    7754:	00d2      	lsls	r2, r2, #3
    7756:	60ba      	str	r2, [r7, #8]
    7758:	3307      	adds	r3, #7
    775a:	08db      	lsrs	r3, r3, #3
    775c:	00db      	lsls	r3, r3, #3
    775e:	466a      	mov	r2, sp
    7760:	1ad3      	subs	r3, r2, r3
    7762:	469d      	mov	sp, r3
    7764:	ab02      	add	r3, sp, #8
    7766:	3300      	adds	r3, #0
    7768:	66bb      	str	r3, [r7, #104]	; 0x68

	if (module == NULL) {
    776a:	69fb      	ldr	r3, [r7, #28]
    776c:	2b00      	cmp	r3, #0
    776e:	d100      	bne.n	7772 <_http_client_request+0x86>
    7770:	e346      	b.n	7e00 <_http_client_request+0x714>
		return;
	}

	if (module->sending != 0) {
    7772:	69fb      	ldr	r3, [r7, #28]
    7774:	2241      	movs	r2, #65	; 0x41
    7776:	5c9b      	ldrb	r3, [r3, r2]
    7778:	2201      	movs	r2, #1
    777a:	4013      	ands	r3, r2
    777c:	b2db      	uxtb	r3, r3
    777e:	2b00      	cmp	r3, #0
    7780:	d000      	beq.n	7784 <_http_client_request+0x98>
    7782:	e33f      	b.n	7e04 <_http_client_request+0x718>
		/* Device is busy. */
		return;
	}

	entity = &module->req.entity;
    7784:	69fb      	ldr	r3, [r7, #28]
    7786:	33b0      	adds	r3, #176	; 0xb0
    7788:	667b      	str	r3, [r7, #100]	; 0x64

	switch (module->req.state) {
    778a:	69fb      	ldr	r3, [r7, #28]
    778c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    778e:	2b03      	cmp	r3, #3
    7790:	d003      	beq.n	779a <_http_client_request+0xae>
    7792:	2b04      	cmp	r3, #4
    7794:	d100      	bne.n	7798 <_http_client_request+0xac>
    7796:	e1b4      	b.n	7b02 <_http_client_request+0x416>
		}

		break;
	default:
		/* Invalid status. */
		break;
    7798:	e330      	b.n	7dfc <_http_client_request+0x710>
		module->req.content_length = 0;
    779a:	69fb      	ldr	r3, [r7, #28]
    779c:	22cc      	movs	r2, #204	; 0xcc
    779e:	2100      	movs	r1, #0
    77a0:	5099      	str	r1, [r3, r2]
		module->req.sent_length = 0;
    77a2:	69fb      	ldr	r3, [r7, #28]
    77a4:	22d0      	movs	r2, #208	; 0xd0
    77a6:	2100      	movs	r1, #0
    77a8:	5099      	str	r1, [r3, r2]
		stream_writer_init(&writer, buffer, module->config.send_buffer_size, _http_client_send_wait, (void *)module);
    77aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
    77ac:	69fb      	ldr	r3, [r7, #28]
    77ae:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    77b0:	4c90      	ldr	r4, [pc, #576]	; (79f4 <_http_client_request+0x308>)
    77b2:	2334      	movs	r3, #52	; 0x34
    77b4:	2018      	movs	r0, #24
    77b6:	1838      	adds	r0, r7, r0
    77b8:	18c0      	adds	r0, r0, r3
    77ba:	69fb      	ldr	r3, [r7, #28]
    77bc:	9300      	str	r3, [sp, #0]
    77be:	0023      	movs	r3, r4
    77c0:	4c8d      	ldr	r4, [pc, #564]	; (79f8 <_http_client_request+0x30c>)
    77c2:	47a0      	blx	r4
		if (module->req.method == HTTP_METHOD_GET) {
    77c4:	69fb      	ldr	r3, [r7, #28]
    77c6:	22c8      	movs	r2, #200	; 0xc8
    77c8:	5c9b      	ldrb	r3, [r3, r2]
    77ca:	2b01      	cmp	r3, #1
    77cc:	d10a      	bne.n	77e4 <_http_client_request+0xf8>
			stream_writer_send_buffer(&writer, "GET ", 4);
    77ce:	498b      	ldr	r1, [pc, #556]	; (79fc <_http_client_request+0x310>)
    77d0:	2334      	movs	r3, #52	; 0x34
    77d2:	2218      	movs	r2, #24
    77d4:	4694      	mov	ip, r2
    77d6:	44bc      	add	ip, r7
    77d8:	4463      	add	r3, ip
    77da:	2204      	movs	r2, #4
    77dc:	0018      	movs	r0, r3
    77de:	4b88      	ldr	r3, [pc, #544]	; (7a00 <_http_client_request+0x314>)
    77e0:	4798      	blx	r3
    77e2:	e04e      	b.n	7882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_POST) {
    77e4:	69fb      	ldr	r3, [r7, #28]
    77e6:	22c8      	movs	r2, #200	; 0xc8
    77e8:	5c9b      	ldrb	r3, [r3, r2]
    77ea:	2b02      	cmp	r3, #2
    77ec:	d10a      	bne.n	7804 <_http_client_request+0x118>
			stream_writer_send_buffer(&writer, "POST ", 5);
    77ee:	4985      	ldr	r1, [pc, #532]	; (7a04 <_http_client_request+0x318>)
    77f0:	2334      	movs	r3, #52	; 0x34
    77f2:	2218      	movs	r2, #24
    77f4:	4694      	mov	ip, r2
    77f6:	44bc      	add	ip, r7
    77f8:	4463      	add	r3, ip
    77fa:	2205      	movs	r2, #5
    77fc:	0018      	movs	r0, r3
    77fe:	4b80      	ldr	r3, [pc, #512]	; (7a00 <_http_client_request+0x314>)
    7800:	4798      	blx	r3
    7802:	e03e      	b.n	7882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_DELETE) {
    7804:	69fb      	ldr	r3, [r7, #28]
    7806:	22c8      	movs	r2, #200	; 0xc8
    7808:	5c9b      	ldrb	r3, [r3, r2]
    780a:	2b03      	cmp	r3, #3
    780c:	d10a      	bne.n	7824 <_http_client_request+0x138>
			stream_writer_send_buffer(&writer, "DELETE ", 7);
    780e:	497e      	ldr	r1, [pc, #504]	; (7a08 <_http_client_request+0x31c>)
    7810:	2334      	movs	r3, #52	; 0x34
    7812:	2218      	movs	r2, #24
    7814:	4694      	mov	ip, r2
    7816:	44bc      	add	ip, r7
    7818:	4463      	add	r3, ip
    781a:	2207      	movs	r2, #7
    781c:	0018      	movs	r0, r3
    781e:	4b78      	ldr	r3, [pc, #480]	; (7a00 <_http_client_request+0x314>)
    7820:	4798      	blx	r3
    7822:	e02e      	b.n	7882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_PUT) {
    7824:	69fb      	ldr	r3, [r7, #28]
    7826:	22c8      	movs	r2, #200	; 0xc8
    7828:	5c9b      	ldrb	r3, [r3, r2]
    782a:	2b04      	cmp	r3, #4
    782c:	d10a      	bne.n	7844 <_http_client_request+0x158>
			stream_writer_send_buffer(&writer, "PUT ", 4);
    782e:	4977      	ldr	r1, [pc, #476]	; (7a0c <_http_client_request+0x320>)
    7830:	2334      	movs	r3, #52	; 0x34
    7832:	2218      	movs	r2, #24
    7834:	4694      	mov	ip, r2
    7836:	44bc      	add	ip, r7
    7838:	4463      	add	r3, ip
    783a:	2204      	movs	r2, #4
    783c:	0018      	movs	r0, r3
    783e:	4b70      	ldr	r3, [pc, #448]	; (7a00 <_http_client_request+0x314>)
    7840:	4798      	blx	r3
    7842:	e01e      	b.n	7882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_OPTIONS) {
    7844:	69fb      	ldr	r3, [r7, #28]
    7846:	22c8      	movs	r2, #200	; 0xc8
    7848:	5c9b      	ldrb	r3, [r3, r2]
    784a:	2b05      	cmp	r3, #5
    784c:	d10a      	bne.n	7864 <_http_client_request+0x178>
			stream_writer_send_buffer(&writer, "OPTIONS ", 8);
    784e:	4970      	ldr	r1, [pc, #448]	; (7a10 <_http_client_request+0x324>)
    7850:	2334      	movs	r3, #52	; 0x34
    7852:	2218      	movs	r2, #24
    7854:	4694      	mov	ip, r2
    7856:	44bc      	add	ip, r7
    7858:	4463      	add	r3, ip
    785a:	2208      	movs	r2, #8
    785c:	0018      	movs	r0, r3
    785e:	4b68      	ldr	r3, [pc, #416]	; (7a00 <_http_client_request+0x314>)
    7860:	4798      	blx	r3
    7862:	e00e      	b.n	7882 <_http_client_request+0x196>
		} else if (module->req.method == HTTP_METHOD_HEAD) {
    7864:	69fb      	ldr	r3, [r7, #28]
    7866:	22c8      	movs	r2, #200	; 0xc8
    7868:	5c9b      	ldrb	r3, [r3, r2]
    786a:	2b06      	cmp	r3, #6
    786c:	d109      	bne.n	7882 <_http_client_request+0x196>
			stream_writer_send_buffer(&writer, "HEAD ", 5);
    786e:	4969      	ldr	r1, [pc, #420]	; (7a14 <_http_client_request+0x328>)
    7870:	2334      	movs	r3, #52	; 0x34
    7872:	2218      	movs	r2, #24
    7874:	4694      	mov	ip, r2
    7876:	44bc      	add	ip, r7
    7878:	4463      	add	r3, ip
    787a:	2205      	movs	r2, #5
    787c:	0018      	movs	r0, r3
    787e:	4b60      	ldr	r3, [pc, #384]	; (7a00 <_http_client_request+0x314>)
    7880:	4798      	blx	r3
		stream_writer_send_buffer(&writer, module->req.uri, strlen(module->req.uri));
    7882:	69fb      	ldr	r3, [r7, #28]
    7884:	3370      	adds	r3, #112	; 0x70
    7886:	001c      	movs	r4, r3
    7888:	69fb      	ldr	r3, [r7, #28]
    788a:	3370      	adds	r3, #112	; 0x70
    788c:	0018      	movs	r0, r3
    788e:	4b62      	ldr	r3, [pc, #392]	; (7a18 <_http_client_request+0x32c>)
    7890:	4798      	blx	r3
    7892:	0002      	movs	r2, r0
    7894:	2334      	movs	r3, #52	; 0x34
    7896:	2118      	movs	r1, #24
    7898:	468c      	mov	ip, r1
    789a:	44bc      	add	ip, r7
    789c:	4463      	add	r3, ip
    789e:	0021      	movs	r1, r4
    78a0:	0018      	movs	r0, r3
    78a2:	4b57      	ldr	r3, [pc, #348]	; (7a00 <_http_client_request+0x314>)
    78a4:	4798      	blx	r3
		stream_writer_send_buffer(&writer, " "HTTP_PROTO_NAME"\r\n", strlen(" "HTTP_PROTO_NAME"\r\n"));
    78a6:	495d      	ldr	r1, [pc, #372]	; (7a1c <_http_client_request+0x330>)
    78a8:	2334      	movs	r3, #52	; 0x34
    78aa:	2218      	movs	r2, #24
    78ac:	4694      	mov	ip, r2
    78ae:	44bc      	add	ip, r7
    78b0:	4463      	add	r3, ip
    78b2:	220b      	movs	r2, #11
    78b4:	0018      	movs	r0, r3
    78b6:	4b52      	ldr	r3, [pc, #328]	; (7a00 <_http_client_request+0x314>)
    78b8:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "User-Agent: ", strlen("User-agent: "));
    78ba:	4959      	ldr	r1, [pc, #356]	; (7a20 <_http_client_request+0x334>)
    78bc:	2334      	movs	r3, #52	; 0x34
    78be:	2218      	movs	r2, #24
    78c0:	4694      	mov	ip, r2
    78c2:	44bc      	add	ip, r7
    78c4:	4463      	add	r3, ip
    78c6:	220c      	movs	r2, #12
    78c8:	0018      	movs	r0, r3
    78ca:	4b4d      	ldr	r3, [pc, #308]	; (7a00 <_http_client_request+0x314>)
    78cc:	4798      	blx	r3
		stream_writer_send_buffer(&writer, (char *)module->config.user_agent, strlen(module->config.user_agent));
    78ce:	69fb      	ldr	r3, [r7, #28]
    78d0:	6e9c      	ldr	r4, [r3, #104]	; 0x68
    78d2:	69fb      	ldr	r3, [r7, #28]
    78d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    78d6:	0018      	movs	r0, r3
    78d8:	4b4f      	ldr	r3, [pc, #316]	; (7a18 <_http_client_request+0x32c>)
    78da:	4798      	blx	r3
    78dc:	0002      	movs	r2, r0
    78de:	2334      	movs	r3, #52	; 0x34
    78e0:	2118      	movs	r1, #24
    78e2:	468c      	mov	ip, r1
    78e4:	44bc      	add	ip, r7
    78e6:	4463      	add	r3, ip
    78e8:	0021      	movs	r1, r4
    78ea:	0018      	movs	r0, r3
    78ec:	4b44      	ldr	r3, [pc, #272]	; (7a00 <_http_client_request+0x314>)
    78ee:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    78f0:	494c      	ldr	r1, [pc, #304]	; (7a24 <_http_client_request+0x338>)
    78f2:	2334      	movs	r3, #52	; 0x34
    78f4:	2218      	movs	r2, #24
    78f6:	4694      	mov	ip, r2
    78f8:	44bc      	add	ip, r7
    78fa:	4463      	add	r3, ip
    78fc:	2202      	movs	r2, #2
    78fe:	0018      	movs	r0, r3
    7900:	4b3f      	ldr	r3, [pc, #252]	; (7a00 <_http_client_request+0x314>)
    7902:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Host: ", strlen("Host: "));
    7904:	4948      	ldr	r1, [pc, #288]	; (7a28 <_http_client_request+0x33c>)
    7906:	2334      	movs	r3, #52	; 0x34
    7908:	2218      	movs	r2, #24
    790a:	4694      	mov	ip, r2
    790c:	44bc      	add	ip, r7
    790e:	4463      	add	r3, ip
    7910:	2206      	movs	r2, #6
    7912:	0018      	movs	r0, r3
    7914:	4b3a      	ldr	r3, [pc, #232]	; (7a00 <_http_client_request+0x314>)
    7916:	4798      	blx	r3
		stream_writer_send_buffer(&writer, module->host, strlen(module->host));
    7918:	69fb      	ldr	r3, [r7, #28]
    791a:	1c5c      	adds	r4, r3, #1
    791c:	69fb      	ldr	r3, [r7, #28]
    791e:	3301      	adds	r3, #1
    7920:	0018      	movs	r0, r3
    7922:	4b3d      	ldr	r3, [pc, #244]	; (7a18 <_http_client_request+0x32c>)
    7924:	4798      	blx	r3
    7926:	0002      	movs	r2, r0
    7928:	2334      	movs	r3, #52	; 0x34
    792a:	2118      	movs	r1, #24
    792c:	468c      	mov	ip, r1
    792e:	44bc      	add	ip, r7
    7930:	4463      	add	r3, ip
    7932:	0021      	movs	r1, r4
    7934:	0018      	movs	r0, r3
    7936:	4b32      	ldr	r3, [pc, #200]	; (7a00 <_http_client_request+0x314>)
    7938:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    793a:	493a      	ldr	r1, [pc, #232]	; (7a24 <_http_client_request+0x338>)
    793c:	2334      	movs	r3, #52	; 0x34
    793e:	2218      	movs	r2, #24
    7940:	4694      	mov	ip, r2
    7942:	44bc      	add	ip, r7
    7944:	4463      	add	r3, ip
    7946:	2202      	movs	r2, #2
    7948:	0018      	movs	r0, r3
    794a:	4b2d      	ldr	r3, [pc, #180]	; (7a00 <_http_client_request+0x314>)
    794c:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Connection: Keep-Alive\r\n", strlen("Connection: Keep-Alive\r\n"));
    794e:	4937      	ldr	r1, [pc, #220]	; (7a2c <_http_client_request+0x340>)
    7950:	2334      	movs	r3, #52	; 0x34
    7952:	2218      	movs	r2, #24
    7954:	4694      	mov	ip, r2
    7956:	44bc      	add	ip, r7
    7958:	4463      	add	r3, ip
    795a:	2218      	movs	r2, #24
    795c:	0018      	movs	r0, r3
    795e:	4b28      	ldr	r3, [pc, #160]	; (7a00 <_http_client_request+0x314>)
    7960:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Accept-Encoding: \r\n", strlen("Accept-Encoding: \r\n"));
    7962:	4933      	ldr	r1, [pc, #204]	; (7a30 <_http_client_request+0x344>)
    7964:	2334      	movs	r3, #52	; 0x34
    7966:	2218      	movs	r2, #24
    7968:	4694      	mov	ip, r2
    796a:	44bc      	add	ip, r7
    796c:	4463      	add	r3, ip
    796e:	2213      	movs	r2, #19
    7970:	0018      	movs	r0, r3
    7972:	4b23      	ldr	r3, [pc, #140]	; (7a00 <_http_client_request+0x314>)
    7974:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Accept-Charset: utf-8\r\n", strlen("Accept-Charset: utf-8\r\n"));
    7976:	492f      	ldr	r1, [pc, #188]	; (7a34 <_http_client_request+0x348>)
    7978:	2334      	movs	r3, #52	; 0x34
    797a:	2218      	movs	r2, #24
    797c:	4694      	mov	ip, r2
    797e:	44bc      	add	ip, r7
    7980:	4463      	add	r3, ip
    7982:	2217      	movs	r2, #23
    7984:	0018      	movs	r0, r3
    7986:	4b1e      	ldr	r3, [pc, #120]	; (7a00 <_http_client_request+0x314>)
    7988:	4798      	blx	r3
		if (entity->read != NULL) {
    798a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    798c:	68db      	ldr	r3, [r3, #12]
    798e:	2b00      	cmp	r3, #0
    7990:	d100      	bne.n	7994 <_http_client_request+0x2a8>
    7992:	e089      	b.n	7aa8 <_http_client_request+0x3bc>
			if (entity->is_chunked) {
    7994:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7996:	781b      	ldrb	r3, [r3, #0]
    7998:	2b00      	cmp	r3, #0
    799a:	d00f      	beq.n	79bc <_http_client_request+0x2d0>
				module->req.content_length = -1;
    799c:	69fb      	ldr	r3, [r7, #28]
    799e:	21cc      	movs	r1, #204	; 0xcc
    79a0:	2201      	movs	r2, #1
    79a2:	4252      	negs	r2, r2
    79a4:	505a      	str	r2, [r3, r1]
				stream_writer_send_buffer(&writer, "Transfer-Encoding: chunked\r\n", strlen("Transfer-Encoding: chunked\r\n"));
    79a6:	4924      	ldr	r1, [pc, #144]	; (7a38 <_http_client_request+0x34c>)
    79a8:	2334      	movs	r3, #52	; 0x34
    79aa:	2218      	movs	r2, #24
    79ac:	4694      	mov	ip, r2
    79ae:	44bc      	add	ip, r7
    79b0:	4463      	add	r3, ip
    79b2:	221c      	movs	r2, #28
    79b4:	0018      	movs	r0, r3
    79b6:	4b12      	ldr	r3, [pc, #72]	; (7a00 <_http_client_request+0x314>)
    79b8:	4798      	blx	r3
    79ba:	e075      	b.n	7aa8 <_http_client_request+0x3bc>
			} else if(entity->get_contents_length) {
    79bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    79be:	689b      	ldr	r3, [r3, #8]
    79c0:	2b00      	cmp	r3, #0
    79c2:	d071      	beq.n	7aa8 <_http_client_request+0x3bc>
				module->req.content_length = entity->get_contents_length(entity->priv_data);
    79c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    79c6:	689a      	ldr	r2, [r3, #8]
    79c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    79ca:	695b      	ldr	r3, [r3, #20]
    79cc:	0018      	movs	r0, r3
    79ce:	4790      	blx	r2
    79d0:	0001      	movs	r1, r0
    79d2:	69fb      	ldr	r3, [r7, #28]
    79d4:	22cc      	movs	r2, #204	; 0xcc
    79d6:	5099      	str	r1, [r3, r2]
				if (module->req.content_length < 0) {
    79d8:	69fb      	ldr	r3, [r7, #28]
    79da:	22cc      	movs	r2, #204	; 0xcc
    79dc:	589b      	ldr	r3, [r3, r2]
    79de:	2b00      	cmp	r3, #0
    79e0:	da2c      	bge.n	7a3c <_http_client_request+0x350>
					module->req.content_length = 0;
    79e2:	69fb      	ldr	r3, [r7, #28]
    79e4:	22cc      	movs	r2, #204	; 0xcc
    79e6:	2100      	movs	r1, #0
    79e8:	5099      	str	r1, [r3, r2]
    79ea:	e05d      	b.n	7aa8 <_http_client_request+0x3bc>
    79ec:	00010f6c 	.word	0x00010f6c
    79f0:	0000e639 	.word	0x0000e639
    79f4:	00007665 	.word	0x00007665
    79f8:	000085b9 	.word	0x000085b9
    79fc:	00010e90 	.word	0x00010e90
    7a00:	00008639 	.word	0x00008639
    7a04:	00010e98 	.word	0x00010e98
    7a08:	00010ea0 	.word	0x00010ea0
    7a0c:	00010ea8 	.word	0x00010ea8
    7a10:	00010eb0 	.word	0x00010eb0
    7a14:	00010ebc 	.word	0x00010ebc
    7a18:	0000eb33 	.word	0x0000eb33
    7a1c:	00010ec4 	.word	0x00010ec4
    7a20:	00010ed0 	.word	0x00010ed0
    7a24:	00010ee0 	.word	0x00010ee0
    7a28:	00010ee4 	.word	0x00010ee4
    7a2c:	00010eec 	.word	0x00010eec
    7a30:	00010f08 	.word	0x00010f08
    7a34:	00010f1c 	.word	0x00010f1c
    7a38:	00010f34 	.word	0x00010f34
					sprintf(length, "%u", (unsigned int)module->req.content_length);
    7a3c:	69fb      	ldr	r3, [r7, #28]
    7a3e:	22cc      	movs	r2, #204	; 0xcc
    7a40:	589b      	ldr	r3, [r3, r2]
    7a42:	001a      	movs	r2, r3
    7a44:	49e0      	ldr	r1, [pc, #896]	; (7dc8 <_http_client_request+0x6dc>)
    7a46:	2328      	movs	r3, #40	; 0x28
    7a48:	2018      	movs	r0, #24
    7a4a:	4684      	mov	ip, r0
    7a4c:	44bc      	add	ip, r7
    7a4e:	4463      	add	r3, ip
    7a50:	0018      	movs	r0, r3
    7a52:	4bde      	ldr	r3, [pc, #888]	; (7dcc <_http_client_request+0x6e0>)
    7a54:	4798      	blx	r3
					stream_writer_send_buffer(&writer, "Content-Length: ", strlen("Content-Length: "));
    7a56:	49de      	ldr	r1, [pc, #888]	; (7dd0 <_http_client_request+0x6e4>)
    7a58:	2334      	movs	r3, #52	; 0x34
    7a5a:	2218      	movs	r2, #24
    7a5c:	4694      	mov	ip, r2
    7a5e:	44bc      	add	ip, r7
    7a60:	4463      	add	r3, ip
    7a62:	2210      	movs	r2, #16
    7a64:	0018      	movs	r0, r3
    7a66:	4bdb      	ldr	r3, [pc, #876]	; (7dd4 <_http_client_request+0x6e8>)
    7a68:	4798      	blx	r3
					stream_writer_send_buffer(&writer, length, strlen(length));
    7a6a:	2328      	movs	r3, #40	; 0x28
    7a6c:	2218      	movs	r2, #24
    7a6e:	4694      	mov	ip, r2
    7a70:	44bc      	add	ip, r7
    7a72:	4463      	add	r3, ip
    7a74:	0018      	movs	r0, r3
    7a76:	4bd8      	ldr	r3, [pc, #864]	; (7dd8 <_http_client_request+0x6ec>)
    7a78:	4798      	blx	r3
    7a7a:	0002      	movs	r2, r0
    7a7c:	2328      	movs	r3, #40	; 0x28
    7a7e:	2118      	movs	r1, #24
    7a80:	1879      	adds	r1, r7, r1
    7a82:	18c9      	adds	r1, r1, r3
    7a84:	2334      	movs	r3, #52	; 0x34
    7a86:	2018      	movs	r0, #24
    7a88:	4684      	mov	ip, r0
    7a8a:	44bc      	add	ip, r7
    7a8c:	4463      	add	r3, ip
    7a8e:	0018      	movs	r0, r3
    7a90:	4bd0      	ldr	r3, [pc, #832]	; (7dd4 <_http_client_request+0x6e8>)
    7a92:	4798      	blx	r3
					stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    7a94:	49d1      	ldr	r1, [pc, #836]	; (7ddc <_http_client_request+0x6f0>)
    7a96:	2334      	movs	r3, #52	; 0x34
    7a98:	2218      	movs	r2, #24
    7a9a:	4694      	mov	ip, r2
    7a9c:	44bc      	add	ip, r7
    7a9e:	4463      	add	r3, ip
    7aa0:	2202      	movs	r2, #2
    7aa2:	0018      	movs	r0, r3
    7aa4:	4bcb      	ldr	r3, [pc, #812]	; (7dd4 <_http_client_request+0x6e8>)
    7aa6:	4798      	blx	r3
		if (module->req.ext_header != NULL ) {
    7aa8:	69fb      	ldr	r3, [r7, #28]
    7aaa:	22d4      	movs	r2, #212	; 0xd4
    7aac:	589b      	ldr	r3, [r3, r2]
    7aae:	2b00      	cmp	r3, #0
    7ab0:	d012      	beq.n	7ad8 <_http_client_request+0x3ec>
				module->req.ext_header,
    7ab2:	69fb      	ldr	r3, [r7, #28]
    7ab4:	22d4      	movs	r2, #212	; 0xd4
    7ab6:	589c      	ldr	r4, [r3, r2]
				strlen(module->req.ext_header));
    7ab8:	69fb      	ldr	r3, [r7, #28]
    7aba:	22d4      	movs	r2, #212	; 0xd4
    7abc:	589b      	ldr	r3, [r3, r2]
			stream_writer_send_buffer(&writer,
    7abe:	0018      	movs	r0, r3
    7ac0:	4bc5      	ldr	r3, [pc, #788]	; (7dd8 <_http_client_request+0x6ec>)
    7ac2:	4798      	blx	r3
    7ac4:	0002      	movs	r2, r0
    7ac6:	2334      	movs	r3, #52	; 0x34
    7ac8:	2118      	movs	r1, #24
    7aca:	468c      	mov	ip, r1
    7acc:	44bc      	add	ip, r7
    7ace:	4463      	add	r3, ip
    7ad0:	0021      	movs	r1, r4
    7ad2:	0018      	movs	r0, r3
    7ad4:	4bbf      	ldr	r3, [pc, #764]	; (7dd4 <_http_client_request+0x6e8>)
    7ad6:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    7ad8:	49c0      	ldr	r1, [pc, #768]	; (7ddc <_http_client_request+0x6f0>)
    7ada:	2334      	movs	r3, #52	; 0x34
    7adc:	2218      	movs	r2, #24
    7ade:	4694      	mov	ip, r2
    7ae0:	44bc      	add	ip, r7
    7ae2:	4463      	add	r3, ip
    7ae4:	2202      	movs	r2, #2
    7ae6:	0018      	movs	r0, r3
    7ae8:	4bba      	ldr	r3, [pc, #744]	; (7dd4 <_http_client_request+0x6e8>)
    7aea:	4798      	blx	r3
		stream_writer_send_remain(&writer);
    7aec:	2334      	movs	r3, #52	; 0x34
    7aee:	2218      	movs	r2, #24
    7af0:	4694      	mov	ip, r2
    7af2:	44bc      	add	ip, r7
    7af4:	4463      	add	r3, ip
    7af6:	0018      	movs	r0, r3
    7af8:	4bb9      	ldr	r3, [pc, #740]	; (7de0 <_http_client_request+0x6f4>)
    7afa:	4798      	blx	r3
		module->req.state = STATE_REQ_SEND_ENTITY;
    7afc:	69fb      	ldr	r3, [r7, #28]
    7afe:	2204      	movs	r2, #4
    7b00:	66da      	str	r2, [r3, #108]	; 0x6c
		if (module->req.content_length < 0 && entity->read) {
    7b02:	69fb      	ldr	r3, [r7, #28]
    7b04:	22cc      	movs	r2, #204	; 0xcc
    7b06:	589b      	ldr	r3, [r3, r2]
    7b08:	2b00      	cmp	r3, #0
    7b0a:	db00      	blt.n	7b0e <_http_client_request+0x422>
    7b0c:	e0c6      	b.n	7c9c <_http_client_request+0x5b0>
    7b0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7b10:	68db      	ldr	r3, [r3, #12]
    7b12:	2b00      	cmp	r3, #0
    7b14:	d100      	bne.n	7b18 <_http_client_request+0x42c>
    7b16:	e0c1      	b.n	7c9c <_http_client_request+0x5b0>
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    7b18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7b1a:	68dc      	ldr	r4, [r3, #12]
    7b1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7b1e:	6958      	ldr	r0, [r3, #20]
    7b20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    7b22:	1d59      	adds	r1, r3, #5
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
    7b24:	69fb      	ldr	r3, [r7, #28]
    7b26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    7b28:	1fdd      	subs	r5, r3, #7
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
    7b2a:	69fb      	ldr	r3, [r7, #28]
    7b2c:	22d0      	movs	r2, #208	; 0xd0
    7b2e:	589b      	ldr	r3, [r3, r2]
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    7b30:	002a      	movs	r2, r5
    7b32:	47a0      	blx	r4
    7b34:	0003      	movs	r3, r0
    7b36:	677b      	str	r3, [r7, #116]	; 0x74
			if (size < 0) {
    7b38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7b3a:	2b00      	cmp	r3, #0
    7b3c:	da01      	bge.n	7b42 <_http_client_request+0x456>
				size = 0;
    7b3e:	2300      	movs	r3, #0
    7b40:	677b      	str	r3, [r7, #116]	; 0x74
			buffer[HTTP_CHUNKED_MAX_LENGTH + 1] = '\n';
    7b42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    7b44:	220a      	movs	r2, #10
    7b46:	711a      	strb	r2, [r3, #4]
			buffer[HTTP_CHUNKED_MAX_LENGTH] = '\r';
    7b48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    7b4a:	220d      	movs	r2, #13
    7b4c:	70da      	strb	r2, [r3, #3]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 2] = '\r';
    7b4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7b50:	3305      	adds	r3, #5
    7b52:	6eba      	ldr	r2, [r7, #104]	; 0x68
    7b54:	210d      	movs	r1, #13
    7b56:	54d1      	strb	r1, [r2, r3]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 3] = '\n';
    7b58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7b5a:	3306      	adds	r3, #6
    7b5c:	6eba      	ldr	r2, [r7, #104]	; 0x68
    7b5e:	210a      	movs	r1, #10
    7b60:	54d1      	strb	r1, [r2, r3]
			if (size >= 0) {
    7b62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7b64:	2b00      	cmp	r3, #0
    7b66:	db14      	blt.n	7b92 <_http_client_request+0x4a6>
				ptr = buffer + 2;
    7b68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    7b6a:	3302      	adds	r3, #2
    7b6c:	673b      	str	r3, [r7, #112]	; 0x70
				*ptr = CH_LUT[size % 16];
    7b6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7b70:	4a9c      	ldr	r2, [pc, #624]	; (7de4 <_http_client_request+0x6f8>)
    7b72:	4013      	ands	r3, r2
    7b74:	d504      	bpl.n	7b80 <_http_client_request+0x494>
    7b76:	3b01      	subs	r3, #1
    7b78:	2210      	movs	r2, #16
    7b7a:	4252      	negs	r2, r2
    7b7c:	4313      	orrs	r3, r2
    7b7e:	3301      	adds	r3, #1
    7b80:	001a      	movs	r2, r3
    7b82:	2318      	movs	r3, #24
    7b84:	2118      	movs	r1, #24
    7b86:	468c      	mov	ip, r1
    7b88:	44bc      	add	ip, r7
    7b8a:	4463      	add	r3, ip
    7b8c:	5c9a      	ldrb	r2, [r3, r2]
    7b8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    7b90:	701a      	strb	r2, [r3, #0]
			if (size >= 0x10) {
    7b92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7b94:	2b0f      	cmp	r3, #15
    7b96:	dd19      	ble.n	7bcc <_http_client_request+0x4e0>
				ptr = buffer + 1;
    7b98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    7b9a:	3301      	adds	r3, #1
    7b9c:	673b      	str	r3, [r7, #112]	; 0x70
				*ptr = CH_LUT[(size / 0x10) % 16];
    7b9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7ba0:	2b00      	cmp	r3, #0
    7ba2:	da00      	bge.n	7ba6 <_http_client_request+0x4ba>
    7ba4:	330f      	adds	r3, #15
    7ba6:	111b      	asrs	r3, r3, #4
    7ba8:	001a      	movs	r2, r3
    7baa:	4b8e      	ldr	r3, [pc, #568]	; (7de4 <_http_client_request+0x6f8>)
    7bac:	4013      	ands	r3, r2
    7bae:	d504      	bpl.n	7bba <_http_client_request+0x4ce>
    7bb0:	3b01      	subs	r3, #1
    7bb2:	2210      	movs	r2, #16
    7bb4:	4252      	negs	r2, r2
    7bb6:	4313      	orrs	r3, r2
    7bb8:	3301      	adds	r3, #1
    7bba:	001a      	movs	r2, r3
    7bbc:	2318      	movs	r3, #24
    7bbe:	2118      	movs	r1, #24
    7bc0:	468c      	mov	ip, r1
    7bc2:	44bc      	add	ip, r7
    7bc4:	4463      	add	r3, ip
    7bc6:	5c9a      	ldrb	r2, [r3, r2]
    7bc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    7bca:	701a      	strb	r2, [r3, #0]
			if (size >= 0x100) {
    7bcc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7bce:	2bff      	cmp	r3, #255	; 0xff
    7bd0:	dd18      	ble.n	7c04 <_http_client_request+0x518>
				ptr = buffer;
    7bd2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    7bd4:	673b      	str	r3, [r7, #112]	; 0x70
				*ptr = CH_LUT[(size / 0x100) % 16];
    7bd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7bd8:	2b00      	cmp	r3, #0
    7bda:	da00      	bge.n	7bde <_http_client_request+0x4f2>
    7bdc:	33ff      	adds	r3, #255	; 0xff
    7bde:	121b      	asrs	r3, r3, #8
    7be0:	001a      	movs	r2, r3
    7be2:	4b80      	ldr	r3, [pc, #512]	; (7de4 <_http_client_request+0x6f8>)
    7be4:	4013      	ands	r3, r2
    7be6:	d504      	bpl.n	7bf2 <_http_client_request+0x506>
    7be8:	3b01      	subs	r3, #1
    7bea:	2210      	movs	r2, #16
    7bec:	4252      	negs	r2, r2
    7bee:	4313      	orrs	r3, r2
    7bf0:	3301      	adds	r3, #1
    7bf2:	001a      	movs	r2, r3
    7bf4:	2318      	movs	r3, #24
    7bf6:	2118      	movs	r1, #24
    7bf8:	468c      	mov	ip, r1
    7bfa:	44bc      	add	ip, r7
    7bfc:	4463      	add	r3, ip
    7bfe:	5c9a      	ldrb	r2, [r3, r2]
    7c00:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    7c02:	701a      	strb	r2, [r3, #0]
			if ((result = send(module->sock, (void*)ptr, ptr + HTTP_CHUNKED_MAX_LENGTH - buffer + size + 4, 0)) < 0) {	
    7c04:	69fb      	ldr	r3, [r7, #28]
    7c06:	2000      	movs	r0, #0
    7c08:	5618      	ldrsb	r0, [r3, r0]
    7c0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    7c0c:	3303      	adds	r3, #3
    7c0e:	001a      	movs	r2, r3
    7c10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    7c12:	1ad3      	subs	r3, r2, r3
    7c14:	b29a      	uxth	r2, r3
    7c16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7c18:	b29b      	uxth	r3, r3
    7c1a:	18d3      	adds	r3, r2, r3
    7c1c:	b29b      	uxth	r3, r3
    7c1e:	3304      	adds	r3, #4
    7c20:	b29a      	uxth	r2, r3
    7c22:	6f39      	ldr	r1, [r7, #112]	; 0x70
    7c24:	2300      	movs	r3, #0
    7c26:	4c70      	ldr	r4, [pc, #448]	; (7de8 <_http_client_request+0x6fc>)
    7c28:	47a0      	blx	r4
    7c2a:	0003      	movs	r3, r0
    7c2c:	663b      	str	r3, [r7, #96]	; 0x60
    7c2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    7c30:	2b00      	cmp	r3, #0
    7c32:	da07      	bge.n	7c44 <_http_client_request+0x558>
				_http_client_clear_conn(module, -EIO);
    7c34:	2305      	movs	r3, #5
    7c36:	425a      	negs	r2, r3
    7c38:	69fb      	ldr	r3, [r7, #28]
    7c3a:	0011      	movs	r1, r2
    7c3c:	0018      	movs	r0, r3
    7c3e:	4b6b      	ldr	r3, [pc, #428]	; (7dec <_http_client_request+0x700>)
    7c40:	4798      	blx	r3
				return;
    7c42:	e0e0      	b.n	7e06 <_http_client_request+0x71a>
			module->req.sent_length += size;
    7c44:	69fb      	ldr	r3, [r7, #28]
    7c46:	22d0      	movs	r2, #208	; 0xd0
    7c48:	589a      	ldr	r2, [r3, r2]
    7c4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7c4c:	18d2      	adds	r2, r2, r3
    7c4e:	69fb      	ldr	r3, [r7, #28]
    7c50:	21d0      	movs	r1, #208	; 0xd0
    7c52:	505a      	str	r2, [r3, r1]
			if(size == 0) {
    7c54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7c56:	2b00      	cmp	r3, #0
    7c58:	d000      	beq.n	7c5c <_http_client_request+0x570>
    7c5a:	e0c9      	b.n	7df0 <_http_client_request+0x704>
				if (module->req.entity.close) {
    7c5c:	69fb      	ldr	r3, [r7, #28]
    7c5e:	22c0      	movs	r2, #192	; 0xc0
    7c60:	589b      	ldr	r3, [r3, r2]
    7c62:	2b00      	cmp	r3, #0
    7c64:	d007      	beq.n	7c76 <_http_client_request+0x58a>
					module->req.entity.close(module->req.entity.priv_data);
    7c66:	69fb      	ldr	r3, [r7, #28]
    7c68:	22c0      	movs	r2, #192	; 0xc0
    7c6a:	589b      	ldr	r3, [r3, r2]
    7c6c:	69fa      	ldr	r2, [r7, #28]
    7c6e:	21c4      	movs	r1, #196	; 0xc4
    7c70:	5852      	ldr	r2, [r2, r1]
    7c72:	0010      	movs	r0, r2
    7c74:	4798      	blx	r3
				module->req.state = STATE_SOCK_CONNECTED;
    7c76:	69fb      	ldr	r3, [r7, #28]
    7c78:	2202      	movs	r2, #2
    7c7a:	66da      	str	r2, [r3, #108]	; 0x6c
				if (module->cb) {
    7c7c:	69fb      	ldr	r3, [r7, #28]
    7c7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7c80:	2b00      	cmp	r3, #0
    7c82:	d100      	bne.n	7c86 <_http_client_request+0x59a>
    7c84:	e0b5      	b.n	7df2 <_http_client_request+0x706>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    7c86:	69fb      	ldr	r3, [r7, #28]
    7c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7c8a:	220c      	movs	r2, #12
    7c8c:	2118      	movs	r1, #24
    7c8e:	468c      	mov	ip, r1
    7c90:	44bc      	add	ip, r7
    7c92:	4462      	add	r2, ip
    7c94:	69f8      	ldr	r0, [r7, #28]
    7c96:	2101      	movs	r1, #1
    7c98:	4798      	blx	r3
				break;
    7c9a:	e0aa      	b.n	7df2 <_http_client_request+0x706>
		} else if (module->req.content_length > 0 && entity->read) {
    7c9c:	69fb      	ldr	r3, [r7, #28]
    7c9e:	22cc      	movs	r2, #204	; 0xcc
    7ca0:	589b      	ldr	r3, [r3, r2]
    7ca2:	2b00      	cmp	r3, #0
    7ca4:	dc00      	bgt.n	7ca8 <_http_client_request+0x5bc>
    7ca6:	e07c      	b.n	7da2 <_http_client_request+0x6b6>
    7ca8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7caa:	68db      	ldr	r3, [r3, #12]
    7cac:	2b00      	cmp	r3, #0
    7cae:	d100      	bne.n	7cb2 <_http_client_request+0x5c6>
    7cb0:	e077      	b.n	7da2 <_http_client_request+0x6b6>
			if (module->req.sent_length >= module->req.content_length) {
    7cb2:	69fb      	ldr	r3, [r7, #28]
    7cb4:	22d0      	movs	r2, #208	; 0xd0
    7cb6:	589a      	ldr	r2, [r3, r2]
    7cb8:	69fb      	ldr	r3, [r7, #28]
    7cba:	21cc      	movs	r1, #204	; 0xcc
    7cbc:	585b      	ldr	r3, [r3, r1]
    7cbe:	429a      	cmp	r2, r3
    7cc0:	db1f      	blt.n	7d02 <_http_client_request+0x616>
				if (module->req.entity.close) {
    7cc2:	69fb      	ldr	r3, [r7, #28]
    7cc4:	22c0      	movs	r2, #192	; 0xc0
    7cc6:	589b      	ldr	r3, [r3, r2]
    7cc8:	2b00      	cmp	r3, #0
    7cca:	d007      	beq.n	7cdc <_http_client_request+0x5f0>
					module->req.entity.close(module->req.entity.priv_data);
    7ccc:	69fb      	ldr	r3, [r7, #28]
    7cce:	22c0      	movs	r2, #192	; 0xc0
    7cd0:	589b      	ldr	r3, [r3, r2]
    7cd2:	69fa      	ldr	r2, [r7, #28]
    7cd4:	21c4      	movs	r1, #196	; 0xc4
    7cd6:	5852      	ldr	r2, [r2, r1]
    7cd8:	0010      	movs	r0, r2
    7cda:	4798      	blx	r3
				module->req.state = STATE_SOCK_CONNECTED;
    7cdc:	69fb      	ldr	r3, [r7, #28]
    7cde:	2202      	movs	r2, #2
    7ce0:	66da      	str	r2, [r3, #108]	; 0x6c
				if (module->cb) {
    7ce2:	69fb      	ldr	r3, [r7, #28]
    7ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7ce6:	2b00      	cmp	r3, #0
    7ce8:	d100      	bne.n	7cec <_http_client_request+0x600>
    7cea:	e084      	b.n	7df6 <_http_client_request+0x70a>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    7cec:	69fb      	ldr	r3, [r7, #28]
    7cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7cf0:	220c      	movs	r2, #12
    7cf2:	2118      	movs	r1, #24
    7cf4:	468c      	mov	ip, r1
    7cf6:	44bc      	add	ip, r7
    7cf8:	4462      	add	r2, ip
    7cfa:	69f8      	ldr	r0, [r7, #28]
    7cfc:	2101      	movs	r1, #1
    7cfe:	4798      	blx	r3
				break;
    7d00:	e079      	b.n	7df6 <_http_client_request+0x70a>
			size = entity->read(entity->priv_data, buffer, module->config.send_buffer_size, module->req.sent_length);
    7d02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7d04:	68dc      	ldr	r4, [r3, #12]
    7d06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7d08:	6958      	ldr	r0, [r3, #20]
    7d0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
    7d0c:	69fb      	ldr	r3, [r7, #28]
    7d0e:	6e5d      	ldr	r5, [r3, #100]	; 0x64
    7d10:	69fb      	ldr	r3, [r7, #28]
    7d12:	22d0      	movs	r2, #208	; 0xd0
    7d14:	589b      	ldr	r3, [r3, r2]
    7d16:	002a      	movs	r2, r5
    7d18:	47a0      	blx	r4
    7d1a:	0003      	movs	r3, r0
    7d1c:	677b      	str	r3, [r7, #116]	; 0x74
			if (size < 0) {
    7d1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7d20:	2b00      	cmp	r3, #0
    7d22:	da0d      	bge.n	7d40 <_http_client_request+0x654>
				_http_client_clear_conn(module, (size == 0)?-EBADMSG:-EIO);
    7d24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7d26:	2b00      	cmp	r3, #0
    7d28:	d102      	bne.n	7d30 <_http_client_request+0x644>
    7d2a:	234d      	movs	r3, #77	; 0x4d
    7d2c:	425b      	negs	r3, r3
    7d2e:	e001      	b.n	7d34 <_http_client_request+0x648>
    7d30:	2305      	movs	r3, #5
    7d32:	425b      	negs	r3, r3
    7d34:	69fa      	ldr	r2, [r7, #28]
    7d36:	0019      	movs	r1, r3
    7d38:	0010      	movs	r0, r2
    7d3a:	4b2c      	ldr	r3, [pc, #176]	; (7dec <_http_client_request+0x700>)
    7d3c:	4798      	blx	r3
			if (size < 0) {
    7d3e:	e057      	b.n	7df0 <_http_client_request+0x704>
				if (size > module->req.content_length - module->req.sent_length) {
    7d40:	69fb      	ldr	r3, [r7, #28]
    7d42:	22cc      	movs	r2, #204	; 0xcc
    7d44:	589a      	ldr	r2, [r3, r2]
    7d46:	69fb      	ldr	r3, [r7, #28]
    7d48:	21d0      	movs	r1, #208	; 0xd0
    7d4a:	585b      	ldr	r3, [r3, r1]
    7d4c:	1ad2      	subs	r2, r2, r3
    7d4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7d50:	429a      	cmp	r2, r3
    7d52:	da07      	bge.n	7d64 <_http_client_request+0x678>
					size = module->req.content_length - module->req.sent_length;
    7d54:	69fb      	ldr	r3, [r7, #28]
    7d56:	22cc      	movs	r2, #204	; 0xcc
    7d58:	589a      	ldr	r2, [r3, r2]
    7d5a:	69fb      	ldr	r3, [r7, #28]
    7d5c:	21d0      	movs	r1, #208	; 0xd0
    7d5e:	585b      	ldr	r3, [r3, r1]
    7d60:	1ad3      	subs	r3, r2, r3
    7d62:	677b      	str	r3, [r7, #116]	; 0x74
				if ((result = send(module->sock, (void*)buffer, size, 0)) < 0) {
    7d64:	69fb      	ldr	r3, [r7, #28]
    7d66:	2000      	movs	r0, #0
    7d68:	5618      	ldrsb	r0, [r3, r0]
    7d6a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
    7d6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7d6e:	b29a      	uxth	r2, r3
    7d70:	2300      	movs	r3, #0
    7d72:	4c1d      	ldr	r4, [pc, #116]	; (7de8 <_http_client_request+0x6fc>)
    7d74:	47a0      	blx	r4
    7d76:	0003      	movs	r3, r0
    7d78:	663b      	str	r3, [r7, #96]	; 0x60
    7d7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    7d7c:	2b00      	cmp	r3, #0
    7d7e:	da07      	bge.n	7d90 <_http_client_request+0x6a4>
					_http_client_clear_conn(module, -EIO);
    7d80:	2305      	movs	r3, #5
    7d82:	425a      	negs	r2, r3
    7d84:	69fb      	ldr	r3, [r7, #28]
    7d86:	0011      	movs	r1, r2
    7d88:	0018      	movs	r0, r3
    7d8a:	4b18      	ldr	r3, [pc, #96]	; (7dec <_http_client_request+0x700>)
    7d8c:	4798      	blx	r3
					return;
    7d8e:	e03a      	b.n	7e06 <_http_client_request+0x71a>
				module->req.sent_length += size;
    7d90:	69fb      	ldr	r3, [r7, #28]
    7d92:	22d0      	movs	r2, #208	; 0xd0
    7d94:	589a      	ldr	r2, [r3, r2]
    7d96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7d98:	18d2      	adds	r2, r2, r3
    7d9a:	69fb      	ldr	r3, [r7, #28]
    7d9c:	21d0      	movs	r1, #208	; 0xd0
    7d9e:	505a      	str	r2, [r3, r1]
			if (size < 0) {
    7da0:	e026      	b.n	7df0 <_http_client_request+0x704>
			module->req.state = STATE_SOCK_CONNECTED;
    7da2:	69fb      	ldr	r3, [r7, #28]
    7da4:	2202      	movs	r2, #2
    7da6:	66da      	str	r2, [r3, #108]	; 0x6c
			if (module->cb) {
    7da8:	69fb      	ldr	r3, [r7, #28]
    7daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7dac:	2b00      	cmp	r3, #0
    7dae:	d024      	beq.n	7dfa <_http_client_request+0x70e>
				module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    7db0:	69fb      	ldr	r3, [r7, #28]
    7db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7db4:	220c      	movs	r2, #12
    7db6:	2118      	movs	r1, #24
    7db8:	468c      	mov	ip, r1
    7dba:	44bc      	add	ip, r7
    7dbc:	4462      	add	r2, ip
    7dbe:	69f8      	ldr	r0, [r7, #28]
    7dc0:	2101      	movs	r1, #1
    7dc2:	4798      	blx	r3
			break;
    7dc4:	e019      	b.n	7dfa <_http_client_request+0x70e>
    7dc6:	46c0      	nop			; (mov r8, r8)
    7dc8:	00010f54 	.word	0x00010f54
    7dcc:	0000ea91 	.word	0x0000ea91
    7dd0:	00010f58 	.word	0x00010f58
    7dd4:	00008639 	.word	0x00008639
    7dd8:	0000eb33 	.word	0x0000eb33
    7ddc:	00010ee0 	.word	0x00010ee0
    7de0:	00008675 	.word	0x00008675
    7de4:	8000000f 	.word	0x8000000f
    7de8:	000052f9 	.word	0x000052f9
    7dec:	00007599 	.word	0x00007599
		break;
    7df0:	e004      	b.n	7dfc <_http_client_request+0x710>
				break;
    7df2:	46c0      	nop			; (mov r8, r8)
    7df4:	e002      	b.n	7dfc <_http_client_request+0x710>
				break;
    7df6:	46c0      	nop			; (mov r8, r8)
    7df8:	e000      	b.n	7dfc <_http_client_request+0x710>
			break;
    7dfa:	46c0      	nop			; (mov r8, r8)
    7dfc:	46b5      	mov	sp, r6
    7dfe:	e003      	b.n	7e08 <_http_client_request+0x71c>
		return;
    7e00:	46c0      	nop			; (mov r8, r8)
    7e02:	e000      	b.n	7e06 <_http_client_request+0x71a>
		return;
    7e04:	46c0      	nop			; (mov r8, r8)
    7e06:	46b5      	mov	sp, r6
	}
}
    7e08:	46bd      	mov	sp, r7
    7e0a:	b01f      	add	sp, #124	; 0x7c
    7e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e0e:	46c0      	nop			; (mov r8, r8)

00007e10 <_http_client_recv_packet>:

void _http_client_recv_packet(struct http_client_module *const module)
{
    7e10:	b590      	push	{r4, r7, lr}
    7e12:	b083      	sub	sp, #12
    7e14:	af00      	add	r7, sp, #0
    7e16:	6078      	str	r0, [r7, #4]
	if (module == NULL) {
    7e18:	687b      	ldr	r3, [r7, #4]
    7e1a:	2b00      	cmp	r3, #0
    7e1c:	d021      	beq.n	7e62 <_http_client_recv_packet+0x52>
		return;
	}
	
	if (module->recved_size >= module->config.recv_buffer_size) {
    7e1e:	687b      	ldr	r3, [r7, #4]
    7e20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    7e22:	687b      	ldr	r3, [r7, #4]
    7e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    7e26:	429a      	cmp	r2, r3
    7e28:	d307      	bcc.n	7e3a <_http_client_recv_packet+0x2a>
		/* Has not enough memory. */
		_http_client_clear_conn(module, -EOVERFLOW);
    7e2a:	238b      	movs	r3, #139	; 0x8b
    7e2c:	425a      	negs	r2, r3
    7e2e:	687b      	ldr	r3, [r7, #4]
    7e30:	0011      	movs	r1, r2
    7e32:	0018      	movs	r0, r3
    7e34:	4b0d      	ldr	r3, [pc, #52]	; (7e6c <_http_client_recv_packet+0x5c>)
    7e36:	4798      	blx	r3
		return;
    7e38:	e014      	b.n	7e64 <_http_client_recv_packet+0x54>
	/*
	while (recv(module->sock,
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0) != 0);
	*/
	recv(module->sock,
    7e3a:	687b      	ldr	r3, [r7, #4]
    7e3c:	2000      	movs	r0, #0
    7e3e:	5618      	ldrsb	r0, [r3, r0]
		module->config.recv_buffer + module->recved_size,
    7e40:	687b      	ldr	r3, [r7, #4]
    7e42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    7e44:	687b      	ldr	r3, [r7, #4]
    7e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7e48:	18d1      	adds	r1, r2, r3
		module->config.recv_buffer_size - module->recved_size, 0);
    7e4a:	687b      	ldr	r3, [r7, #4]
    7e4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
	recv(module->sock,
    7e4e:	b29a      	uxth	r2, r3
		module->config.recv_buffer_size - module->recved_size, 0);
    7e50:	687b      	ldr	r3, [r7, #4]
    7e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
	recv(module->sock,
    7e54:	b29b      	uxth	r3, r3
    7e56:	1ad3      	subs	r3, r2, r3
    7e58:	b29a      	uxth	r2, r3
    7e5a:	2300      	movs	r3, #0
    7e5c:	4c04      	ldr	r4, [pc, #16]	; (7e70 <_http_client_recv_packet+0x60>)
    7e5e:	47a0      	blx	r4
    7e60:	e000      	b.n	7e64 <_http_client_recv_packet+0x54>
		return;
    7e62:	46c0      	nop			; (mov r8, r8)
}
    7e64:	46bd      	mov	sp, r7
    7e66:	b003      	add	sp, #12
    7e68:	bd90      	pop	{r4, r7, pc}
    7e6a:	46c0      	nop			; (mov r8, r8)
    7e6c:	00007599 	.word	0x00007599
    7e70:	0000545d 	.word	0x0000545d

00007e74 <_http_client_recved_packet>:

void _http_client_recved_packet(struct http_client_module *const module, int read_len)
{
    7e74:	b580      	push	{r7, lr}
    7e76:	b082      	sub	sp, #8
    7e78:	af00      	add	r7, sp, #0
    7e7a:	6078      	str	r0, [r7, #4]
    7e7c:	6039      	str	r1, [r7, #0]
	module->recved_size += read_len;
    7e7e:	687b      	ldr	r3, [r7, #4]
    7e80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    7e82:	683b      	ldr	r3, [r7, #0]
    7e84:	18d2      	adds	r2, r2, r3
    7e86:	687b      	ldr	r3, [r7, #4]
    7e88:	645a      	str	r2, [r3, #68]	; 0x44
	if (module->config.timeout > 0) {
    7e8a:	687b      	ldr	r3, [r7, #4]
    7e8c:	2258      	movs	r2, #88	; 0x58
    7e8e:	5a9b      	ldrh	r3, [r3, r2]
    7e90:	2b00      	cmp	r3, #0
    7e92:	d007      	beq.n	7ea4 <_http_client_recved_packet+0x30>
		sw_timer_disable_callback(module->config.timer_inst, module->timer_id);
    7e94:	687b      	ldr	r3, [r7, #4]
    7e96:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    7e98:	687b      	ldr	r3, [r7, #4]
    7e9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7e9c:	0019      	movs	r1, r3
    7e9e:	0010      	movs	r0, r2
    7ea0:	4b06      	ldr	r3, [pc, #24]	; (7ebc <_http_client_recved_packet+0x48>)
    7ea2:	4798      	blx	r3
	}

	/* Recursive function call can be occurred overflow. */
	while(_http_client_handle_response(module) != 0);
    7ea4:	46c0      	nop			; (mov r8, r8)
    7ea6:	687b      	ldr	r3, [r7, #4]
    7ea8:	0018      	movs	r0, r3
    7eaa:	4b05      	ldr	r3, [pc, #20]	; (7ec0 <_http_client_recved_packet+0x4c>)
    7eac:	4798      	blx	r3
    7eae:	1e03      	subs	r3, r0, #0
    7eb0:	d1f9      	bne.n	7ea6 <_http_client_recved_packet+0x32>
}
    7eb2:	46c0      	nop			; (mov r8, r8)
    7eb4:	46bd      	mov	sp, r7
    7eb6:	b002      	add	sp, #8
    7eb8:	bd80      	pop	{r7, pc}
    7eba:	46c0      	nop			; (mov r8, r8)
    7ebc:	00008931 	.word	0x00008931
    7ec0:	00007ec5 	.word	0x00007ec5

00007ec4 <_http_client_handle_response>:

int _http_client_handle_response(struct http_client_module *const module)
{
    7ec4:	b580      	push	{r7, lr}
    7ec6:	b082      	sub	sp, #8
    7ec8:	af00      	add	r7, sp, #0
    7eca:	6078      	str	r0, [r7, #4]
	switch(module->resp.state) {
    7ecc:	687b      	ldr	r3, [r7, #4]
    7ece:	22d8      	movs	r2, #216	; 0xd8
    7ed0:	589b      	ldr	r3, [r3, r2]
    7ed2:	2b00      	cmp	r3, #0
    7ed4:	d002      	beq.n	7edc <_http_client_handle_response+0x18>
    7ed6:	2b01      	cmp	r3, #1
    7ed8:	d006      	beq.n	7ee8 <_http_client_handle_response+0x24>
    7eda:	e00b      	b.n	7ef4 <_http_client_handle_response+0x30>
	case STATE_PARSE_HEADER:
		return _http_client_handle_header(module);
    7edc:	687b      	ldr	r3, [r7, #4]
    7ede:	0018      	movs	r0, r3
    7ee0:	4b07      	ldr	r3, [pc, #28]	; (7f00 <_http_client_handle_response+0x3c>)
    7ee2:	4798      	blx	r3
    7ee4:	0003      	movs	r3, r0
    7ee6:	e006      	b.n	7ef6 <_http_client_handle_response+0x32>
	case STATE_PARSE_ENTITY:
		return _http_client_handle_entity(module);
    7ee8:	687b      	ldr	r3, [r7, #4]
    7eea:	0018      	movs	r0, r3
    7eec:	4b05      	ldr	r3, [pc, #20]	; (7f04 <_http_client_handle_response+0x40>)
    7eee:	4798      	blx	r3
    7ef0:	0003      	movs	r3, r0
    7ef2:	e000      	b.n	7ef6 <_http_client_handle_response+0x32>
	}
	return 0;
    7ef4:	2300      	movs	r3, #0
}
    7ef6:	0018      	movs	r0, r3
    7ef8:	46bd      	mov	sp, r7
    7efa:	b002      	add	sp, #8
    7efc:	bd80      	pop	{r7, pc}
    7efe:	46c0      	nop			; (mov r8, r8)
    7f00:	00007f09 	.word	0x00007f09
    7f04:	000083c1 	.word	0x000083c1

00007f08 <_http_client_handle_header>:

int _http_client_handle_header(struct http_client_module *const module)
{
    7f08:	b590      	push	{r4, r7, lr}
    7f0a:	b08b      	sub	sp, #44	; 0x2c
    7f0c:	af00      	add	r7, sp, #0
    7f0e:	6078      	str	r0, [r7, #4]
	/* New line character only used in this function. So variable registered in the code region. */
	static const char *new_line = "\r\n";

	//TODO : header filter

	for (ptr = module->config.recv_buffer ; ; ) {
    7f10:	687b      	ldr	r3, [r7, #4]
    7f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    7f14:	627b      	str	r3, [r7, #36]	; 0x24
		ptr_line_end = strstr(ptr, new_line);
    7f16:	4b9a      	ldr	r3, [pc, #616]	; (8180 <_http_client_handle_header+0x278>)
    7f18:	681a      	ldr	r2, [r3, #0]
    7f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7f1c:	0011      	movs	r1, r2
    7f1e:	0018      	movs	r0, r3
    7f20:	4b98      	ldr	r3, [pc, #608]	; (8184 <_http_client_handle_header+0x27c>)
    7f22:	4798      	blx	r3
    7f24:	0003      	movs	r3, r0
    7f26:	61bb      	str	r3, [r7, #24]
		if (ptr_line_end == NULL || ptr_line_end >= module->config.recv_buffer + module->recved_size) {
    7f28:	69bb      	ldr	r3, [r7, #24]
    7f2a:	2b00      	cmp	r3, #0
    7f2c:	d007      	beq.n	7f3e <_http_client_handle_header+0x36>
    7f2e:	687b      	ldr	r3, [r7, #4]
    7f30:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    7f32:	687b      	ldr	r3, [r7, #4]
    7f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7f36:	18d2      	adds	r2, r2, r3
    7f38:	69bb      	ldr	r3, [r7, #24]
    7f3a:	429a      	cmp	r2, r3
    7f3c:	d807      	bhi.n	7f4e <_http_client_handle_header+0x46>
			/* not enough buffer. */
			_http_client_move_buffer(module, ptr);
    7f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7f40:	687b      	ldr	r3, [r7, #4]
    7f42:	0011      	movs	r1, r2
    7f44:	0018      	movs	r0, r3
    7f46:	4b90      	ldr	r3, [pc, #576]	; (8188 <_http_client_handle_header+0x280>)
    7f48:	4798      	blx	r3
			return 0;
    7f4a:	2300      	movs	r3, #0
    7f4c:	e114      	b.n	8178 <_http_client_handle_header+0x270>
		}

		if (!strncmp(ptr, new_line, strlen(new_line))) {
    7f4e:	4b8c      	ldr	r3, [pc, #560]	; (8180 <_http_client_handle_header+0x278>)
    7f50:	681c      	ldr	r4, [r3, #0]
    7f52:	4b8b      	ldr	r3, [pc, #556]	; (8180 <_http_client_handle_header+0x278>)
    7f54:	681b      	ldr	r3, [r3, #0]
    7f56:	0018      	movs	r0, r3
    7f58:	4b8c      	ldr	r3, [pc, #560]	; (818c <_http_client_handle_header+0x284>)
    7f5a:	4798      	blx	r3
    7f5c:	0002      	movs	r2, r0
    7f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7f60:	0021      	movs	r1, r4
    7f62:	0018      	movs	r0, r3
    7f64:	4b8a      	ldr	r3, [pc, #552]	; (8190 <_http_client_handle_header+0x288>)
    7f66:	4798      	blx	r3
    7f68:	1e03      	subs	r3, r0, #0
    7f6a:	d15d      	bne.n	8028 <_http_client_handle_header+0x120>
			/* Move remain data to forward part of buffer. */
			_http_client_move_buffer(module, ptr + strlen(new_line));
    7f6c:	4b84      	ldr	r3, [pc, #528]	; (8180 <_http_client_handle_header+0x278>)
    7f6e:	681b      	ldr	r3, [r3, #0]
    7f70:	0018      	movs	r0, r3
    7f72:	4b86      	ldr	r3, [pc, #536]	; (818c <_http_client_handle_header+0x284>)
    7f74:	4798      	blx	r3
    7f76:	0002      	movs	r2, r0
    7f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7f7a:	189a      	adds	r2, r3, r2
    7f7c:	687b      	ldr	r3, [r7, #4]
    7f7e:	0011      	movs	r1, r2
    7f80:	0018      	movs	r0, r3
    7f82:	4b81      	ldr	r3, [pc, #516]	; (8188 <_http_client_handle_header+0x280>)
    7f84:	4798      	blx	r3

			/* Check validation first. */
			if (module->cb && module->resp.response_code) {
    7f86:	687b      	ldr	r3, [r7, #4]
    7f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7f8a:	2b00      	cmp	r3, #0
    7f8c:	d046      	beq.n	801c <_http_client_handle_header+0x114>
    7f8e:	687b      	ldr	r3, [r7, #4]
    7f90:	22e4      	movs	r2, #228	; 0xe4
    7f92:	5a9b      	ldrh	r3, [r3, r2]
    7f94:	2b00      	cmp	r3, #0
    7f96:	d041      	beq.n	801c <_http_client_handle_header+0x114>
				/* Chunked transfer */
				if (module->resp.content_length < 0) {
    7f98:	687b      	ldr	r3, [r7, #4]
    7f9a:	22dc      	movs	r2, #220	; 0xdc
    7f9c:	589b      	ldr	r3, [r3, r2]
    7f9e:	2b00      	cmp	r3, #0
    7fa0:	da19      	bge.n	7fd6 <_http_client_handle_header+0xce>
					data.recv_response.response_code = module->resp.response_code;
    7fa2:	687b      	ldr	r3, [r7, #4]
    7fa4:	22e4      	movs	r2, #228	; 0xe4
    7fa6:	5a9a      	ldrh	r2, [r3, r2]
    7fa8:	230c      	movs	r3, #12
    7faa:	18fb      	adds	r3, r7, r3
    7fac:	801a      	strh	r2, [r3, #0]
					data.recv_response.is_chunked = 1;
    7fae:	230c      	movs	r3, #12
    7fb0:	18fb      	adds	r3, r7, r3
    7fb2:	2201      	movs	r2, #1
    7fb4:	709a      	strb	r2, [r3, #2]
					module->resp.read_length = 0;
    7fb6:	687b      	ldr	r3, [r7, #4]
    7fb8:	22e0      	movs	r2, #224	; 0xe0
    7fba:	2100      	movs	r1, #0
    7fbc:	5099      	str	r1, [r3, r2]
					data.recv_response.content = NULL;
    7fbe:	230c      	movs	r3, #12
    7fc0:	18fb      	adds	r3, r7, r3
    7fc2:	2200      	movs	r2, #0
    7fc4:	609a      	str	r2, [r3, #8]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    7fc6:	687b      	ldr	r3, [r7, #4]
    7fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7fca:	220c      	movs	r2, #12
    7fcc:	18ba      	adds	r2, r7, r2
    7fce:	6878      	ldr	r0, [r7, #4]
    7fd0:	2102      	movs	r1, #2
    7fd2:	4798      	blx	r3
    7fd4:	e022      	b.n	801c <_http_client_handle_header+0x114>
				} else if (module->resp.content_length > (int)module->config.recv_buffer_size) {
    7fd6:	687b      	ldr	r3, [r7, #4]
    7fd8:	22dc      	movs	r2, #220	; 0xdc
    7fda:	589a      	ldr	r2, [r3, r2]
    7fdc:	687b      	ldr	r3, [r7, #4]
    7fde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    7fe0:	429a      	cmp	r2, r3
    7fe2:	dd1b      	ble.n	801c <_http_client_handle_header+0x114>
					/* Entity is bigger than receive buffer. Sending the buffer to user like chunked transfer. */
					data.recv_response.response_code = module->resp.response_code;
    7fe4:	687b      	ldr	r3, [r7, #4]
    7fe6:	22e4      	movs	r2, #228	; 0xe4
    7fe8:	5a9a      	ldrh	r2, [r3, r2]
    7fea:	230c      	movs	r3, #12
    7fec:	18fb      	adds	r3, r7, r3
    7fee:	801a      	strh	r2, [r3, #0]
					data.recv_response.content_length = module->resp.content_length;
    7ff0:	687b      	ldr	r3, [r7, #4]
    7ff2:	22dc      	movs	r2, #220	; 0xdc
    7ff4:	589b      	ldr	r3, [r3, r2]
    7ff6:	001a      	movs	r2, r3
    7ff8:	230c      	movs	r3, #12
    7ffa:	18fb      	adds	r3, r7, r3
    7ffc:	605a      	str	r2, [r3, #4]
					data.recv_response.content = NULL;
    7ffe:	230c      	movs	r3, #12
    8000:	18fb      	adds	r3, r7, r3
    8002:	2200      	movs	r2, #0
    8004:	609a      	str	r2, [r3, #8]
					module->resp.read_length = 0;
    8006:	687b      	ldr	r3, [r7, #4]
    8008:	22e0      	movs	r2, #224	; 0xe0
    800a:	2100      	movs	r1, #0
    800c:	5099      	str	r1, [r3, r2]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    800e:	687b      	ldr	r3, [r7, #4]
    8010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    8012:	220c      	movs	r2, #12
    8014:	18ba      	adds	r2, r7, r2
    8016:	6878      	ldr	r0, [r7, #4]
    8018:	2102      	movs	r1, #2
    801a:	4798      	blx	r3
				}
			}

			module->resp.state = STATE_PARSE_ENTITY;
    801c:	687b      	ldr	r3, [r7, #4]
    801e:	22d8      	movs	r2, #216	; 0xd8
    8020:	2101      	movs	r1, #1
    8022:	5099      	str	r1, [r3, r2]
			return 1;
    8024:	2301      	movs	r3, #1
    8026:	e0a7      	b.n	8178 <_http_client_handle_header+0x270>
		} else if (!strncmp(ptr, "Content-Length: ", strlen("Content-Length: "))) {
    8028:	495a      	ldr	r1, [pc, #360]	; (8194 <_http_client_handle_header+0x28c>)
    802a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    802c:	2210      	movs	r2, #16
    802e:	0018      	movs	r0, r3
    8030:	4b57      	ldr	r3, [pc, #348]	; (8190 <_http_client_handle_header+0x288>)
    8032:	4798      	blx	r3
    8034:	1e03      	subs	r3, r0, #0
    8036:	d109      	bne.n	804c <_http_client_handle_header+0x144>
			module->resp.content_length = atoi(ptr + strlen("Content-Length: "));
    8038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    803a:	3310      	adds	r3, #16
    803c:	0018      	movs	r0, r3
    803e:	4b56      	ldr	r3, [pc, #344]	; (8198 <_http_client_handle_header+0x290>)
    8040:	4798      	blx	r3
    8042:	0001      	movs	r1, r0
    8044:	687b      	ldr	r3, [r7, #4]
    8046:	22dc      	movs	r2, #220	; 0xdc
    8048:	5099      	str	r1, [r3, r2]
    804a:	e08b      	b.n	8164 <_http_client_handle_header+0x25c>
		} else if (!strncmp(ptr, "Transfer-Encoding: ", strlen("Transfer-Encoding: "))) {
    804c:	4953      	ldr	r1, [pc, #332]	; (819c <_http_client_handle_header+0x294>)
    804e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8050:	2213      	movs	r2, #19
    8052:	0018      	movs	r0, r3
    8054:	4b4e      	ldr	r3, [pc, #312]	; (8190 <_http_client_handle_header+0x288>)
    8056:	4798      	blx	r3
    8058:	1e03      	subs	r3, r0, #0
    805a:	d127      	bne.n	80ac <_http_client_handle_header+0x1a4>
			/* Currently does not support gzip or deflate encoding. If received this header, disconnect session immediately*/
			char *type_ptr = ptr + strlen("Transfer-Encoding: ");
    805c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    805e:	3313      	adds	r3, #19
    8060:	623b      	str	r3, [r7, #32]
			for (; ptr_line_end > type_ptr; type_ptr++) {
    8062:	e01e      	b.n	80a2 <_http_client_handle_header+0x19a>
				if (*type_ptr == ' ') {
    8064:	6a3b      	ldr	r3, [r7, #32]
    8066:	781b      	ldrb	r3, [r3, #0]
    8068:	2b20      	cmp	r3, #32
    806a:	d103      	bne.n	8074 <_http_client_handle_header+0x16c>
			for (; ptr_line_end > type_ptr; type_ptr++) {
    806c:	6a3b      	ldr	r3, [r7, #32]
    806e:	3301      	adds	r3, #1
    8070:	623b      	str	r3, [r7, #32]
    8072:	e016      	b.n	80a2 <_http_client_handle_header+0x19a>
					continue;
				} else if (*type_ptr == 'C' || *type_ptr == 'c') {
    8074:	6a3b      	ldr	r3, [r7, #32]
    8076:	781b      	ldrb	r3, [r3, #0]
    8078:	2b43      	cmp	r3, #67	; 0x43
    807a:	d003      	beq.n	8084 <_http_client_handle_header+0x17c>
    807c:	6a3b      	ldr	r3, [r7, #32]
    807e:	781b      	ldrb	r3, [r3, #0]
    8080:	2b63      	cmp	r3, #99	; 0x63
    8082:	d105      	bne.n	8090 <_http_client_handle_header+0x188>
					/* Chunked transfer */
					module->req.content_length = -1;
    8084:	687b      	ldr	r3, [r7, #4]
    8086:	21cc      	movs	r1, #204	; 0xcc
    8088:	2201      	movs	r2, #1
    808a:	4252      	negs	r2, r2
    808c:	505a      	str	r2, [r3, r1]
				} else {
					_http_client_clear_conn(module, -ENOTSUP);
					return 0;
				}
				break;
    808e:	e069      	b.n	8164 <_http_client_handle_header+0x25c>
					_http_client_clear_conn(module, -ENOTSUP);
    8090:	2386      	movs	r3, #134	; 0x86
    8092:	425a      	negs	r2, r3
    8094:	687b      	ldr	r3, [r7, #4]
    8096:	0011      	movs	r1, r2
    8098:	0018      	movs	r0, r3
    809a:	4b41      	ldr	r3, [pc, #260]	; (81a0 <_http_client_handle_header+0x298>)
    809c:	4798      	blx	r3
					return 0;
    809e:	2300      	movs	r3, #0
    80a0:	e06a      	b.n	8178 <_http_client_handle_header+0x270>
			for (; ptr_line_end > type_ptr; type_ptr++) {
    80a2:	69ba      	ldr	r2, [r7, #24]
    80a4:	6a3b      	ldr	r3, [r7, #32]
    80a6:	429a      	cmp	r2, r3
    80a8:	d8dc      	bhi.n	8064 <_http_client_handle_header+0x15c>
    80aa:	e05b      	b.n	8164 <_http_client_handle_header+0x25c>
			}
		} else if (!strncmp(ptr, "Connection: ", strlen("Connection: "))) {
    80ac:	493d      	ldr	r1, [pc, #244]	; (81a4 <_http_client_handle_header+0x29c>)
    80ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    80b0:	220c      	movs	r2, #12
    80b2:	0018      	movs	r0, r3
    80b4:	4b36      	ldr	r3, [pc, #216]	; (8190 <_http_client_handle_header+0x288>)
    80b6:	4798      	blx	r3
    80b8:	1e03      	subs	r3, r0, #0
    80ba:	d126      	bne.n	810a <_http_client_handle_header+0x202>
			char *type_ptr = ptr + strlen("Connection: ");
    80bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    80be:	330c      	adds	r3, #12
    80c0:	61fb      	str	r3, [r7, #28]
			for (; ptr_line_end > type_ptr; type_ptr++) {
    80c2:	e01d      	b.n	8100 <_http_client_handle_header+0x1f8>
				if (*type_ptr == ' ') {
    80c4:	69fb      	ldr	r3, [r7, #28]
    80c6:	781b      	ldrb	r3, [r3, #0]
    80c8:	2b20      	cmp	r3, #32
    80ca:	d103      	bne.n	80d4 <_http_client_handle_header+0x1cc>
			for (; ptr_line_end > type_ptr; type_ptr++) {
    80cc:	69fb      	ldr	r3, [r7, #28]
    80ce:	3301      	adds	r3, #1
    80d0:	61fb      	str	r3, [r7, #28]
    80d2:	e015      	b.n	8100 <_http_client_handle_header+0x1f8>
					continue;
				} else if (*type_ptr == 'K' || *type_ptr == 'k') {
    80d4:	69fb      	ldr	r3, [r7, #28]
    80d6:	781b      	ldrb	r3, [r3, #0]
    80d8:	2b4b      	cmp	r3, #75	; 0x4b
    80da:	d003      	beq.n	80e4 <_http_client_handle_header+0x1dc>
    80dc:	69fb      	ldr	r3, [r7, #28]
    80de:	781b      	ldrb	r3, [r3, #0]
    80e0:	2b6b      	cmp	r3, #107	; 0x6b
    80e2:	d106      	bne.n	80f2 <_http_client_handle_header+0x1ea>
					module->permanent = 1;
    80e4:	687b      	ldr	r3, [r7, #4]
    80e6:	2241      	movs	r2, #65	; 0x41
    80e8:	5c99      	ldrb	r1, [r3, r2]
    80ea:	2002      	movs	r0, #2
    80ec:	4301      	orrs	r1, r0
    80ee:	5499      	strb	r1, [r3, r2]
				} else {
					module->permanent = 0;
				}
				break;
    80f0:	e038      	b.n	8164 <_http_client_handle_header+0x25c>
					module->permanent = 0;
    80f2:	687b      	ldr	r3, [r7, #4]
    80f4:	2241      	movs	r2, #65	; 0x41
    80f6:	5c99      	ldrb	r1, [r3, r2]
    80f8:	2002      	movs	r0, #2
    80fa:	4381      	bics	r1, r0
    80fc:	5499      	strb	r1, [r3, r2]
				break;
    80fe:	e031      	b.n	8164 <_http_client_handle_header+0x25c>
			for (; ptr_line_end > type_ptr; type_ptr++) {
    8100:	69ba      	ldr	r2, [r7, #24]
    8102:	69fb      	ldr	r3, [r7, #28]
    8104:	429a      	cmp	r2, r3
    8106:	d8dd      	bhi.n	80c4 <_http_client_handle_header+0x1bc>
    8108:	e02c      	b.n	8164 <_http_client_handle_header+0x25c>
			}
		} else if (!strncmp(ptr, "HTTP/", 5)) {
    810a:	4927      	ldr	r1, [pc, #156]	; (81a8 <_http_client_handle_header+0x2a0>)
    810c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    810e:	2205      	movs	r2, #5
    8110:	0018      	movs	r0, r3
    8112:	4b1f      	ldr	r3, [pc, #124]	; (8190 <_http_client_handle_header+0x288>)
    8114:	4798      	blx	r3
    8116:	1e03      	subs	r3, r0, #0
    8118:	d124      	bne.n	8164 <_http_client_handle_header+0x25c>
			module->resp.response_code = atoi(ptr + 9); /* HTTP/{Ver} {Code} {Desc} : HTTP/1.1 200 OK */
    811a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    811c:	3309      	adds	r3, #9
    811e:	0018      	movs	r0, r3
    8120:	4b1d      	ldr	r3, [pc, #116]	; (8198 <_http_client_handle_header+0x290>)
    8122:	4798      	blx	r3
    8124:	0003      	movs	r3, r0
    8126:	b299      	uxth	r1, r3
    8128:	687b      	ldr	r3, [r7, #4]
    812a:	22e4      	movs	r2, #228	; 0xe4
    812c:	5299      	strh	r1, [r3, r2]
			/* Initializing the variables */
			module->resp.content_length = 0;
    812e:	687b      	ldr	r3, [r7, #4]
    8130:	22dc      	movs	r2, #220	; 0xdc
    8132:	2100      	movs	r1, #0
    8134:	5099      	str	r1, [r3, r2]
			/* persistent connection is turn on in the HTTP 1.1 or above version of protocols. */  
			if (ptr [5] > '1' || ptr[7] > '0') {
    8136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8138:	3305      	adds	r3, #5
    813a:	781b      	ldrb	r3, [r3, #0]
    813c:	2b31      	cmp	r3, #49	; 0x31
    813e:	d804      	bhi.n	814a <_http_client_handle_header+0x242>
    8140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8142:	3307      	adds	r3, #7
    8144:	781b      	ldrb	r3, [r3, #0]
    8146:	2b30      	cmp	r3, #48	; 0x30
    8148:	d906      	bls.n	8158 <_http_client_handle_header+0x250>
				module->permanent = 1;
    814a:	687b      	ldr	r3, [r7, #4]
    814c:	2241      	movs	r2, #65	; 0x41
    814e:	5c99      	ldrb	r1, [r3, r2]
    8150:	2002      	movs	r0, #2
    8152:	4301      	orrs	r1, r0
    8154:	5499      	strb	r1, [r3, r2]
    8156:	e005      	b.n	8164 <_http_client_handle_header+0x25c>
			} else {
				module->permanent = 0;
    8158:	687b      	ldr	r3, [r7, #4]
    815a:	2241      	movs	r2, #65	; 0x41
    815c:	5c99      	ldrb	r1, [r3, r2]
    815e:	2002      	movs	r0, #2
    8160:	4381      	bics	r1, r0
    8162:	5499      	strb	r1, [r3, r2]
			}
		}

		ptr = ptr_line_end + strlen(new_line);
    8164:	4b06      	ldr	r3, [pc, #24]	; (8180 <_http_client_handle_header+0x278>)
    8166:	681b      	ldr	r3, [r3, #0]
    8168:	0018      	movs	r0, r3
    816a:	4b08      	ldr	r3, [pc, #32]	; (818c <_http_client_handle_header+0x284>)
    816c:	4798      	blx	r3
    816e:	0002      	movs	r2, r0
    8170:	69bb      	ldr	r3, [r7, #24]
    8172:	189b      	adds	r3, r3, r2
    8174:	627b      	str	r3, [r7, #36]	; 0x24
		ptr_line_end = strstr(ptr, new_line);
    8176:	e6ce      	b.n	7f16 <_http_client_handle_header+0xe>
	}
}
    8178:	0018      	movs	r0, r3
    817a:	46bd      	mov	sp, r7
    817c:	b00b      	add	sp, #44	; 0x2c
    817e:	bd90      	pop	{r4, r7, pc}
    8180:	20000008 	.word	0x20000008
    8184:	0000eb63 	.word	0x0000eb63
    8188:	0000856d 	.word	0x0000856d
    818c:	0000eb33 	.word	0x0000eb33
    8190:	0000eb41 	.word	0x0000eb41
    8194:	00010f58 	.word	0x00010f58
    8198:	0000e5bd 	.word	0x0000e5bd
    819c:	00010f7c 	.word	0x00010f7c
    81a0:	00007599 	.word	0x00007599
    81a4:	00010f90 	.word	0x00010f90
    81a8:	00010fa0 	.word	0x00010fa0

000081ac <_http_client_read_chuked_entity>:

static void _http_client_read_chuked_entity(struct http_client_module *const module)
{
    81ac:	b580      	push	{r7, lr}
    81ae:	b088      	sub	sp, #32
    81b0:	af00      	add	r7, sp, #0
    81b2:	6078      	str	r0, [r7, #4]
	/* In chunked mode, read_length variable is means to remain data in the chunk. */
	union http_client_data data;
	int length = (int)module->recved_size;
    81b4:	687b      	ldr	r3, [r7, #4]
    81b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    81b8:	61fb      	str	r3, [r7, #28]
	int extension = 0;
    81ba:	2300      	movs	r3, #0
    81bc:	61bb      	str	r3, [r7, #24]
	char *buffer= module->config.recv_buffer;
    81be:	687b      	ldr	r3, [r7, #4]
    81c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    81c2:	617b      	str	r3, [r7, #20]

	do {
		if (module->resp.read_length >= 0) {
    81c4:	687b      	ldr	r3, [r7, #4]
    81c6:	22e0      	movs	r2, #224	; 0xe0
    81c8:	589b      	ldr	r3, [r3, r2]
    81ca:	2b00      	cmp	r3, #0
    81cc:	db71      	blt.n	82b2 <_http_client_read_chuked_entity+0x106>
			if (module->resp.read_length == 0) {
    81ce:	687b      	ldr	r3, [r7, #4]
    81d0:	22e0      	movs	r2, #224	; 0xe0
    81d2:	589b      	ldr	r3, [r3, r2]
    81d4:	2b00      	cmp	r3, #0
    81d6:	d134      	bne.n	8242 <_http_client_read_chuked_entity+0x96>
				/* Complete to receive the buffer. */
				module->resp.state = STATE_PARSE_HEADER;
    81d8:	687b      	ldr	r3, [r7, #4]
    81da:	22d8      	movs	r2, #216	; 0xd8
    81dc:	2100      	movs	r1, #0
    81de:	5099      	str	r1, [r3, r2]
				module->resp.response_code = 0;
    81e0:	687b      	ldr	r3, [r7, #4]
    81e2:	22e4      	movs	r2, #228	; 0xe4
    81e4:	2100      	movs	r1, #0
    81e6:	5299      	strh	r1, [r3, r2]
				data.recv_chunked_data.is_complete = 1;
    81e8:	2308      	movs	r3, #8
    81ea:	18fb      	adds	r3, r7, r3
    81ec:	2201      	movs	r2, #1
    81ee:	721a      	strb	r2, [r3, #8]
				data.recv_chunked_data.length = 0;
    81f0:	2308      	movs	r3, #8
    81f2:	18fb      	adds	r3, r7, r3
    81f4:	2200      	movs	r2, #0
    81f6:	601a      	str	r2, [r3, #0]
				data.recv_chunked_data.data = NULL;
    81f8:	2308      	movs	r3, #8
    81fa:	18fb      	adds	r3, r7, r3
    81fc:	2200      	movs	r2, #0
    81fe:	605a      	str	r2, [r3, #4]
				if (module->cb) {
    8200:	687b      	ldr	r3, [r7, #4]
    8202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    8204:	2b00      	cmp	r3, #0
    8206:	d006      	beq.n	8216 <_http_client_read_chuked_entity+0x6a>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
    8208:	687b      	ldr	r3, [r7, #4]
    820a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    820c:	2208      	movs	r2, #8
    820e:	18ba      	adds	r2, r7, r2
    8210:	6878      	ldr	r0, [r7, #4]
    8212:	2103      	movs	r1, #3
    8214:	4798      	blx	r3
				}
				if (module->permanent == 0) {
    8216:	687b      	ldr	r3, [r7, #4]
    8218:	2241      	movs	r2, #65	; 0x41
    821a:	5c9b      	ldrb	r3, [r3, r2]
    821c:	2202      	movs	r2, #2
    821e:	4013      	ands	r3, r2
    8220:	b2db      	uxtb	r3, r3
    8222:	2b00      	cmp	r3, #0
    8224:	d105      	bne.n	8232 <_http_client_read_chuked_entity+0x86>
					/* This server was not supported keep alive. */
					_http_client_clear_conn(module, 0);
    8226:	687b      	ldr	r3, [r7, #4]
    8228:	2100      	movs	r1, #0
    822a:	0018      	movs	r0, r3
    822c:	4b62      	ldr	r3, [pc, #392]	; (83b8 <_http_client_read_chuked_entity+0x20c>)
    822e:	4798      	blx	r3
					return;
    8230:	e0bf      	b.n	83b2 <_http_client_read_chuked_entity+0x206>
				}
				_http_client_move_buffer(module, buffer + 2);
    8232:	697b      	ldr	r3, [r7, #20]
    8234:	1c9a      	adds	r2, r3, #2
    8236:	687b      	ldr	r3, [r7, #4]
    8238:	0011      	movs	r1, r2
    823a:	0018      	movs	r0, r3
    823c:	4b5f      	ldr	r3, [pc, #380]	; (83bc <_http_client_read_chuked_entity+0x210>)
    823e:	4798      	blx	r3
    8240:	e0b2      	b.n	83a8 <_http_client_read_chuked_entity+0x1fc>
			} else if (module->resp.read_length <= length) {
    8242:	687b      	ldr	r3, [r7, #4]
    8244:	22e0      	movs	r2, #224	; 0xe0
    8246:	589a      	ldr	r2, [r3, r2]
    8248:	69fb      	ldr	r3, [r7, #28]
    824a:	429a      	cmp	r2, r3
    824c:	dd00      	ble.n	8250 <_http_client_read_chuked_entity+0xa4>
    824e:	e0ab      	b.n	83a8 <_http_client_read_chuked_entity+0x1fc>
				data.recv_chunked_data.length = module->resp.read_length;
    8250:	687b      	ldr	r3, [r7, #4]
    8252:	22e0      	movs	r2, #224	; 0xe0
    8254:	589b      	ldr	r3, [r3, r2]
    8256:	001a      	movs	r2, r3
    8258:	2308      	movs	r3, #8
    825a:	18fb      	adds	r3, r7, r3
    825c:	601a      	str	r2, [r3, #0]
				data.recv_chunked_data.data = buffer;
    825e:	2308      	movs	r3, #8
    8260:	18fb      	adds	r3, r7, r3
    8262:	697a      	ldr	r2, [r7, #20]
    8264:	605a      	str	r2, [r3, #4]
				data.recv_chunked_data.is_complete = 0;
    8266:	2308      	movs	r3, #8
    8268:	18fb      	adds	r3, r7, r3
    826a:	2200      	movs	r2, #0
    826c:	721a      	strb	r2, [r3, #8]

				if (module->cb) {
    826e:	687b      	ldr	r3, [r7, #4]
    8270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    8272:	2b00      	cmp	r3, #0
    8274:	d006      	beq.n	8284 <_http_client_read_chuked_entity+0xd8>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
    8276:	687b      	ldr	r3, [r7, #4]
    8278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    827a:	2208      	movs	r2, #8
    827c:	18ba      	adds	r2, r7, r2
    827e:	6878      	ldr	r0, [r7, #4]
    8280:	2103      	movs	r1, #3
    8282:	4798      	blx	r3
				}
				/* Last two character in the chunk is '\r\n'. */
				_http_client_move_buffer(module, buffer + module->resp.read_length + 2 /* sizeof newline character */);
    8284:	687b      	ldr	r3, [r7, #4]
    8286:	22e0      	movs	r2, #224	; 0xe0
    8288:	589b      	ldr	r3, [r3, r2]
    828a:	3302      	adds	r3, #2
    828c:	697a      	ldr	r2, [r7, #20]
    828e:	18d2      	adds	r2, r2, r3
    8290:	687b      	ldr	r3, [r7, #4]
    8292:	0011      	movs	r1, r2
    8294:	0018      	movs	r0, r3
    8296:	4b49      	ldr	r3, [pc, #292]	; (83bc <_http_client_read_chuked_entity+0x210>)
    8298:	4798      	blx	r3
				length = (int)module->recved_size;
    829a:	687b      	ldr	r3, [r7, #4]
    829c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    829e:	61fb      	str	r3, [r7, #28]
				buffer = module->config.recv_buffer;
    82a0:	687b      	ldr	r3, [r7, #4]
    82a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    82a4:	617b      	str	r3, [r7, #20]
				module->resp.read_length = -1;
    82a6:	687b      	ldr	r3, [r7, #4]
    82a8:	21e0      	movs	r1, #224	; 0xe0
    82aa:	2201      	movs	r2, #1
    82ac:	4252      	negs	r2, r2
    82ae:	505a      	str	r2, [r3, r1]
    82b0:	e07a      	b.n	83a8 <_http_client_read_chuked_entity+0x1fc>
			}
		} else {
			/* Read chunked length. */
			module->resp.read_length = 0;
    82b2:	687b      	ldr	r3, [r7, #4]
    82b4:	22e0      	movs	r2, #224	; 0xe0
    82b6:	2100      	movs	r1, #0
    82b8:	5099      	str	r1, [r3, r2]
			for (; length > 0; buffer++, length--) {
    82ba:	e05a      	b.n	8372 <_http_client_read_chuked_entity+0x1c6>
				if (*buffer == '\n') {
    82bc:	697b      	ldr	r3, [r7, #20]
    82be:	781b      	ldrb	r3, [r3, #0]
    82c0:	2b0a      	cmp	r3, #10
    82c2:	d106      	bne.n	82d2 <_http_client_read_chuked_entity+0x126>
					buffer++;
    82c4:	697b      	ldr	r3, [r7, #20]
    82c6:	3301      	adds	r3, #1
    82c8:	617b      	str	r3, [r7, #20]
					length--;
    82ca:	69fb      	ldr	r3, [r7, #28]
    82cc:	3b01      	subs	r3, #1
    82ce:	61fb      	str	r3, [r7, #28]
					break;
    82d0:	e052      	b.n	8378 <_http_client_read_chuked_entity+0x1cc>
				}
				if (extension != 0) {
    82d2:	69bb      	ldr	r3, [r7, #24]
    82d4:	2b00      	cmp	r3, #0
    82d6:	d145      	bne.n	8364 <_http_client_read_chuked_entity+0x1b8>
					continue;
				}
				if (*buffer >= '0' && *buffer <= '9') {
    82d8:	697b      	ldr	r3, [r7, #20]
    82da:	781b      	ldrb	r3, [r3, #0]
    82dc:	2b2f      	cmp	r3, #47	; 0x2f
    82de:	d910      	bls.n	8302 <_http_client_read_chuked_entity+0x156>
    82e0:	697b      	ldr	r3, [r7, #20]
    82e2:	781b      	ldrb	r3, [r3, #0]
    82e4:	2b39      	cmp	r3, #57	; 0x39
    82e6:	d80c      	bhi.n	8302 <_http_client_read_chuked_entity+0x156>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - '0';
    82e8:	687b      	ldr	r3, [r7, #4]
    82ea:	22e0      	movs	r2, #224	; 0xe0
    82ec:	589b      	ldr	r3, [r3, r2]
    82ee:	011b      	lsls	r3, r3, #4
    82f0:	697a      	ldr	r2, [r7, #20]
    82f2:	7812      	ldrb	r2, [r2, #0]
    82f4:	189b      	adds	r3, r3, r2
    82f6:	3b30      	subs	r3, #48	; 0x30
    82f8:	001a      	movs	r2, r3
    82fa:	687b      	ldr	r3, [r7, #4]
    82fc:	21e0      	movs	r1, #224	; 0xe0
    82fe:	505a      	str	r2, [r3, r1]
    8300:	e031      	b.n	8366 <_http_client_read_chuked_entity+0x1ba>
				} else if (*buffer >= 'a' && *buffer <= 'f') {
    8302:	697b      	ldr	r3, [r7, #20]
    8304:	781b      	ldrb	r3, [r3, #0]
    8306:	2b60      	cmp	r3, #96	; 0x60
    8308:	d910      	bls.n	832c <_http_client_read_chuked_entity+0x180>
    830a:	697b      	ldr	r3, [r7, #20]
    830c:	781b      	ldrb	r3, [r3, #0]
    830e:	2b66      	cmp	r3, #102	; 0x66
    8310:	d80c      	bhi.n	832c <_http_client_read_chuked_entity+0x180>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'a';
    8312:	687b      	ldr	r3, [r7, #4]
    8314:	22e0      	movs	r2, #224	; 0xe0
    8316:	589b      	ldr	r3, [r3, r2]
    8318:	011b      	lsls	r3, r3, #4
    831a:	697a      	ldr	r2, [r7, #20]
    831c:	7812      	ldrb	r2, [r2, #0]
    831e:	189b      	adds	r3, r3, r2
    8320:	3b61      	subs	r3, #97	; 0x61
    8322:	001a      	movs	r2, r3
    8324:	687b      	ldr	r3, [r7, #4]
    8326:	21e0      	movs	r1, #224	; 0xe0
    8328:	505a      	str	r2, [r3, r1]
    832a:	e01c      	b.n	8366 <_http_client_read_chuked_entity+0x1ba>
				} else if (*buffer >= 'A' && *buffer <= 'F') {
    832c:	697b      	ldr	r3, [r7, #20]
    832e:	781b      	ldrb	r3, [r3, #0]
    8330:	2b40      	cmp	r3, #64	; 0x40
    8332:	d910      	bls.n	8356 <_http_client_read_chuked_entity+0x1aa>
    8334:	697b      	ldr	r3, [r7, #20]
    8336:	781b      	ldrb	r3, [r3, #0]
    8338:	2b46      	cmp	r3, #70	; 0x46
    833a:	d80c      	bhi.n	8356 <_http_client_read_chuked_entity+0x1aa>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'A';
    833c:	687b      	ldr	r3, [r7, #4]
    833e:	22e0      	movs	r2, #224	; 0xe0
    8340:	589b      	ldr	r3, [r3, r2]
    8342:	011b      	lsls	r3, r3, #4
    8344:	697a      	ldr	r2, [r7, #20]
    8346:	7812      	ldrb	r2, [r2, #0]
    8348:	189b      	adds	r3, r3, r2
    834a:	3b41      	subs	r3, #65	; 0x41
    834c:	001a      	movs	r2, r3
    834e:	687b      	ldr	r3, [r7, #4]
    8350:	21e0      	movs	r1, #224	; 0xe0
    8352:	505a      	str	r2, [r3, r1]
    8354:	e007      	b.n	8366 <_http_client_read_chuked_entity+0x1ba>
				} else if (*buffer == ';') {
    8356:	697b      	ldr	r3, [r7, #20]
    8358:	781b      	ldrb	r3, [r3, #0]
    835a:	2b3b      	cmp	r3, #59	; 0x3b
    835c:	d103      	bne.n	8366 <_http_client_read_chuked_entity+0x1ba>
					extension = 1;
    835e:	2301      	movs	r3, #1
    8360:	61bb      	str	r3, [r7, #24]
    8362:	e000      	b.n	8366 <_http_client_read_chuked_entity+0x1ba>
					continue;
    8364:	46c0      	nop			; (mov r8, r8)
			for (; length > 0; buffer++, length--) {
    8366:	697b      	ldr	r3, [r7, #20]
    8368:	3301      	adds	r3, #1
    836a:	617b      	str	r3, [r7, #20]
    836c:	69fb      	ldr	r3, [r7, #28]
    836e:	3b01      	subs	r3, #1
    8370:	61fb      	str	r3, [r7, #28]
    8372:	69fb      	ldr	r3, [r7, #28]
    8374:	2b00      	cmp	r3, #0
    8376:	dca1      	bgt.n	82bc <_http_client_read_chuked_entity+0x110>
				}
			}

			if (module->resp.read_length > (int)module->config.recv_buffer_size) {
    8378:	687b      	ldr	r3, [r7, #4]
    837a:	22e0      	movs	r2, #224	; 0xe0
    837c:	589a      	ldr	r2, [r3, r2]
    837e:	687b      	ldr	r3, [r7, #4]
    8380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    8382:	429a      	cmp	r2, r3
    8384:	dd07      	ble.n	8396 <_http_client_read_chuked_entity+0x1ea>
				/* Chunked size is too big. */
				/* Through exception. */
				_http_client_clear_conn(module, -EOVERFLOW);
    8386:	238b      	movs	r3, #139	; 0x8b
    8388:	425a      	negs	r2, r3
    838a:	687b      	ldr	r3, [r7, #4]
    838c:	0011      	movs	r1, r2
    838e:	0018      	movs	r0, r3
    8390:	4b09      	ldr	r3, [pc, #36]	; (83b8 <_http_client_read_chuked_entity+0x20c>)
    8392:	4798      	blx	r3
				return;
    8394:	e00d      	b.n	83b2 <_http_client_read_chuked_entity+0x206>
			}

			if (length  == 0) {
    8396:	69fb      	ldr	r3, [r7, #28]
    8398:	2b00      	cmp	r3, #0
    839a:	d105      	bne.n	83a8 <_http_client_read_chuked_entity+0x1fc>
				/* currently not received packet yet. */
				module->resp.read_length = -1;
    839c:	687b      	ldr	r3, [r7, #4]
    839e:	21e0      	movs	r1, #224	; 0xe0
    83a0:	2201      	movs	r2, #1
    83a2:	4252      	negs	r2, r2
    83a4:	505a      	str	r2, [r3, r1]
				return;
    83a6:	e004      	b.n	83b2 <_http_client_read_chuked_entity+0x206>
			}
		}
	} while(module->recved_size > 0);
    83a8:	687b      	ldr	r3, [r7, #4]
    83aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    83ac:	2b00      	cmp	r3, #0
    83ae:	d000      	beq.n	83b2 <_http_client_read_chuked_entity+0x206>
    83b0:	e708      	b.n	81c4 <_http_client_read_chuked_entity+0x18>
}
    83b2:	46bd      	mov	sp, r7
    83b4:	b008      	add	sp, #32
    83b6:	bd80      	pop	{r7, pc}
    83b8:	00007599 	.word	0x00007599
    83bc:	0000856d 	.word	0x0000856d

000083c0 <_http_client_handle_entity>:

int _http_client_handle_entity(struct http_client_module *const module)
{
    83c0:	b580      	push	{r7, lr}
    83c2:	b086      	sub	sp, #24
    83c4:	af00      	add	r7, sp, #0
    83c6:	6078      	str	r0, [r7, #4]
	union http_client_data data;
	char *buffer = module->config.recv_buffer;
    83c8:	687b      	ldr	r3, [r7, #4]
    83ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    83cc:	617b      	str	r3, [r7, #20]

	/* If data size is lesser than buffer size, read all buffer and retransmission it to application. */
	if (module->resp.content_length >= 0 && module->resp.content_length <= (int)module->config.recv_buffer_size) {
    83ce:	687b      	ldr	r3, [r7, #4]
    83d0:	22dc      	movs	r2, #220	; 0xdc
    83d2:	589b      	ldr	r3, [r3, r2]
    83d4:	2b00      	cmp	r3, #0
    83d6:	db58      	blt.n	848a <_http_client_handle_entity+0xca>
    83d8:	687b      	ldr	r3, [r7, #4]
    83da:	22dc      	movs	r2, #220	; 0xdc
    83dc:	589a      	ldr	r2, [r3, r2]
    83de:	687b      	ldr	r3, [r7, #4]
    83e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    83e2:	429a      	cmp	r2, r3
    83e4:	dc51      	bgt.n	848a <_http_client_handle_entity+0xca>
		if ((int)module->recved_size >= module->resp.content_length) {
    83e6:	687b      	ldr	r3, [r7, #4]
    83e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    83ea:	0019      	movs	r1, r3
    83ec:	687b      	ldr	r3, [r7, #4]
    83ee:	22dc      	movs	r2, #220	; 0xdc
    83f0:	589b      	ldr	r3, [r3, r2]
    83f2:	4299      	cmp	r1, r3
    83f4:	da00      	bge.n	83f8 <_http_client_handle_entity+0x38>
    83f6:	e0a9      	b.n	854c <_http_client_handle_entity+0x18c>
			if (module->cb && module->resp.response_code) {
    83f8:	687b      	ldr	r3, [r7, #4]
    83fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    83fc:	2b00      	cmp	r3, #0
    83fe:	d020      	beq.n	8442 <_http_client_handle_entity+0x82>
    8400:	687b      	ldr	r3, [r7, #4]
    8402:	22e4      	movs	r2, #228	; 0xe4
    8404:	5a9b      	ldrh	r3, [r3, r2]
    8406:	2b00      	cmp	r3, #0
    8408:	d01b      	beq.n	8442 <_http_client_handle_entity+0x82>
				data.recv_response.response_code = module->resp.response_code;
    840a:	687b      	ldr	r3, [r7, #4]
    840c:	22e4      	movs	r2, #228	; 0xe4
    840e:	5a9a      	ldrh	r2, [r3, r2]
    8410:	2308      	movs	r3, #8
    8412:	18fb      	adds	r3, r7, r3
    8414:	801a      	strh	r2, [r3, #0]
				data.recv_response.is_chunked = 0;
    8416:	2308      	movs	r3, #8
    8418:	18fb      	adds	r3, r7, r3
    841a:	2200      	movs	r2, #0
    841c:	709a      	strb	r2, [r3, #2]
				data.recv_response.content_length = module->resp.content_length;
    841e:	687b      	ldr	r3, [r7, #4]
    8420:	22dc      	movs	r2, #220	; 0xdc
    8422:	589b      	ldr	r3, [r3, r2]
    8424:	001a      	movs	r2, r3
    8426:	2308      	movs	r3, #8
    8428:	18fb      	adds	r3, r7, r3
    842a:	605a      	str	r2, [r3, #4]
				data.recv_response.content = buffer;
    842c:	2308      	movs	r3, #8
    842e:	18fb      	adds	r3, r7, r3
    8430:	697a      	ldr	r2, [r7, #20]
    8432:	609a      	str	r2, [r3, #8]
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    8434:	687b      	ldr	r3, [r7, #4]
    8436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    8438:	2208      	movs	r2, #8
    843a:	18ba      	adds	r2, r7, r2
    843c:	6878      	ldr	r0, [r7, #4]
    843e:	2102      	movs	r1, #2
    8440:	4798      	blx	r3
			}
			module->resp.state = STATE_PARSE_HEADER;
    8442:	687b      	ldr	r3, [r7, #4]
    8444:	22d8      	movs	r2, #216	; 0xd8
    8446:	2100      	movs	r1, #0
    8448:	5099      	str	r1, [r3, r2]
			module->resp.response_code = 0;
    844a:	687b      	ldr	r3, [r7, #4]
    844c:	22e4      	movs	r2, #228	; 0xe4
    844e:	2100      	movs	r1, #0
    8450:	5299      	strh	r1, [r3, r2]
			
			if (module->permanent == 0) {
    8452:	687b      	ldr	r3, [r7, #4]
    8454:	2241      	movs	r2, #65	; 0x41
    8456:	5c9b      	ldrb	r3, [r3, r2]
    8458:	2202      	movs	r2, #2
    845a:	4013      	ands	r3, r2
    845c:	b2db      	uxtb	r3, r3
    845e:	2b00      	cmp	r3, #0
    8460:	d105      	bne.n	846e <_http_client_handle_entity+0xae>
				/* This server was not supported keep alive. */
				_http_client_clear_conn(module, 0);
    8462:	687b      	ldr	r3, [r7, #4]
    8464:	2100      	movs	r1, #0
    8466:	0018      	movs	r0, r3
    8468:	4b3b      	ldr	r3, [pc, #236]	; (8558 <_http_client_handle_entity+0x198>)
    846a:	4798      	blx	r3
		if ((int)module->recved_size >= module->resp.content_length) {
    846c:	e06e      	b.n	854c <_http_client_handle_entity+0x18c>
			} else {
				_http_client_move_buffer(module, buffer + module->resp.content_length);
    846e:	687b      	ldr	r3, [r7, #4]
    8470:	22dc      	movs	r2, #220	; 0xdc
    8472:	589b      	ldr	r3, [r3, r2]
    8474:	001a      	movs	r2, r3
    8476:	697b      	ldr	r3, [r7, #20]
    8478:	189a      	adds	r2, r3, r2
    847a:	687b      	ldr	r3, [r7, #4]
    847c:	0011      	movs	r1, r2
    847e:	0018      	movs	r0, r3
    8480:	4b36      	ldr	r3, [pc, #216]	; (855c <_http_client_handle_entity+0x19c>)
    8482:	4798      	blx	r3
				return module->recved_size;
    8484:	687b      	ldr	r3, [r7, #4]
    8486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8488:	e061      	b.n	854e <_http_client_handle_entity+0x18e>
			}
		}
		/* else, buffer was not received enough size yet. */
	} else {
		if (module->resp.content_length >= 0) {
    848a:	687b      	ldr	r3, [r7, #4]
    848c:	22dc      	movs	r2, #220	; 0xdc
    848e:	589b      	ldr	r3, [r3, r2]
    8490:	2b00      	cmp	r3, #0
    8492:	db57      	blt.n	8544 <_http_client_handle_entity+0x184>
			data.recv_chunked_data.length = module->recved_size;
    8494:	687b      	ldr	r3, [r7, #4]
    8496:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    8498:	2308      	movs	r3, #8
    849a:	18fb      	adds	r3, r7, r3
    849c:	601a      	str	r2, [r3, #0]
			data.recv_chunked_data.data = buffer;
    849e:	2308      	movs	r3, #8
    84a0:	18fb      	adds	r3, r7, r3
    84a2:	697a      	ldr	r2, [r7, #20]
    84a4:	605a      	str	r2, [r3, #4]
			module->resp.read_length += (int)module->recved_size;
    84a6:	687b      	ldr	r3, [r7, #4]
    84a8:	22e0      	movs	r2, #224	; 0xe0
    84aa:	589a      	ldr	r2, [r3, r2]
    84ac:	687b      	ldr	r3, [r7, #4]
    84ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    84b0:	18d2      	adds	r2, r2, r3
    84b2:	687b      	ldr	r3, [r7, #4]
    84b4:	21e0      	movs	r1, #224	; 0xe0
    84b6:	505a      	str	r2, [r3, r1]
			if (module->resp.content_length <= module->resp.read_length) {
    84b8:	687b      	ldr	r3, [r7, #4]
    84ba:	22dc      	movs	r2, #220	; 0xdc
    84bc:	589a      	ldr	r2, [r3, r2]
    84be:	687b      	ldr	r3, [r7, #4]
    84c0:	21e0      	movs	r1, #224	; 0xe0
    84c2:	585b      	ldr	r3, [r3, r1]
    84c4:	429a      	cmp	r2, r3
    84c6:	dc0c      	bgt.n	84e2 <_http_client_handle_entity+0x122>
				/* Complete to receive the buffer. */
				module->resp.state = STATE_PARSE_HEADER;
    84c8:	687b      	ldr	r3, [r7, #4]
    84ca:	22d8      	movs	r2, #216	; 0xd8
    84cc:	2100      	movs	r1, #0
    84ce:	5099      	str	r1, [r3, r2]
				module->resp.response_code = 0;
    84d0:	687b      	ldr	r3, [r7, #4]
    84d2:	22e4      	movs	r2, #228	; 0xe4
    84d4:	2100      	movs	r1, #0
    84d6:	5299      	strh	r1, [r3, r2]
				data.recv_chunked_data.is_complete = 1;
    84d8:	2308      	movs	r3, #8
    84da:	18fb      	adds	r3, r7, r3
    84dc:	2201      	movs	r2, #1
    84de:	721a      	strb	r2, [r3, #8]
    84e0:	e003      	b.n	84ea <_http_client_handle_entity+0x12a>
			} else {
				data.recv_chunked_data.is_complete = 0;
    84e2:	2308      	movs	r3, #8
    84e4:	18fb      	adds	r3, r7, r3
    84e6:	2200      	movs	r2, #0
    84e8:	721a      	strb	r2, [r3, #8]
			}

			if (module->cb) {
    84ea:	687b      	ldr	r3, [r7, #4]
    84ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    84ee:	2b00      	cmp	r3, #0
    84f0:	d006      	beq.n	8500 <_http_client_handle_entity+0x140>
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
    84f2:	687b      	ldr	r3, [r7, #4]
    84f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    84f6:	2208      	movs	r2, #8
    84f8:	18ba      	adds	r2, r7, r2
    84fa:	6878      	ldr	r0, [r7, #4]
    84fc:	2103      	movs	r1, #3
    84fe:	4798      	blx	r3
			}
			
			if (data.recv_chunked_data.is_complete == 1) {
    8500:	2308      	movs	r3, #8
    8502:	18fb      	adds	r3, r7, r3
    8504:	7a1b      	ldrb	r3, [r3, #8]
    8506:	2b01      	cmp	r3, #1
    8508:	d112      	bne.n	8530 <_http_client_handle_entity+0x170>
				if (module->permanent == 0) {
    850a:	687b      	ldr	r3, [r7, #4]
    850c:	2241      	movs	r2, #65	; 0x41
    850e:	5c9b      	ldrb	r3, [r3, r2]
    8510:	2202      	movs	r2, #2
    8512:	4013      	ands	r3, r2
    8514:	b2db      	uxtb	r3, r3
    8516:	2b00      	cmp	r3, #0
    8518:	d10a      	bne.n	8530 <_http_client_handle_entity+0x170>
					/* This server was not supported keep alive. */
					printf("1\r\n");
    851a:	4b11      	ldr	r3, [pc, #68]	; (8560 <_http_client_handle_entity+0x1a0>)
    851c:	0018      	movs	r0, r3
    851e:	4b11      	ldr	r3, [pc, #68]	; (8564 <_http_client_handle_entity+0x1a4>)
    8520:	4798      	blx	r3
					_http_client_clear_conn(module, 0);
    8522:	687b      	ldr	r3, [r7, #4]
    8524:	2100      	movs	r1, #0
    8526:	0018      	movs	r0, r3
    8528:	4b0b      	ldr	r3, [pc, #44]	; (8558 <_http_client_handle_entity+0x198>)
    852a:	4798      	blx	r3
					return 0;
    852c:	2300      	movs	r3, #0
    852e:	e00e      	b.n	854e <_http_client_handle_entity+0x18e>
				}
			}
			_http_client_move_buffer(module, buffer + module->recved_size);
    8530:	687b      	ldr	r3, [r7, #4]
    8532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8534:	697a      	ldr	r2, [r7, #20]
    8536:	18d2      	adds	r2, r2, r3
    8538:	687b      	ldr	r3, [r7, #4]
    853a:	0011      	movs	r1, r2
    853c:	0018      	movs	r0, r3
    853e:	4b07      	ldr	r3, [pc, #28]	; (855c <_http_client_handle_entity+0x19c>)
    8540:	4798      	blx	r3
    8542:	e003      	b.n	854c <_http_client_handle_entity+0x18c>
		} else {
			_http_client_read_chuked_entity(module);
    8544:	687b      	ldr	r3, [r7, #4]
    8546:	0018      	movs	r0, r3
    8548:	4b07      	ldr	r3, [pc, #28]	; (8568 <_http_client_handle_entity+0x1a8>)
    854a:	4798      	blx	r3
		}
	}

	return 0;
    854c:	2300      	movs	r3, #0
}
    854e:	0018      	movs	r0, r3
    8550:	46bd      	mov	sp, r7
    8552:	b006      	add	sp, #24
    8554:	bd80      	pop	{r7, pc}
    8556:	46c0      	nop			; (mov r8, r8)
    8558:	00007599 	.word	0x00007599
    855c:	0000856d 	.word	0x0000856d
    8560:	00010fa8 	.word	0x00010fa8
    8564:	0000e8ed 	.word	0x0000e8ed
    8568:	000081ad 	.word	0x000081ad

0000856c <_http_client_move_buffer>:

void _http_client_move_buffer(struct http_client_module *const module, char *base)
{
    856c:	b580      	push	{r7, lr}
    856e:	b084      	sub	sp, #16
    8570:	af00      	add	r7, sp, #0
    8572:	6078      	str	r0, [r7, #4]
    8574:	6039      	str	r1, [r7, #0]
	char *buffer = module->config.recv_buffer;
    8576:	687b      	ldr	r3, [r7, #4]
    8578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    857a:	60fb      	str	r3, [r7, #12]
	int remain = (int)module->recved_size - (int)base + (int)buffer;
    857c:	687b      	ldr	r3, [r7, #4]
    857e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8580:	001a      	movs	r2, r3
    8582:	683b      	ldr	r3, [r7, #0]
    8584:	1ad2      	subs	r2, r2, r3
    8586:	68fb      	ldr	r3, [r7, #12]
    8588:	18d3      	adds	r3, r2, r3
    858a:	60bb      	str	r3, [r7, #8]

	if (remain > 0) {
    858c:	68bb      	ldr	r3, [r7, #8]
    858e:	2b00      	cmp	r3, #0
    8590:	dd09      	ble.n	85a6 <_http_client_move_buffer+0x3a>
		memmove(buffer, base, remain);
    8592:	68ba      	ldr	r2, [r7, #8]
    8594:	6839      	ldr	r1, [r7, #0]
    8596:	68fb      	ldr	r3, [r7, #12]
    8598:	0018      	movs	r0, r3
    859a:	4b06      	ldr	r3, [pc, #24]	; (85b4 <_http_client_move_buffer+0x48>)
    859c:	4798      	blx	r3
		module->recved_size = remain;
    859e:	68ba      	ldr	r2, [r7, #8]
    85a0:	687b      	ldr	r3, [r7, #4]
    85a2:	645a      	str	r2, [r3, #68]	; 0x44
	} else {
		module->recved_size = 0;
	}
}
    85a4:	e002      	b.n	85ac <_http_client_move_buffer+0x40>
		module->recved_size = 0;
    85a6:	687b      	ldr	r3, [r7, #4]
    85a8:	2200      	movs	r2, #0
    85aa:	645a      	str	r2, [r3, #68]	; 0x44
}
    85ac:	46c0      	nop			; (mov r8, r8)
    85ae:	46bd      	mov	sp, r7
    85b0:	b004      	add	sp, #16
    85b2:	bd80      	pop	{r7, pc}
    85b4:	0000e64b 	.word	0x0000e64b

000085b8 <stream_writer_init>:
#include <asf.h>
#include <string.h>
#include "iot/stream_writer.h"

void stream_writer_init(struct stream_writer * writer, char *buffer, size_t max_length, stream_writer_write_func_t func, void *priv_data)
{
    85b8:	b580      	push	{r7, lr}
    85ba:	b084      	sub	sp, #16
    85bc:	af00      	add	r7, sp, #0
    85be:	60f8      	str	r0, [r7, #12]
    85c0:	60b9      	str	r1, [r7, #8]
    85c2:	607a      	str	r2, [r7, #4]
    85c4:	603b      	str	r3, [r7, #0]
	writer->max_size = max_length;
    85c6:	68fb      	ldr	r3, [r7, #12]
    85c8:	687a      	ldr	r2, [r7, #4]
    85ca:	601a      	str	r2, [r3, #0]
	writer->buffer = buffer;
    85cc:	68fb      	ldr	r3, [r7, #12]
    85ce:	68ba      	ldr	r2, [r7, #8]
    85d0:	611a      	str	r2, [r3, #16]
	writer->written = 0;
    85d2:	68fb      	ldr	r3, [r7, #12]
    85d4:	2200      	movs	r2, #0
    85d6:	605a      	str	r2, [r3, #4]
	writer->write_func = func;
    85d8:	68fb      	ldr	r3, [r7, #12]
    85da:	683a      	ldr	r2, [r7, #0]
    85dc:	609a      	str	r2, [r3, #8]
	writer->priv_data = priv_data;
    85de:	68fb      	ldr	r3, [r7, #12]
    85e0:	69ba      	ldr	r2, [r7, #24]
    85e2:	60da      	str	r2, [r3, #12]
}
    85e4:	46c0      	nop			; (mov r8, r8)
    85e6:	46bd      	mov	sp, r7
    85e8:	b004      	add	sp, #16
    85ea:	bd80      	pop	{r7, pc}

000085ec <stream_writer_send_8>:

void stream_writer_send_8(struct stream_writer * writer, int8_t value)
{
    85ec:	b580      	push	{r7, lr}
    85ee:	b084      	sub	sp, #16
    85f0:	af00      	add	r7, sp, #0
    85f2:	6078      	str	r0, [r7, #4]
    85f4:	000a      	movs	r2, r1
    85f6:	1cfb      	adds	r3, r7, #3
    85f8:	701a      	strb	r2, [r3, #0]
	int remain = writer->max_size - writer->written;
    85fa:	687b      	ldr	r3, [r7, #4]
    85fc:	681a      	ldr	r2, [r3, #0]
    85fe:	687b      	ldr	r3, [r7, #4]
    8600:	685b      	ldr	r3, [r3, #4]
    8602:	1ad3      	subs	r3, r2, r3
    8604:	60fb      	str	r3, [r7, #12]
	
	if (remain < 1) {
    8606:	68fb      	ldr	r3, [r7, #12]
    8608:	2b00      	cmp	r3, #0
    860a:	dc03      	bgt.n	8614 <stream_writer_send_8+0x28>
		stream_writer_send_remain(writer);
    860c:	687b      	ldr	r3, [r7, #4]
    860e:	0018      	movs	r0, r3
    8610:	4b08      	ldr	r3, [pc, #32]	; (8634 <stream_writer_send_8+0x48>)
    8612:	4798      	blx	r3
	}
	
	writer->buffer[writer->written++] = (char)value;
    8614:	687b      	ldr	r3, [r7, #4]
    8616:	6919      	ldr	r1, [r3, #16]
    8618:	687b      	ldr	r3, [r7, #4]
    861a:	685b      	ldr	r3, [r3, #4]
    861c:	1c58      	adds	r0, r3, #1
    861e:	687a      	ldr	r2, [r7, #4]
    8620:	6050      	str	r0, [r2, #4]
    8622:	18cb      	adds	r3, r1, r3
    8624:	1cfa      	adds	r2, r7, #3
    8626:	7812      	ldrb	r2, [r2, #0]
    8628:	701a      	strb	r2, [r3, #0]
}
    862a:	46c0      	nop			; (mov r8, r8)
    862c:	46bd      	mov	sp, r7
    862e:	b004      	add	sp, #16
    8630:	bd80      	pop	{r7, pc}
    8632:	46c0      	nop			; (mov r8, r8)
    8634:	00008675 	.word	0x00008675

00008638 <stream_writer_send_buffer>:
	stream_writer_send_8(writer, (value >> 16) & 0xFF);
	stream_writer_send_8(writer, (value >> 24) & 0xFF);
}

void stream_writer_send_buffer(struct stream_writer * writer, const char *buffer, size_t length)
{
    8638:	b580      	push	{r7, lr}
    863a:	b084      	sub	sp, #16
    863c:	af00      	add	r7, sp, #0
    863e:	60f8      	str	r0, [r7, #12]
    8640:	60b9      	str	r1, [r7, #8]
    8642:	607a      	str	r2, [r7, #4]
	for (; length > 0; length--, buffer++) {
    8644:	e00d      	b.n	8662 <stream_writer_send_buffer+0x2a>
		stream_writer_send_8(writer, *buffer);
    8646:	68bb      	ldr	r3, [r7, #8]
    8648:	781b      	ldrb	r3, [r3, #0]
    864a:	b25a      	sxtb	r2, r3
    864c:	68fb      	ldr	r3, [r7, #12]
    864e:	0011      	movs	r1, r2
    8650:	0018      	movs	r0, r3
    8652:	4b07      	ldr	r3, [pc, #28]	; (8670 <stream_writer_send_buffer+0x38>)
    8654:	4798      	blx	r3
	for (; length > 0; length--, buffer++) {
    8656:	687b      	ldr	r3, [r7, #4]
    8658:	3b01      	subs	r3, #1
    865a:	607b      	str	r3, [r7, #4]
    865c:	68bb      	ldr	r3, [r7, #8]
    865e:	3301      	adds	r3, #1
    8660:	60bb      	str	r3, [r7, #8]
    8662:	687b      	ldr	r3, [r7, #4]
    8664:	2b00      	cmp	r3, #0
    8666:	d1ee      	bne.n	8646 <stream_writer_send_buffer+0xe>
	}
}
    8668:	46c0      	nop			; (mov r8, r8)
    866a:	46bd      	mov	sp, r7
    866c:	b004      	add	sp, #16
    866e:	bd80      	pop	{r7, pc}
    8670:	000085ed 	.word	0x000085ed

00008674 <stream_writer_send_remain>:

void stream_writer_send_remain(struct stream_writer * writer)
{
    8674:	b590      	push	{r4, r7, lr}
    8676:	b083      	sub	sp, #12
    8678:	af00      	add	r7, sp, #0
    867a:	6078      	str	r0, [r7, #4]
	if(writer->written > 0) {
    867c:	687b      	ldr	r3, [r7, #4]
    867e:	685b      	ldr	r3, [r3, #4]
    8680:	2b00      	cmp	r3, #0
    8682:	d00c      	beq.n	869e <stream_writer_send_remain+0x2a>
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
    8684:	687b      	ldr	r3, [r7, #4]
    8686:	689c      	ldr	r4, [r3, #8]
    8688:	687b      	ldr	r3, [r7, #4]
    868a:	68d8      	ldr	r0, [r3, #12]
    868c:	687b      	ldr	r3, [r7, #4]
    868e:	6919      	ldr	r1, [r3, #16]
    8690:	687b      	ldr	r3, [r7, #4]
    8692:	685b      	ldr	r3, [r3, #4]
    8694:	001a      	movs	r2, r3
    8696:	47a0      	blx	r4
		writer->written = 0;
    8698:	687b      	ldr	r3, [r7, #4]
    869a:	2200      	movs	r2, #0
    869c:	605a      	str	r2, [r3, #4]
	}
}
    869e:	46c0      	nop			; (mov r8, r8)
    86a0:	46bd      	mov	sp, r7
    86a2:	b003      	add	sp, #12
    86a4:	bd90      	pop	{r4, r7, pc}
	...

000086a8 <system_cpu_clock_get_hz>:
{
    86a8:	b580      	push	{r7, lr}
    86aa:	af00      	add	r7, sp, #0
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
    86ac:	2000      	movs	r0, #0
    86ae:	4b05      	ldr	r3, [pc, #20]	; (86c4 <system_cpu_clock_get_hz+0x1c>)
    86b0:	4798      	blx	r3
    86b2:	0002      	movs	r2, r0
    86b4:	4b04      	ldr	r3, [pc, #16]	; (86c8 <system_cpu_clock_get_hz+0x20>)
    86b6:	7a1b      	ldrb	r3, [r3, #8]
    86b8:	b2db      	uxtb	r3, r3
    86ba:	40da      	lsrs	r2, r3
    86bc:	0013      	movs	r3, r2
}
    86be:	0018      	movs	r0, r3
    86c0:	46bd      	mov	sp, r7
    86c2:	bd80      	pop	{r7, pc}
    86c4:	0000cd51 	.word	0x0000cd51
    86c8:	40000400 	.word	0x40000400

000086cc <tcc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tcc_enable(
		const struct tcc_module *const module_inst)
{
    86cc:	b580      	push	{r7, lr}
    86ce:	b084      	sub	sp, #16
    86d0:	af00      	add	r7, sp, #0
    86d2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    86d4:	687b      	ldr	r3, [r7, #4]
    86d6:	681b      	ldr	r3, [r3, #0]
    86d8:	60fb      	str	r3, [r7, #12]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    86da:	46c0      	nop			; (mov r8, r8)
    86dc:	68fb      	ldr	r3, [r7, #12]
    86de:	689b      	ldr	r3, [r3, #8]
    86e0:	2202      	movs	r2, #2
    86e2:	4013      	ands	r3, r2
    86e4:	d1fa      	bne.n	86dc <tcc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    86e6:	68fb      	ldr	r3, [r7, #12]
    86e8:	681b      	ldr	r3, [r3, #0]
    86ea:	2202      	movs	r2, #2
    86ec:	431a      	orrs	r2, r3
    86ee:	68fb      	ldr	r3, [r7, #12]
    86f0:	601a      	str	r2, [r3, #0]
}
    86f2:	46c0      	nop			; (mov r8, r8)
    86f4:	46bd      	mov	sp, r7
    86f6:	b004      	add	sp, #16
    86f8:	bd80      	pop	{r7, pc}
	...

000086fc <sw_timer_tcc_callback>:
 *
 * \param[in] module Instance of the TCC.
 */
#if (SAMD21)
static void sw_timer_tcc_callback(struct tcc_module *const module)
{
    86fc:	b580      	push	{r7, lr}
    86fe:	b082      	sub	sp, #8
    8700:	af00      	add	r7, sp, #0
    8702:	6078      	str	r0, [r7, #4]
	sw_timer_tick++;
    8704:	4b04      	ldr	r3, [pc, #16]	; (8718 <sw_timer_tcc_callback+0x1c>)
    8706:	681b      	ldr	r3, [r3, #0]
    8708:	1c5a      	adds	r2, r3, #1
    870a:	4b03      	ldr	r3, [pc, #12]	; (8718 <sw_timer_tcc_callback+0x1c>)
    870c:	601a      	str	r2, [r3, #0]
}
    870e:	46c0      	nop			; (mov r8, r8)
    8710:	46bd      	mov	sp, r7
    8712:	b002      	add	sp, #8
    8714:	bd80      	pop	{r7, pc}
    8716:	46c0      	nop			; (mov r8, r8)
    8718:	20000238 	.word	0x20000238

0000871c <sw_timer_get_config_defaults>:
}

#endif

void sw_timer_get_config_defaults(struct sw_timer_config *const config)
{
    871c:	b580      	push	{r7, lr}
    871e:	b082      	sub	sp, #8
    8720:	af00      	add	r7, sp, #0
    8722:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->accuracy = 100;
    8724:	687b      	ldr	r3, [r7, #4]
    8726:	2264      	movs	r2, #100	; 0x64
    8728:	805a      	strh	r2, [r3, #2]
	config->tcc_dev = 0;
    872a:	687b      	ldr	r3, [r7, #4]
    872c:	2200      	movs	r2, #0
    872e:	701a      	strb	r2, [r3, #0]
	config->tcc_callback_channel = 0;
    8730:	687b      	ldr	r3, [r7, #4]
    8732:	2200      	movs	r2, #0
    8734:	705a      	strb	r2, [r3, #1]
}
    8736:	46c0      	nop			; (mov r8, r8)
    8738:	46bd      	mov	sp, r7
    873a:	b002      	add	sp, #8
    873c:	bd80      	pop	{r7, pc}
	...

00008740 <sw_timer_init>:

void sw_timer_init(struct sw_timer_module *const module_inst, struct sw_timer_config *const config)
{
    8740:	b590      	push	{r4, r7, lr}
    8742:	b0b1      	sub	sp, #196	; 0xc4
    8744:	af00      	add	r7, sp, #0
    8746:	6078      	str	r0, [r7, #4]
    8748:	6039      	str	r1, [r7, #0]
#if (SAMD21)
	struct tcc_config tcc_conf;
	struct tcc_module *tcc_module;
	Tcc *hw[] = TCC_INSTS;
    874a:	230c      	movs	r3, #12
    874c:	18fb      	adds	r3, r7, r3
    874e:	4a2e      	ldr	r2, [pc, #184]	; (8808 <sw_timer_init+0xc8>)
    8750:	ca13      	ldmia	r2!, {r0, r1, r4}
    8752:	c313      	stmia	r3!, {r0, r1, r4}
	Assert(module_inst);
	Assert(config);
	Assert(config->tcc_dev < TCC_INST_NUM);
	Assert(config->tcc_callback_channel < TCC_NUM_CHANNELS);

	module_inst->accuracy = config->accuracy;
    8754:	683b      	ldr	r3, [r7, #0]
    8756:	885b      	ldrh	r3, [r3, #2]
    8758:	001a      	movs	r2, r3
    875a:	687b      	ldr	r3, [r7, #4]
    875c:	655a      	str	r2, [r3, #84]	; 0x54
#if (SAMD21)
	/* Start the TCC module. */
	tcc_module = &module_inst->tcc_inst;
    875e:	687b      	ldr	r3, [r7, #4]
    8760:	3314      	adds	r3, #20
    8762:	22bc      	movs	r2, #188	; 0xbc
    8764:	18ba      	adds	r2, r7, r2
    8766:	6013      	str	r3, [r2, #0]
	tcc_get_config_defaults(&tcc_conf, hw[config->tcc_dev]);
    8768:	683b      	ldr	r3, [r7, #0]
    876a:	781b      	ldrb	r3, [r3, #0]
    876c:	001a      	movs	r2, r3
    876e:	230c      	movs	r3, #12
    8770:	18fb      	adds	r3, r7, r3
    8772:	0092      	lsls	r2, r2, #2
    8774:	58d2      	ldr	r2, [r2, r3]
    8776:	2318      	movs	r3, #24
    8778:	18fb      	adds	r3, r7, r3
    877a:	0011      	movs	r1, r2
    877c:	0018      	movs	r0, r3
    877e:	4b23      	ldr	r3, [pc, #140]	; (880c <sw_timer_init+0xcc>)
    8780:	4798      	blx	r3
	tcc_conf.counter.period = system_cpu_clock_get_hz() / (64 * 1000 / config->accuracy);
    8782:	4b23      	ldr	r3, [pc, #140]	; (8810 <sw_timer_init+0xd0>)
    8784:	4798      	blx	r3
    8786:	0004      	movs	r4, r0
    8788:	683b      	ldr	r3, [r7, #0]
    878a:	885b      	ldrh	r3, [r3, #2]
    878c:	001a      	movs	r2, r3
    878e:	4b21      	ldr	r3, [pc, #132]	; (8814 <sw_timer_init+0xd4>)
    8790:	0011      	movs	r1, r2
    8792:	22fa      	movs	r2, #250	; 0xfa
    8794:	0210      	lsls	r0, r2, #8
    8796:	4798      	blx	r3
    8798:	0003      	movs	r3, r0
    879a:	001a      	movs	r2, r3
    879c:	4b1e      	ldr	r3, [pc, #120]	; (8818 <sw_timer_init+0xd8>)
    879e:	0011      	movs	r1, r2
    87a0:	0020      	movs	r0, r4
    87a2:	4798      	blx	r3
    87a4:	0003      	movs	r3, r0
    87a6:	001a      	movs	r2, r3
    87a8:	2318      	movs	r3, #24
    87aa:	18fb      	adds	r3, r7, r3
    87ac:	605a      	str	r2, [r3, #4]
	tcc_conf.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
    87ae:	2318      	movs	r3, #24
    87b0:	18fb      	adds	r3, r7, r3
    87b2:	2205      	movs	r2, #5
    87b4:	72da      	strb	r2, [r3, #11]
	tcc_init(tcc_module, hw[config->tcc_dev], &tcc_conf);
    87b6:	683b      	ldr	r3, [r7, #0]
    87b8:	781b      	ldrb	r3, [r3, #0]
    87ba:	001a      	movs	r2, r3
    87bc:	230c      	movs	r3, #12
    87be:	18fb      	adds	r3, r7, r3
    87c0:	0092      	lsls	r2, r2, #2
    87c2:	58d1      	ldr	r1, [r2, r3]
    87c4:	2318      	movs	r3, #24
    87c6:	18fa      	adds	r2, r7, r3
    87c8:	23bc      	movs	r3, #188	; 0xbc
    87ca:	18fb      	adds	r3, r7, r3
    87cc:	681b      	ldr	r3, [r3, #0]
    87ce:	0018      	movs	r0, r3
    87d0:	4b12      	ldr	r3, [pc, #72]	; (881c <sw_timer_init+0xdc>)
    87d2:	4798      	blx	r3
	tcc_register_callback(tcc_module, sw_timer_tcc_callback, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    87d4:	683b      	ldr	r3, [r7, #0]
    87d6:	785b      	ldrb	r3, [r3, #1]
    87d8:	3308      	adds	r3, #8
    87da:	b2da      	uxtb	r2, r3
    87dc:	4910      	ldr	r1, [pc, #64]	; (8820 <sw_timer_init+0xe0>)
    87de:	23bc      	movs	r3, #188	; 0xbc
    87e0:	18fb      	adds	r3, r7, r3
    87e2:	681b      	ldr	r3, [r3, #0]
    87e4:	0018      	movs	r0, r3
    87e6:	4b0f      	ldr	r3, [pc, #60]	; (8824 <sw_timer_init+0xe4>)
    87e8:	4798      	blx	r3
	tcc_enable_callback(tcc_module, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    87ea:	683b      	ldr	r3, [r7, #0]
    87ec:	785b      	ldrb	r3, [r3, #1]
    87ee:	3308      	adds	r3, #8
    87f0:	b2da      	uxtb	r2, r3
    87f2:	23bc      	movs	r3, #188	; 0xbc
    87f4:	18fb      	adds	r3, r7, r3
    87f6:	681b      	ldr	r3, [r3, #0]
    87f8:	0011      	movs	r1, r2
    87fa:	0018      	movs	r0, r3
    87fc:	4b0a      	ldr	r3, [pc, #40]	; (8828 <sw_timer_init+0xe8>)
    87fe:	4798      	blx	r3

	ul_previous_time = rtt_read_timer_value(RTT);
	while (ul_previous_time == rtt_read_timer_value(RTT)) {
	}
#endif
}
    8800:	46c0      	nop			; (mov r8, r8)
    8802:	46bd      	mov	sp, r7
    8804:	b031      	add	sp, #196	; 0xc4
    8806:	bd90      	pop	{r4, r7, pc}
    8808:	00010fe8 	.word	0x00010fe8
    880c:	000061f5 	.word	0x000061f5
    8810:	000086a9 	.word	0x000086a9
    8814:	0000e391 	.word	0x0000e391
    8818:	0000e27d 	.word	0x0000e27d
    881c:	00006851 	.word	0x00006851
    8820:	000086fd 	.word	0x000086fd
    8824:	00006c69 	.word	0x00006c69
    8828:	00006ca9 	.word	0x00006ca9

0000882c <sw_timer_enable>:

void sw_timer_enable(struct sw_timer_module *const module_inst)
{
    882c:	b580      	push	{r7, lr}
    882e:	b084      	sub	sp, #16
    8830:	af00      	add	r7, sp, #0
    8832:	6078      	str	r0, [r7, #4]
	struct tcc_module *tcc_module;
#endif

	Assert(module_inst);
#if (SAMD21)
	tcc_module = &module_inst->tcc_inst;
    8834:	687b      	ldr	r3, [r7, #4]
    8836:	3314      	adds	r3, #20
    8838:	60fb      	str	r3, [r7, #12]

	tcc_enable(tcc_module);
    883a:	68fb      	ldr	r3, [r7, #12]
    883c:	0018      	movs	r0, r3
    883e:	4b03      	ldr	r3, [pc, #12]	; (884c <sw_timer_enable+0x20>)
    8840:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
#endif
}
    8842:	46c0      	nop			; (mov r8, r8)
    8844:	46bd      	mov	sp, r7
    8846:	b004      	add	sp, #16
    8848:	bd80      	pop	{r7, pc}
    884a:	46c0      	nop			; (mov r8, r8)
    884c:	000086cd 	.word	0x000086cd

00008850 <sw_timer_register_callback>:
#endif
}

int sw_timer_register_callback(struct sw_timer_module *const module_inst,
		sw_timer_callback_t callback, void *context, uint32_t period)
{
    8850:	b580      	push	{r7, lr}
    8852:	b086      	sub	sp, #24
    8854:	af00      	add	r7, sp, #0
    8856:	60f8      	str	r0, [r7, #12]
    8858:	60b9      	str	r1, [r7, #8]
    885a:	607a      	str	r2, [r7, #4]
    885c:	603b      	str	r3, [r7, #0]
	int index;
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
    885e:	2300      	movs	r3, #0
    8860:	617b      	str	r3, [r7, #20]
    8862:	e032      	b.n	88ca <sw_timer_register_callback+0x7a>
		if (module_inst->handler[index].used == 0) {
    8864:	68f9      	ldr	r1, [r7, #12]
    8866:	697a      	ldr	r2, [r7, #20]
    8868:	0013      	movs	r3, r2
    886a:	009b      	lsls	r3, r3, #2
    886c:	189b      	adds	r3, r3, r2
    886e:	009b      	lsls	r3, r3, #2
    8870:	5c5b      	ldrb	r3, [r3, r1]
    8872:	07db      	lsls	r3, r3, #31
    8874:	0fdb      	lsrs	r3, r3, #31
    8876:	b2db      	uxtb	r3, r3
    8878:	2b00      	cmp	r3, #0
    887a:	d123      	bne.n	88c4 <sw_timer_register_callback+0x74>
			handler = &module_inst->handler[index];
    887c:	697a      	ldr	r2, [r7, #20]
    887e:	0013      	movs	r3, r2
    8880:	009b      	lsls	r3, r3, #2
    8882:	189b      	adds	r3, r3, r2
    8884:	009b      	lsls	r3, r3, #2
    8886:	68fa      	ldr	r2, [r7, #12]
    8888:	18d3      	adds	r3, r2, r3
    888a:	613b      	str	r3, [r7, #16]
			handler->callback = callback;
    888c:	693b      	ldr	r3, [r7, #16]
    888e:	68ba      	ldr	r2, [r7, #8]
    8890:	605a      	str	r2, [r3, #4]
			handler->callback_enable = 0;
    8892:	693b      	ldr	r3, [r7, #16]
    8894:	781a      	ldrb	r2, [r3, #0]
    8896:	2102      	movs	r1, #2
    8898:	438a      	bics	r2, r1
    889a:	701a      	strb	r2, [r3, #0]
			handler->context = context;
    889c:	693b      	ldr	r3, [r7, #16]
    889e:	687a      	ldr	r2, [r7, #4]
    88a0:	609a      	str	r2, [r3, #8]
			handler->period = period / module_inst->accuracy;
    88a2:	68fb      	ldr	r3, [r7, #12]
    88a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    88a6:	4b0d      	ldr	r3, [pc, #52]	; (88dc <sw_timer_register_callback+0x8c>)
    88a8:	0011      	movs	r1, r2
    88aa:	6838      	ldr	r0, [r7, #0]
    88ac:	4798      	blx	r3
    88ae:	0003      	movs	r3, r0
    88b0:	001a      	movs	r2, r3
    88b2:	693b      	ldr	r3, [r7, #16]
    88b4:	60da      	str	r2, [r3, #12]
			handler->used = 1;
    88b6:	693b      	ldr	r3, [r7, #16]
    88b8:	781a      	ldrb	r2, [r3, #0]
    88ba:	2101      	movs	r1, #1
    88bc:	430a      	orrs	r2, r1
    88be:	701a      	strb	r2, [r3, #0]
			return index;
    88c0:	697b      	ldr	r3, [r7, #20]
    88c2:	e007      	b.n	88d4 <sw_timer_register_callback+0x84>
	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
    88c4:	697b      	ldr	r3, [r7, #20]
    88c6:	3301      	adds	r3, #1
    88c8:	617b      	str	r3, [r7, #20]
    88ca:	697b      	ldr	r3, [r7, #20]
    88cc:	2b00      	cmp	r3, #0
    88ce:	ddc9      	ble.n	8864 <sw_timer_register_callback+0x14>
		}
	}
	return -1;
    88d0:	2301      	movs	r3, #1
    88d2:	425b      	negs	r3, r3
}
    88d4:	0018      	movs	r0, r3
    88d6:	46bd      	mov	sp, r7
    88d8:	b006      	add	sp, #24
    88da:	bd80      	pop	{r7, pc}
    88dc:	0000e27d 	.word	0x0000e27d

000088e0 <sw_timer_enable_callback>:

	handler->used = 0;
}

void sw_timer_enable_callback(struct sw_timer_module *const module_inst, int timer_id, uint32_t delay)
{
    88e0:	b580      	push	{r7, lr}
    88e2:	b086      	sub	sp, #24
    88e4:	af00      	add	r7, sp, #0
    88e6:	60f8      	str	r0, [r7, #12]
    88e8:	60b9      	str	r1, [r7, #8]
    88ea:	607a      	str	r2, [r7, #4]
	struct sw_timer_handle *handler;

	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];
    88ec:	68ba      	ldr	r2, [r7, #8]
    88ee:	0013      	movs	r3, r2
    88f0:	009b      	lsls	r3, r3, #2
    88f2:	189b      	adds	r3, r3, r2
    88f4:	009b      	lsls	r3, r3, #2
    88f6:	68fa      	ldr	r2, [r7, #12]
    88f8:	18d3      	adds	r3, r2, r3
    88fa:	617b      	str	r3, [r7, #20]

	handler->callback_enable = 1;
    88fc:	697b      	ldr	r3, [r7, #20]
    88fe:	781a      	ldrb	r2, [r3, #0]
    8900:	2102      	movs	r1, #2
    8902:	430a      	orrs	r2, r1
    8904:	701a      	strb	r2, [r3, #0]
	handler->expire_time = sw_timer_tick + (delay / module_inst->accuracy);
    8906:	68fb      	ldr	r3, [r7, #12]
    8908:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    890a:	4b07      	ldr	r3, [pc, #28]	; (8928 <sw_timer_enable_callback+0x48>)
    890c:	0011      	movs	r1, r2
    890e:	6878      	ldr	r0, [r7, #4]
    8910:	4798      	blx	r3
    8912:	0003      	movs	r3, r0
    8914:	001a      	movs	r2, r3
    8916:	4b05      	ldr	r3, [pc, #20]	; (892c <sw_timer_enable_callback+0x4c>)
    8918:	681b      	ldr	r3, [r3, #0]
    891a:	18d2      	adds	r2, r2, r3
    891c:	697b      	ldr	r3, [r7, #20]
    891e:	611a      	str	r2, [r3, #16]
}
    8920:	46c0      	nop			; (mov r8, r8)
    8922:	46bd      	mov	sp, r7
    8924:	b006      	add	sp, #24
    8926:	bd80      	pop	{r7, pc}
    8928:	0000e27d 	.word	0x0000e27d
    892c:	20000238 	.word	0x20000238

00008930 <sw_timer_disable_callback>:

void sw_timer_disable_callback(struct sw_timer_module *const module_inst, int timer_id)
{
    8930:	b580      	push	{r7, lr}
    8932:	b084      	sub	sp, #16
    8934:	af00      	add	r7, sp, #0
    8936:	6078      	str	r0, [r7, #4]
    8938:	6039      	str	r1, [r7, #0]
	struct sw_timer_handle *handler;

	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];
    893a:	683a      	ldr	r2, [r7, #0]
    893c:	0013      	movs	r3, r2
    893e:	009b      	lsls	r3, r3, #2
    8940:	189b      	adds	r3, r3, r2
    8942:	009b      	lsls	r3, r3, #2
    8944:	687a      	ldr	r2, [r7, #4]
    8946:	18d3      	adds	r3, r2, r3
    8948:	60fb      	str	r3, [r7, #12]

	handler->callback_enable = 0;
    894a:	68fb      	ldr	r3, [r7, #12]
    894c:	781a      	ldrb	r2, [r3, #0]
    894e:	2102      	movs	r1, #2
    8950:	438a      	bics	r2, r1
    8952:	701a      	strb	r2, [r3, #0]
}
    8954:	46c0      	nop			; (mov r8, r8)
    8956:	46bd      	mov	sp, r7
    8958:	b004      	add	sp, #16
    895a:	bd80      	pop	{r7, pc}

0000895c <sw_timer_task>:

void sw_timer_task(struct sw_timer_module *const module_inst)
{
    895c:	b590      	push	{r4, r7, lr}
    895e:	b085      	sub	sp, #20
    8960:	af00      	add	r7, sp, #0
    8962:	6078      	str	r0, [r7, #4]
	int index;
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
    8964:	2300      	movs	r3, #0
    8966:	60fb      	str	r3, [r7, #12]
    8968:	e053      	b.n	8a12 <sw_timer_task+0xb6>
		if (module_inst->handler[index].used && module_inst->handler[index].callback_enable) {
    896a:	6879      	ldr	r1, [r7, #4]
    896c:	68fa      	ldr	r2, [r7, #12]
    896e:	0013      	movs	r3, r2
    8970:	009b      	lsls	r3, r3, #2
    8972:	189b      	adds	r3, r3, r2
    8974:	009b      	lsls	r3, r3, #2
    8976:	5c5b      	ldrb	r3, [r3, r1]
    8978:	07db      	lsls	r3, r3, #31
    897a:	0fdb      	lsrs	r3, r3, #31
    897c:	b2db      	uxtb	r3, r3
    897e:	2b00      	cmp	r3, #0
    8980:	d044      	beq.n	8a0c <sw_timer_task+0xb0>
    8982:	6879      	ldr	r1, [r7, #4]
    8984:	68fa      	ldr	r2, [r7, #12]
    8986:	0013      	movs	r3, r2
    8988:	009b      	lsls	r3, r3, #2
    898a:	189b      	adds	r3, r3, r2
    898c:	009b      	lsls	r3, r3, #2
    898e:	5c5b      	ldrb	r3, [r3, r1]
    8990:	079b      	lsls	r3, r3, #30
    8992:	0fdb      	lsrs	r3, r3, #31
    8994:	b2db      	uxtb	r3, r3
    8996:	2b00      	cmp	r3, #0
    8998:	d038      	beq.n	8a0c <sw_timer_task+0xb0>
			handler = &module_inst->handler[index];
    899a:	68fa      	ldr	r2, [r7, #12]
    899c:	0013      	movs	r3, r2
    899e:	009b      	lsls	r3, r3, #2
    89a0:	189b      	adds	r3, r3, r2
    89a2:	009b      	lsls	r3, r3, #2
    89a4:	687a      	ldr	r2, [r7, #4]
    89a6:	18d3      	adds	r3, r2, r3
    89a8:	60bb      	str	r3, [r7, #8]
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    89aa:	68bb      	ldr	r3, [r7, #8]
    89ac:	691a      	ldr	r2, [r3, #16]
    89ae:	4b1c      	ldr	r3, [pc, #112]	; (8a20 <sw_timer_task+0xc4>)
    89b0:	681b      	ldr	r3, [r3, #0]
    89b2:	1ad3      	subs	r3, r2, r3
    89b4:	d52a      	bpl.n	8a0c <sw_timer_task+0xb0>
    89b6:	68bb      	ldr	r3, [r7, #8]
    89b8:	781b      	ldrb	r3, [r3, #0]
    89ba:	2204      	movs	r2, #4
    89bc:	4013      	ands	r3, r2
    89be:	b2db      	uxtb	r3, r3
    89c0:	2b00      	cmp	r3, #0
    89c2:	d123      	bne.n	8a0c <sw_timer_task+0xb0>
				/* Enter critical section. */
				handler->busy = 1;
    89c4:	68bb      	ldr	r3, [r7, #8]
    89c6:	781a      	ldrb	r2, [r3, #0]
    89c8:	2104      	movs	r1, #4
    89ca:	430a      	orrs	r2, r1
    89cc:	701a      	strb	r2, [r3, #0]
				/* Timer was expired. */
				if (handler->period > 0) {
    89ce:	68bb      	ldr	r3, [r7, #8]
    89d0:	68db      	ldr	r3, [r3, #12]
    89d2:	2b00      	cmp	r3, #0
    89d4:	d007      	beq.n	89e6 <sw_timer_task+0x8a>
					handler->expire_time = sw_timer_tick + handler->period;
    89d6:	68bb      	ldr	r3, [r7, #8]
    89d8:	68da      	ldr	r2, [r3, #12]
    89da:	4b11      	ldr	r3, [pc, #68]	; (8a20 <sw_timer_task+0xc4>)
    89dc:	681b      	ldr	r3, [r3, #0]
    89de:	18d2      	adds	r2, r2, r3
    89e0:	68bb      	ldr	r3, [r7, #8]
    89e2:	611a      	str	r2, [r3, #16]
    89e4:	e004      	b.n	89f0 <sw_timer_task+0x94>
				} else {
					/* One shot. */
					handler->callback_enable = 0;
    89e6:	68bb      	ldr	r3, [r7, #8]
    89e8:	781a      	ldrb	r2, [r3, #0]
    89ea:	2102      	movs	r1, #2
    89ec:	438a      	bics	r2, r1
    89ee:	701a      	strb	r2, [r3, #0]
				}
				/* Call callback function. */
				handler->callback(module_inst, index, handler->context, handler->period);
    89f0:	68bb      	ldr	r3, [r7, #8]
    89f2:	685c      	ldr	r4, [r3, #4]
    89f4:	68bb      	ldr	r3, [r7, #8]
    89f6:	689a      	ldr	r2, [r3, #8]
    89f8:	68bb      	ldr	r3, [r7, #8]
    89fa:	68db      	ldr	r3, [r3, #12]
    89fc:	68f9      	ldr	r1, [r7, #12]
    89fe:	6878      	ldr	r0, [r7, #4]
    8a00:	47a0      	blx	r4
				/* Leave critical section. */
				handler->busy = 0;
    8a02:	68bb      	ldr	r3, [r7, #8]
    8a04:	781a      	ldrb	r2, [r3, #0]
    8a06:	2104      	movs	r1, #4
    8a08:	438a      	bics	r2, r1
    8a0a:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
    8a0c:	68fb      	ldr	r3, [r7, #12]
    8a0e:	3301      	adds	r3, #1
    8a10:	60fb      	str	r3, [r7, #12]
    8a12:	68fb      	ldr	r3, [r7, #12]
    8a14:	2b00      	cmp	r3, #0
    8a16:	dda8      	ble.n	896a <sw_timer_task+0xe>
			}
		}
	}
}
    8a18:	46c0      	nop			; (mov r8, r8)
    8a1a:	46bd      	mov	sp, r7
    8a1c:	b005      	add	sp, #20
    8a1e:	bd90      	pop	{r4, r7, pc}
    8a20:	20000238 	.word	0x20000238

00008a24 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    8a24:	b580      	push	{r7, lr}
    8a26:	b082      	sub	sp, #8
    8a28:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    8a2a:	4b10      	ldr	r3, [pc, #64]	; (8a6c <cpu_irq_enter_critical+0x48>)
    8a2c:	681b      	ldr	r3, [r3, #0]
    8a2e:	2b00      	cmp	r3, #0
    8a30:	d112      	bne.n	8a58 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    8a32:	f3ef 8310 	mrs	r3, PRIMASK
    8a36:	607b      	str	r3, [r7, #4]
  return(result);
    8a38:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    8a3a:	2b00      	cmp	r3, #0
    8a3c:	d109      	bne.n	8a52 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    8a3e:	b672      	cpsid	i
    8a40:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    8a44:	4b0a      	ldr	r3, [pc, #40]	; (8a70 <cpu_irq_enter_critical+0x4c>)
    8a46:	2200      	movs	r2, #0
    8a48:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    8a4a:	4b0a      	ldr	r3, [pc, #40]	; (8a74 <cpu_irq_enter_critical+0x50>)
    8a4c:	2201      	movs	r2, #1
    8a4e:	701a      	strb	r2, [r3, #0]
    8a50:	e002      	b.n	8a58 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    8a52:	4b08      	ldr	r3, [pc, #32]	; (8a74 <cpu_irq_enter_critical+0x50>)
    8a54:	2200      	movs	r2, #0
    8a56:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    8a58:	4b04      	ldr	r3, [pc, #16]	; (8a6c <cpu_irq_enter_critical+0x48>)
    8a5a:	681b      	ldr	r3, [r3, #0]
    8a5c:	1c5a      	adds	r2, r3, #1
    8a5e:	4b03      	ldr	r3, [pc, #12]	; (8a6c <cpu_irq_enter_critical+0x48>)
    8a60:	601a      	str	r2, [r3, #0]
}
    8a62:	46c0      	nop			; (mov r8, r8)
    8a64:	46bd      	mov	sp, r7
    8a66:	b002      	add	sp, #8
    8a68:	bd80      	pop	{r7, pc}
    8a6a:	46c0      	nop			; (mov r8, r8)
    8a6c:	2000023c 	.word	0x2000023c
    8a70:	2000000c 	.word	0x2000000c
    8a74:	20000240 	.word	0x20000240

00008a78 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    8a78:	b580      	push	{r7, lr}
    8a7a:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    8a7c:	4b0b      	ldr	r3, [pc, #44]	; (8aac <cpu_irq_leave_critical+0x34>)
    8a7e:	681b      	ldr	r3, [r3, #0]
    8a80:	1e5a      	subs	r2, r3, #1
    8a82:	4b0a      	ldr	r3, [pc, #40]	; (8aac <cpu_irq_leave_critical+0x34>)
    8a84:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    8a86:	4b09      	ldr	r3, [pc, #36]	; (8aac <cpu_irq_leave_critical+0x34>)
    8a88:	681b      	ldr	r3, [r3, #0]
    8a8a:	2b00      	cmp	r3, #0
    8a8c:	d10a      	bne.n	8aa4 <cpu_irq_leave_critical+0x2c>
    8a8e:	4b08      	ldr	r3, [pc, #32]	; (8ab0 <cpu_irq_leave_critical+0x38>)
    8a90:	781b      	ldrb	r3, [r3, #0]
    8a92:	b2db      	uxtb	r3, r3
    8a94:	2b00      	cmp	r3, #0
    8a96:	d005      	beq.n	8aa4 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    8a98:	4b06      	ldr	r3, [pc, #24]	; (8ab4 <cpu_irq_leave_critical+0x3c>)
    8a9a:	2201      	movs	r2, #1
    8a9c:	701a      	strb	r2, [r3, #0]
    8a9e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8aa2:	b662      	cpsie	i
	}
}
    8aa4:	46c0      	nop			; (mov r8, r8)
    8aa6:	46bd      	mov	sp, r7
    8aa8:	bd80      	pop	{r7, pc}
    8aaa:	46c0      	nop			; (mov r8, r8)
    8aac:	2000023c 	.word	0x2000023c
    8ab0:	20000240 	.word	0x20000240
    8ab4:	2000000c 	.word	0x2000000c

00008ab8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    8ab8:	b580      	push	{r7, lr}
    8aba:	b082      	sub	sp, #8
    8abc:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    8abe:	4b2f      	ldr	r3, [pc, #188]	; (8b7c <Reset_Handler+0xc4>)
    8ac0:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    8ac2:	4b2f      	ldr	r3, [pc, #188]	; (8b80 <Reset_Handler+0xc8>)
    8ac4:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    8ac6:	687a      	ldr	r2, [r7, #4]
    8ac8:	683b      	ldr	r3, [r7, #0]
    8aca:	429a      	cmp	r2, r3
    8acc:	d00c      	beq.n	8ae8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    8ace:	e007      	b.n	8ae0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    8ad0:	683b      	ldr	r3, [r7, #0]
    8ad2:	1d1a      	adds	r2, r3, #4
    8ad4:	603a      	str	r2, [r7, #0]
    8ad6:	687a      	ldr	r2, [r7, #4]
    8ad8:	1d11      	adds	r1, r2, #4
    8ada:	6079      	str	r1, [r7, #4]
    8adc:	6812      	ldr	r2, [r2, #0]
    8ade:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    8ae0:	683a      	ldr	r2, [r7, #0]
    8ae2:	4b28      	ldr	r3, [pc, #160]	; (8b84 <Reset_Handler+0xcc>)
    8ae4:	429a      	cmp	r2, r3
    8ae6:	d3f3      	bcc.n	8ad0 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    8ae8:	4b27      	ldr	r3, [pc, #156]	; (8b88 <Reset_Handler+0xd0>)
    8aea:	603b      	str	r3, [r7, #0]
    8aec:	e004      	b.n	8af8 <Reset_Handler+0x40>
                *pDest++ = 0;
    8aee:	683b      	ldr	r3, [r7, #0]
    8af0:	1d1a      	adds	r2, r3, #4
    8af2:	603a      	str	r2, [r7, #0]
    8af4:	2200      	movs	r2, #0
    8af6:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    8af8:	683a      	ldr	r2, [r7, #0]
    8afa:	4b24      	ldr	r3, [pc, #144]	; (8b8c <Reset_Handler+0xd4>)
    8afc:	429a      	cmp	r2, r3
    8afe:	d3f6      	bcc.n	8aee <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    8b00:	4b23      	ldr	r3, [pc, #140]	; (8b90 <Reset_Handler+0xd8>)
    8b02:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    8b04:	4b23      	ldr	r3, [pc, #140]	; (8b94 <Reset_Handler+0xdc>)
    8b06:	687a      	ldr	r2, [r7, #4]
    8b08:	21ff      	movs	r1, #255	; 0xff
    8b0a:	438a      	bics	r2, r1
    8b0c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    8b0e:	4a22      	ldr	r2, [pc, #136]	; (8b98 <Reset_Handler+0xe0>)
    8b10:	2390      	movs	r3, #144	; 0x90
    8b12:	005b      	lsls	r3, r3, #1
    8b14:	2102      	movs	r1, #2
    8b16:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    8b18:	4a20      	ldr	r2, [pc, #128]	; (8b9c <Reset_Handler+0xe4>)
    8b1a:	78d3      	ldrb	r3, [r2, #3]
    8b1c:	2103      	movs	r1, #3
    8b1e:	438b      	bics	r3, r1
    8b20:	1c19      	adds	r1, r3, #0
    8b22:	2302      	movs	r3, #2
    8b24:	430b      	orrs	r3, r1
    8b26:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    8b28:	4a1c      	ldr	r2, [pc, #112]	; (8b9c <Reset_Handler+0xe4>)
    8b2a:	78d3      	ldrb	r3, [r2, #3]
    8b2c:	210c      	movs	r1, #12
    8b2e:	438b      	bics	r3, r1
    8b30:	1c19      	adds	r1, r3, #0
    8b32:	2308      	movs	r3, #8
    8b34:	430b      	orrs	r3, r1
    8b36:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    8b38:	4a19      	ldr	r2, [pc, #100]	; (8ba0 <Reset_Handler+0xe8>)
    8b3a:	7b93      	ldrb	r3, [r2, #14]
    8b3c:	2130      	movs	r1, #48	; 0x30
    8b3e:	438b      	bics	r3, r1
    8b40:	1c19      	adds	r1, r3, #0
    8b42:	2320      	movs	r3, #32
    8b44:	430b      	orrs	r3, r1
    8b46:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    8b48:	4a15      	ldr	r2, [pc, #84]	; (8ba0 <Reset_Handler+0xe8>)
    8b4a:	7b93      	ldrb	r3, [r2, #14]
    8b4c:	210c      	movs	r1, #12
    8b4e:	438b      	bics	r3, r1
    8b50:	1c19      	adds	r1, r3, #0
    8b52:	2308      	movs	r3, #8
    8b54:	430b      	orrs	r3, r1
    8b56:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    8b58:	4a11      	ldr	r2, [pc, #68]	; (8ba0 <Reset_Handler+0xe8>)
    8b5a:	7b93      	ldrb	r3, [r2, #14]
    8b5c:	2103      	movs	r1, #3
    8b5e:	438b      	bics	r3, r1
    8b60:	1c19      	adds	r1, r3, #0
    8b62:	2302      	movs	r3, #2
    8b64:	430b      	orrs	r3, r1
    8b66:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    8b68:	4a0e      	ldr	r2, [pc, #56]	; (8ba4 <Reset_Handler+0xec>)
    8b6a:	6853      	ldr	r3, [r2, #4]
    8b6c:	2180      	movs	r1, #128	; 0x80
    8b6e:	430b      	orrs	r3, r1
    8b70:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    8b72:	4b0d      	ldr	r3, [pc, #52]	; (8ba8 <Reset_Handler+0xf0>)
    8b74:	4798      	blx	r3

        /* Branch to main function */
        main();
    8b76:	4b0d      	ldr	r3, [pc, #52]	; (8bac <Reset_Handler+0xf4>)
    8b78:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    8b7a:	e7fe      	b.n	8b7a <Reset_Handler+0xc2>
    8b7c:	0001172c 	.word	0x0001172c
    8b80:	20000000 	.word	0x20000000
    8b84:	200001e8 	.word	0x200001e8
    8b88:	200001e8 	.word	0x200001e8
    8b8c:	20000f00 	.word	0x20000f00
    8b90:	00000000 	.word	0x00000000
    8b94:	e000ed00 	.word	0xe000ed00
    8b98:	41007000 	.word	0x41007000
    8b9c:	41005000 	.word	0x41005000
    8ba0:	41004800 	.word	0x41004800
    8ba4:	41004000 	.word	0x41004000
    8ba8:	0000e5c9 	.word	0x0000e5c9
    8bac:	0000e145 	.word	0x0000e145

00008bb0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    8bb0:	b580      	push	{r7, lr}
    8bb2:	af00      	add	r7, sp, #0
        while (1) {
    8bb4:	e7fe      	b.n	8bb4 <Dummy_Handler+0x4>
	...

00008bb8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    8bb8:	b580      	push	{r7, lr}
    8bba:	b084      	sub	sp, #16
    8bbc:	af00      	add	r7, sp, #0
    8bbe:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    8bc0:	4b0a      	ldr	r3, [pc, #40]	; (8bec <_sbrk+0x34>)
    8bc2:	681b      	ldr	r3, [r3, #0]
    8bc4:	2b00      	cmp	r3, #0
    8bc6:	d102      	bne.n	8bce <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    8bc8:	4b08      	ldr	r3, [pc, #32]	; (8bec <_sbrk+0x34>)
    8bca:	4a09      	ldr	r2, [pc, #36]	; (8bf0 <_sbrk+0x38>)
    8bcc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    8bce:	4b07      	ldr	r3, [pc, #28]	; (8bec <_sbrk+0x34>)
    8bd0:	681b      	ldr	r3, [r3, #0]
    8bd2:	60fb      	str	r3, [r7, #12]

	heap += incr;
    8bd4:	4b05      	ldr	r3, [pc, #20]	; (8bec <_sbrk+0x34>)
    8bd6:	681a      	ldr	r2, [r3, #0]
    8bd8:	687b      	ldr	r3, [r7, #4]
    8bda:	18d2      	adds	r2, r2, r3
    8bdc:	4b03      	ldr	r3, [pc, #12]	; (8bec <_sbrk+0x34>)
    8bde:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    8be0:	68fb      	ldr	r3, [r7, #12]
}
    8be2:	0018      	movs	r0, r3
    8be4:	46bd      	mov	sp, r7
    8be6:	b004      	add	sp, #16
    8be8:	bd80      	pop	{r7, pc}
    8bea:	46c0      	nop			; (mov r8, r8)
    8bec:	20000244 	.word	0x20000244
    8bf0:	20002f00 	.word	0x20002f00

00008bf4 <_close>:
{
	return -1;
}

extern int _close(int file)
{
    8bf4:	b580      	push	{r7, lr}
    8bf6:	b082      	sub	sp, #8
    8bf8:	af00      	add	r7, sp, #0
    8bfa:	6078      	str	r0, [r7, #4]
	return -1;
    8bfc:	2301      	movs	r3, #1
    8bfe:	425b      	negs	r3, r3
}
    8c00:	0018      	movs	r0, r3
    8c02:	46bd      	mov	sp, r7
    8c04:	b002      	add	sp, #8
    8c06:	bd80      	pop	{r7, pc}

00008c08 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
    8c08:	b580      	push	{r7, lr}
    8c0a:	b082      	sub	sp, #8
    8c0c:	af00      	add	r7, sp, #0
    8c0e:	6078      	str	r0, [r7, #4]
    8c10:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
    8c12:	683b      	ldr	r3, [r7, #0]
    8c14:	2280      	movs	r2, #128	; 0x80
    8c16:	0192      	lsls	r2, r2, #6
    8c18:	605a      	str	r2, [r3, #4]

	return 0;
    8c1a:	2300      	movs	r3, #0
}
    8c1c:	0018      	movs	r0, r3
    8c1e:	46bd      	mov	sp, r7
    8c20:	b002      	add	sp, #8
    8c22:	bd80      	pop	{r7, pc}

00008c24 <_isatty>:

extern int _isatty(int file)
{
    8c24:	b580      	push	{r7, lr}
    8c26:	b082      	sub	sp, #8
    8c28:	af00      	add	r7, sp, #0
    8c2a:	6078      	str	r0, [r7, #4]
	return 1;
    8c2c:	2301      	movs	r3, #1
}
    8c2e:	0018      	movs	r0, r3
    8c30:	46bd      	mov	sp, r7
    8c32:	b002      	add	sp, #8
    8c34:	bd80      	pop	{r7, pc}

00008c36 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
    8c36:	b580      	push	{r7, lr}
    8c38:	b084      	sub	sp, #16
    8c3a:	af00      	add	r7, sp, #0
    8c3c:	60f8      	str	r0, [r7, #12]
    8c3e:	60b9      	str	r1, [r7, #8]
    8c40:	607a      	str	r2, [r7, #4]
	return 0;
    8c42:	2300      	movs	r3, #0
}
    8c44:	0018      	movs	r0, r3
    8c46:	46bd      	mov	sp, r7
    8c48:	b004      	add	sp, #16
    8c4a:	bd80      	pop	{r7, pc}

00008c4c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    8c4c:	b580      	push	{r7, lr}
    8c4e:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    8c50:	46c0      	nop			; (mov r8, r8)
    8c52:	46bd      	mov	sp, r7
    8c54:	bd80      	pop	{r7, pc}
	...

00008c58 <system_pinmux_get_group_from_gpio_pin>:
{
    8c58:	b580      	push	{r7, lr}
    8c5a:	b084      	sub	sp, #16
    8c5c:	af00      	add	r7, sp, #0
    8c5e:	0002      	movs	r2, r0
    8c60:	1dfb      	adds	r3, r7, #7
    8c62:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    8c64:	230f      	movs	r3, #15
    8c66:	18fb      	adds	r3, r7, r3
    8c68:	1dfa      	adds	r2, r7, #7
    8c6a:	7812      	ldrb	r2, [r2, #0]
    8c6c:	09d2      	lsrs	r2, r2, #7
    8c6e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    8c70:	230e      	movs	r3, #14
    8c72:	18fb      	adds	r3, r7, r3
    8c74:	1dfa      	adds	r2, r7, #7
    8c76:	7812      	ldrb	r2, [r2, #0]
    8c78:	0952      	lsrs	r2, r2, #5
    8c7a:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    8c7c:	4b0d      	ldr	r3, [pc, #52]	; (8cb4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    8c7e:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    8c80:	230f      	movs	r3, #15
    8c82:	18fb      	adds	r3, r7, r3
    8c84:	781b      	ldrb	r3, [r3, #0]
    8c86:	2b00      	cmp	r3, #0
    8c88:	d10f      	bne.n	8caa <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    8c8a:	230f      	movs	r3, #15
    8c8c:	18fb      	adds	r3, r7, r3
    8c8e:	781b      	ldrb	r3, [r3, #0]
    8c90:	009b      	lsls	r3, r3, #2
    8c92:	2210      	movs	r2, #16
    8c94:	4694      	mov	ip, r2
    8c96:	44bc      	add	ip, r7
    8c98:	4463      	add	r3, ip
    8c9a:	3b08      	subs	r3, #8
    8c9c:	681a      	ldr	r2, [r3, #0]
    8c9e:	230e      	movs	r3, #14
    8ca0:	18fb      	adds	r3, r7, r3
    8ca2:	781b      	ldrb	r3, [r3, #0]
    8ca4:	01db      	lsls	r3, r3, #7
    8ca6:	18d3      	adds	r3, r2, r3
    8ca8:	e000      	b.n	8cac <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    8caa:	2300      	movs	r3, #0
}
    8cac:	0018      	movs	r0, r3
    8cae:	46bd      	mov	sp, r7
    8cb0:	b004      	add	sp, #16
    8cb2:	bd80      	pop	{r7, pc}
    8cb4:	41004400 	.word	0x41004400

00008cb8 <port_get_group_from_gpio_pin>:
{
    8cb8:	b580      	push	{r7, lr}
    8cba:	b082      	sub	sp, #8
    8cbc:	af00      	add	r7, sp, #0
    8cbe:	0002      	movs	r2, r0
    8cc0:	1dfb      	adds	r3, r7, #7
    8cc2:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    8cc4:	1dfb      	adds	r3, r7, #7
    8cc6:	781b      	ldrb	r3, [r3, #0]
    8cc8:	0018      	movs	r0, r3
    8cca:	4b03      	ldr	r3, [pc, #12]	; (8cd8 <port_get_group_from_gpio_pin+0x20>)
    8ccc:	4798      	blx	r3
    8cce:	0003      	movs	r3, r0
}
    8cd0:	0018      	movs	r0, r3
    8cd2:	46bd      	mov	sp, r7
    8cd4:	b002      	add	sp, #8
    8cd6:	bd80      	pop	{r7, pc}
    8cd8:	00008c59 	.word	0x00008c59

00008cdc <port_pin_set_output_level>:
{
    8cdc:	b580      	push	{r7, lr}
    8cde:	b084      	sub	sp, #16
    8ce0:	af00      	add	r7, sp, #0
    8ce2:	0002      	movs	r2, r0
    8ce4:	1dfb      	adds	r3, r7, #7
    8ce6:	701a      	strb	r2, [r3, #0]
    8ce8:	1dbb      	adds	r3, r7, #6
    8cea:	1c0a      	adds	r2, r1, #0
    8cec:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    8cee:	1dfb      	adds	r3, r7, #7
    8cf0:	781b      	ldrb	r3, [r3, #0]
    8cf2:	0018      	movs	r0, r3
    8cf4:	4b0d      	ldr	r3, [pc, #52]	; (8d2c <port_pin_set_output_level+0x50>)
    8cf6:	4798      	blx	r3
    8cf8:	0003      	movs	r3, r0
    8cfa:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8cfc:	1dfb      	adds	r3, r7, #7
    8cfe:	781b      	ldrb	r3, [r3, #0]
    8d00:	221f      	movs	r2, #31
    8d02:	4013      	ands	r3, r2
    8d04:	2201      	movs	r2, #1
    8d06:	409a      	lsls	r2, r3
    8d08:	0013      	movs	r3, r2
    8d0a:	60bb      	str	r3, [r7, #8]
	if (level) {
    8d0c:	1dbb      	adds	r3, r7, #6
    8d0e:	781b      	ldrb	r3, [r3, #0]
    8d10:	2b00      	cmp	r3, #0
    8d12:	d003      	beq.n	8d1c <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    8d14:	68fb      	ldr	r3, [r7, #12]
    8d16:	68ba      	ldr	r2, [r7, #8]
    8d18:	619a      	str	r2, [r3, #24]
}
    8d1a:	e002      	b.n	8d22 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    8d1c:	68fb      	ldr	r3, [r7, #12]
    8d1e:	68ba      	ldr	r2, [r7, #8]
    8d20:	615a      	str	r2, [r3, #20]
}
    8d22:	46c0      	nop			; (mov r8, r8)
    8d24:	46bd      	mov	sp, r7
    8d26:	b004      	add	sp, #16
    8d28:	bd80      	pop	{r7, pc}
    8d2a:	46c0      	nop			; (mov r8, r8)
    8d2c:	00008cb9 	.word	0x00008cb9

00008d30 <system_interrupt_enter_critical_section>:
{
    8d30:	b580      	push	{r7, lr}
    8d32:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    8d34:	4b02      	ldr	r3, [pc, #8]	; (8d40 <system_interrupt_enter_critical_section+0x10>)
    8d36:	4798      	blx	r3
}
    8d38:	46c0      	nop			; (mov r8, r8)
    8d3a:	46bd      	mov	sp, r7
    8d3c:	bd80      	pop	{r7, pc}
    8d3e:	46c0      	nop			; (mov r8, r8)
    8d40:	00008a25 	.word	0x00008a25

00008d44 <system_interrupt_leave_critical_section>:
{
    8d44:	b580      	push	{r7, lr}
    8d46:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    8d48:	4b02      	ldr	r3, [pc, #8]	; (8d54 <system_interrupt_leave_critical_section+0x10>)
    8d4a:	4798      	blx	r3
}
    8d4c:	46c0      	nop			; (mov r8, r8)
    8d4e:	46bd      	mov	sp, r7
    8d50:	bd80      	pop	{r7, pc}
    8d52:	46c0      	nop			; (mov r8, r8)
    8d54:	00008a79 	.word	0x00008a79

00008d58 <spi_lock>:
{
    8d58:	b580      	push	{r7, lr}
    8d5a:	b084      	sub	sp, #16
    8d5c:	af00      	add	r7, sp, #0
    8d5e:	6078      	str	r0, [r7, #4]
	system_interrupt_enter_critical_section();
    8d60:	4b0d      	ldr	r3, [pc, #52]	; (8d98 <spi_lock+0x40>)
    8d62:	4798      	blx	r3
	if (module->locked) {
    8d64:	687b      	ldr	r3, [r7, #4]
    8d66:	791b      	ldrb	r3, [r3, #4]
    8d68:	b2db      	uxtb	r3, r3
    8d6a:	2b00      	cmp	r3, #0
    8d6c:	d004      	beq.n	8d78 <spi_lock+0x20>
		status = STATUS_BUSY;
    8d6e:	230f      	movs	r3, #15
    8d70:	18fb      	adds	r3, r7, r3
    8d72:	2205      	movs	r2, #5
    8d74:	701a      	strb	r2, [r3, #0]
    8d76:	e006      	b.n	8d86 <spi_lock+0x2e>
		module->locked = true;
    8d78:	687b      	ldr	r3, [r7, #4]
    8d7a:	2201      	movs	r2, #1
    8d7c:	711a      	strb	r2, [r3, #4]
		status = STATUS_OK;
    8d7e:	230f      	movs	r3, #15
    8d80:	18fb      	adds	r3, r7, r3
    8d82:	2200      	movs	r2, #0
    8d84:	701a      	strb	r2, [r3, #0]
	system_interrupt_leave_critical_section();
    8d86:	4b05      	ldr	r3, [pc, #20]	; (8d9c <spi_lock+0x44>)
    8d88:	4798      	blx	r3
	return status;
    8d8a:	230f      	movs	r3, #15
    8d8c:	18fb      	adds	r3, r7, r3
    8d8e:	781b      	ldrb	r3, [r3, #0]
}
    8d90:	0018      	movs	r0, r3
    8d92:	46bd      	mov	sp, r7
    8d94:	b004      	add	sp, #16
    8d96:	bd80      	pop	{r7, pc}
    8d98:	00008d31 	.word	0x00008d31
    8d9c:	00008d45 	.word	0x00008d45

00008da0 <spi_unlock>:
{
    8da0:	b580      	push	{r7, lr}
    8da2:	b082      	sub	sp, #8
    8da4:	af00      	add	r7, sp, #0
    8da6:	6078      	str	r0, [r7, #4]
	module->locked = false;
    8da8:	687b      	ldr	r3, [r7, #4]
    8daa:	2200      	movs	r2, #0
    8dac:	711a      	strb	r2, [r3, #4]
}
    8dae:	46c0      	nop			; (mov r8, r8)
    8db0:	46bd      	mov	sp, r7
    8db2:	b002      	add	sp, #8
    8db4:	bd80      	pop	{r7, pc}

00008db6 <spi_is_ready_to_write>:
{
    8db6:	b580      	push	{r7, lr}
    8db8:	b084      	sub	sp, #16
    8dba:	af00      	add	r7, sp, #0
    8dbc:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
    8dbe:	687b      	ldr	r3, [r7, #4]
    8dc0:	681b      	ldr	r3, [r3, #0]
    8dc2:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8dc4:	68fb      	ldr	r3, [r7, #12]
    8dc6:	7e1b      	ldrb	r3, [r3, #24]
    8dc8:	b2db      	uxtb	r3, r3
    8dca:	001a      	movs	r2, r3
    8dcc:	2301      	movs	r3, #1
    8dce:	4013      	ands	r3, r2
    8dd0:	1e5a      	subs	r2, r3, #1
    8dd2:	4193      	sbcs	r3, r2
    8dd4:	b2db      	uxtb	r3, r3
}
    8dd6:	0018      	movs	r0, r3
    8dd8:	46bd      	mov	sp, r7
    8dda:	b004      	add	sp, #16
    8ddc:	bd80      	pop	{r7, pc}

00008dde <spi_is_ready_to_read>:
{
    8dde:	b580      	push	{r7, lr}
    8de0:	b084      	sub	sp, #16
    8de2:	af00      	add	r7, sp, #0
    8de4:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
    8de6:	687b      	ldr	r3, [r7, #4]
    8de8:	681b      	ldr	r3, [r3, #0]
    8dea:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8dec:	68fb      	ldr	r3, [r7, #12]
    8dee:	7e1b      	ldrb	r3, [r3, #24]
    8df0:	b2db      	uxtb	r3, r3
    8df2:	001a      	movs	r2, r3
    8df4:	2304      	movs	r3, #4
    8df6:	4013      	ands	r3, r2
    8df8:	1e5a      	subs	r2, r3, #1
    8dfa:	4193      	sbcs	r3, r2
    8dfc:	b2db      	uxtb	r3, r3
}
    8dfe:	0018      	movs	r0, r3
    8e00:	46bd      	mov	sp, r7
    8e02:	b004      	add	sp, #16
    8e04:	bd80      	pop	{r7, pc}
	...

00008e08 <spi_write>:
{
    8e08:	b580      	push	{r7, lr}
    8e0a:	b084      	sub	sp, #16
    8e0c:	af00      	add	r7, sp, #0
    8e0e:	6078      	str	r0, [r7, #4]
    8e10:	000a      	movs	r2, r1
    8e12:	1cbb      	adds	r3, r7, #2
    8e14:	801a      	strh	r2, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    8e16:	687b      	ldr	r3, [r7, #4]
    8e18:	681b      	ldr	r3, [r3, #0]
    8e1a:	60fb      	str	r3, [r7, #12]
	if (!spi_is_ready_to_write(module)) {
    8e1c:	687b      	ldr	r3, [r7, #4]
    8e1e:	0018      	movs	r0, r3
    8e20:	4b0a      	ldr	r3, [pc, #40]	; (8e4c <spi_write+0x44>)
    8e22:	4798      	blx	r3
    8e24:	0003      	movs	r3, r0
    8e26:	001a      	movs	r2, r3
    8e28:	2301      	movs	r3, #1
    8e2a:	4053      	eors	r3, r2
    8e2c:	b2db      	uxtb	r3, r3
    8e2e:	2b00      	cmp	r3, #0
    8e30:	d001      	beq.n	8e36 <spi_write+0x2e>
		return STATUS_BUSY;
    8e32:	2305      	movs	r3, #5
    8e34:	e006      	b.n	8e44 <spi_write+0x3c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8e36:	1cbb      	adds	r3, r7, #2
    8e38:	881b      	ldrh	r3, [r3, #0]
    8e3a:	05db      	lsls	r3, r3, #23
    8e3c:	0dda      	lsrs	r2, r3, #23
    8e3e:	68fb      	ldr	r3, [r7, #12]
    8e40:	629a      	str	r2, [r3, #40]	; 0x28
	return STATUS_OK;
    8e42:	2300      	movs	r3, #0
}
    8e44:	0018      	movs	r0, r3
    8e46:	46bd      	mov	sp, r7
    8e48:	b004      	add	sp, #16
    8e4a:	bd80      	pop	{r7, pc}
    8e4c:	00008db7 	.word	0x00008db7

00008e50 <spi_read>:
{
    8e50:	b580      	push	{r7, lr}
    8e52:	b084      	sub	sp, #16
    8e54:	af00      	add	r7, sp, #0
    8e56:	6078      	str	r0, [r7, #4]
    8e58:	6039      	str	r1, [r7, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    8e5a:	687b      	ldr	r3, [r7, #4]
    8e5c:	681b      	ldr	r3, [r3, #0]
    8e5e:	60bb      	str	r3, [r7, #8]
	if (!spi_is_ready_to_read(module)) {
    8e60:	687b      	ldr	r3, [r7, #4]
    8e62:	0018      	movs	r0, r3
    8e64:	4b1b      	ldr	r3, [pc, #108]	; (8ed4 <spi_read+0x84>)
    8e66:	4798      	blx	r3
    8e68:	0003      	movs	r3, r0
    8e6a:	001a      	movs	r2, r3
    8e6c:	2301      	movs	r3, #1
    8e6e:	4053      	eors	r3, r2
    8e70:	b2db      	uxtb	r3, r3
    8e72:	2b00      	cmp	r3, #0
    8e74:	d001      	beq.n	8e7a <spi_read+0x2a>
		return STATUS_ERR_IO;
    8e76:	2310      	movs	r3, #16
    8e78:	e027      	b.n	8eca <spi_read+0x7a>
	enum status_code retval = STATUS_OK;
    8e7a:	230f      	movs	r3, #15
    8e7c:	18fb      	adds	r3, r7, r3
    8e7e:	2200      	movs	r2, #0
    8e80:	701a      	strb	r2, [r3, #0]
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8e82:	68bb      	ldr	r3, [r7, #8]
    8e84:	8b5b      	ldrh	r3, [r3, #26]
    8e86:	b29b      	uxth	r3, r3
    8e88:	001a      	movs	r2, r3
    8e8a:	2304      	movs	r3, #4
    8e8c:	4013      	ands	r3, r2
    8e8e:	d006      	beq.n	8e9e <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    8e90:	230f      	movs	r3, #15
    8e92:	18fb      	adds	r3, r7, r3
    8e94:	221e      	movs	r2, #30
    8e96:	701a      	strb	r2, [r3, #0]
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8e98:	68bb      	ldr	r3, [r7, #8]
    8e9a:	2204      	movs	r2, #4
    8e9c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8e9e:	687b      	ldr	r3, [r7, #4]
    8ea0:	799b      	ldrb	r3, [r3, #6]
    8ea2:	2b01      	cmp	r3, #1
    8ea4:	d108      	bne.n	8eb8 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8ea6:	68bb      	ldr	r3, [r7, #8]
    8ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8eaa:	b29b      	uxth	r3, r3
    8eac:	05db      	lsls	r3, r3, #23
    8eae:	0ddb      	lsrs	r3, r3, #23
    8eb0:	b29a      	uxth	r2, r3
    8eb2:	683b      	ldr	r3, [r7, #0]
    8eb4:	801a      	strh	r2, [r3, #0]
    8eb6:	e005      	b.n	8ec4 <spi_read+0x74>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8eb8:	68bb      	ldr	r3, [r7, #8]
    8eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8ebc:	b2db      	uxtb	r3, r3
    8ebe:	b29a      	uxth	r2, r3
    8ec0:	683b      	ldr	r3, [r7, #0]
    8ec2:	801a      	strh	r2, [r3, #0]
	return retval;
    8ec4:	230f      	movs	r3, #15
    8ec6:	18fb      	adds	r3, r7, r3
    8ec8:	781b      	ldrb	r3, [r3, #0]
}
    8eca:	0018      	movs	r0, r3
    8ecc:	46bd      	mov	sp, r7
    8ece:	b004      	add	sp, #16
    8ed0:	bd80      	pop	{r7, pc}
    8ed2:	46c0      	nop			; (mov r8, r8)
    8ed4:	00008ddf 	.word	0x00008ddf

00008ed8 <_at25dfx_get_device_id>:
 * \param[in] type Type of SerialFlash.
 *
 * \return SerialFlash device ID.
 */
static inline uint32_t _at25dfx_get_device_id(enum at25dfx_type type)
{
    8ed8:	b580      	push	{r7, lr}
    8eda:	b082      	sub	sp, #8
    8edc:	af00      	add	r7, sp, #0
    8ede:	0002      	movs	r2, r0
    8ee0:	1dfb      	adds	r3, r7, #7
    8ee2:	701a      	strb	r2, [r3, #0]
	switch (type) {
    8ee4:	1dfb      	adds	r3, r7, #7
    8ee6:	781b      	ldrb	r3, [r3, #0]
    8ee8:	2b09      	cmp	r3, #9
    8eea:	d818      	bhi.n	8f1e <_at25dfx_get_device_id+0x46>
    8eec:	009a      	lsls	r2, r3, #2
    8eee:	4b0e      	ldr	r3, [pc, #56]	; (8f28 <_at25dfx_get_device_id+0x50>)
    8ef0:	18d3      	adds	r3, r2, r3
    8ef2:	681b      	ldr	r3, [r3, #0]
    8ef4:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 0x00651f;
    8ef6:	4b0d      	ldr	r3, [pc, #52]	; (8f2c <_at25dfx_get_device_id+0x54>)
    8ef8:	e012      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_021:
		return 0x00431f;
    8efa:	4b0d      	ldr	r3, [pc, #52]	; (8f30 <_at25dfx_get_device_id+0x58>)
    8efc:	e010      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_041A:
		return 0x01441f;
    8efe:	4b0d      	ldr	r3, [pc, #52]	; (8f34 <_at25dfx_get_device_id+0x5c>)
    8f00:	e00e      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_081:
		return 0x02451f;
    8f02:	4b0d      	ldr	r3, [pc, #52]	; (8f38 <_at25dfx_get_device_id+0x60>)
    8f04:	e00c      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_081A:
		return 0x01451f;
    8f06:	4b0d      	ldr	r3, [pc, #52]	; (8f3c <_at25dfx_get_device_id+0x64>)
    8f08:	e00a      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_161:
		return 0x02461f;
    8f0a:	4b0d      	ldr	r3, [pc, #52]	; (8f40 <_at25dfx_get_device_id+0x68>)
    8f0c:	e008      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_L161:
		return 0x03461f;
    8f0e:	4b0d      	ldr	r3, [pc, #52]	; (8f44 <_at25dfx_get_device_id+0x6c>)
    8f10:	e006      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_Q161:
		return 0x00861f;
    8f12:	4b0d      	ldr	r3, [pc, #52]	; (8f48 <_at25dfx_get_device_id+0x70>)
    8f14:	e004      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_321A:
		return 0x01471f;
    8f16:	4b0d      	ldr	r3, [pc, #52]	; (8f4c <_at25dfx_get_device_id+0x74>)
    8f18:	e002      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	case AT25DFX_641:
		return 0x00481f;
    8f1a:	4b0d      	ldr	r3, [pc, #52]	; (8f50 <_at25dfx_get_device_id+0x78>)
    8f1c:	e000      	b.n	8f20 <_at25dfx_get_device_id+0x48>

	default:
		Assert(false);
		return 0;
    8f1e:	2300      	movs	r3, #0
	}
}
    8f20:	0018      	movs	r0, r3
    8f22:	46bd      	mov	sp, r7
    8f24:	b002      	add	sp, #8
    8f26:	bd80      	pop	{r7, pc}
    8f28:	00010ff4 	.word	0x00010ff4
    8f2c:	0000651f 	.word	0x0000651f
    8f30:	0000431f 	.word	0x0000431f
    8f34:	0001441f 	.word	0x0001441f
    8f38:	0002451f 	.word	0x0002451f
    8f3c:	0001451f 	.word	0x0001451f
    8f40:	0002461f 	.word	0x0002461f
    8f44:	0003461f 	.word	0x0003461f
    8f48:	0000861f 	.word	0x0000861f
    8f4c:	0001471f 	.word	0x0001471f
    8f50:	0000481f 	.word	0x0000481f

00008f54 <_at25dfx_get_device_size>:
 * \param[in] type Type of SerialFlash.
 *
 * \return SerialFlash storage size.
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
    8f54:	b580      	push	{r7, lr}
    8f56:	b082      	sub	sp, #8
    8f58:	af00      	add	r7, sp, #0
    8f5a:	0002      	movs	r2, r0
    8f5c:	1dfb      	adds	r3, r7, #7
    8f5e:	701a      	strb	r2, [r3, #0]
	switch (type) {
    8f60:	1dfb      	adds	r3, r7, #7
    8f62:	781b      	ldrb	r3, [r3, #0]
    8f64:	2b09      	cmp	r3, #9
    8f66:	d819      	bhi.n	8f9c <_at25dfx_get_device_size+0x48>
    8f68:	009a      	lsls	r2, r3, #2
    8f6a:	4b0f      	ldr	r3, [pc, #60]	; (8fa8 <_at25dfx_get_device_size+0x54>)
    8f6c:	18d3      	adds	r3, r2, r3
    8f6e:	681b      	ldr	r3, [r3, #0]
    8f70:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 64 * 1024UL;
    8f72:	2380      	movs	r3, #128	; 0x80
    8f74:	025b      	lsls	r3, r3, #9
    8f76:	e012      	b.n	8f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_021:
		return 256 * 1024UL;
    8f78:	2380      	movs	r3, #128	; 0x80
    8f7a:	02db      	lsls	r3, r3, #11
    8f7c:	e00f      	b.n	8f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_041A:
		return 512 * 1024UL;
    8f7e:	2380      	movs	r3, #128	; 0x80
    8f80:	031b      	lsls	r3, r3, #12
    8f82:	e00c      	b.n	8f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_081:
	case AT25DFX_081A:
		return 1024 * 1024UL;
    8f84:	2380      	movs	r3, #128	; 0x80
    8f86:	035b      	lsls	r3, r3, #13
    8f88:	e009      	b.n	8f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_161:
	case AT25DFX_L161:
	case AT25DFX_Q161:
		return 2048 * 1024UL;
    8f8a:	2380      	movs	r3, #128	; 0x80
    8f8c:	039b      	lsls	r3, r3, #14
    8f8e:	e006      	b.n	8f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_321A:
		return 4096 * 1024UL;
    8f90:	2380      	movs	r3, #128	; 0x80
    8f92:	03db      	lsls	r3, r3, #15
    8f94:	e003      	b.n	8f9e <_at25dfx_get_device_size+0x4a>

	case AT25DFX_641:
		return 8192 * 1024UL;
    8f96:	2380      	movs	r3, #128	; 0x80
    8f98:	041b      	lsls	r3, r3, #16
    8f9a:	e000      	b.n	8f9e <_at25dfx_get_device_size+0x4a>

	default:
		Assert(false);
		return 0;
    8f9c:	2300      	movs	r3, #0
	}
}
    8f9e:	0018      	movs	r0, r3
    8fa0:	46bd      	mov	sp, r7
    8fa2:	b002      	add	sp, #8
    8fa4:	bd80      	pop	{r7, pc}
    8fa6:	46c0      	nop			; (mov r8, r8)
    8fa8:	0001101c 	.word	0x0001101c

00008fac <_at25dfx_chip_select>:
 * This function selects the specified chip by driving its CS line low.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
    8fac:	b580      	push	{r7, lr}
    8fae:	b082      	sub	sp, #8
    8fb0:	af00      	add	r7, sp, #0
    8fb2:	6078      	str	r0, [r7, #4]
	port_pin_set_output_level(chip->cs_pin, false);
    8fb4:	687b      	ldr	r3, [r7, #4]
    8fb6:	795b      	ldrb	r3, [r3, #5]
    8fb8:	2100      	movs	r1, #0
    8fba:	0018      	movs	r0, r3
    8fbc:	4b02      	ldr	r3, [pc, #8]	; (8fc8 <_at25dfx_chip_select+0x1c>)
    8fbe:	4798      	blx	r3
}
    8fc0:	46c0      	nop			; (mov r8, r8)
    8fc2:	46bd      	mov	sp, r7
    8fc4:	b002      	add	sp, #8
    8fc6:	bd80      	pop	{r7, pc}
    8fc8:	00008cdd 	.word	0x00008cdd

00008fcc <_at25dfx_chip_deselect>:
 * This function deselects the specified chip by driving its CS line high.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
    8fcc:	b580      	push	{r7, lr}
    8fce:	b082      	sub	sp, #8
    8fd0:	af00      	add	r7, sp, #0
    8fd2:	6078      	str	r0, [r7, #4]
	port_pin_set_output_level(chip->cs_pin, true);
    8fd4:	687b      	ldr	r3, [r7, #4]
    8fd6:	795b      	ldrb	r3, [r3, #5]
    8fd8:	2101      	movs	r1, #1
    8fda:	0018      	movs	r0, r3
    8fdc:	4b02      	ldr	r3, [pc, #8]	; (8fe8 <_at25dfx_chip_deselect+0x1c>)
    8fde:	4798      	blx	r3
}
    8fe0:	46c0      	nop			; (mov r8, r8)
    8fe2:	46bd      	mov	sp, r7
    8fe4:	b002      	add	sp, #8
    8fe6:	bd80      	pop	{r7, pc}
    8fe8:	00008cdd 	.word	0x00008cdd

00008fec <_at25dfx_chip_issue_read_command_wait>:
 * \param chip Address of SerialFlash chip instance to operate on.
 * \param cmd The command to issue.
 */
static inline void _at25dfx_chip_issue_read_command_wait(
		struct at25dfx_chip_module *chip, struct at25dfx_command cmd)
{
    8fec:	b084      	sub	sp, #16
    8fee:	b5b0      	push	{r4, r5, r7, lr}
    8ff0:	b084      	sub	sp, #16
    8ff2:	af00      	add	r7, sp, #0
    8ff4:	6078      	str	r0, [r7, #4]
    8ff6:	2004      	movs	r0, #4
    8ff8:	2420      	movs	r4, #32
    8ffa:	46a4      	mov	ip, r4
    8ffc:	44bc      	add	ip, r7
    8ffe:	4460      	add	r0, ip
    9000:	6001      	str	r1, [r0, #0]
    9002:	6042      	str	r2, [r0, #4]
    9004:	6083      	str	r3, [r0, #8]
	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	// Construct command to send
	cmd_buffer[0] = cmd.opcode;
    9006:	2304      	movs	r3, #4
    9008:	2220      	movs	r2, #32
    900a:	4694      	mov	ip, r2
    900c:	44bc      	add	ip, r7
    900e:	4463      	add	r3, ip
    9010:	781a      	ldrb	r2, [r3, #0]
    9012:	2308      	movs	r3, #8
    9014:	18fb      	adds	r3, r7, r3
    9016:	701a      	strb	r2, [r3, #0]

	if (cmd.command_size > 1) {
    9018:	2304      	movs	r3, #4
    901a:	2220      	movs	r2, #32
    901c:	4694      	mov	ip, r2
    901e:	44bc      	add	ip, r7
    9020:	4463      	add	r3, ip
    9022:	785b      	ldrb	r3, [r3, #1]
    9024:	2b01      	cmp	r3, #1
    9026:	d91f      	bls.n	9068 <_at25dfx_chip_issue_read_command_wait+0x7c>
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
    9028:	2304      	movs	r3, #4
    902a:	2220      	movs	r2, #32
    902c:	4694      	mov	ip, r2
    902e:	44bc      	add	ip, r7
    9030:	4463      	add	r3, ip
    9032:	685b      	ldr	r3, [r3, #4]
    9034:	b2da      	uxtb	r2, r3
    9036:	2308      	movs	r3, #8
    9038:	18fb      	adds	r3, r7, r3
    903a:	70da      	strb	r2, [r3, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
    903c:	2304      	movs	r3, #4
    903e:	2220      	movs	r2, #32
    9040:	4694      	mov	ip, r2
    9042:	44bc      	add	ip, r7
    9044:	4463      	add	r3, ip
    9046:	685b      	ldr	r3, [r3, #4]
    9048:	0a1b      	lsrs	r3, r3, #8
    904a:	b2da      	uxtb	r2, r3
    904c:	2308      	movs	r3, #8
    904e:	18fb      	adds	r3, r7, r3
    9050:	709a      	strb	r2, [r3, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
    9052:	2304      	movs	r3, #4
    9054:	2220      	movs	r2, #32
    9056:	4694      	mov	ip, r2
    9058:	44bc      	add	ip, r7
    905a:	4463      	add	r3, ip
    905c:	685b      	ldr	r3, [r3, #4]
    905e:	0c1b      	lsrs	r3, r3, #16
    9060:	b2da      	uxtb	r2, r3
    9062:	2308      	movs	r3, #8
    9064:	18fb      	adds	r3, r7, r3
    9066:	705a      	strb	r2, [r3, #1]
	}
	// Don't bother with init of dummy bytes

	// Issue command, then start read
	_at25dfx_chip_select(chip);
    9068:	687b      	ldr	r3, [r7, #4]
    906a:	0018      	movs	r0, r3
    906c:	4b1d      	ldr	r3, [pc, #116]	; (90e4 <_at25dfx_chip_issue_read_command_wait+0xf8>)
    906e:	4798      	blx	r3

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    9070:	687b      	ldr	r3, [r7, #4]
    9072:	6818      	ldr	r0, [r3, #0]
    9074:	2304      	movs	r3, #4
    9076:	2220      	movs	r2, #32
    9078:	4694      	mov	ip, r2
    907a:	44bc      	add	ip, r7
    907c:	4463      	add	r3, ip
    907e:	785b      	ldrb	r3, [r3, #1]
    9080:	b29a      	uxth	r2, r3
    9082:	230f      	movs	r3, #15
    9084:	18fc      	adds	r4, r7, r3
    9086:	2308      	movs	r3, #8
    9088:	18fb      	adds	r3, r7, r3
    908a:	0019      	movs	r1, r3
    908c:	4b16      	ldr	r3, [pc, #88]	; (90e8 <_at25dfx_chip_issue_read_command_wait+0xfc>)
    908e:	4798      	blx	r3
    9090:	0003      	movs	r3, r0
    9092:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	if (cmd.length) {
    9094:	2304      	movs	r3, #4
    9096:	2220      	movs	r2, #32
    9098:	4694      	mov	ip, r2
    909a:	44bc      	add	ip, r7
    909c:	4463      	add	r3, ip
    909e:	899b      	ldrh	r3, [r3, #12]
    90a0:	2b00      	cmp	r3, #0
    90a2:	d014      	beq.n	90ce <_at25dfx_chip_issue_read_command_wait+0xe2>
		status = spi_read_buffer_wait(chip->spi, cmd.data.rx, cmd.length, 0);
    90a4:	687b      	ldr	r3, [r7, #4]
    90a6:	6818      	ldr	r0, [r3, #0]
    90a8:	2304      	movs	r3, #4
    90aa:	2220      	movs	r2, #32
    90ac:	4694      	mov	ip, r2
    90ae:	44bc      	add	ip, r7
    90b0:	4463      	add	r3, ip
    90b2:	6899      	ldr	r1, [r3, #8]
    90b4:	2304      	movs	r3, #4
    90b6:	2220      	movs	r2, #32
    90b8:	4694      	mov	ip, r2
    90ba:	44bc      	add	ip, r7
    90bc:	4463      	add	r3, ip
    90be:	899a      	ldrh	r2, [r3, #12]
    90c0:	230f      	movs	r3, #15
    90c2:	18fc      	adds	r4, r7, r3
    90c4:	2300      	movs	r3, #0
    90c6:	4d09      	ldr	r5, [pc, #36]	; (90ec <_at25dfx_chip_issue_read_command_wait+0x100>)
    90c8:	47a8      	blx	r5
    90ca:	0003      	movs	r3, r0
    90cc:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	}

	_at25dfx_chip_deselect(chip);
    90ce:	687b      	ldr	r3, [r7, #4]
    90d0:	0018      	movs	r0, r3
    90d2:	4b07      	ldr	r3, [pc, #28]	; (90f0 <_at25dfx_chip_issue_read_command_wait+0x104>)
    90d4:	4798      	blx	r3
}
    90d6:	46c0      	nop			; (mov r8, r8)
    90d8:	46bd      	mov	sp, r7
    90da:	b004      	add	sp, #16
    90dc:	bcb0      	pop	{r4, r5, r7}
    90de:	bc08      	pop	{r3}
    90e0:	b004      	add	sp, #16
    90e2:	4718      	bx	r3
    90e4:	00008fad 	.word	0x00008fad
    90e8:	0000af41 	.word	0x0000af41
    90ec:	0000ac95 	.word	0x0000ac95
    90f0:	00008fcd 	.word	0x00008fcd

000090f4 <_at25dfx_chip_issue_write_command_wait>:
 * \param chip Address of SerialFlash chip instance to operate on.
 * \param cmd The command to issue.
 */
static inline void _at25dfx_chip_issue_write_command_wait(
		struct at25dfx_chip_module *chip, struct at25dfx_command cmd)
{
    90f4:	b084      	sub	sp, #16
    90f6:	b590      	push	{r4, r7, lr}
    90f8:	b085      	sub	sp, #20
    90fa:	af00      	add	r7, sp, #0
    90fc:	6078      	str	r0, [r7, #4]
    90fe:	2004      	movs	r0, #4
    9100:	2420      	movs	r4, #32
    9102:	46a4      	mov	ip, r4
    9104:	44bc      	add	ip, r7
    9106:	4460      	add	r0, ip
    9108:	6001      	str	r1, [r0, #0]
    910a:	6042      	str	r2, [r0, #4]
    910c:	6083      	str	r3, [r0, #8]

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    910e:	2304      	movs	r3, #4
    9110:	2220      	movs	r2, #32
    9112:	4694      	mov	ip, r2
    9114:	44bc      	add	ip, r7
    9116:	4463      	add	r3, ip
    9118:	781a      	ldrb	r2, [r3, #0]
    911a:	2308      	movs	r3, #8
    911c:	18fb      	adds	r3, r7, r3
    911e:	701a      	strb	r2, [r3, #0]

	if (cmd.command_size > 1) {
    9120:	2304      	movs	r3, #4
    9122:	2220      	movs	r2, #32
    9124:	4694      	mov	ip, r2
    9126:	44bc      	add	ip, r7
    9128:	4463      	add	r3, ip
    912a:	785b      	ldrb	r3, [r3, #1]
    912c:	2b01      	cmp	r3, #1
    912e:	d91f      	bls.n	9170 <_at25dfx_chip_issue_write_command_wait+0x7c>
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
    9130:	2304      	movs	r3, #4
    9132:	2220      	movs	r2, #32
    9134:	4694      	mov	ip, r2
    9136:	44bc      	add	ip, r7
    9138:	4463      	add	r3, ip
    913a:	685b      	ldr	r3, [r3, #4]
    913c:	b2da      	uxtb	r2, r3
    913e:	2308      	movs	r3, #8
    9140:	18fb      	adds	r3, r7, r3
    9142:	70da      	strb	r2, [r3, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
    9144:	2304      	movs	r3, #4
    9146:	2220      	movs	r2, #32
    9148:	4694      	mov	ip, r2
    914a:	44bc      	add	ip, r7
    914c:	4463      	add	r3, ip
    914e:	685b      	ldr	r3, [r3, #4]
    9150:	0a1b      	lsrs	r3, r3, #8
    9152:	b2da      	uxtb	r2, r3
    9154:	2308      	movs	r3, #8
    9156:	18fb      	adds	r3, r7, r3
    9158:	709a      	strb	r2, [r3, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
    915a:	2304      	movs	r3, #4
    915c:	2220      	movs	r2, #32
    915e:	4694      	mov	ip, r2
    9160:	44bc      	add	ip, r7
    9162:	4463      	add	r3, ip
    9164:	685b      	ldr	r3, [r3, #4]
    9166:	0c1b      	lsrs	r3, r3, #16
    9168:	b2da      	uxtb	r2, r3
    916a:	2308      	movs	r3, #8
    916c:	18fb      	adds	r3, r7, r3
    916e:	705a      	strb	r2, [r3, #1]
	}

	_at25dfx_chip_select(chip);
    9170:	687b      	ldr	r3, [r7, #4]
    9172:	0018      	movs	r0, r3
    9174:	4b1d      	ldr	r3, [pc, #116]	; (91ec <_at25dfx_chip_issue_write_command_wait+0xf8>)
    9176:	4798      	blx	r3

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    9178:	687b      	ldr	r3, [r7, #4]
    917a:	6818      	ldr	r0, [r3, #0]
    917c:	2304      	movs	r3, #4
    917e:	2220      	movs	r2, #32
    9180:	4694      	mov	ip, r2
    9182:	44bc      	add	ip, r7
    9184:	4463      	add	r3, ip
    9186:	785b      	ldrb	r3, [r3, #1]
    9188:	b29a      	uxth	r2, r3
    918a:	230f      	movs	r3, #15
    918c:	18fc      	adds	r4, r7, r3
    918e:	2308      	movs	r3, #8
    9190:	18fb      	adds	r3, r7, r3
    9192:	0019      	movs	r1, r3
    9194:	4b16      	ldr	r3, [pc, #88]	; (91f0 <_at25dfx_chip_issue_write_command_wait+0xfc>)
    9196:	4798      	blx	r3
    9198:	0003      	movs	r3, r0
    919a:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	if (cmd.length) {
    919c:	2304      	movs	r3, #4
    919e:	2220      	movs	r2, #32
    91a0:	4694      	mov	ip, r2
    91a2:	44bc      	add	ip, r7
    91a4:	4463      	add	r3, ip
    91a6:	899b      	ldrh	r3, [r3, #12]
    91a8:	2b00      	cmp	r3, #0
    91aa:	d014      	beq.n	91d6 <_at25dfx_chip_issue_write_command_wait+0xe2>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
    91ac:	687b      	ldr	r3, [r7, #4]
    91ae:	6818      	ldr	r0, [r3, #0]
    91b0:	2304      	movs	r3, #4
    91b2:	2220      	movs	r2, #32
    91b4:	4694      	mov	ip, r2
    91b6:	44bc      	add	ip, r7
    91b8:	4463      	add	r3, ip
    91ba:	6899      	ldr	r1, [r3, #8]
    91bc:	2304      	movs	r3, #4
    91be:	2220      	movs	r2, #32
    91c0:	4694      	mov	ip, r2
    91c2:	44bc      	add	ip, r7
    91c4:	4463      	add	r3, ip
    91c6:	899b      	ldrh	r3, [r3, #12]
    91c8:	220f      	movs	r2, #15
    91ca:	18bc      	adds	r4, r7, r2
    91cc:	001a      	movs	r2, r3
    91ce:	4b08      	ldr	r3, [pc, #32]	; (91f0 <_at25dfx_chip_issue_write_command_wait+0xfc>)
    91d0:	4798      	blx	r3
    91d2:	0003      	movs	r3, r0
    91d4:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	}

	_at25dfx_chip_deselect(chip);
    91d6:	687b      	ldr	r3, [r7, #4]
    91d8:	0018      	movs	r0, r3
    91da:	4b06      	ldr	r3, [pc, #24]	; (91f4 <_at25dfx_chip_issue_write_command_wait+0x100>)
    91dc:	4798      	blx	r3
}
    91de:	46c0      	nop			; (mov r8, r8)
    91e0:	46bd      	mov	sp, r7
    91e2:	b005      	add	sp, #20
    91e4:	bc90      	pop	{r4, r7}
    91e6:	bc08      	pop	{r3}
    91e8:	b004      	add	sp, #16
    91ea:	4718      	bx	r3
    91ec:	00008fad 	.word	0x00008fad
    91f0:	0000af41 	.word	0x0000af41
    91f4:	00008fcd 	.word	0x00008fcd

000091f8 <_at25dfx_chip_get_nonbusy_status>:
 * \retval STATUS_OK if operation succeeded.
 * \retval STATUS_ERR_IO if an error occurred.
 */
static inline enum status_code _at25dfx_chip_get_nonbusy_status(
		struct at25dfx_chip_module *chip)
{
    91f8:	b590      	push	{r4, r7, lr}
    91fa:	b085      	sub	sp, #20
    91fc:	af00      	add	r7, sp, #0
    91fe:	6078      	str	r0, [r7, #4]
	enum status_code status;
	uint16_t status_reg = 0;
    9200:	230c      	movs	r3, #12
    9202:	18fb      	adds	r3, r7, r3
    9204:	2200      	movs	r2, #0
    9206:	801a      	strh	r2, [r3, #0]

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
    9208:	46c0      	nop			; (mov r8, r8)
    920a:	687b      	ldr	r3, [r7, #4]
    920c:	681b      	ldr	r3, [r3, #0]
    920e:	0018      	movs	r0, r3
    9210:	4b3c      	ldr	r3, [pc, #240]	; (9304 <_at25dfx_chip_get_nonbusy_status+0x10c>)
    9212:	4798      	blx	r3
    9214:	0003      	movs	r3, r0
    9216:	001a      	movs	r2, r3
    9218:	2301      	movs	r3, #1
    921a:	4053      	eors	r3, r2
    921c:	b2db      	uxtb	r3, r3
    921e:	2b00      	cmp	r3, #0
    9220:	d1f3      	bne.n	920a <_at25dfx_chip_get_nonbusy_status+0x12>
	}

	_at25dfx_chip_select(chip);
    9222:	687b      	ldr	r3, [r7, #4]
    9224:	0018      	movs	r0, r3
    9226:	4b38      	ldr	r3, [pc, #224]	; (9308 <_at25dfx_chip_get_nonbusy_status+0x110>)
    9228:	4798      	blx	r3
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
    922a:	687b      	ldr	r3, [r7, #4]
    922c:	681b      	ldr	r3, [r3, #0]
    922e:	220f      	movs	r2, #15
    9230:	18bc      	adds	r4, r7, r2
    9232:	2105      	movs	r1, #5
    9234:	0018      	movs	r0, r3
    9236:	4b35      	ldr	r3, [pc, #212]	; (930c <_at25dfx_chip_get_nonbusy_status+0x114>)
    9238:	4798      	blx	r3
    923a:	0003      	movs	r3, r0
    923c:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
    923e:	46c0      	nop			; (mov r8, r8)
    9240:	687b      	ldr	r3, [r7, #4]
    9242:	681b      	ldr	r3, [r3, #0]
    9244:	0018      	movs	r0, r3
    9246:	4b32      	ldr	r3, [pc, #200]	; (9310 <_at25dfx_chip_get_nonbusy_status+0x118>)
    9248:	4798      	blx	r3
    924a:	0003      	movs	r3, r0
    924c:	001a      	movs	r2, r3
    924e:	2301      	movs	r3, #1
    9250:	4053      	eors	r3, r2
    9252:	b2db      	uxtb	r3, r3
    9254:	2b00      	cmp	r3, #0
    9256:	d1f3      	bne.n	9240 <_at25dfx_chip_get_nonbusy_status+0x48>
	}
	status = spi_read(chip->spi, &status_reg);
    9258:	687b      	ldr	r3, [r7, #4]
    925a:	681b      	ldr	r3, [r3, #0]
    925c:	220f      	movs	r2, #15
    925e:	18bc      	adds	r4, r7, r2
    9260:	220c      	movs	r2, #12
    9262:	18ba      	adds	r2, r7, r2
    9264:	0011      	movs	r1, r2
    9266:	0018      	movs	r0, r3
    9268:	4b2a      	ldr	r3, [pc, #168]	; (9314 <_at25dfx_chip_get_nonbusy_status+0x11c>)
    926a:	4798      	blx	r3
    926c:	0003      	movs	r3, r0
    926e:	7023      	strb	r3, [r4, #0]

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
    9270:	46c0      	nop			; (mov r8, r8)
    9272:	687b      	ldr	r3, [r7, #4]
    9274:	681b      	ldr	r3, [r3, #0]
    9276:	0018      	movs	r0, r3
    9278:	4b22      	ldr	r3, [pc, #136]	; (9304 <_at25dfx_chip_get_nonbusy_status+0x10c>)
    927a:	4798      	blx	r3
    927c:	0003      	movs	r3, r0
    927e:	001a      	movs	r2, r3
    9280:	2301      	movs	r3, #1
    9282:	4053      	eors	r3, r2
    9284:	b2db      	uxtb	r3, r3
    9286:	2b00      	cmp	r3, #0
    9288:	d1f3      	bne.n	9272 <_at25dfx_chip_get_nonbusy_status+0x7a>
		}
		status = spi_write(chip->spi, 0);
    928a:	687b      	ldr	r3, [r7, #4]
    928c:	681b      	ldr	r3, [r3, #0]
    928e:	220f      	movs	r2, #15
    9290:	18bc      	adds	r4, r7, r2
    9292:	2100      	movs	r1, #0
    9294:	0018      	movs	r0, r3
    9296:	4b1d      	ldr	r3, [pc, #116]	; (930c <_at25dfx_chip_get_nonbusy_status+0x114>)
    9298:	4798      	blx	r3
    929a:	0003      	movs	r3, r0
    929c:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
    929e:	46c0      	nop			; (mov r8, r8)
    92a0:	687b      	ldr	r3, [r7, #4]
    92a2:	681b      	ldr	r3, [r3, #0]
    92a4:	0018      	movs	r0, r3
    92a6:	4b1a      	ldr	r3, [pc, #104]	; (9310 <_at25dfx_chip_get_nonbusy_status+0x118>)
    92a8:	4798      	blx	r3
    92aa:	0003      	movs	r3, r0
    92ac:	001a      	movs	r2, r3
    92ae:	2301      	movs	r3, #1
    92b0:	4053      	eors	r3, r2
    92b2:	b2db      	uxtb	r3, r3
    92b4:	2b00      	cmp	r3, #0
    92b6:	d1f3      	bne.n	92a0 <_at25dfx_chip_get_nonbusy_status+0xa8>
		}
		status = spi_read(chip->spi, &status_reg);
    92b8:	687b      	ldr	r3, [r7, #4]
    92ba:	681b      	ldr	r3, [r3, #0]
    92bc:	220f      	movs	r2, #15
    92be:	18bc      	adds	r4, r7, r2
    92c0:	220c      	movs	r2, #12
    92c2:	18ba      	adds	r2, r7, r2
    92c4:	0011      	movs	r1, r2
    92c6:	0018      	movs	r0, r3
    92c8:	4b12      	ldr	r3, [pc, #72]	; (9314 <_at25dfx_chip_get_nonbusy_status+0x11c>)
    92ca:	4798      	blx	r3
    92cc:	0003      	movs	r3, r0
    92ce:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
    92d0:	230c      	movs	r3, #12
    92d2:	18fb      	adds	r3, r7, r3
    92d4:	881b      	ldrh	r3, [r3, #0]
    92d6:	001a      	movs	r2, r3
    92d8:	2301      	movs	r3, #1
    92da:	4013      	ands	r3, r2
    92dc:	d1c8      	bne.n	9270 <_at25dfx_chip_get_nonbusy_status+0x78>

	_at25dfx_chip_deselect(chip);
    92de:	687b      	ldr	r3, [r7, #4]
    92e0:	0018      	movs	r0, r3
    92e2:	4b0d      	ldr	r3, [pc, #52]	; (9318 <_at25dfx_chip_get_nonbusy_status+0x120>)
    92e4:	4798      	blx	r3

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
    92e6:	230c      	movs	r3, #12
    92e8:	18fb      	adds	r3, r7, r3
    92ea:	881b      	ldrh	r3, [r3, #0]
    92ec:	001a      	movs	r2, r3
    92ee:	2320      	movs	r3, #32
    92f0:	4013      	ands	r3, r2
    92f2:	d001      	beq.n	92f8 <_at25dfx_chip_get_nonbusy_status+0x100>
		return STATUS_ERR_IO;
    92f4:	2310      	movs	r3, #16
    92f6:	e000      	b.n	92fa <_at25dfx_chip_get_nonbusy_status+0x102>
	}
	return STATUS_OK;
    92f8:	2300      	movs	r3, #0
}
    92fa:	0018      	movs	r0, r3
    92fc:	46bd      	mov	sp, r7
    92fe:	b005      	add	sp, #20
    9300:	bd90      	pop	{r4, r7, pc}
    9302:	46c0      	nop			; (mov r8, r8)
    9304:	00008db7 	.word	0x00008db7
    9308:	00008fad 	.word	0x00008fad
    930c:	00008e09 	.word	0x00008e09
    9310:	00008ddf 	.word	0x00008ddf
    9314:	00008e51 	.word	0x00008e51
    9318:	00008fcd 	.word	0x00008fcd

0000931c <_at25dfx_chip_enable_write>:
 * or unprotecting sectors.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_enable_write(struct at25dfx_chip_module *chip)
{
    931c:	b590      	push	{r4, r7, lr}
    931e:	b089      	sub	sp, #36	; 0x24
    9320:	af02      	add	r7, sp, #8
    9322:	6078      	str	r0, [r7, #4]
	struct at25dfx_command cmd;

	cmd.opcode = AT25DFX_COMMAND_WRITE_ENABLE;
    9324:	2308      	movs	r3, #8
    9326:	18fb      	adds	r3, r7, r3
    9328:	2206      	movs	r2, #6
    932a:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
    932c:	2308      	movs	r3, #8
    932e:	18fb      	adds	r3, r7, r3
    9330:	2201      	movs	r2, #1
    9332:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
    9334:	2308      	movs	r3, #8
    9336:	18fb      	adds	r3, r7, r3
    9338:	2200      	movs	r2, #0
    933a:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
    933c:	2308      	movs	r3, #8
    933e:	18fb      	adds	r3, r7, r3
    9340:	2200      	movs	r2, #0
    9342:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
    9344:	2308      	movs	r3, #8
    9346:	18fb      	adds	r3, r7, r3
    9348:	2200      	movs	r2, #0
    934a:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
    934c:	2308      	movs	r3, #8
    934e:	18fb      	adds	r3, r7, r3
    9350:	6878      	ldr	r0, [r7, #4]
    9352:	466a      	mov	r2, sp
    9354:	68d9      	ldr	r1, [r3, #12]
    9356:	6011      	str	r1, [r2, #0]
    9358:	6819      	ldr	r1, [r3, #0]
    935a:	685a      	ldr	r2, [r3, #4]
    935c:	689b      	ldr	r3, [r3, #8]
    935e:	4c03      	ldr	r4, [pc, #12]	; (936c <_at25dfx_chip_enable_write+0x50>)
    9360:	47a0      	blx	r4
}
    9362:	46c0      	nop			; (mov r8, r8)
    9364:	46bd      	mov	sp, r7
    9366:	b007      	add	sp, #28
    9368:	bd90      	pop	{r4, r7, pc}
    936a:	46c0      	nop			; (mov r8, r8)
    936c:	000090f5 	.word	0x000090f5

00009370 <at25dfx_chip_check_presence>:
 * \retval STATUS_OK if chip responded with ID matching its type.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_NOT_FOUND if chip did not respond, or with wrong ID.
 */
enum status_code at25dfx_chip_check_presence(struct at25dfx_chip_module *chip)
{
    9370:	b590      	push	{r4, r7, lr}
    9372:	b08b      	sub	sp, #44	; 0x2c
    9374:	af02      	add	r7, sp, #8
    9376:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;
	uint32_t id = 0;
    9378:	2300      	movs	r3, #0
    937a:	60bb      	str	r3, [r7, #8]

	Assert(chip);

	// Reserve the SPI for us
	status = _at25dfx_spi_lock(chip->spi);
    937c:	687b      	ldr	r3, [r7, #4]
    937e:	681b      	ldr	r3, [r3, #0]
    9380:	221f      	movs	r2, #31
    9382:	18bc      	adds	r4, r7, r2
    9384:	0018      	movs	r0, r3
    9386:	4b21      	ldr	r3, [pc, #132]	; (940c <at25dfx_chip_check_presence+0x9c>)
    9388:	4798      	blx	r3
    938a:	0003      	movs	r3, r0
    938c:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
    938e:	231f      	movs	r3, #31
    9390:	18fb      	adds	r3, r7, r3
    9392:	781b      	ldrb	r3, [r3, #0]
    9394:	2b05      	cmp	r3, #5
    9396:	d103      	bne.n	93a0 <at25dfx_chip_check_presence+0x30>
		return status;
    9398:	231f      	movs	r3, #31
    939a:	18fb      	adds	r3, r7, r3
    939c:	781b      	ldrb	r3, [r3, #0]
    939e:	e030      	b.n	9402 <at25dfx_chip_check_presence+0x92>
	}

	cmd.opcode = AT25DFX_COMMAND_READ_DEVICE_ID;
    93a0:	230c      	movs	r3, #12
    93a2:	18fb      	adds	r3, r7, r3
    93a4:	229f      	movs	r2, #159	; 0x9f
    93a6:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
    93a8:	230c      	movs	r3, #12
    93aa:	18fb      	adds	r3, r7, r3
    93ac:	2201      	movs	r2, #1
    93ae:	705a      	strb	r2, [r3, #1]
	cmd.data.rx = (uint8_t *)&id;
    93b0:	230c      	movs	r3, #12
    93b2:	18fb      	adds	r3, r7, r3
    93b4:	2208      	movs	r2, #8
    93b6:	18ba      	adds	r2, r7, r2
    93b8:	609a      	str	r2, [r3, #8]
	cmd.length = 3;
    93ba:	230c      	movs	r3, #12
    93bc:	18fb      	adds	r3, r7, r3
    93be:	2203      	movs	r2, #3
    93c0:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
    93c2:	230c      	movs	r3, #12
    93c4:	18fb      	adds	r3, r7, r3
    93c6:	2200      	movs	r2, #0
    93c8:	605a      	str	r2, [r3, #4]

	_at25dfx_chip_issue_read_command_wait(chip, cmd);
    93ca:	230c      	movs	r3, #12
    93cc:	18fb      	adds	r3, r7, r3
    93ce:	6878      	ldr	r0, [r7, #4]
    93d0:	466a      	mov	r2, sp
    93d2:	68d9      	ldr	r1, [r3, #12]
    93d4:	6011      	str	r1, [r2, #0]
    93d6:	6819      	ldr	r1, [r3, #0]
    93d8:	685a      	ldr	r2, [r3, #4]
    93da:	689b      	ldr	r3, [r3, #8]
    93dc:	4c0c      	ldr	r4, [pc, #48]	; (9410 <at25dfx_chip_check_presence+0xa0>)
    93de:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
    93e0:	687b      	ldr	r3, [r7, #4]
    93e2:	681b      	ldr	r3, [r3, #0]
    93e4:	0018      	movs	r0, r3
    93e6:	4b0b      	ldr	r3, [pc, #44]	; (9414 <at25dfx_chip_check_presence+0xa4>)
    93e8:	4798      	blx	r3

	if (id == _at25dfx_get_device_id(chip->type)) {
    93ea:	687b      	ldr	r3, [r7, #4]
    93ec:	791b      	ldrb	r3, [r3, #4]
    93ee:	0018      	movs	r0, r3
    93f0:	4b09      	ldr	r3, [pc, #36]	; (9418 <at25dfx_chip_check_presence+0xa8>)
    93f2:	4798      	blx	r3
    93f4:	0002      	movs	r2, r0
    93f6:	68bb      	ldr	r3, [r7, #8]
    93f8:	429a      	cmp	r2, r3
    93fa:	d101      	bne.n	9400 <at25dfx_chip_check_presence+0x90>
		return STATUS_OK;
    93fc:	2300      	movs	r3, #0
    93fe:	e000      	b.n	9402 <at25dfx_chip_check_presence+0x92>
	} else {
		return STATUS_ERR_NOT_FOUND;
    9400:	2314      	movs	r3, #20
	}
}
    9402:	0018      	movs	r0, r3
    9404:	46bd      	mov	sp, r7
    9406:	b009      	add	sp, #36	; 0x24
    9408:	bd90      	pop	{r4, r7, pc}
    940a:	46c0      	nop			; (mov r8, r8)
    940c:	00008d59 	.word	0x00008d59
    9410:	00008fed 	.word	0x00008fed
    9414:	00008da1 	.word	0x00008da1
    9418:	00008ed9 	.word	0x00008ed9

0000941c <at25dfx_chip_read_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_read_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, void *data, at25dfx_datalen_t length)
{
    941c:	b590      	push	{r4, r7, lr}
    941e:	b08d      	sub	sp, #52	; 0x34
    9420:	af02      	add	r7, sp, #8
    9422:	60f8      	str	r0, [r7, #12]
    9424:	60b9      	str	r1, [r7, #8]
    9426:	607a      	str	r2, [r7, #4]
    9428:	001a      	movs	r2, r3
    942a:	1cbb      	adds	r3, r7, #2
    942c:	801a      	strh	r2, [r3, #0]
	Assert(chip);
	Assert(data);
	Assert(length);

	// Address out of range?
	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
    942e:	1cbb      	adds	r3, r7, #2
    9430:	881a      	ldrh	r2, [r3, #0]
    9432:	68bb      	ldr	r3, [r7, #8]
    9434:	18d4      	adds	r4, r2, r3
    9436:	68fb      	ldr	r3, [r7, #12]
    9438:	791b      	ldrb	r3, [r3, #4]
    943a:	0018      	movs	r0, r3
    943c:	4b21      	ldr	r3, [pc, #132]	; (94c4 <at25dfx_chip_read_buffer+0xa8>)
    943e:	4798      	blx	r3
    9440:	0003      	movs	r3, r0
    9442:	429c      	cmp	r4, r3
    9444:	d901      	bls.n	944a <at25dfx_chip_read_buffer+0x2e>
		return STATUS_ERR_INVALID_ARG;
    9446:	2317      	movs	r3, #23
    9448:	e037      	b.n	94ba <at25dfx_chip_read_buffer+0x9e>
	}

	status = _at25dfx_spi_lock(chip->spi);
    944a:	68fb      	ldr	r3, [r7, #12]
    944c:	681b      	ldr	r3, [r3, #0]
    944e:	2227      	movs	r2, #39	; 0x27
    9450:	18bc      	adds	r4, r7, r2
    9452:	0018      	movs	r0, r3
    9454:	4b1c      	ldr	r3, [pc, #112]	; (94c8 <at25dfx_chip_read_buffer+0xac>)
    9456:	4798      	blx	r3
    9458:	0003      	movs	r3, r0
    945a:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
    945c:	2327      	movs	r3, #39	; 0x27
    945e:	18fb      	adds	r3, r7, r3
    9460:	781b      	ldrb	r3, [r3, #0]
    9462:	2b05      	cmp	r3, #5
    9464:	d103      	bne.n	946e <at25dfx_chip_read_buffer+0x52>
		return status;
    9466:	2327      	movs	r3, #39	; 0x27
    9468:	18fb      	adds	r3, r7, r3
    946a:	781b      	ldrb	r3, [r3, #0]
    946c:	e025      	b.n	94ba <at25dfx_chip_read_buffer+0x9e>
	}

	cmd.opcode = AT25DFX_COMMAND_READ_ARRAY;
    946e:	2314      	movs	r3, #20
    9470:	18fb      	adds	r3, r7, r3
    9472:	220b      	movs	r2, #11
    9474:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 5;
    9476:	2314      	movs	r3, #20
    9478:	18fb      	adds	r3, r7, r3
    947a:	2205      	movs	r2, #5
    947c:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
    947e:	2314      	movs	r3, #20
    9480:	18fb      	adds	r3, r7, r3
    9482:	68ba      	ldr	r2, [r7, #8]
    9484:	605a      	str	r2, [r3, #4]
	cmd.data.rx = (uint8_t *)data;
    9486:	2314      	movs	r3, #20
    9488:	18fb      	adds	r3, r7, r3
    948a:	687a      	ldr	r2, [r7, #4]
    948c:	609a      	str	r2, [r3, #8]
	cmd.length = length;
    948e:	2314      	movs	r3, #20
    9490:	18fb      	adds	r3, r7, r3
    9492:	1cba      	adds	r2, r7, #2
    9494:	8812      	ldrh	r2, [r2, #0]
    9496:	819a      	strh	r2, [r3, #12]
	_at25dfx_chip_issue_read_command_wait(chip, cmd);
    9498:	2314      	movs	r3, #20
    949a:	18fb      	adds	r3, r7, r3
    949c:	68f8      	ldr	r0, [r7, #12]
    949e:	466a      	mov	r2, sp
    94a0:	68d9      	ldr	r1, [r3, #12]
    94a2:	6011      	str	r1, [r2, #0]
    94a4:	6819      	ldr	r1, [r3, #0]
    94a6:	685a      	ldr	r2, [r3, #4]
    94a8:	689b      	ldr	r3, [r3, #8]
    94aa:	4c08      	ldr	r4, [pc, #32]	; (94cc <at25dfx_chip_read_buffer+0xb0>)
    94ac:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
    94ae:	68fb      	ldr	r3, [r7, #12]
    94b0:	681b      	ldr	r3, [r3, #0]
    94b2:	0018      	movs	r0, r3
    94b4:	4b06      	ldr	r3, [pc, #24]	; (94d0 <at25dfx_chip_read_buffer+0xb4>)
    94b6:	4798      	blx	r3

	return STATUS_OK;
    94b8:	2300      	movs	r3, #0
}
    94ba:	0018      	movs	r0, r3
    94bc:	46bd      	mov	sp, r7
    94be:	b00b      	add	sp, #44	; 0x2c
    94c0:	bd90      	pop	{r4, r7, pc}
    94c2:	46c0      	nop			; (mov r8, r8)
    94c4:	00008f55 	.word	0x00008f55
    94c8:	00008d59 	.word	0x00008d59
    94cc:	00008fed 	.word	0x00008fed
    94d0:	00008da1 	.word	0x00008da1

000094d4 <at25dfx_chip_write_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_write_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, const void *data, at25dfx_datalen_t length)
{
    94d4:	b590      	push	{r4, r7, lr}
    94d6:	b08d      	sub	sp, #52	; 0x34
    94d8:	af02      	add	r7, sp, #8
    94da:	60f8      	str	r0, [r7, #12]
    94dc:	60b9      	str	r1, [r7, #8]
    94de:	607a      	str	r2, [r7, #4]
    94e0:	001a      	movs	r2, r3
    94e2:	1cbb      	adds	r3, r7, #2
    94e4:	801a      	strh	r2, [r3, #0]

	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
    94e6:	1cbb      	adds	r3, r7, #2
    94e8:	881a      	ldrh	r2, [r3, #0]
    94ea:	68bb      	ldr	r3, [r7, #8]
    94ec:	18d4      	adds	r4, r2, r3
    94ee:	68fb      	ldr	r3, [r7, #12]
    94f0:	791b      	ldrb	r3, [r3, #4]
    94f2:	0018      	movs	r0, r3
    94f4:	4b5b      	ldr	r3, [pc, #364]	; (9664 <at25dfx_chip_write_buffer+0x190>)
    94f6:	4798      	blx	r3
    94f8:	0003      	movs	r3, r0
    94fa:	429c      	cmp	r4, r3
    94fc:	d901      	bls.n	9502 <at25dfx_chip_write_buffer+0x2e>
		return STATUS_ERR_INVALID_ARG;
    94fe:	2317      	movs	r3, #23
    9500:	e0ab      	b.n	965a <at25dfx_chip_write_buffer+0x186>
	}

	status = _at25dfx_spi_lock(chip->spi);
    9502:	68fb      	ldr	r3, [r7, #12]
    9504:	681b      	ldr	r3, [r3, #0]
    9506:	2227      	movs	r2, #39	; 0x27
    9508:	18bc      	adds	r4, r7, r2
    950a:	0018      	movs	r0, r3
    950c:	4b56      	ldr	r3, [pc, #344]	; (9668 <at25dfx_chip_write_buffer+0x194>)
    950e:	4798      	blx	r3
    9510:	0003      	movs	r3, r0
    9512:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
    9514:	2327      	movs	r3, #39	; 0x27
    9516:	18fb      	adds	r3, r7, r3
    9518:	781b      	ldrb	r3, [r3, #0]
    951a:	2b05      	cmp	r3, #5
    951c:	d103      	bne.n	9526 <at25dfx_chip_write_buffer+0x52>
		return status;
    951e:	2327      	movs	r3, #39	; 0x27
    9520:	18fb      	adds	r3, r7, r3
    9522:	781b      	ldrb	r3, [r3, #0]
    9524:	e099      	b.n	965a <at25dfx_chip_write_buffer+0x186>
	}

	_at25dfx_chip_enable_write(chip);
    9526:	68fb      	ldr	r3, [r7, #12]
    9528:	0018      	movs	r0, r3
    952a:	4b50      	ldr	r3, [pc, #320]	; (966c <at25dfx_chip_write_buffer+0x198>)
    952c:	4798      	blx	r3

	cmd.opcode = AT25DFX_COMMAND_PROGRAM_PAGE;
    952e:	2314      	movs	r3, #20
    9530:	18fb      	adds	r3, r7, r3
    9532:	2202      	movs	r2, #2
    9534:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 4;
    9536:	2314      	movs	r3, #20
    9538:	18fb      	adds	r3, r7, r3
    953a:	2204      	movs	r2, #4
    953c:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
    953e:	2314      	movs	r3, #20
    9540:	18fb      	adds	r3, r7, r3
    9542:	68ba      	ldr	r2, [r7, #8]
    9544:	605a      	str	r2, [r3, #4]
	cmd.data.tx = (uint8_t *)data;
    9546:	2314      	movs	r3, #20
    9548:	18fb      	adds	r3, r7, r3
    954a:	687a      	ldr	r2, [r7, #4]
    954c:	609a      	str	r2, [r3, #8]
	page_bytes = AT25DFX_PAGE_SIZE - (address % AT25DFX_PAGE_SIZE);
    954e:	68bb      	ldr	r3, [r7, #8]
    9550:	b29b      	uxth	r3, r3
    9552:	22ff      	movs	r2, #255	; 0xff
    9554:	4013      	ands	r3, r2
    9556:	b29a      	uxth	r2, r3
    9558:	2324      	movs	r3, #36	; 0x24
    955a:	18fb      	adds	r3, r7, r3
    955c:	2180      	movs	r1, #128	; 0x80
    955e:	0049      	lsls	r1, r1, #1
    9560:	1a8a      	subs	r2, r1, r2
    9562:	801a      	strh	r2, [r3, #0]
	cmd.length = min(page_bytes, length);
    9564:	1cbb      	adds	r3, r7, #2
    9566:	2224      	movs	r2, #36	; 0x24
    9568:	18ba      	adds	r2, r7, r2
    956a:	8810      	ldrh	r0, [r2, #0]
    956c:	881b      	ldrh	r3, [r3, #0]
    956e:	b299      	uxth	r1, r3
    9570:	b282      	uxth	r2, r0
    9572:	4291      	cmp	r1, r2
    9574:	d900      	bls.n	9578 <at25dfx_chip_write_buffer+0xa4>
    9576:	1c03      	adds	r3, r0, #0
    9578:	b29a      	uxth	r2, r3
    957a:	2314      	movs	r3, #20
    957c:	18fb      	adds	r3, r7, r3
    957e:	819a      	strh	r2, [r3, #12]
	_at25dfx_chip_issue_write_command_wait(chip, cmd);
    9580:	2314      	movs	r3, #20
    9582:	18fb      	adds	r3, r7, r3
    9584:	68f8      	ldr	r0, [r7, #12]
    9586:	466a      	mov	r2, sp
    9588:	68d9      	ldr	r1, [r3, #12]
    958a:	6011      	str	r1, [r2, #0]
    958c:	6819      	ldr	r1, [r3, #0]
    958e:	685a      	ldr	r2, [r3, #4]
    9590:	689b      	ldr	r3, [r3, #8]
    9592:	4c37      	ldr	r4, [pc, #220]	; (9670 <at25dfx_chip_write_buffer+0x19c>)
    9594:	47a0      	blx	r4

	status = _at25dfx_chip_get_nonbusy_status(chip);
    9596:	2327      	movs	r3, #39	; 0x27
    9598:	18fc      	adds	r4, r7, r3
    959a:	68fb      	ldr	r3, [r7, #12]
    959c:	0018      	movs	r0, r3
    959e:	4b35      	ldr	r3, [pc, #212]	; (9674 <at25dfx_chip_write_buffer+0x1a0>)
    95a0:	4798      	blx	r3
    95a2:	0003      	movs	r3, r0
    95a4:	7023      	strb	r3, [r4, #0]

	length -= cmd.length;
    95a6:	2314      	movs	r3, #20
    95a8:	18fb      	adds	r3, r7, r3
    95aa:	899a      	ldrh	r2, [r3, #12]
    95ac:	1cbb      	adds	r3, r7, #2
    95ae:	1cb9      	adds	r1, r7, #2
    95b0:	8809      	ldrh	r1, [r1, #0]
    95b2:	1a8a      	subs	r2, r1, r2
    95b4:	801a      	strh	r2, [r3, #0]

	while (length && (status == STATUS_OK)) {
    95b6:	e03f      	b.n	9638 <at25dfx_chip_write_buffer+0x164>
		_at25dfx_chip_enable_write(chip);
    95b8:	68fb      	ldr	r3, [r7, #12]
    95ba:	0018      	movs	r0, r3
    95bc:	4b2b      	ldr	r3, [pc, #172]	; (966c <at25dfx_chip_write_buffer+0x198>)
    95be:	4798      	blx	r3

		cmd.address += cmd.length;
    95c0:	2314      	movs	r3, #20
    95c2:	18fb      	adds	r3, r7, r3
    95c4:	685b      	ldr	r3, [r3, #4]
    95c6:	2214      	movs	r2, #20
    95c8:	18ba      	adds	r2, r7, r2
    95ca:	8992      	ldrh	r2, [r2, #12]
    95cc:	189a      	adds	r2, r3, r2
    95ce:	2314      	movs	r3, #20
    95d0:	18fb      	adds	r3, r7, r3
    95d2:	605a      	str	r2, [r3, #4]
		cmd.data.tx += cmd.length;
    95d4:	2314      	movs	r3, #20
    95d6:	18fb      	adds	r3, r7, r3
    95d8:	689b      	ldr	r3, [r3, #8]
    95da:	2214      	movs	r2, #20
    95dc:	18ba      	adds	r2, r7, r2
    95de:	8992      	ldrh	r2, [r2, #12]
    95e0:	189a      	adds	r2, r3, r2
    95e2:	2314      	movs	r3, #20
    95e4:	18fb      	adds	r3, r7, r3
    95e6:	609a      	str	r2, [r3, #8]
		cmd.length = min(AT25DFX_PAGE_SIZE, length);
    95e8:	1cbb      	adds	r3, r7, #2
    95ea:	881b      	ldrh	r3, [r3, #0]
    95ec:	b299      	uxth	r1, r3
    95ee:	2280      	movs	r2, #128	; 0x80
    95f0:	0052      	lsls	r2, r2, #1
    95f2:	4291      	cmp	r1, r2
    95f4:	d901      	bls.n	95fa <at25dfx_chip_write_buffer+0x126>
    95f6:	2380      	movs	r3, #128	; 0x80
    95f8:	005b      	lsls	r3, r3, #1
    95fa:	b29a      	uxth	r2, r3
    95fc:	2314      	movs	r3, #20
    95fe:	18fb      	adds	r3, r7, r3
    9600:	819a      	strh	r2, [r3, #12]

		_at25dfx_chip_issue_write_command_wait(chip, cmd);
    9602:	2314      	movs	r3, #20
    9604:	18fb      	adds	r3, r7, r3
    9606:	68f8      	ldr	r0, [r7, #12]
    9608:	466a      	mov	r2, sp
    960a:	68d9      	ldr	r1, [r3, #12]
    960c:	6011      	str	r1, [r2, #0]
    960e:	6819      	ldr	r1, [r3, #0]
    9610:	685a      	ldr	r2, [r3, #4]
    9612:	689b      	ldr	r3, [r3, #8]
    9614:	4c16      	ldr	r4, [pc, #88]	; (9670 <at25dfx_chip_write_buffer+0x19c>)
    9616:	47a0      	blx	r4

		status = _at25dfx_chip_get_nonbusy_status(chip);
    9618:	2327      	movs	r3, #39	; 0x27
    961a:	18fc      	adds	r4, r7, r3
    961c:	68fb      	ldr	r3, [r7, #12]
    961e:	0018      	movs	r0, r3
    9620:	4b14      	ldr	r3, [pc, #80]	; (9674 <at25dfx_chip_write_buffer+0x1a0>)
    9622:	4798      	blx	r3
    9624:	0003      	movs	r3, r0
    9626:	7023      	strb	r3, [r4, #0]

		length -= cmd.length;
    9628:	2314      	movs	r3, #20
    962a:	18fb      	adds	r3, r7, r3
    962c:	899a      	ldrh	r2, [r3, #12]
    962e:	1cbb      	adds	r3, r7, #2
    9630:	1cb9      	adds	r1, r7, #2
    9632:	8809      	ldrh	r1, [r1, #0]
    9634:	1a8a      	subs	r2, r1, r2
    9636:	801a      	strh	r2, [r3, #0]
	while (length && (status == STATUS_OK)) {
    9638:	1cbb      	adds	r3, r7, #2
    963a:	881b      	ldrh	r3, [r3, #0]
    963c:	2b00      	cmp	r3, #0
    963e:	d004      	beq.n	964a <at25dfx_chip_write_buffer+0x176>
    9640:	2327      	movs	r3, #39	; 0x27
    9642:	18fb      	adds	r3, r7, r3
    9644:	781b      	ldrb	r3, [r3, #0]
    9646:	2b00      	cmp	r3, #0
    9648:	d0b6      	beq.n	95b8 <at25dfx_chip_write_buffer+0xe4>
	}

	_at25dfx_spi_unlock(chip->spi);
    964a:	68fb      	ldr	r3, [r7, #12]
    964c:	681b      	ldr	r3, [r3, #0]
    964e:	0018      	movs	r0, r3
    9650:	4b09      	ldr	r3, [pc, #36]	; (9678 <at25dfx_chip_write_buffer+0x1a4>)
    9652:	4798      	blx	r3

	return status;
    9654:	2327      	movs	r3, #39	; 0x27
    9656:	18fb      	adds	r3, r7, r3
    9658:	781b      	ldrb	r3, [r3, #0]
}
    965a:	0018      	movs	r0, r3
    965c:	46bd      	mov	sp, r7
    965e:	b00b      	add	sp, #44	; 0x2c
    9660:	bd90      	pop	{r4, r7, pc}
    9662:	46c0      	nop			; (mov r8, r8)
    9664:	00008f55 	.word	0x00008f55
    9668:	00008d59 	.word	0x00008d59
    966c:	0000931d 	.word	0x0000931d
    9670:	000090f5 	.word	0x000090f5
    9674:	000091f9 	.word	0x000091f9
    9678:	00008da1 	.word	0x00008da1

0000967c <at25dfx_chip_erase_block>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address is out of bounds.
 */
enum status_code at25dfx_chip_erase_block(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, enum at25dfx_block_size block_size)
{
    967c:	b590      	push	{r4, r7, lr}
    967e:	b08d      	sub	sp, #52	; 0x34
    9680:	af02      	add	r7, sp, #8
    9682:	60f8      	str	r0, [r7, #12]
    9684:	60b9      	str	r1, [r7, #8]
    9686:	1dfb      	adds	r3, r7, #7
    9688:	701a      	strb	r2, [r3, #0]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
    968a:	68fb      	ldr	r3, [r7, #12]
    968c:	791b      	ldrb	r3, [r3, #4]
    968e:	0018      	movs	r0, r3
    9690:	4b33      	ldr	r3, [pc, #204]	; (9760 <at25dfx_chip_erase_block+0xe4>)
    9692:	4798      	blx	r3
    9694:	0002      	movs	r2, r0
    9696:	68bb      	ldr	r3, [r7, #8]
    9698:	429a      	cmp	r2, r3
    969a:	d801      	bhi.n	96a0 <at25dfx_chip_erase_block+0x24>
		return STATUS_ERR_INVALID_ARG;
    969c:	2317      	movs	r3, #23
    969e:	e05b      	b.n	9758 <at25dfx_chip_erase_block+0xdc>
	}

	status = _at25dfx_spi_lock(chip->spi);
    96a0:	68fb      	ldr	r3, [r7, #12]
    96a2:	681b      	ldr	r3, [r3, #0]
    96a4:	2227      	movs	r2, #39	; 0x27
    96a6:	18bc      	adds	r4, r7, r2
    96a8:	0018      	movs	r0, r3
    96aa:	4b2e      	ldr	r3, [pc, #184]	; (9764 <at25dfx_chip_erase_block+0xe8>)
    96ac:	4798      	blx	r3
    96ae:	0003      	movs	r3, r0
    96b0:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
    96b2:	2327      	movs	r3, #39	; 0x27
    96b4:	18fb      	adds	r3, r7, r3
    96b6:	781b      	ldrb	r3, [r3, #0]
    96b8:	2b05      	cmp	r3, #5
    96ba:	d103      	bne.n	96c4 <at25dfx_chip_erase_block+0x48>
		return status;
    96bc:	2327      	movs	r3, #39	; 0x27
    96be:	18fb      	adds	r3, r7, r3
    96c0:	781b      	ldrb	r3, [r3, #0]
    96c2:	e049      	b.n	9758 <at25dfx_chip_erase_block+0xdc>
	}

	_at25dfx_chip_enable_write(chip);
    96c4:	68fb      	ldr	r3, [r7, #12]
    96c6:	0018      	movs	r0, r3
    96c8:	4b27      	ldr	r3, [pc, #156]	; (9768 <at25dfx_chip_erase_block+0xec>)
    96ca:	4798      	blx	r3

	switch (block_size) {
    96cc:	1dfb      	adds	r3, r7, #7
    96ce:	781b      	ldrb	r3, [r3, #0]
    96d0:	2b01      	cmp	r3, #1
    96d2:	d008      	beq.n	96e6 <at25dfx_chip_erase_block+0x6a>
    96d4:	2b02      	cmp	r3, #2
    96d6:	d00b      	beq.n	96f0 <at25dfx_chip_erase_block+0x74>
    96d8:	2b00      	cmp	r3, #0
    96da:	d10e      	bne.n	96fa <at25dfx_chip_erase_block+0x7e>
	case AT25DFX_BLOCK_SIZE_4KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_4KB;
    96dc:	2314      	movs	r3, #20
    96de:	18fb      	adds	r3, r7, r3
    96e0:	2220      	movs	r2, #32
    96e2:	701a      	strb	r2, [r3, #0]
		break;
    96e4:	e00d      	b.n	9702 <at25dfx_chip_erase_block+0x86>

	case AT25DFX_BLOCK_SIZE_32KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_32KB;
    96e6:	2314      	movs	r3, #20
    96e8:	18fb      	adds	r3, r7, r3
    96ea:	2252      	movs	r2, #82	; 0x52
    96ec:	701a      	strb	r2, [r3, #0]
		break;
    96ee:	e008      	b.n	9702 <at25dfx_chip_erase_block+0x86>

	case AT25DFX_BLOCK_SIZE_64KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_64KB;
    96f0:	2314      	movs	r3, #20
    96f2:	18fb      	adds	r3, r7, r3
    96f4:	22d8      	movs	r2, #216	; 0xd8
    96f6:	701a      	strb	r2, [r3, #0]
		break;
    96f8:	e003      	b.n	9702 <at25dfx_chip_erase_block+0x86>

	default:
		Assert(false);
		cmd.opcode = (enum at25dfx_command_opcode)0;
    96fa:	2314      	movs	r3, #20
    96fc:	18fb      	adds	r3, r7, r3
    96fe:	2200      	movs	r2, #0
    9700:	701a      	strb	r2, [r3, #0]
	}
	cmd.command_size = 4;
    9702:	2314      	movs	r3, #20
    9704:	18fb      	adds	r3, r7, r3
    9706:	2204      	movs	r2, #4
    9708:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
    970a:	2314      	movs	r3, #20
    970c:	18fb      	adds	r3, r7, r3
    970e:	68ba      	ldr	r2, [r7, #8]
    9710:	605a      	str	r2, [r3, #4]
	cmd.length = 0;
    9712:	2314      	movs	r3, #20
    9714:	18fb      	adds	r3, r7, r3
    9716:	2200      	movs	r2, #0
    9718:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.data.tx = NULL;
    971a:	2314      	movs	r3, #20
    971c:	18fb      	adds	r3, r7, r3
    971e:	2200      	movs	r2, #0
    9720:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
    9722:	2314      	movs	r3, #20
    9724:	18fb      	adds	r3, r7, r3
    9726:	68f8      	ldr	r0, [r7, #12]
    9728:	466a      	mov	r2, sp
    972a:	68d9      	ldr	r1, [r3, #12]
    972c:	6011      	str	r1, [r2, #0]
    972e:	6819      	ldr	r1, [r3, #0]
    9730:	685a      	ldr	r2, [r3, #4]
    9732:	689b      	ldr	r3, [r3, #8]
    9734:	4c0d      	ldr	r4, [pc, #52]	; (976c <at25dfx_chip_erase_block+0xf0>)
    9736:	47a0      	blx	r4

	status = _at25dfx_chip_get_nonbusy_status(chip);
    9738:	2327      	movs	r3, #39	; 0x27
    973a:	18fc      	adds	r4, r7, r3
    973c:	68fb      	ldr	r3, [r7, #12]
    973e:	0018      	movs	r0, r3
    9740:	4b0b      	ldr	r3, [pc, #44]	; (9770 <at25dfx_chip_erase_block+0xf4>)
    9742:	4798      	blx	r3
    9744:	0003      	movs	r3, r0
    9746:	7023      	strb	r3, [r4, #0]

	_at25dfx_spi_unlock(chip->spi);
    9748:	68fb      	ldr	r3, [r7, #12]
    974a:	681b      	ldr	r3, [r3, #0]
    974c:	0018      	movs	r0, r3
    974e:	4b09      	ldr	r3, [pc, #36]	; (9774 <at25dfx_chip_erase_block+0xf8>)
    9750:	4798      	blx	r3

	return status;
    9752:	2327      	movs	r3, #39	; 0x27
    9754:	18fb      	adds	r3, r7, r3
    9756:	781b      	ldrb	r3, [r3, #0]
}
    9758:	0018      	movs	r0, r3
    975a:	46bd      	mov	sp, r7
    975c:	b00b      	add	sp, #44	; 0x2c
    975e:	bd90      	pop	{r4, r7, pc}
    9760:	00008f55 	.word	0x00008f55
    9764:	00008d59 	.word	0x00008d59
    9768:	0000931d 	.word	0x0000931d
    976c:	000090f5 	.word	0x000090f5
    9770:	000091f9 	.word	0x000091f9
    9774:	00008da1 	.word	0x00008da1

00009778 <at25dfx_chip_set_global_sector_protect>:
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_set_global_sector_protect(
		struct at25dfx_chip_module *chip, bool protect)
{
    9778:	b590      	push	{r4, r7, lr}
    977a:	b08b      	sub	sp, #44	; 0x2c
    977c:	af02      	add	r7, sp, #8
    977e:	6078      	str	r0, [r7, #4]
    9780:	000a      	movs	r2, r1
    9782:	1cfb      	adds	r3, r7, #3
    9784:	701a      	strb	r2, [r3, #0]
	struct at25dfx_command cmd;
	uint8_t temp_data;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
    9786:	687b      	ldr	r3, [r7, #4]
    9788:	681b      	ldr	r3, [r3, #0]
    978a:	221f      	movs	r2, #31
    978c:	18bc      	adds	r4, r7, r2
    978e:	0018      	movs	r0, r3
    9790:	4b22      	ldr	r3, [pc, #136]	; (981c <at25dfx_chip_set_global_sector_protect+0xa4>)
    9792:	4798      	blx	r3
    9794:	0003      	movs	r3, r0
    9796:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
    9798:	231f      	movs	r3, #31
    979a:	18fb      	adds	r3, r7, r3
    979c:	781b      	ldrb	r3, [r3, #0]
    979e:	2b05      	cmp	r3, #5
    97a0:	d103      	bne.n	97aa <at25dfx_chip_set_global_sector_protect+0x32>
		return status;
    97a2:	231f      	movs	r3, #31
    97a4:	18fb      	adds	r3, r7, r3
    97a6:	781b      	ldrb	r3, [r3, #0]
    97a8:	e033      	b.n	9812 <at25dfx_chip_set_global_sector_protect+0x9a>
	}

	_at25dfx_chip_enable_write(chip);
    97aa:	687b      	ldr	r3, [r7, #4]
    97ac:	0018      	movs	r0, r3
    97ae:	4b1c      	ldr	r3, [pc, #112]	; (9820 <at25dfx_chip_set_global_sector_protect+0xa8>)
    97b0:	4798      	blx	r3

	temp_data = protect ? AT25DFX_STATUS_GLOBAL_PROTECT : 0;
    97b2:	1cfb      	adds	r3, r7, #3
    97b4:	781b      	ldrb	r3, [r3, #0]
    97b6:	2b00      	cmp	r3, #0
    97b8:	d001      	beq.n	97be <at25dfx_chip_set_global_sector_protect+0x46>
    97ba:	223c      	movs	r2, #60	; 0x3c
    97bc:	e000      	b.n	97c0 <at25dfx_chip_set_global_sector_protect+0x48>
    97be:	2200      	movs	r2, #0
    97c0:	230b      	movs	r3, #11
    97c2:	18fb      	adds	r3, r7, r3
    97c4:	701a      	strb	r2, [r3, #0]
	cmd.opcode = AT25DFX_COMMAND_WRITE_STATUS;
    97c6:	230c      	movs	r3, #12
    97c8:	18fb      	adds	r3, r7, r3
    97ca:	2201      	movs	r2, #1
    97cc:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
    97ce:	230c      	movs	r3, #12
    97d0:	18fb      	adds	r3, r7, r3
    97d2:	2201      	movs	r2, #1
    97d4:	705a      	strb	r2, [r3, #1]
	cmd.length = 1;
    97d6:	230c      	movs	r3, #12
    97d8:	18fb      	adds	r3, r7, r3
    97da:	2201      	movs	r2, #1
    97dc:	819a      	strh	r2, [r3, #12]
	cmd.data.tx = &temp_data;
    97de:	230c      	movs	r3, #12
    97e0:	18fb      	adds	r3, r7, r3
    97e2:	220b      	movs	r2, #11
    97e4:	18ba      	adds	r2, r7, r2
    97e6:	609a      	str	r2, [r3, #8]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
    97e8:	230c      	movs	r3, #12
    97ea:	18fb      	adds	r3, r7, r3
    97ec:	2200      	movs	r2, #0
    97ee:	605a      	str	r2, [r3, #4]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
    97f0:	230c      	movs	r3, #12
    97f2:	18fb      	adds	r3, r7, r3
    97f4:	6878      	ldr	r0, [r7, #4]
    97f6:	466a      	mov	r2, sp
    97f8:	68d9      	ldr	r1, [r3, #12]
    97fa:	6011      	str	r1, [r2, #0]
    97fc:	6819      	ldr	r1, [r3, #0]
    97fe:	685a      	ldr	r2, [r3, #4]
    9800:	689b      	ldr	r3, [r3, #8]
    9802:	4c08      	ldr	r4, [pc, #32]	; (9824 <at25dfx_chip_set_global_sector_protect+0xac>)
    9804:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
    9806:	687b      	ldr	r3, [r7, #4]
    9808:	681b      	ldr	r3, [r3, #0]
    980a:	0018      	movs	r0, r3
    980c:	4b06      	ldr	r3, [pc, #24]	; (9828 <at25dfx_chip_set_global_sector_protect+0xb0>)
    980e:	4798      	blx	r3

	return STATUS_OK;
    9810:	2300      	movs	r3, #0
}
    9812:	0018      	movs	r0, r3
    9814:	46bd      	mov	sp, r7
    9816:	b009      	add	sp, #36	; 0x24
    9818:	bd90      	pop	{r4, r7, pc}
    981a:	46c0      	nop			; (mov r8, r8)
    981c:	00008d59 	.word	0x00008d59
    9820:	0000931d 	.word	0x0000931d
    9824:	000090f5 	.word	0x000090f5
    9828:	00008da1 	.word	0x00008da1

0000982c <at25dfx_chip_set_sector_protect>:
 * \retval STATUS_ERR_INVALID_ARG if address is out of bounds.
 */
enum status_code at25dfx_chip_set_sector_protect(
		struct at25dfx_chip_module *chip, at25dfx_address_t address,
		bool protect)
{
    982c:	b590      	push	{r4, r7, lr}
    982e:	b08d      	sub	sp, #52	; 0x34
    9830:	af02      	add	r7, sp, #8
    9832:	60f8      	str	r0, [r7, #12]
    9834:	60b9      	str	r1, [r7, #8]
    9836:	1dfb      	adds	r3, r7, #7
    9838:	701a      	strb	r2, [r3, #0]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	if ((address) >= _at25dfx_get_device_size(chip->type)) {
    983a:	68fb      	ldr	r3, [r7, #12]
    983c:	791b      	ldrb	r3, [r3, #4]
    983e:	0018      	movs	r0, r3
    9840:	4b26      	ldr	r3, [pc, #152]	; (98dc <at25dfx_chip_set_sector_protect+0xb0>)
    9842:	4798      	blx	r3
    9844:	0002      	movs	r2, r0
    9846:	68bb      	ldr	r3, [r7, #8]
    9848:	429a      	cmp	r2, r3
    984a:	d801      	bhi.n	9850 <at25dfx_chip_set_sector_protect+0x24>
		return STATUS_ERR_INVALID_ARG;
    984c:	2317      	movs	r3, #23
    984e:	e040      	b.n	98d2 <at25dfx_chip_set_sector_protect+0xa6>
	}

	status = _at25dfx_spi_lock(chip->spi);
    9850:	68fb      	ldr	r3, [r7, #12]
    9852:	681b      	ldr	r3, [r3, #0]
    9854:	2227      	movs	r2, #39	; 0x27
    9856:	18bc      	adds	r4, r7, r2
    9858:	0018      	movs	r0, r3
    985a:	4b21      	ldr	r3, [pc, #132]	; (98e0 <at25dfx_chip_set_sector_protect+0xb4>)
    985c:	4798      	blx	r3
    985e:	0003      	movs	r3, r0
    9860:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
    9862:	2327      	movs	r3, #39	; 0x27
    9864:	18fb      	adds	r3, r7, r3
    9866:	781b      	ldrb	r3, [r3, #0]
    9868:	2b05      	cmp	r3, #5
    986a:	d103      	bne.n	9874 <at25dfx_chip_set_sector_protect+0x48>
		return status;
    986c:	2327      	movs	r3, #39	; 0x27
    986e:	18fb      	adds	r3, r7, r3
    9870:	781b      	ldrb	r3, [r3, #0]
    9872:	e02e      	b.n	98d2 <at25dfx_chip_set_sector_protect+0xa6>
	}

	_at25dfx_chip_enable_write(chip);
    9874:	68fb      	ldr	r3, [r7, #12]
    9876:	0018      	movs	r0, r3
    9878:	4b1a      	ldr	r3, [pc, #104]	; (98e4 <at25dfx_chip_set_sector_protect+0xb8>)
    987a:	4798      	blx	r3

	cmd.opcode = protect ?
    987c:	1dfb      	adds	r3, r7, #7
    987e:	781b      	ldrb	r3, [r3, #0]
    9880:	2b00      	cmp	r3, #0
    9882:	d001      	beq.n	9888 <at25dfx_chip_set_sector_protect+0x5c>
    9884:	2236      	movs	r2, #54	; 0x36
    9886:	e000      	b.n	988a <at25dfx_chip_set_sector_protect+0x5e>
    9888:	2239      	movs	r2, #57	; 0x39
    988a:	2314      	movs	r3, #20
    988c:	18fb      	adds	r3, r7, r3
    988e:	701a      	strb	r2, [r3, #0]
			AT25DFX_COMMAND_PROTECT_SECTOR : AT25DFX_COMMAND_UNPROTECT_SECTOR;
	cmd.command_size = 4;
    9890:	2314      	movs	r3, #20
    9892:	18fb      	adds	r3, r7, r3
    9894:	2204      	movs	r2, #4
    9896:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
    9898:	2314      	movs	r3, #20
    989a:	18fb      	adds	r3, r7, r3
    989c:	68ba      	ldr	r2, [r7, #8]
    989e:	605a      	str	r2, [r3, #4]
	cmd.length = 0;
    98a0:	2314      	movs	r3, #20
    98a2:	18fb      	adds	r3, r7, r3
    98a4:	2200      	movs	r2, #0
    98a6:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.data.tx = NULL;
    98a8:	2314      	movs	r3, #20
    98aa:	18fb      	adds	r3, r7, r3
    98ac:	2200      	movs	r2, #0
    98ae:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
    98b0:	2314      	movs	r3, #20
    98b2:	18fb      	adds	r3, r7, r3
    98b4:	68f8      	ldr	r0, [r7, #12]
    98b6:	466a      	mov	r2, sp
    98b8:	68d9      	ldr	r1, [r3, #12]
    98ba:	6011      	str	r1, [r2, #0]
    98bc:	6819      	ldr	r1, [r3, #0]
    98be:	685a      	ldr	r2, [r3, #4]
    98c0:	689b      	ldr	r3, [r3, #8]
    98c2:	4c09      	ldr	r4, [pc, #36]	; (98e8 <at25dfx_chip_set_sector_protect+0xbc>)
    98c4:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
    98c6:	68fb      	ldr	r3, [r7, #12]
    98c8:	681b      	ldr	r3, [r3, #0]
    98ca:	0018      	movs	r0, r3
    98cc:	4b07      	ldr	r3, [pc, #28]	; (98ec <at25dfx_chip_set_sector_protect+0xc0>)
    98ce:	4798      	blx	r3

	return STATUS_OK;
    98d0:	2300      	movs	r3, #0
}
    98d2:	0018      	movs	r0, r3
    98d4:	46bd      	mov	sp, r7
    98d6:	b00b      	add	sp, #44	; 0x2c
    98d8:	bd90      	pop	{r4, r7, pc}
    98da:	46c0      	nop			; (mov r8, r8)
    98dc:	00008f55 	.word	0x00008f55
    98e0:	00008d59 	.word	0x00008d59
    98e4:	0000931d 	.word	0x0000931d
    98e8:	000090f5 	.word	0x000090f5
    98ec:	00008da1 	.word	0x00008da1

000098f0 <at25dfx_chip_sleep>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_sleep(struct at25dfx_chip_module *chip)
{
    98f0:	b590      	push	{r4, r7, lr}
    98f2:	b08b      	sub	sp, #44	; 0x2c
    98f4:	af02      	add	r7, sp, #8
    98f6:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
    98f8:	687b      	ldr	r3, [r7, #4]
    98fa:	681b      	ldr	r3, [r3, #0]
    98fc:	221f      	movs	r2, #31
    98fe:	18bc      	adds	r4, r7, r2
    9900:	0018      	movs	r0, r3
    9902:	4b1b      	ldr	r3, [pc, #108]	; (9970 <at25dfx_chip_sleep+0x80>)
    9904:	4798      	blx	r3
    9906:	0003      	movs	r3, r0
    9908:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
    990a:	231f      	movs	r3, #31
    990c:	18fb      	adds	r3, r7, r3
    990e:	781b      	ldrb	r3, [r3, #0]
    9910:	2b05      	cmp	r3, #5
    9912:	d103      	bne.n	991c <at25dfx_chip_sleep+0x2c>
		return status;
    9914:	231f      	movs	r3, #31
    9916:	18fb      	adds	r3, r7, r3
    9918:	781b      	ldrb	r3, [r3, #0]
    991a:	e024      	b.n	9966 <at25dfx_chip_sleep+0x76>
	}

	cmd.opcode = AT25DFX_COMMAND_SLEEP;
    991c:	230c      	movs	r3, #12
    991e:	18fb      	adds	r3, r7, r3
    9920:	22b9      	movs	r2, #185	; 0xb9
    9922:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
    9924:	230c      	movs	r3, #12
    9926:	18fb      	adds	r3, r7, r3
    9928:	2201      	movs	r2, #1
    992a:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
    992c:	230c      	movs	r3, #12
    992e:	18fb      	adds	r3, r7, r3
    9930:	2200      	movs	r2, #0
    9932:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
    9934:	230c      	movs	r3, #12
    9936:	18fb      	adds	r3, r7, r3
    9938:	2200      	movs	r2, #0
    993a:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
    993c:	230c      	movs	r3, #12
    993e:	18fb      	adds	r3, r7, r3
    9940:	2200      	movs	r2, #0
    9942:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
    9944:	230c      	movs	r3, #12
    9946:	18fb      	adds	r3, r7, r3
    9948:	6878      	ldr	r0, [r7, #4]
    994a:	466a      	mov	r2, sp
    994c:	68d9      	ldr	r1, [r3, #12]
    994e:	6011      	str	r1, [r2, #0]
    9950:	6819      	ldr	r1, [r3, #0]
    9952:	685a      	ldr	r2, [r3, #4]
    9954:	689b      	ldr	r3, [r3, #8]
    9956:	4c07      	ldr	r4, [pc, #28]	; (9974 <at25dfx_chip_sleep+0x84>)
    9958:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
    995a:	687b      	ldr	r3, [r7, #4]
    995c:	681b      	ldr	r3, [r3, #0]
    995e:	0018      	movs	r0, r3
    9960:	4b05      	ldr	r3, [pc, #20]	; (9978 <at25dfx_chip_sleep+0x88>)
    9962:	4798      	blx	r3

	return STATUS_OK;
    9964:	2300      	movs	r3, #0
}
    9966:	0018      	movs	r0, r3
    9968:	46bd      	mov	sp, r7
    996a:	b009      	add	sp, #36	; 0x24
    996c:	bd90      	pop	{r4, r7, pc}
    996e:	46c0      	nop			; (mov r8, r8)
    9970:	00008d59 	.word	0x00008d59
    9974:	000090f5 	.word	0x000090f5
    9978:	00008da1 	.word	0x00008da1

0000997c <at25dfx_chip_wake>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_wake(struct at25dfx_chip_module *chip)
{
    997c:	b590      	push	{r4, r7, lr}
    997e:	b08b      	sub	sp, #44	; 0x2c
    9980:	af02      	add	r7, sp, #8
    9982:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
    9984:	687b      	ldr	r3, [r7, #4]
    9986:	681b      	ldr	r3, [r3, #0]
    9988:	221f      	movs	r2, #31
    998a:	18bc      	adds	r4, r7, r2
    998c:	0018      	movs	r0, r3
    998e:	4b1b      	ldr	r3, [pc, #108]	; (99fc <at25dfx_chip_wake+0x80>)
    9990:	4798      	blx	r3
    9992:	0003      	movs	r3, r0
    9994:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
    9996:	231f      	movs	r3, #31
    9998:	18fb      	adds	r3, r7, r3
    999a:	781b      	ldrb	r3, [r3, #0]
    999c:	2b05      	cmp	r3, #5
    999e:	d103      	bne.n	99a8 <at25dfx_chip_wake+0x2c>
		return status;
    99a0:	231f      	movs	r3, #31
    99a2:	18fb      	adds	r3, r7, r3
    99a4:	781b      	ldrb	r3, [r3, #0]
    99a6:	e024      	b.n	99f2 <at25dfx_chip_wake+0x76>
	}

	cmd.opcode = AT25DFX_COMMAND_WAKE;
    99a8:	230c      	movs	r3, #12
    99aa:	18fb      	adds	r3, r7, r3
    99ac:	22ab      	movs	r2, #171	; 0xab
    99ae:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
    99b0:	230c      	movs	r3, #12
    99b2:	18fb      	adds	r3, r7, r3
    99b4:	2201      	movs	r2, #1
    99b6:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
    99b8:	230c      	movs	r3, #12
    99ba:	18fb      	adds	r3, r7, r3
    99bc:	2200      	movs	r2, #0
    99be:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
    99c0:	230c      	movs	r3, #12
    99c2:	18fb      	adds	r3, r7, r3
    99c4:	2200      	movs	r2, #0
    99c6:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
    99c8:	230c      	movs	r3, #12
    99ca:	18fb      	adds	r3, r7, r3
    99cc:	2200      	movs	r2, #0
    99ce:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
    99d0:	230c      	movs	r3, #12
    99d2:	18fb      	adds	r3, r7, r3
    99d4:	6878      	ldr	r0, [r7, #4]
    99d6:	466a      	mov	r2, sp
    99d8:	68d9      	ldr	r1, [r3, #12]
    99da:	6011      	str	r1, [r2, #0]
    99dc:	6819      	ldr	r1, [r3, #0]
    99de:	685a      	ldr	r2, [r3, #4]
    99e0:	689b      	ldr	r3, [r3, #8]
    99e2:	4c07      	ldr	r4, [pc, #28]	; (9a00 <at25dfx_chip_wake+0x84>)
    99e4:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
    99e6:	687b      	ldr	r3, [r7, #4]
    99e8:	681b      	ldr	r3, [r3, #0]
    99ea:	0018      	movs	r0, r3
    99ec:	4b05      	ldr	r3, [pc, #20]	; (9a04 <at25dfx_chip_wake+0x88>)
    99ee:	4798      	blx	r3

	return STATUS_OK;
    99f0:	2300      	movs	r3, #0
    99f2:	0018      	movs	r0, r3
    99f4:	46bd      	mov	sp, r7
    99f6:	b009      	add	sp, #36	; 0x24
    99f8:	bd90      	pop	{r4, r7, pc}
    99fa:	46c0      	nop			; (mov r8, r8)
    99fc:	00008d59 	.word	0x00008d59
    9a00:	000090f5 	.word	0x000090f5
    9a04:	00008da1 	.word	0x00008da1

00009a08 <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
    9a08:	b580      	push	{r7, lr}
    9a0a:	b082      	sub	sp, #8
    9a0c:	af00      	add	r7, sp, #0
    9a0e:	6078      	str	r0, [r7, #4]
	if (n > 0) {
    9a10:	687b      	ldr	r3, [r7, #4]
    9a12:	2b00      	cmp	r3, #0
    9a14:	d00c      	beq.n	9a30 <delay_cycles+0x28>
		SysTick->LOAD = n;
    9a16:	4b08      	ldr	r3, [pc, #32]	; (9a38 <delay_cycles+0x30>)
    9a18:	687a      	ldr	r2, [r7, #4]
    9a1a:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
    9a1c:	4b06      	ldr	r3, [pc, #24]	; (9a38 <delay_cycles+0x30>)
    9a1e:	2200      	movs	r2, #0
    9a20:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    9a22:	46c0      	nop			; (mov r8, r8)
    9a24:	4b04      	ldr	r3, [pc, #16]	; (9a38 <delay_cycles+0x30>)
    9a26:	681a      	ldr	r2, [r3, #0]
    9a28:	2380      	movs	r3, #128	; 0x80
    9a2a:	025b      	lsls	r3, r3, #9
    9a2c:	4013      	ands	r3, r2
    9a2e:	d0f9      	beq.n	9a24 <delay_cycles+0x1c>
		};
	}
}
    9a30:	46c0      	nop			; (mov r8, r8)
    9a32:	46bd      	mov	sp, r7
    9a34:	b002      	add	sp, #8
    9a36:	bd80      	pop	{r7, pc}
    9a38:	e000e010 	.word	0xe000e010

00009a3c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    9a3c:	b580      	push	{r7, lr}
    9a3e:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
    9a40:	2000      	movs	r0, #0
    9a42:	4b0f      	ldr	r3, [pc, #60]	; (9a80 <delay_init+0x44>)
    9a44:	4798      	blx	r3
    9a46:	0002      	movs	r2, r0
    9a48:	4b0e      	ldr	r3, [pc, #56]	; (9a84 <delay_init+0x48>)
    9a4a:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
    9a4c:	4b0d      	ldr	r3, [pc, #52]	; (9a84 <delay_init+0x48>)
    9a4e:	6818      	ldr	r0, [r3, #0]
    9a50:	4b0d      	ldr	r3, [pc, #52]	; (9a88 <delay_init+0x4c>)
    9a52:	22fa      	movs	r2, #250	; 0xfa
    9a54:	0091      	lsls	r1, r2, #2
    9a56:	4798      	blx	r3
    9a58:	0003      	movs	r3, r0
    9a5a:	001a      	movs	r2, r3
    9a5c:	4b09      	ldr	r3, [pc, #36]	; (9a84 <delay_init+0x48>)
    9a5e:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    9a60:	4b08      	ldr	r3, [pc, #32]	; (9a84 <delay_init+0x48>)
    9a62:	6818      	ldr	r0, [r3, #0]
    9a64:	4b08      	ldr	r3, [pc, #32]	; (9a88 <delay_init+0x4c>)
    9a66:	22fa      	movs	r2, #250	; 0xfa
    9a68:	0091      	lsls	r1, r2, #2
    9a6a:	4798      	blx	r3
    9a6c:	0003      	movs	r3, r0
    9a6e:	001a      	movs	r2, r3
    9a70:	4b06      	ldr	r3, [pc, #24]	; (9a8c <delay_init+0x50>)
    9a72:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    9a74:	4b06      	ldr	r3, [pc, #24]	; (9a90 <delay_init+0x54>)
    9a76:	2205      	movs	r2, #5
    9a78:	601a      	str	r2, [r3, #0]
}
    9a7a:	46c0      	nop			; (mov r8, r8)
    9a7c:	46bd      	mov	sp, r7
    9a7e:	bd80      	pop	{r7, pc}
    9a80:	0000cd51 	.word	0x0000cd51
    9a84:	20000010 	.word	0x20000010
    9a88:	0000e27d 	.word	0x0000e27d
    9a8c:	20000014 	.word	0x20000014
    9a90:	e000e010 	.word	0xe000e010

00009a94 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    9a94:	b580      	push	{r7, lr}
    9a96:	b082      	sub	sp, #8
    9a98:	af00      	add	r7, sp, #0
    9a9a:	6078      	str	r0, [r7, #4]
	while (n--) {
    9a9c:	e004      	b.n	9aa8 <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    9a9e:	4b07      	ldr	r3, [pc, #28]	; (9abc <delay_cycles_ms+0x28>)
    9aa0:	681b      	ldr	r3, [r3, #0]
    9aa2:	0018      	movs	r0, r3
    9aa4:	4b06      	ldr	r3, [pc, #24]	; (9ac0 <delay_cycles_ms+0x2c>)
    9aa6:	4798      	blx	r3
	while (n--) {
    9aa8:	687b      	ldr	r3, [r7, #4]
    9aaa:	1e5a      	subs	r2, r3, #1
    9aac:	607a      	str	r2, [r7, #4]
    9aae:	2b00      	cmp	r3, #0
    9ab0:	d1f5      	bne.n	9a9e <delay_cycles_ms+0xa>
	}
}
    9ab2:	46c0      	nop			; (mov r8, r8)
    9ab4:	46bd      	mov	sp, r7
    9ab6:	b002      	add	sp, #8
    9ab8:	bd80      	pop	{r7, pc}
    9aba:	46c0      	nop			; (mov r8, r8)
    9abc:	20000010 	.word	0x20000010
    9ac0:	00009a09 	.word	0x00009a09

00009ac4 <nvm_is_ready>:
 * \retval true   If the hardware module is ready for a new command
 * \retval false  If the hardware module is busy executing a command
 *
 */
static inline bool nvm_is_ready(void)
{
    9ac4:	b580      	push	{r7, lr}
    9ac6:	b082      	sub	sp, #8
    9ac8:	af00      	add	r7, sp, #0
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    9aca:	4b07      	ldr	r3, [pc, #28]	; (9ae8 <nvm_is_ready+0x24>)
    9acc:	607b      	str	r3, [r7, #4]

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    9ace:	687b      	ldr	r3, [r7, #4]
    9ad0:	7d1b      	ldrb	r3, [r3, #20]
    9ad2:	b2db      	uxtb	r3, r3
    9ad4:	001a      	movs	r2, r3
    9ad6:	2301      	movs	r3, #1
    9ad8:	4013      	ands	r3, r2
    9ada:	1e5a      	subs	r2, r3, #1
    9adc:	4193      	sbcs	r3, r2
    9ade:	b2db      	uxtb	r3, r3
}
    9ae0:	0018      	movs	r0, r3
    9ae2:	46bd      	mov	sp, r7
    9ae4:	b002      	add	sp, #8
    9ae6:	bd80      	pop	{r7, pc}
    9ae8:	41004000 	.word	0x41004000

00009aec <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    9aec:	b580      	push	{r7, lr}
    9aee:	b086      	sub	sp, #24
    9af0:	af00      	add	r7, sp, #0
    9af2:	60b9      	str	r1, [r7, #8]
    9af4:	607a      	str	r2, [r7, #4]
    9af6:	230f      	movs	r3, #15
    9af8:	18fb      	adds	r3, r7, r3
    9afa:	1c02      	adds	r2, r0, #0
    9afc:	701a      	strb	r2, [r3, #0]
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    9afe:	4b3a      	ldr	r3, [pc, #232]	; (9be8 <nvm_execute_command+0xfc>)
    9b00:	881b      	ldrh	r3, [r3, #0]
    9b02:	001a      	movs	r2, r3
    9b04:	4b38      	ldr	r3, [pc, #224]	; (9be8 <nvm_execute_command+0xfc>)
    9b06:	885b      	ldrh	r3, [r3, #2]
    9b08:	435a      	muls	r2, r3
    9b0a:	68bb      	ldr	r3, [r7, #8]
    9b0c:	429a      	cmp	r2, r3
    9b0e:	d209      	bcs.n	9b24 <nvm_execute_command+0x38>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    9b10:	68bb      	ldr	r3, [r7, #8]
    9b12:	4a36      	ldr	r2, [pc, #216]	; (9bec <nvm_execute_command+0x100>)
    9b14:	4293      	cmp	r3, r2
    9b16:	d903      	bls.n	9b20 <nvm_execute_command+0x34>
    9b18:	68bb      	ldr	r3, [r7, #8]
    9b1a:	4a35      	ldr	r2, [pc, #212]	; (9bf0 <nvm_execute_command+0x104>)
    9b1c:	4293      	cmp	r3, r2
    9b1e:	d901      	bls.n	9b24 <nvm_execute_command+0x38>
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    9b20:	2318      	movs	r3, #24
    9b22:	e05c      	b.n	9bde <nvm_execute_command+0xf2>
#endif
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    9b24:	4b33      	ldr	r3, [pc, #204]	; (9bf4 <nvm_execute_command+0x108>)
    9b26:	617b      	str	r3, [r7, #20]

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    9b28:	697b      	ldr	r3, [r7, #20]
    9b2a:	685b      	ldr	r3, [r3, #4]
    9b2c:	613b      	str	r3, [r7, #16]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    9b2e:	693b      	ldr	r3, [r7, #16]
    9b30:	2280      	movs	r2, #128	; 0x80
    9b32:	02d2      	lsls	r2, r2, #11
    9b34:	431a      	orrs	r2, r3
    9b36:	697b      	ldr	r3, [r7, #20]
    9b38:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9b3a:	697b      	ldr	r3, [r7, #20]
    9b3c:	2220      	movs	r2, #32
    9b3e:	32ff      	adds	r2, #255	; 0xff
    9b40:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    9b42:	4b2d      	ldr	r3, [pc, #180]	; (9bf8 <nvm_execute_command+0x10c>)
    9b44:	4798      	blx	r3
    9b46:	0003      	movs	r3, r0
    9b48:	001a      	movs	r2, r3
    9b4a:	2301      	movs	r3, #1
    9b4c:	4053      	eors	r3, r2
    9b4e:	b2db      	uxtb	r3, r3
    9b50:	2b00      	cmp	r3, #0
    9b52:	d004      	beq.n	9b5e <nvm_execute_command+0x72>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    9b54:	697b      	ldr	r3, [r7, #20]
    9b56:	693a      	ldr	r2, [r7, #16]
    9b58:	605a      	str	r2, [r3, #4]
		return STATUS_BUSY;
    9b5a:	2305      	movs	r3, #5
    9b5c:	e03f      	b.n	9bde <nvm_execute_command+0xf2>
	}

	switch (command) {
    9b5e:	230f      	movs	r3, #15
    9b60:	18fb      	adds	r3, r7, r3
    9b62:	781b      	ldrb	r3, [r3, #0]
    9b64:	2b45      	cmp	r3, #69	; 0x45
    9b66:	d81d      	bhi.n	9ba4 <nvm_execute_command+0xb8>
    9b68:	009a      	lsls	r2, r3, #2
    9b6a:	4b24      	ldr	r3, [pc, #144]	; (9bfc <nvm_execute_command+0x110>)
    9b6c:	18d3      	adds	r3, r2, r3
    9b6e:	681b      	ldr	r3, [r3, #0]
    9b70:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    9b72:	697b      	ldr	r3, [r7, #20]
    9b74:	8b1b      	ldrh	r3, [r3, #24]
    9b76:	b29b      	uxth	r3, r3
    9b78:	001a      	movs	r2, r3
    9b7a:	2380      	movs	r3, #128	; 0x80
    9b7c:	005b      	lsls	r3, r3, #1
    9b7e:	4013      	ands	r3, r2
    9b80:	d004      	beq.n	9b8c <nvm_execute_command+0xa0>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    9b82:	697b      	ldr	r3, [r7, #20]
    9b84:	693a      	ldr	r2, [r7, #16]
    9b86:	605a      	str	r2, [r3, #4]
				return STATUS_ERR_IO;
    9b88:	2310      	movs	r3, #16
    9b8a:	e028      	b.n	9bde <nvm_execute_command+0xf2>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    9b8c:	68bb      	ldr	r3, [r7, #8]
    9b8e:	089b      	lsrs	r3, r3, #2
    9b90:	005a      	lsls	r2, r3, #1
    9b92:	697b      	ldr	r3, [r7, #20]
    9b94:	61da      	str	r2, [r3, #28]
			break;
    9b96:	e00b      	b.n	9bb0 <nvm_execute_command+0xc4>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    9b98:	68bb      	ldr	r3, [r7, #8]
    9b9a:	089b      	lsrs	r3, r3, #2
    9b9c:	005a      	lsls	r2, r3, #1
    9b9e:	697b      	ldr	r3, [r7, #20]
    9ba0:	61da      	str	r2, [r3, #28]
			break;
    9ba2:	e005      	b.n	9bb0 <nvm_execute_command+0xc4>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    9ba4:	697b      	ldr	r3, [r7, #20]
    9ba6:	693a      	ldr	r2, [r7, #16]
    9ba8:	605a      	str	r2, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    9baa:	2317      	movs	r3, #23
    9bac:	e017      	b.n	9bde <nvm_execute_command+0xf2>
			break;
    9bae:	46c0      	nop			; (mov r8, r8)
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    9bb0:	230f      	movs	r3, #15
    9bb2:	18fb      	adds	r3, r7, r3
    9bb4:	781b      	ldrb	r3, [r3, #0]
    9bb6:	b29b      	uxth	r3, r3
    9bb8:	4a11      	ldr	r2, [pc, #68]	; (9c00 <nvm_execute_command+0x114>)
    9bba:	4313      	orrs	r3, r2
    9bbc:	b29a      	uxth	r2, r3
    9bbe:	697b      	ldr	r3, [r7, #20]
    9bc0:	801a      	strh	r2, [r3, #0]

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    9bc2:	46c0      	nop			; (mov r8, r8)
    9bc4:	4b0c      	ldr	r3, [pc, #48]	; (9bf8 <nvm_execute_command+0x10c>)
    9bc6:	4798      	blx	r3
    9bc8:	0003      	movs	r3, r0
    9bca:	001a      	movs	r2, r3
    9bcc:	2301      	movs	r3, #1
    9bce:	4053      	eors	r3, r2
    9bd0:	b2db      	uxtb	r3, r3
    9bd2:	2b00      	cmp	r3, #0
    9bd4:	d1f6      	bne.n	9bc4 <nvm_execute_command+0xd8>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    9bd6:	697b      	ldr	r3, [r7, #20]
    9bd8:	693a      	ldr	r2, [r7, #16]
    9bda:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    9bdc:	2300      	movs	r3, #0
}
    9bde:	0018      	movs	r0, r3
    9be0:	46bd      	mov	sp, r7
    9be2:	b006      	add	sp, #24
    9be4:	bd80      	pop	{r7, pc}
    9be6:	46c0      	nop			; (mov r8, r8)
    9be8:	20000248 	.word	0x20000248
    9bec:	00803fff 	.word	0x00803fff
    9bf0:	00806000 	.word	0x00806000
    9bf4:	41004000 	.word	0x41004000
    9bf8:	00009ac5 	.word	0x00009ac5
    9bfc:	00011044 	.word	0x00011044
    9c00:	ffffa500 	.word	0xffffa500

00009c04 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    9c04:	b580      	push	{r7, lr}
    9c06:	b088      	sub	sp, #32
    9c08:	af00      	add	r7, sp, #0
    9c0a:	60f8      	str	r0, [r7, #12]
    9c0c:	60b9      	str	r1, [r7, #8]
    9c0e:	1dbb      	adds	r3, r7, #6
    9c10:	801a      	strh	r2, [r3, #0]
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    9c12:	4b4a      	ldr	r3, [pc, #296]	; (9d3c <nvm_write_buffer+0x138>)
    9c14:	881b      	ldrh	r3, [r3, #0]
    9c16:	001a      	movs	r2, r3
    9c18:	4b48      	ldr	r3, [pc, #288]	; (9d3c <nvm_write_buffer+0x138>)
    9c1a:	885b      	ldrh	r3, [r3, #2]
    9c1c:	435a      	muls	r2, r3
	if (destination_address >
    9c1e:	68fb      	ldr	r3, [r7, #12]
    9c20:	429a      	cmp	r2, r3
    9c22:	d201      	bcs.n	9c28 <nvm_write_buffer+0x24>
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    9c24:	2318      	movs	r3, #24
    9c26:	e084      	b.n	9d32 <nvm_write_buffer+0x12e>
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    9c28:	4b44      	ldr	r3, [pc, #272]	; (9d3c <nvm_write_buffer+0x138>)
    9c2a:	881b      	ldrh	r3, [r3, #0]
    9c2c:	3b01      	subs	r3, #1
    9c2e:	001a      	movs	r2, r3
    9c30:	68fb      	ldr	r3, [r7, #12]
    9c32:	4013      	ands	r3, r2
    9c34:	d001      	beq.n	9c3a <nvm_write_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
    9c36:	2318      	movs	r3, #24
    9c38:	e07b      	b.n	9d32 <nvm_write_buffer+0x12e>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    9c3a:	4b40      	ldr	r3, [pc, #256]	; (9d3c <nvm_write_buffer+0x138>)
    9c3c:	881b      	ldrh	r3, [r3, #0]
    9c3e:	1dba      	adds	r2, r7, #6
    9c40:	8812      	ldrh	r2, [r2, #0]
    9c42:	429a      	cmp	r2, r3
    9c44:	d901      	bls.n	9c4a <nvm_write_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
    9c46:	2317      	movs	r3, #23
    9c48:	e073      	b.n	9d32 <nvm_write_buffer+0x12e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    9c4a:	4b3d      	ldr	r3, [pc, #244]	; (9d40 <nvm_write_buffer+0x13c>)
    9c4c:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    9c4e:	4b3d      	ldr	r3, [pc, #244]	; (9d44 <nvm_write_buffer+0x140>)
    9c50:	4798      	blx	r3
    9c52:	0003      	movs	r3, r0
    9c54:	001a      	movs	r2, r3
    9c56:	2301      	movs	r3, #1
    9c58:	4053      	eors	r3, r2
    9c5a:	b2db      	uxtb	r3, r3
    9c5c:	2b00      	cmp	r3, #0
    9c5e:	d001      	beq.n	9c64 <nvm_write_buffer+0x60>
		return STATUS_BUSY;
    9c60:	2305      	movs	r3, #5
    9c62:	e066      	b.n	9d32 <nvm_write_buffer+0x12e>
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    9c64:	697b      	ldr	r3, [r7, #20]
    9c66:	4a38      	ldr	r2, [pc, #224]	; (9d48 <nvm_write_buffer+0x144>)
    9c68:	801a      	strh	r2, [r3, #0]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    9c6a:	46c0      	nop			; (mov r8, r8)
    9c6c:	4b35      	ldr	r3, [pc, #212]	; (9d44 <nvm_write_buffer+0x140>)
    9c6e:	4798      	blx	r3
    9c70:	0003      	movs	r3, r0
    9c72:	001a      	movs	r2, r3
    9c74:	2301      	movs	r3, #1
    9c76:	4053      	eors	r3, r2
    9c78:	b2db      	uxtb	r3, r3
    9c7a:	2b00      	cmp	r3, #0
    9c7c:	d1f6      	bne.n	9c6c <nvm_write_buffer+0x68>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9c7e:	697b      	ldr	r3, [r7, #20]
    9c80:	2220      	movs	r2, #32
    9c82:	32ff      	adds	r2, #255	; 0xff
    9c84:	831a      	strh	r2, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    9c86:	68fb      	ldr	r3, [r7, #12]
    9c88:	085b      	lsrs	r3, r3, #1
    9c8a:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    9c8c:	231a      	movs	r3, #26
    9c8e:	18fb      	adds	r3, r7, r3
    9c90:	2200      	movs	r2, #0
    9c92:	801a      	strh	r2, [r3, #0]
    9c94:	e032      	b.n	9cfc <nvm_write_buffer+0xf8>
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    9c96:	231a      	movs	r3, #26
    9c98:	18fb      	adds	r3, r7, r3
    9c9a:	881b      	ldrh	r3, [r3, #0]
    9c9c:	68ba      	ldr	r2, [r7, #8]
    9c9e:	18d3      	adds	r3, r2, r3
    9ca0:	781a      	ldrb	r2, [r3, #0]
    9ca2:	2318      	movs	r3, #24
    9ca4:	18fb      	adds	r3, r7, r3
    9ca6:	801a      	strh	r2, [r3, #0]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    9ca8:	231a      	movs	r3, #26
    9caa:	18fb      	adds	r3, r7, r3
    9cac:	881a      	ldrh	r2, [r3, #0]
    9cae:	1dbb      	adds	r3, r7, #6
    9cb0:	881b      	ldrh	r3, [r3, #0]
    9cb2:	3b01      	subs	r3, #1
    9cb4:	429a      	cmp	r2, r3
    9cb6:	da11      	bge.n	9cdc <nvm_write_buffer+0xd8>
			data |= (buffer[i + 1] << 8);
    9cb8:	231a      	movs	r3, #26
    9cba:	18fb      	adds	r3, r7, r3
    9cbc:	881b      	ldrh	r3, [r3, #0]
    9cbe:	3301      	adds	r3, #1
    9cc0:	68ba      	ldr	r2, [r7, #8]
    9cc2:	18d3      	adds	r3, r2, r3
    9cc4:	781b      	ldrb	r3, [r3, #0]
    9cc6:	021b      	lsls	r3, r3, #8
    9cc8:	b21a      	sxth	r2, r3
    9cca:	2318      	movs	r3, #24
    9ccc:	18fb      	adds	r3, r7, r3
    9cce:	2100      	movs	r1, #0
    9cd0:	5e5b      	ldrsh	r3, [r3, r1]
    9cd2:	4313      	orrs	r3, r2
    9cd4:	b21a      	sxth	r2, r3
    9cd6:	2318      	movs	r3, #24
    9cd8:	18fb      	adds	r3, r7, r3
    9cda:	801a      	strh	r2, [r3, #0]
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    9cdc:	69fb      	ldr	r3, [r7, #28]
    9cde:	1c5a      	adds	r2, r3, #1
    9ce0:	61fa      	str	r2, [r7, #28]
    9ce2:	005b      	lsls	r3, r3, #1
    9ce4:	001a      	movs	r2, r3
    9ce6:	2318      	movs	r3, #24
    9ce8:	18fb      	adds	r3, r7, r3
    9cea:	881b      	ldrh	r3, [r3, #0]
    9cec:	8013      	strh	r3, [r2, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    9cee:	231a      	movs	r3, #26
    9cf0:	18fb      	adds	r3, r7, r3
    9cf2:	221a      	movs	r2, #26
    9cf4:	18ba      	adds	r2, r7, r2
    9cf6:	8812      	ldrh	r2, [r2, #0]
    9cf8:	3202      	adds	r2, #2
    9cfa:	801a      	strh	r2, [r3, #0]
    9cfc:	231a      	movs	r3, #26
    9cfe:	18fa      	adds	r2, r7, r3
    9d00:	1dbb      	adds	r3, r7, #6
    9d02:	8812      	ldrh	r2, [r2, #0]
    9d04:	881b      	ldrh	r3, [r3, #0]
    9d06:	429a      	cmp	r2, r3
    9d08:	d3c5      	bcc.n	9c96 <nvm_write_buffer+0x92>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    9d0a:	4b0c      	ldr	r3, [pc, #48]	; (9d3c <nvm_write_buffer+0x138>)
    9d0c:	791b      	ldrb	r3, [r3, #4]
    9d0e:	2201      	movs	r2, #1
    9d10:	4053      	eors	r3, r2
    9d12:	b2db      	uxtb	r3, r3
    9d14:	2b00      	cmp	r3, #0
    9d16:	d00b      	beq.n	9d30 <nvm_write_buffer+0x12c>
    9d18:	1dbb      	adds	r3, r7, #6
    9d1a:	881b      	ldrh	r3, [r3, #0]
    9d1c:	2b3f      	cmp	r3, #63	; 0x3f
    9d1e:	d807      	bhi.n	9d30 <nvm_write_buffer+0x12c>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
	 			(nvm_execute_command(NVM_COMMAND_WRITE_PAGE,destination_address, 0)));
#else
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    9d20:	68fb      	ldr	r3, [r7, #12]
    9d22:	2200      	movs	r2, #0
    9d24:	0019      	movs	r1, r3
    9d26:	2004      	movs	r0, #4
    9d28:	4b08      	ldr	r3, [pc, #32]	; (9d4c <nvm_write_buffer+0x148>)
    9d2a:	4798      	blx	r3
    9d2c:	0003      	movs	r3, r0
    9d2e:	e000      	b.n	9d32 <nvm_write_buffer+0x12e>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    9d30:	2300      	movs	r3, #0
}
    9d32:	0018      	movs	r0, r3
    9d34:	46bd      	mov	sp, r7
    9d36:	b008      	add	sp, #32
    9d38:	bd80      	pop	{r7, pc}
    9d3a:	46c0      	nop			; (mov r8, r8)
    9d3c:	20000248 	.word	0x20000248
    9d40:	41004000 	.word	0x41004000
    9d44:	00009ac5 	.word	0x00009ac5
    9d48:	ffffa544 	.word	0xffffa544
    9d4c:	00009aed 	.word	0x00009aed

00009d50 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    9d50:	b580      	push	{r7, lr}
    9d52:	b084      	sub	sp, #16
    9d54:	af00      	add	r7, sp, #0
    9d56:	6078      	str	r0, [r7, #4]
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    9d58:	4b23      	ldr	r3, [pc, #140]	; (9de8 <nvm_erase_row+0x98>)
    9d5a:	881b      	ldrh	r3, [r3, #0]
    9d5c:	001a      	movs	r2, r3
    9d5e:	4b22      	ldr	r3, [pc, #136]	; (9de8 <nvm_erase_row+0x98>)
    9d60:	885b      	ldrh	r3, [r3, #2]
    9d62:	435a      	muls	r2, r3
	if (row_address >
    9d64:	687b      	ldr	r3, [r7, #4]
    9d66:	429a      	cmp	r2, r3
    9d68:	d201      	bcs.n	9d6e <nvm_erase_row+0x1e>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    9d6a:	2318      	movs	r3, #24
    9d6c:	e037      	b.n	9dde <nvm_erase_row+0x8e>
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    9d6e:	4b1e      	ldr	r3, [pc, #120]	; (9de8 <nvm_erase_row+0x98>)
    9d70:	881b      	ldrh	r3, [r3, #0]
    9d72:	009b      	lsls	r3, r3, #2
    9d74:	3b01      	subs	r3, #1
    9d76:	001a      	movs	r2, r3
    9d78:	687b      	ldr	r3, [r7, #4]
    9d7a:	4013      	ands	r3, r2
    9d7c:	d001      	beq.n	9d82 <nvm_erase_row+0x32>
		return STATUS_ERR_BAD_ADDRESS;
    9d7e:	2318      	movs	r3, #24
    9d80:	e02d      	b.n	9dde <nvm_erase_row+0x8e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    9d82:	4b1a      	ldr	r3, [pc, #104]	; (9dec <nvm_erase_row+0x9c>)
    9d84:	60fb      	str	r3, [r7, #12]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    9d86:	4b1a      	ldr	r3, [pc, #104]	; (9df0 <nvm_erase_row+0xa0>)
    9d88:	4798      	blx	r3
    9d8a:	0003      	movs	r3, r0
    9d8c:	001a      	movs	r2, r3
    9d8e:	2301      	movs	r3, #1
    9d90:	4053      	eors	r3, r2
    9d92:	b2db      	uxtb	r3, r3
    9d94:	2b00      	cmp	r3, #0
    9d96:	d001      	beq.n	9d9c <nvm_erase_row+0x4c>
		return STATUS_BUSY;
    9d98:	2305      	movs	r3, #5
    9d9a:	e020      	b.n	9dde <nvm_erase_row+0x8e>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9d9c:	68fb      	ldr	r3, [r7, #12]
    9d9e:	2220      	movs	r2, #32
    9da0:	32ff      	adds	r2, #255	; 0xff
    9da2:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    9da4:	687b      	ldr	r3, [r7, #4]
    9da6:	089b      	lsrs	r3, r3, #2
    9da8:	005a      	lsls	r2, r3, #1
    9daa:	68fb      	ldr	r3, [r7, #12]
    9dac:	61da      	str	r2, [r3, #28]
#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
								(NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY):
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    9dae:	68fb      	ldr	r3, [r7, #12]
    9db0:	4a10      	ldr	r2, [pc, #64]	; (9df4 <nvm_erase_row+0xa4>)
    9db2:	801a      	strh	r2, [r3, #0]
#endif

	while (!nvm_is_ready()) {
    9db4:	46c0      	nop			; (mov r8, r8)
    9db6:	4b0e      	ldr	r3, [pc, #56]	; (9df0 <nvm_erase_row+0xa0>)
    9db8:	4798      	blx	r3
    9dba:	0003      	movs	r3, r0
    9dbc:	001a      	movs	r2, r3
    9dbe:	2301      	movs	r3, #1
    9dc0:	4053      	eors	r3, r2
    9dc2:	b2db      	uxtb	r3, r3
    9dc4:	2b00      	cmp	r3, #0
    9dc6:	d1f6      	bne.n	9db6 <nvm_erase_row+0x66>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    9dc8:	68fb      	ldr	r3, [r7, #12]
    9dca:	8b1b      	ldrh	r3, [r3, #24]
    9dcc:	b29b      	uxth	r3, r3
    9dce:	b2db      	uxtb	r3, r3
    9dd0:	001a      	movs	r2, r3
    9dd2:	231c      	movs	r3, #28
    9dd4:	4013      	ands	r3, r2
    9dd6:	d001      	beq.n	9ddc <nvm_erase_row+0x8c>
		return STATUS_ABORTED;
    9dd8:	2304      	movs	r3, #4
    9dda:	e000      	b.n	9dde <nvm_erase_row+0x8e>
	}

	return STATUS_OK;
    9ddc:	2300      	movs	r3, #0
}
    9dde:	0018      	movs	r0, r3
    9de0:	46bd      	mov	sp, r7
    9de2:	b004      	add	sp, #16
    9de4:	bd80      	pop	{r7, pc}
    9de6:	46c0      	nop			; (mov r8, r8)
    9de8:	20000248 	.word	0x20000248
    9dec:	41004000 	.word	0x41004000
    9df0:	00009ac5 	.word	0x00009ac5
    9df4:	ffffa502 	.word	0xffffa502

00009df8 <system_pinmux_get_config_defaults>:
{
    9df8:	b580      	push	{r7, lr}
    9dfa:	b082      	sub	sp, #8
    9dfc:	af00      	add	r7, sp, #0
    9dfe:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    9e00:	687b      	ldr	r3, [r7, #4]
    9e02:	2280      	movs	r2, #128	; 0x80
    9e04:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    9e06:	687b      	ldr	r3, [r7, #4]
    9e08:	2200      	movs	r2, #0
    9e0a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    9e0c:	687b      	ldr	r3, [r7, #4]
    9e0e:	2201      	movs	r2, #1
    9e10:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    9e12:	687b      	ldr	r3, [r7, #4]
    9e14:	2200      	movs	r2, #0
    9e16:	70da      	strb	r2, [r3, #3]
}
    9e18:	46c0      	nop			; (mov r8, r8)
    9e1a:	46bd      	mov	sp, r7
    9e1c:	b002      	add	sp, #8
    9e1e:	bd80      	pop	{r7, pc}

00009e20 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    9e20:	b580      	push	{r7, lr}
    9e22:	b084      	sub	sp, #16
    9e24:	af00      	add	r7, sp, #0
    9e26:	0002      	movs	r2, r0
    9e28:	6039      	str	r1, [r7, #0]
    9e2a:	1dfb      	adds	r3, r7, #7
    9e2c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    9e2e:	230c      	movs	r3, #12
    9e30:	18fb      	adds	r3, r7, r3
    9e32:	0018      	movs	r0, r3
    9e34:	4b10      	ldr	r3, [pc, #64]	; (9e78 <port_pin_set_config+0x58>)
    9e36:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    9e38:	230c      	movs	r3, #12
    9e3a:	18fb      	adds	r3, r7, r3
    9e3c:	2280      	movs	r2, #128	; 0x80
    9e3e:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    9e40:	683b      	ldr	r3, [r7, #0]
    9e42:	781a      	ldrb	r2, [r3, #0]
    9e44:	230c      	movs	r3, #12
    9e46:	18fb      	adds	r3, r7, r3
    9e48:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    9e4a:	683b      	ldr	r3, [r7, #0]
    9e4c:	785a      	ldrb	r2, [r3, #1]
    9e4e:	230c      	movs	r3, #12
    9e50:	18fb      	adds	r3, r7, r3
    9e52:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    9e54:	683b      	ldr	r3, [r7, #0]
    9e56:	789a      	ldrb	r2, [r3, #2]
    9e58:	230c      	movs	r3, #12
    9e5a:	18fb      	adds	r3, r7, r3
    9e5c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    9e5e:	230c      	movs	r3, #12
    9e60:	18fa      	adds	r2, r7, r3
    9e62:	1dfb      	adds	r3, r7, #7
    9e64:	781b      	ldrb	r3, [r3, #0]
    9e66:	0011      	movs	r1, r2
    9e68:	0018      	movs	r0, r3
    9e6a:	4b04      	ldr	r3, [pc, #16]	; (9e7c <port_pin_set_config+0x5c>)
    9e6c:	4798      	blx	r3
}
    9e6e:	46c0      	nop			; (mov r8, r8)
    9e70:	46bd      	mov	sp, r7
    9e72:	b004      	add	sp, #16
    9e74:	bd80      	pop	{r7, pc}
    9e76:	46c0      	nop			; (mov r8, r8)
    9e78:	00009df9 	.word	0x00009df9
    9e7c:	0000d115 	.word	0x0000d115

00009e80 <system_gclk_chan_get_config_defaults>:
{
    9e80:	b580      	push	{r7, lr}
    9e82:	b082      	sub	sp, #8
    9e84:	af00      	add	r7, sp, #0
    9e86:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    9e88:	687b      	ldr	r3, [r7, #4]
    9e8a:	2200      	movs	r2, #0
    9e8c:	701a      	strb	r2, [r3, #0]
}
    9e8e:	46c0      	nop			; (mov r8, r8)
    9e90:	46bd      	mov	sp, r7
    9e92:	b002      	add	sp, #8
    9e94:	bd80      	pop	{r7, pc}

00009e96 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    9e96:	b5f0      	push	{r4, r5, r6, r7, lr}
    9e98:	b08d      	sub	sp, #52	; 0x34
    9e9a:	af00      	add	r7, sp, #0
    9e9c:	60b8      	str	r0, [r7, #8]
    9e9e:	60f9      	str	r1, [r7, #12]
    9ea0:	603a      	str	r2, [r7, #0]
    9ea2:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    9ea4:	2300      	movs	r3, #0
    9ea6:	2400      	movs	r4, #0
    9ea8:	623b      	str	r3, [r7, #32]
    9eaa:	627c      	str	r4, [r7, #36]	; 0x24
    9eac:	2300      	movs	r3, #0
    9eae:	2400      	movs	r4, #0
    9eb0:	61bb      	str	r3, [r7, #24]
    9eb2:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    9eb4:	233f      	movs	r3, #63	; 0x3f
    9eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    9eb8:	e053      	b.n	9f62 <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    9eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9ebc:	3b20      	subs	r3, #32
    9ebe:	2b00      	cmp	r3, #0
    9ec0:	db04      	blt.n	9ecc <long_division+0x36>
    9ec2:	2201      	movs	r2, #1
    9ec4:	409a      	lsls	r2, r3
    9ec6:	0013      	movs	r3, r2
    9ec8:	617b      	str	r3, [r7, #20]
    9eca:	e00b      	b.n	9ee4 <long_division+0x4e>
    9ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9ece:	2220      	movs	r2, #32
    9ed0:	1ad3      	subs	r3, r2, r3
    9ed2:	2201      	movs	r2, #1
    9ed4:	40da      	lsrs	r2, r3
    9ed6:	0013      	movs	r3, r2
    9ed8:	2100      	movs	r1, #0
    9eda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    9edc:	4091      	lsls	r1, r2
    9ede:	000a      	movs	r2, r1
    9ee0:	4313      	orrs	r3, r2
    9ee2:	617b      	str	r3, [r7, #20]
    9ee4:	2201      	movs	r2, #1
    9ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9ee8:	409a      	lsls	r2, r3
    9eea:	0013      	movs	r3, r2
    9eec:	613b      	str	r3, [r7, #16]

		r = r << 1;
    9eee:	69bb      	ldr	r3, [r7, #24]
    9ef0:	69fc      	ldr	r4, [r7, #28]
    9ef2:	18db      	adds	r3, r3, r3
    9ef4:	4164      	adcs	r4, r4
    9ef6:	61bb      	str	r3, [r7, #24]
    9ef8:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    9efa:	68bb      	ldr	r3, [r7, #8]
    9efc:	693a      	ldr	r2, [r7, #16]
    9efe:	401a      	ands	r2, r3
    9f00:	0015      	movs	r5, r2
    9f02:	68fb      	ldr	r3, [r7, #12]
    9f04:	697a      	ldr	r2, [r7, #20]
    9f06:	401a      	ands	r2, r3
    9f08:	0016      	movs	r6, r2
    9f0a:	002b      	movs	r3, r5
    9f0c:	4333      	orrs	r3, r6
    9f0e:	d007      	beq.n	9f20 <long_division+0x8a>
			r |= 0x01;
    9f10:	69bb      	ldr	r3, [r7, #24]
    9f12:	2201      	movs	r2, #1
    9f14:	4313      	orrs	r3, r2
    9f16:	61bb      	str	r3, [r7, #24]
    9f18:	69fb      	ldr	r3, [r7, #28]
    9f1a:	2200      	movs	r2, #0
    9f1c:	4313      	orrs	r3, r2
    9f1e:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    9f20:	687a      	ldr	r2, [r7, #4]
    9f22:	69fb      	ldr	r3, [r7, #28]
    9f24:	429a      	cmp	r2, r3
    9f26:	d819      	bhi.n	9f5c <long_division+0xc6>
    9f28:	687a      	ldr	r2, [r7, #4]
    9f2a:	69fb      	ldr	r3, [r7, #28]
    9f2c:	429a      	cmp	r2, r3
    9f2e:	d103      	bne.n	9f38 <long_division+0xa2>
    9f30:	683a      	ldr	r2, [r7, #0]
    9f32:	69bb      	ldr	r3, [r7, #24]
    9f34:	429a      	cmp	r2, r3
    9f36:	d811      	bhi.n	9f5c <long_division+0xc6>
			r = r - d;
    9f38:	69b9      	ldr	r1, [r7, #24]
    9f3a:	69fa      	ldr	r2, [r7, #28]
    9f3c:	683b      	ldr	r3, [r7, #0]
    9f3e:	687c      	ldr	r4, [r7, #4]
    9f40:	1ac9      	subs	r1, r1, r3
    9f42:	41a2      	sbcs	r2, r4
    9f44:	000b      	movs	r3, r1
    9f46:	0014      	movs	r4, r2
    9f48:	61bb      	str	r3, [r7, #24]
    9f4a:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    9f4c:	6a3a      	ldr	r2, [r7, #32]
    9f4e:	693b      	ldr	r3, [r7, #16]
    9f50:	4313      	orrs	r3, r2
    9f52:	623b      	str	r3, [r7, #32]
    9f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    9f56:	697b      	ldr	r3, [r7, #20]
    9f58:	4313      	orrs	r3, r2
    9f5a:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
    9f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9f5e:	3b01      	subs	r3, #1
    9f60:	62fb      	str	r3, [r7, #44]	; 0x2c
    9f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9f64:	2b00      	cmp	r3, #0
    9f66:	daa8      	bge.n	9eba <long_division+0x24>
		}
	}

	return q;
    9f68:	6a3b      	ldr	r3, [r7, #32]
    9f6a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    9f6c:	0018      	movs	r0, r3
    9f6e:	0021      	movs	r1, r4
    9f70:	46bd      	mov	sp, r7
    9f72:	b00d      	add	sp, #52	; 0x34
    9f74:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009f76 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    9f76:	b580      	push	{r7, lr}
    9f78:	b086      	sub	sp, #24
    9f7a:	af00      	add	r7, sp, #0
    9f7c:	60f8      	str	r0, [r7, #12]
    9f7e:	60b9      	str	r1, [r7, #8]
    9f80:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    9f82:	2316      	movs	r3, #22
    9f84:	18fb      	adds	r3, r7, r3
    9f86:	2200      	movs	r2, #0
    9f88:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    9f8a:	68bb      	ldr	r3, [r7, #8]
    9f8c:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    9f8e:	68bb      	ldr	r3, [r7, #8]
    9f90:	085a      	lsrs	r2, r3, #1
    9f92:	68fb      	ldr	r3, [r7, #12]
    9f94:	429a      	cmp	r2, r3
    9f96:	d201      	bcs.n	9f9c <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    9f98:	2340      	movs	r3, #64	; 0x40
    9f9a:	e026      	b.n	9fea <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    9f9c:	68bb      	ldr	r3, [r7, #8]
    9f9e:	085b      	lsrs	r3, r3, #1
    9fa0:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    9fa2:	e00a      	b.n	9fba <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    9fa4:	693a      	ldr	r2, [r7, #16]
    9fa6:	68fb      	ldr	r3, [r7, #12]
    9fa8:	1ad3      	subs	r3, r2, r3
    9faa:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    9fac:	2316      	movs	r3, #22
    9fae:	18fb      	adds	r3, r7, r3
    9fb0:	881a      	ldrh	r2, [r3, #0]
    9fb2:	2316      	movs	r3, #22
    9fb4:	18fb      	adds	r3, r7, r3
    9fb6:	3201      	adds	r2, #1
    9fb8:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
    9fba:	693a      	ldr	r2, [r7, #16]
    9fbc:	68fb      	ldr	r3, [r7, #12]
    9fbe:	429a      	cmp	r2, r3
    9fc0:	d2f0      	bcs.n	9fa4 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
    9fc2:	2316      	movs	r3, #22
    9fc4:	18fb      	adds	r3, r7, r3
    9fc6:	2216      	movs	r2, #22
    9fc8:	18ba      	adds	r2, r7, r2
    9fca:	8812      	ldrh	r2, [r2, #0]
    9fcc:	3a01      	subs	r2, #1
    9fce:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    9fd0:	2316      	movs	r3, #22
    9fd2:	18fb      	adds	r3, r7, r3
    9fd4:	881b      	ldrh	r3, [r3, #0]
    9fd6:	2bff      	cmp	r3, #255	; 0xff
    9fd8:	d901      	bls.n	9fde <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    9fda:	2340      	movs	r3, #64	; 0x40
    9fdc:	e005      	b.n	9fea <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    9fde:	687b      	ldr	r3, [r7, #4]
    9fe0:	2216      	movs	r2, #22
    9fe2:	18ba      	adds	r2, r7, r2
    9fe4:	8812      	ldrh	r2, [r2, #0]
    9fe6:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    9fe8:	2300      	movs	r3, #0
	}
}
    9fea:	0018      	movs	r0, r3
    9fec:	46bd      	mov	sp, r7
    9fee:	b006      	add	sp, #24
    9ff0:	bd80      	pop	{r7, pc}
	...

00009ff4 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    9ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ff6:	b0a1      	sub	sp, #132	; 0x84
    9ff8:	af00      	add	r7, sp, #0
    9ffa:	64f8      	str	r0, [r7, #76]	; 0x4c
    9ffc:	64b9      	str	r1, [r7, #72]	; 0x48
    9ffe:	647a      	str	r2, [r7, #68]	; 0x44
    a000:	2243      	movs	r2, #67	; 0x43
    a002:	18ba      	adds	r2, r7, r2
    a004:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    a006:	2300      	movs	r3, #0
    a008:	2400      	movs	r4, #0
    a00a:	673b      	str	r3, [r7, #112]	; 0x70
    a00c:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
    a00e:	2300      	movs	r3, #0
    a010:	2400      	movs	r4, #0
    a012:	66bb      	str	r3, [r7, #104]	; 0x68
    a014:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
    a016:	2300      	movs	r3, #0
    a018:	2400      	movs	r4, #0
    a01a:	67bb      	str	r3, [r7, #120]	; 0x78
    a01c:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    a01e:	2300      	movs	r3, #0
    a020:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    a022:	2358      	movs	r3, #88	; 0x58
    a024:	2240      	movs	r2, #64	; 0x40
    a026:	4694      	mov	ip, r2
    a028:	44bc      	add	ip, r7
    a02a:	4463      	add	r3, ip
    a02c:	781a      	ldrb	r2, [r3, #0]
    a02e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    a030:	435a      	muls	r2, r3
    a032:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    a034:	429a      	cmp	r2, r3
    a036:	d901      	bls.n	a03c <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    a038:	2340      	movs	r3, #64	; 0x40
    a03a:	e0b3      	b.n	a1a4 <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    a03c:	2343      	movs	r3, #67	; 0x43
    a03e:	18fb      	adds	r3, r7, r3
    a040:	781b      	ldrb	r3, [r3, #0]
    a042:	2b00      	cmp	r3, #0
    a044:	d13d      	bne.n	a0c2 <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    a046:	2358      	movs	r3, #88	; 0x58
    a048:	2240      	movs	r2, #64	; 0x40
    a04a:	4694      	mov	ip, r2
    a04c:	44bc      	add	ip, r7
    a04e:	4463      	add	r3, ip
    a050:	781b      	ldrb	r3, [r3, #0]
    a052:	b2db      	uxtb	r3, r3
    a054:	613b      	str	r3, [r7, #16]
    a056:	2300      	movs	r3, #0
    a058:	617b      	str	r3, [r7, #20]
    a05a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    a05c:	60bb      	str	r3, [r7, #8]
    a05e:	2300      	movs	r3, #0
    a060:	60fb      	str	r3, [r7, #12]
    a062:	4c52      	ldr	r4, [pc, #328]	; (a1ac <_sercom_get_async_baud_val+0x1b8>)
    a064:	68ba      	ldr	r2, [r7, #8]
    a066:	68fb      	ldr	r3, [r7, #12]
    a068:	6938      	ldr	r0, [r7, #16]
    a06a:	6979      	ldr	r1, [r7, #20]
    a06c:	47a0      	blx	r4
    a06e:	0003      	movs	r3, r0
    a070:	000c      	movs	r4, r1
    a072:	001b      	movs	r3, r3
    a074:	65fb      	str	r3, [r7, #92]	; 0x5c
    a076:	2300      	movs	r3, #0
    a078:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
    a07a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    a07c:	603b      	str	r3, [r7, #0]
    a07e:	2300      	movs	r3, #0
    a080:	607b      	str	r3, [r7, #4]
    a082:	6db8      	ldr	r0, [r7, #88]	; 0x58
    a084:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    a086:	683a      	ldr	r2, [r7, #0]
    a088:	687b      	ldr	r3, [r7, #4]
    a08a:	4c49      	ldr	r4, [pc, #292]	; (a1b0 <_sercom_get_async_baud_val+0x1bc>)
    a08c:	47a0      	blx	r4
    a08e:	0003      	movs	r3, r0
    a090:	000c      	movs	r4, r1
    a092:	673b      	str	r3, [r7, #112]	; 0x70
    a094:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
    a096:	2100      	movs	r1, #0
    a098:	2201      	movs	r2, #1
    a09a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    a09c:	6f7c      	ldr	r4, [r7, #116]	; 0x74
    a09e:	1ac9      	subs	r1, r1, r3
    a0a0:	41a2      	sbcs	r2, r4
    a0a2:	000b      	movs	r3, r1
    a0a4:	0014      	movs	r4, r2
    a0a6:	66bb      	str	r3, [r7, #104]	; 0x68
    a0a8:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
    a0aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    a0ac:	0c1b      	lsrs	r3, r3, #16
    a0ae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    a0b0:	0416      	lsls	r6, r2, #16
    a0b2:	431e      	orrs	r6, r3
    a0b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    a0b6:	041d      	lsls	r5, r3, #16
    a0b8:	0033      	movs	r3, r6
    a0ba:	67bb      	str	r3, [r7, #120]	; 0x78
    a0bc:	2300      	movs	r3, #0
    a0be:	67fb      	str	r3, [r7, #124]	; 0x7c
    a0c0:	e06a      	b.n	a198 <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    a0c2:	2343      	movs	r3, #67	; 0x43
    a0c4:	18fb      	adds	r3, r7, r3
    a0c6:	781b      	ldrb	r3, [r3, #0]
    a0c8:	2b01      	cmp	r3, #1
    a0ca:	d165      	bne.n	a198 <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
    a0cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    a0ce:	633b      	str	r3, [r7, #48]	; 0x30
    a0d0:	2300      	movs	r3, #0
    a0d2:	637b      	str	r3, [r7, #52]	; 0x34
    a0d4:	2358      	movs	r3, #88	; 0x58
    a0d6:	2240      	movs	r2, #64	; 0x40
    a0d8:	4694      	mov	ip, r2
    a0da:	44bc      	add	ip, r7
    a0dc:	4463      	add	r3, ip
    a0de:	781b      	ldrb	r3, [r3, #0]
    a0e0:	b2db      	uxtb	r3, r3
    a0e2:	62bb      	str	r3, [r7, #40]	; 0x28
    a0e4:	2300      	movs	r3, #0
    a0e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    a0e8:	4c30      	ldr	r4, [pc, #192]	; (a1ac <_sercom_get_async_baud_val+0x1b8>)
    a0ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
    a0ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    a0ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
    a0f0:	6b79      	ldr	r1, [r7, #52]	; 0x34
    a0f2:	47a0      	blx	r4
    a0f4:	0003      	movs	r3, r0
    a0f6:	000c      	movs	r4, r1
    a0f8:	65bb      	str	r3, [r7, #88]	; 0x58
    a0fa:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
    a0fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    a0fe:	623b      	str	r3, [r7, #32]
    a100:	2300      	movs	r3, #0
    a102:	627b      	str	r3, [r7, #36]	; 0x24
    a104:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    a106:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    a108:	001a      	movs	r2, r3
    a10a:	0023      	movs	r3, r4
    a10c:	6a38      	ldr	r0, [r7, #32]
    a10e:	6a79      	ldr	r1, [r7, #36]	; 0x24
    a110:	4c27      	ldr	r4, [pc, #156]	; (a1b0 <_sercom_get_async_baud_val+0x1bc>)
    a112:	47a0      	blx	r4
    a114:	0003      	movs	r3, r0
    a116:	000c      	movs	r4, r1
    a118:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
    a11a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    a11c:	2380      	movs	r3, #128	; 0x80
    a11e:	019b      	lsls	r3, r3, #6
    a120:	429a      	cmp	r2, r3
    a122:	d901      	bls.n	a128 <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    a124:	2340      	movs	r3, #64	; 0x40
    a126:	e03d      	b.n	a1a4 <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    a128:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    a12a:	61bb      	str	r3, [r7, #24]
    a12c:	2300      	movs	r3, #0
    a12e:	61fb      	str	r3, [r7, #28]
    a130:	69b9      	ldr	r1, [r7, #24]
    a132:	69fa      	ldr	r2, [r7, #28]
    a134:	000b      	movs	r3, r1
    a136:	0f5b      	lsrs	r3, r3, #29
    a138:	0010      	movs	r0, r2
    a13a:	00c0      	lsls	r0, r0, #3
    a13c:	63f8      	str	r0, [r7, #60]	; 0x3c
    a13e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    a140:	4318      	orrs	r0, r3
    a142:	63f8      	str	r0, [r7, #60]	; 0x3c
    a144:	000b      	movs	r3, r1
    a146:	00db      	lsls	r3, r3, #3
    a148:	63bb      	str	r3, [r7, #56]	; 0x38
    a14a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    a14c:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    a14e:	001a      	movs	r2, r3
    a150:	0023      	movs	r3, r4
    a152:	6bb8      	ldr	r0, [r7, #56]	; 0x38
    a154:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    a156:	4c16      	ldr	r4, [pc, #88]	; (a1b0 <_sercom_get_async_baud_val+0x1bc>)
    a158:	47a0      	blx	r4
    a15a:	0003      	movs	r3, r0
    a15c:	000c      	movs	r4, r1
    a15e:	65bb      	str	r3, [r7, #88]	; 0x58
    a160:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
    a162:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    a164:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    a166:	b2d9      	uxtb	r1, r3
    a168:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    a16a:	b2db      	uxtb	r3, r3
    a16c:	00db      	lsls	r3, r3, #3
    a16e:	b2da      	uxtb	r2, r3
    a170:	2317      	movs	r3, #23
    a172:	2040      	movs	r0, #64	; 0x40
    a174:	4684      	mov	ip, r0
    a176:	44bc      	add	ip, r7
    a178:	4463      	add	r3, ip
    a17a:	1a8a      	subs	r2, r1, r2
    a17c:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
    a17e:	2317      	movs	r3, #23
    a180:	2240      	movs	r2, #64	; 0x40
    a182:	4694      	mov	ip, r2
    a184:	44bc      	add	ip, r7
    a186:	4463      	add	r3, ip
    a188:	781b      	ldrb	r3, [r3, #0]
    a18a:	035b      	lsls	r3, r3, #13
    a18c:	001a      	movs	r2, r3
    a18e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    a190:	4313      	orrs	r3, r2
    a192:	67bb      	str	r3, [r7, #120]	; 0x78
    a194:	2300      	movs	r3, #0
    a196:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
    a198:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    a19a:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
    a19c:	b29a      	uxth	r2, r3
    a19e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    a1a0:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    a1a2:	2300      	movs	r3, #0
}
    a1a4:	0018      	movs	r0, r3
    a1a6:	46bd      	mov	sp, r7
    a1a8:	b021      	add	sp, #132	; 0x84
    a1aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a1ac:	0000e569 	.word	0x0000e569
    a1b0:	00009e97 	.word	0x00009e97

0000a1b4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    a1b4:	b580      	push	{r7, lr}
    a1b6:	b084      	sub	sp, #16
    a1b8:	af00      	add	r7, sp, #0
    a1ba:	0002      	movs	r2, r0
    a1bc:	1dfb      	adds	r3, r7, #7
    a1be:	701a      	strb	r2, [r3, #0]
    a1c0:	1dbb      	adds	r3, r7, #6
    a1c2:	1c0a      	adds	r2, r1, #0
    a1c4:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    a1c6:	4b1a      	ldr	r3, [pc, #104]	; (a230 <sercom_set_gclk_generator+0x7c>)
    a1c8:	781b      	ldrb	r3, [r3, #0]
    a1ca:	2201      	movs	r2, #1
    a1cc:	4053      	eors	r3, r2
    a1ce:	b2db      	uxtb	r3, r3
    a1d0:	2b00      	cmp	r3, #0
    a1d2:	d103      	bne.n	a1dc <sercom_set_gclk_generator+0x28>
    a1d4:	1dbb      	adds	r3, r7, #6
    a1d6:	781b      	ldrb	r3, [r3, #0]
    a1d8:	2b00      	cmp	r3, #0
    a1da:	d01b      	beq.n	a214 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    a1dc:	230c      	movs	r3, #12
    a1de:	18fb      	adds	r3, r7, r3
    a1e0:	0018      	movs	r0, r3
    a1e2:	4b14      	ldr	r3, [pc, #80]	; (a234 <sercom_set_gclk_generator+0x80>)
    a1e4:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    a1e6:	230c      	movs	r3, #12
    a1e8:	18fb      	adds	r3, r7, r3
    a1ea:	1dfa      	adds	r2, r7, #7
    a1ec:	7812      	ldrb	r2, [r2, #0]
    a1ee:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    a1f0:	230c      	movs	r3, #12
    a1f2:	18fb      	adds	r3, r7, r3
    a1f4:	0019      	movs	r1, r3
    a1f6:	2013      	movs	r0, #19
    a1f8:	4b0f      	ldr	r3, [pc, #60]	; (a238 <sercom_set_gclk_generator+0x84>)
    a1fa:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    a1fc:	2013      	movs	r0, #19
    a1fe:	4b0f      	ldr	r3, [pc, #60]	; (a23c <sercom_set_gclk_generator+0x88>)
    a200:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    a202:	4b0b      	ldr	r3, [pc, #44]	; (a230 <sercom_set_gclk_generator+0x7c>)
    a204:	1dfa      	adds	r2, r7, #7
    a206:	7812      	ldrb	r2, [r2, #0]
    a208:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    a20a:	4b09      	ldr	r3, [pc, #36]	; (a230 <sercom_set_gclk_generator+0x7c>)
    a20c:	2201      	movs	r2, #1
    a20e:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    a210:	2300      	movs	r3, #0
    a212:	e008      	b.n	a226 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    a214:	4b06      	ldr	r3, [pc, #24]	; (a230 <sercom_set_gclk_generator+0x7c>)
    a216:	785b      	ldrb	r3, [r3, #1]
    a218:	1dfa      	adds	r2, r7, #7
    a21a:	7812      	ldrb	r2, [r2, #0]
    a21c:	429a      	cmp	r2, r3
    a21e:	d101      	bne.n	a224 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    a220:	2300      	movs	r3, #0
    a222:	e000      	b.n	a226 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    a224:	231d      	movs	r3, #29
}
    a226:	0018      	movs	r0, r3
    a228:	46bd      	mov	sp, r7
    a22a:	b004      	add	sp, #16
    a22c:	bd80      	pop	{r7, pc}
    a22e:	46c0      	nop			; (mov r8, r8)
    a230:	20000250 	.word	0x20000250
    a234:	00009e81 	.word	0x00009e81
    a238:	0000ce29 	.word	0x0000ce29
    a23c:	0000ce6d 	.word	0x0000ce6d

0000a240 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    a240:	b580      	push	{r7, lr}
    a242:	b082      	sub	sp, #8
    a244:	af00      	add	r7, sp, #0
    a246:	6078      	str	r0, [r7, #4]
    a248:	000a      	movs	r2, r1
    a24a:	1cfb      	adds	r3, r7, #3
    a24c:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    a24e:	687b      	ldr	r3, [r7, #4]
    a250:	4a4d      	ldr	r2, [pc, #308]	; (a388 <_sercom_get_default_pad+0x148>)
    a252:	4293      	cmp	r3, r2
    a254:	d03f      	beq.n	a2d6 <_sercom_get_default_pad+0x96>
    a256:	4a4c      	ldr	r2, [pc, #304]	; (a388 <_sercom_get_default_pad+0x148>)
    a258:	4293      	cmp	r3, r2
    a25a:	d806      	bhi.n	a26a <_sercom_get_default_pad+0x2a>
    a25c:	4a4b      	ldr	r2, [pc, #300]	; (a38c <_sercom_get_default_pad+0x14c>)
    a25e:	4293      	cmp	r3, r2
    a260:	d00f      	beq.n	a282 <_sercom_get_default_pad+0x42>
    a262:	4a4b      	ldr	r2, [pc, #300]	; (a390 <_sercom_get_default_pad+0x150>)
    a264:	4293      	cmp	r3, r2
    a266:	d021      	beq.n	a2ac <_sercom_get_default_pad+0x6c>
    a268:	e089      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a26a:	4a4a      	ldr	r2, [pc, #296]	; (a394 <_sercom_get_default_pad+0x154>)
    a26c:	4293      	cmp	r3, r2
    a26e:	d100      	bne.n	a272 <_sercom_get_default_pad+0x32>
    a270:	e05b      	b.n	a32a <_sercom_get_default_pad+0xea>
    a272:	4a49      	ldr	r2, [pc, #292]	; (a398 <_sercom_get_default_pad+0x158>)
    a274:	4293      	cmp	r3, r2
    a276:	d100      	bne.n	a27a <_sercom_get_default_pad+0x3a>
    a278:	e06c      	b.n	a354 <_sercom_get_default_pad+0x114>
    a27a:	4a48      	ldr	r2, [pc, #288]	; (a39c <_sercom_get_default_pad+0x15c>)
    a27c:	4293      	cmp	r3, r2
    a27e:	d03f      	beq.n	a300 <_sercom_get_default_pad+0xc0>
    a280:	e07d      	b.n	a37e <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    a282:	1cfb      	adds	r3, r7, #3
    a284:	781b      	ldrb	r3, [r3, #0]
    a286:	2b01      	cmp	r3, #1
    a288:	d00a      	beq.n	a2a0 <_sercom_get_default_pad+0x60>
    a28a:	dc02      	bgt.n	a292 <_sercom_get_default_pad+0x52>
    a28c:	2b00      	cmp	r3, #0
    a28e:	d005      	beq.n	a29c <_sercom_get_default_pad+0x5c>
    a290:	e075      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a292:	2b02      	cmp	r3, #2
    a294:	d006      	beq.n	a2a4 <_sercom_get_default_pad+0x64>
    a296:	2b03      	cmp	r3, #3
    a298:	d006      	beq.n	a2a8 <_sercom_get_default_pad+0x68>
    a29a:	e070      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a29c:	4b40      	ldr	r3, [pc, #256]	; (a3a0 <_sercom_get_default_pad+0x160>)
    a29e:	e06f      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2a0:	4b40      	ldr	r3, [pc, #256]	; (a3a4 <_sercom_get_default_pad+0x164>)
    a2a2:	e06d      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2a4:	4b40      	ldr	r3, [pc, #256]	; (a3a8 <_sercom_get_default_pad+0x168>)
    a2a6:	e06b      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2a8:	4b40      	ldr	r3, [pc, #256]	; (a3ac <_sercom_get_default_pad+0x16c>)
    a2aa:	e069      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2ac:	1cfb      	adds	r3, r7, #3
    a2ae:	781b      	ldrb	r3, [r3, #0]
    a2b0:	2b01      	cmp	r3, #1
    a2b2:	d00a      	beq.n	a2ca <_sercom_get_default_pad+0x8a>
    a2b4:	dc02      	bgt.n	a2bc <_sercom_get_default_pad+0x7c>
    a2b6:	2b00      	cmp	r3, #0
    a2b8:	d005      	beq.n	a2c6 <_sercom_get_default_pad+0x86>
    a2ba:	e060      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a2bc:	2b02      	cmp	r3, #2
    a2be:	d006      	beq.n	a2ce <_sercom_get_default_pad+0x8e>
    a2c0:	2b03      	cmp	r3, #3
    a2c2:	d006      	beq.n	a2d2 <_sercom_get_default_pad+0x92>
    a2c4:	e05b      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a2c6:	2303      	movs	r3, #3
    a2c8:	e05a      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2ca:	4b39      	ldr	r3, [pc, #228]	; (a3b0 <_sercom_get_default_pad+0x170>)
    a2cc:	e058      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2ce:	4b39      	ldr	r3, [pc, #228]	; (a3b4 <_sercom_get_default_pad+0x174>)
    a2d0:	e056      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2d2:	4b39      	ldr	r3, [pc, #228]	; (a3b8 <_sercom_get_default_pad+0x178>)
    a2d4:	e054      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2d6:	1cfb      	adds	r3, r7, #3
    a2d8:	781b      	ldrb	r3, [r3, #0]
    a2da:	2b01      	cmp	r3, #1
    a2dc:	d00a      	beq.n	a2f4 <_sercom_get_default_pad+0xb4>
    a2de:	dc02      	bgt.n	a2e6 <_sercom_get_default_pad+0xa6>
    a2e0:	2b00      	cmp	r3, #0
    a2e2:	d005      	beq.n	a2f0 <_sercom_get_default_pad+0xb0>
    a2e4:	e04b      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a2e6:	2b02      	cmp	r3, #2
    a2e8:	d006      	beq.n	a2f8 <_sercom_get_default_pad+0xb8>
    a2ea:	2b03      	cmp	r3, #3
    a2ec:	d006      	beq.n	a2fc <_sercom_get_default_pad+0xbc>
    a2ee:	e046      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a2f0:	4b32      	ldr	r3, [pc, #200]	; (a3bc <_sercom_get_default_pad+0x17c>)
    a2f2:	e045      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2f4:	4b32      	ldr	r3, [pc, #200]	; (a3c0 <_sercom_get_default_pad+0x180>)
    a2f6:	e043      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2f8:	4b32      	ldr	r3, [pc, #200]	; (a3c4 <_sercom_get_default_pad+0x184>)
    a2fa:	e041      	b.n	a380 <_sercom_get_default_pad+0x140>
    a2fc:	4b32      	ldr	r3, [pc, #200]	; (a3c8 <_sercom_get_default_pad+0x188>)
    a2fe:	e03f      	b.n	a380 <_sercom_get_default_pad+0x140>
    a300:	1cfb      	adds	r3, r7, #3
    a302:	781b      	ldrb	r3, [r3, #0]
    a304:	2b01      	cmp	r3, #1
    a306:	d00a      	beq.n	a31e <_sercom_get_default_pad+0xde>
    a308:	dc02      	bgt.n	a310 <_sercom_get_default_pad+0xd0>
    a30a:	2b00      	cmp	r3, #0
    a30c:	d005      	beq.n	a31a <_sercom_get_default_pad+0xda>
    a30e:	e036      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a310:	2b02      	cmp	r3, #2
    a312:	d006      	beq.n	a322 <_sercom_get_default_pad+0xe2>
    a314:	2b03      	cmp	r3, #3
    a316:	d006      	beq.n	a326 <_sercom_get_default_pad+0xe6>
    a318:	e031      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a31a:	4b2c      	ldr	r3, [pc, #176]	; (a3cc <_sercom_get_default_pad+0x18c>)
    a31c:	e030      	b.n	a380 <_sercom_get_default_pad+0x140>
    a31e:	4b2c      	ldr	r3, [pc, #176]	; (a3d0 <_sercom_get_default_pad+0x190>)
    a320:	e02e      	b.n	a380 <_sercom_get_default_pad+0x140>
    a322:	4b2c      	ldr	r3, [pc, #176]	; (a3d4 <_sercom_get_default_pad+0x194>)
    a324:	e02c      	b.n	a380 <_sercom_get_default_pad+0x140>
    a326:	4b2c      	ldr	r3, [pc, #176]	; (a3d8 <_sercom_get_default_pad+0x198>)
    a328:	e02a      	b.n	a380 <_sercom_get_default_pad+0x140>
    a32a:	1cfb      	adds	r3, r7, #3
    a32c:	781b      	ldrb	r3, [r3, #0]
    a32e:	2b01      	cmp	r3, #1
    a330:	d00a      	beq.n	a348 <_sercom_get_default_pad+0x108>
    a332:	dc02      	bgt.n	a33a <_sercom_get_default_pad+0xfa>
    a334:	2b00      	cmp	r3, #0
    a336:	d005      	beq.n	a344 <_sercom_get_default_pad+0x104>
    a338:	e021      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a33a:	2b02      	cmp	r3, #2
    a33c:	d006      	beq.n	a34c <_sercom_get_default_pad+0x10c>
    a33e:	2b03      	cmp	r3, #3
    a340:	d006      	beq.n	a350 <_sercom_get_default_pad+0x110>
    a342:	e01c      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a344:	4b25      	ldr	r3, [pc, #148]	; (a3dc <_sercom_get_default_pad+0x19c>)
    a346:	e01b      	b.n	a380 <_sercom_get_default_pad+0x140>
    a348:	4b25      	ldr	r3, [pc, #148]	; (a3e0 <_sercom_get_default_pad+0x1a0>)
    a34a:	e019      	b.n	a380 <_sercom_get_default_pad+0x140>
    a34c:	4b25      	ldr	r3, [pc, #148]	; (a3e4 <_sercom_get_default_pad+0x1a4>)
    a34e:	e017      	b.n	a380 <_sercom_get_default_pad+0x140>
    a350:	4b25      	ldr	r3, [pc, #148]	; (a3e8 <_sercom_get_default_pad+0x1a8>)
    a352:	e015      	b.n	a380 <_sercom_get_default_pad+0x140>
    a354:	1cfb      	adds	r3, r7, #3
    a356:	781b      	ldrb	r3, [r3, #0]
    a358:	2b01      	cmp	r3, #1
    a35a:	d00a      	beq.n	a372 <_sercom_get_default_pad+0x132>
    a35c:	dc02      	bgt.n	a364 <_sercom_get_default_pad+0x124>
    a35e:	2b00      	cmp	r3, #0
    a360:	d005      	beq.n	a36e <_sercom_get_default_pad+0x12e>
    a362:	e00c      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a364:	2b02      	cmp	r3, #2
    a366:	d006      	beq.n	a376 <_sercom_get_default_pad+0x136>
    a368:	2b03      	cmp	r3, #3
    a36a:	d006      	beq.n	a37a <_sercom_get_default_pad+0x13a>
    a36c:	e007      	b.n	a37e <_sercom_get_default_pad+0x13e>
    a36e:	4b1f      	ldr	r3, [pc, #124]	; (a3ec <_sercom_get_default_pad+0x1ac>)
    a370:	e006      	b.n	a380 <_sercom_get_default_pad+0x140>
    a372:	4b1f      	ldr	r3, [pc, #124]	; (a3f0 <_sercom_get_default_pad+0x1b0>)
    a374:	e004      	b.n	a380 <_sercom_get_default_pad+0x140>
    a376:	4b1f      	ldr	r3, [pc, #124]	; (a3f4 <_sercom_get_default_pad+0x1b4>)
    a378:	e002      	b.n	a380 <_sercom_get_default_pad+0x140>
    a37a:	4b1f      	ldr	r3, [pc, #124]	; (a3f8 <_sercom_get_default_pad+0x1b8>)
    a37c:	e000      	b.n	a380 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    a37e:	2300      	movs	r3, #0
}
    a380:	0018      	movs	r0, r3
    a382:	46bd      	mov	sp, r7
    a384:	b002      	add	sp, #8
    a386:	bd80      	pop	{r7, pc}
    a388:	42001000 	.word	0x42001000
    a38c:	42000800 	.word	0x42000800
    a390:	42000c00 	.word	0x42000c00
    a394:	42001800 	.word	0x42001800
    a398:	42001c00 	.word	0x42001c00
    a39c:	42001400 	.word	0x42001400
    a3a0:	00040003 	.word	0x00040003
    a3a4:	00050003 	.word	0x00050003
    a3a8:	00060003 	.word	0x00060003
    a3ac:	00070003 	.word	0x00070003
    a3b0:	00010003 	.word	0x00010003
    a3b4:	001e0003 	.word	0x001e0003
    a3b8:	001f0003 	.word	0x001f0003
    a3bc:	00080003 	.word	0x00080003
    a3c0:	00090003 	.word	0x00090003
    a3c4:	000a0003 	.word	0x000a0003
    a3c8:	000b0003 	.word	0x000b0003
    a3cc:	00100003 	.word	0x00100003
    a3d0:	00110003 	.word	0x00110003
    a3d4:	00120003 	.word	0x00120003
    a3d8:	00130003 	.word	0x00130003
    a3dc:	000c0003 	.word	0x000c0003
    a3e0:	000d0003 	.word	0x000d0003
    a3e4:	000e0003 	.word	0x000e0003
    a3e8:	000f0003 	.word	0x000f0003
    a3ec:	00160003 	.word	0x00160003
    a3f0:	00170003 	.word	0x00170003
    a3f4:	00180003 	.word	0x00180003
    a3f8:	00190003 	.word	0x00190003

0000a3fc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    a3fc:	b590      	push	{r4, r7, lr}
    a3fe:	b08b      	sub	sp, #44	; 0x2c
    a400:	af00      	add	r7, sp, #0
    a402:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    a404:	230c      	movs	r3, #12
    a406:	18fb      	adds	r3, r7, r3
    a408:	4a0f      	ldr	r2, [pc, #60]	; (a448 <_sercom_get_sercom_inst_index+0x4c>)
    a40a:	ca13      	ldmia	r2!, {r0, r1, r4}
    a40c:	c313      	stmia	r3!, {r0, r1, r4}
    a40e:	ca13      	ldmia	r2!, {r0, r1, r4}
    a410:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a412:	2300      	movs	r3, #0
    a414:	627b      	str	r3, [r7, #36]	; 0x24
    a416:	e00e      	b.n	a436 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    a418:	230c      	movs	r3, #12
    a41a:	18fb      	adds	r3, r7, r3
    a41c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    a41e:	0092      	lsls	r2, r2, #2
    a420:	58d3      	ldr	r3, [r2, r3]
    a422:	001a      	movs	r2, r3
    a424:	687b      	ldr	r3, [r7, #4]
    a426:	429a      	cmp	r2, r3
    a428:	d102      	bne.n	a430 <_sercom_get_sercom_inst_index+0x34>
			return i;
    a42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a42c:	b2db      	uxtb	r3, r3
    a42e:	e006      	b.n	a43e <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a432:	3301      	adds	r3, #1
    a434:	627b      	str	r3, [r7, #36]	; 0x24
    a436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a438:	2b05      	cmp	r3, #5
    a43a:	d9ed      	bls.n	a418 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    a43c:	2300      	movs	r3, #0
}
    a43e:	0018      	movs	r0, r3
    a440:	46bd      	mov	sp, r7
    a442:	b00b      	add	sp, #44	; 0x2c
    a444:	bd90      	pop	{r4, r7, pc}
    a446:	46c0      	nop			; (mov r8, r8)
    a448:	0001115c 	.word	0x0001115c

0000a44c <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    a44c:	b580      	push	{r7, lr}
    a44e:	b082      	sub	sp, #8
    a450:	af00      	add	r7, sp, #0
    a452:	0002      	movs	r2, r0
    a454:	1dfb      	adds	r3, r7, #7
    a456:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    a458:	46c0      	nop			; (mov r8, r8)
    a45a:	46bd      	mov	sp, r7
    a45c:	b002      	add	sp, #8
    a45e:	bd80      	pop	{r7, pc}

0000a460 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    a460:	b580      	push	{r7, lr}
    a462:	b084      	sub	sp, #16
    a464:	af00      	add	r7, sp, #0
    a466:	0002      	movs	r2, r0
    a468:	6039      	str	r1, [r7, #0]
    a46a:	1dfb      	adds	r3, r7, #7
    a46c:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    a46e:	4b13      	ldr	r3, [pc, #76]	; (a4bc <_sercom_set_handler+0x5c>)
    a470:	781b      	ldrb	r3, [r3, #0]
    a472:	2201      	movs	r2, #1
    a474:	4053      	eors	r3, r2
    a476:	b2db      	uxtb	r3, r3
    a478:	2b00      	cmp	r3, #0
    a47a:	d015      	beq.n	a4a8 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a47c:	2300      	movs	r3, #0
    a47e:	60fb      	str	r3, [r7, #12]
    a480:	e00c      	b.n	a49c <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    a482:	4b0f      	ldr	r3, [pc, #60]	; (a4c0 <_sercom_set_handler+0x60>)
    a484:	68fa      	ldr	r2, [r7, #12]
    a486:	0092      	lsls	r2, r2, #2
    a488:	490e      	ldr	r1, [pc, #56]	; (a4c4 <_sercom_set_handler+0x64>)
    a48a:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    a48c:	4b0e      	ldr	r3, [pc, #56]	; (a4c8 <_sercom_set_handler+0x68>)
    a48e:	68fa      	ldr	r2, [r7, #12]
    a490:	0092      	lsls	r2, r2, #2
    a492:	2100      	movs	r1, #0
    a494:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a496:	68fb      	ldr	r3, [r7, #12]
    a498:	3301      	adds	r3, #1
    a49a:	60fb      	str	r3, [r7, #12]
    a49c:	68fb      	ldr	r3, [r7, #12]
    a49e:	2b05      	cmp	r3, #5
    a4a0:	d9ef      	bls.n	a482 <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    a4a2:	4b06      	ldr	r3, [pc, #24]	; (a4bc <_sercom_set_handler+0x5c>)
    a4a4:	2201      	movs	r2, #1
    a4a6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    a4a8:	1dfb      	adds	r3, r7, #7
    a4aa:	781a      	ldrb	r2, [r3, #0]
    a4ac:	4b04      	ldr	r3, [pc, #16]	; (a4c0 <_sercom_set_handler+0x60>)
    a4ae:	0092      	lsls	r2, r2, #2
    a4b0:	6839      	ldr	r1, [r7, #0]
    a4b2:	50d1      	str	r1, [r2, r3]
}
    a4b4:	46c0      	nop			; (mov r8, r8)
    a4b6:	46bd      	mov	sp, r7
    a4b8:	b004      	add	sp, #16
    a4ba:	bd80      	pop	{r7, pc}
    a4bc:	20000252 	.word	0x20000252
    a4c0:	20000254 	.word	0x20000254
    a4c4:	0000a44d 	.word	0x0000a44d
    a4c8:	2000051c 	.word	0x2000051c

0000a4cc <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    a4cc:	b590      	push	{r4, r7, lr}
    a4ce:	b085      	sub	sp, #20
    a4d0:	af00      	add	r7, sp, #0
    a4d2:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    a4d4:	2308      	movs	r3, #8
    a4d6:	18fa      	adds	r2, r7, r3
    a4d8:	4b0c      	ldr	r3, [pc, #48]	; (a50c <_sercom_get_interrupt_vector+0x40>)
    a4da:	0010      	movs	r0, r2
    a4dc:	0019      	movs	r1, r3
    a4de:	2306      	movs	r3, #6
    a4e0:	001a      	movs	r2, r3
    a4e2:	4b0b      	ldr	r3, [pc, #44]	; (a510 <_sercom_get_interrupt_vector+0x44>)
    a4e4:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    a4e6:	230f      	movs	r3, #15
    a4e8:	18fc      	adds	r4, r7, r3
    a4ea:	687b      	ldr	r3, [r7, #4]
    a4ec:	0018      	movs	r0, r3
    a4ee:	4b09      	ldr	r3, [pc, #36]	; (a514 <_sercom_get_interrupt_vector+0x48>)
    a4f0:	4798      	blx	r3
    a4f2:	0003      	movs	r3, r0
    a4f4:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    a4f6:	230f      	movs	r3, #15
    a4f8:	18fb      	adds	r3, r7, r3
    a4fa:	781b      	ldrb	r3, [r3, #0]
    a4fc:	2208      	movs	r2, #8
    a4fe:	18ba      	adds	r2, r7, r2
    a500:	5cd3      	ldrb	r3, [r2, r3]
    a502:	b25b      	sxtb	r3, r3
}
    a504:	0018      	movs	r0, r3
    a506:	46bd      	mov	sp, r7
    a508:	b005      	add	sp, #20
    a50a:	bd90      	pop	{r4, r7, pc}
    a50c:	00011174 	.word	0x00011174
    a510:	0000e639 	.word	0x0000e639
    a514:	0000a3fd 	.word	0x0000a3fd

0000a518 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    a518:	b580      	push	{r7, lr}
    a51a:	af00      	add	r7, sp, #0
    a51c:	4b03      	ldr	r3, [pc, #12]	; (a52c <SERCOM0_Handler+0x14>)
    a51e:	681b      	ldr	r3, [r3, #0]
    a520:	2000      	movs	r0, #0
    a522:	4798      	blx	r3
    a524:	46c0      	nop			; (mov r8, r8)
    a526:	46bd      	mov	sp, r7
    a528:	bd80      	pop	{r7, pc}
    a52a:	46c0      	nop			; (mov r8, r8)
    a52c:	20000254 	.word	0x20000254

0000a530 <SERCOM1_Handler>:
    a530:	b580      	push	{r7, lr}
    a532:	af00      	add	r7, sp, #0
    a534:	4b03      	ldr	r3, [pc, #12]	; (a544 <SERCOM1_Handler+0x14>)
    a536:	685b      	ldr	r3, [r3, #4]
    a538:	2001      	movs	r0, #1
    a53a:	4798      	blx	r3
    a53c:	46c0      	nop			; (mov r8, r8)
    a53e:	46bd      	mov	sp, r7
    a540:	bd80      	pop	{r7, pc}
    a542:	46c0      	nop			; (mov r8, r8)
    a544:	20000254 	.word	0x20000254

0000a548 <SERCOM2_Handler>:
    a548:	b580      	push	{r7, lr}
    a54a:	af00      	add	r7, sp, #0
    a54c:	4b03      	ldr	r3, [pc, #12]	; (a55c <SERCOM2_Handler+0x14>)
    a54e:	689b      	ldr	r3, [r3, #8]
    a550:	2002      	movs	r0, #2
    a552:	4798      	blx	r3
    a554:	46c0      	nop			; (mov r8, r8)
    a556:	46bd      	mov	sp, r7
    a558:	bd80      	pop	{r7, pc}
    a55a:	46c0      	nop			; (mov r8, r8)
    a55c:	20000254 	.word	0x20000254

0000a560 <SERCOM3_Handler>:
    a560:	b580      	push	{r7, lr}
    a562:	af00      	add	r7, sp, #0
    a564:	4b03      	ldr	r3, [pc, #12]	; (a574 <SERCOM3_Handler+0x14>)
    a566:	68db      	ldr	r3, [r3, #12]
    a568:	2003      	movs	r0, #3
    a56a:	4798      	blx	r3
    a56c:	46c0      	nop			; (mov r8, r8)
    a56e:	46bd      	mov	sp, r7
    a570:	bd80      	pop	{r7, pc}
    a572:	46c0      	nop			; (mov r8, r8)
    a574:	20000254 	.word	0x20000254

0000a578 <SERCOM4_Handler>:
    a578:	b580      	push	{r7, lr}
    a57a:	af00      	add	r7, sp, #0
    a57c:	4b03      	ldr	r3, [pc, #12]	; (a58c <SERCOM4_Handler+0x14>)
    a57e:	691b      	ldr	r3, [r3, #16]
    a580:	2004      	movs	r0, #4
    a582:	4798      	blx	r3
    a584:	46c0      	nop			; (mov r8, r8)
    a586:	46bd      	mov	sp, r7
    a588:	bd80      	pop	{r7, pc}
    a58a:	46c0      	nop			; (mov r8, r8)
    a58c:	20000254 	.word	0x20000254

0000a590 <SERCOM5_Handler>:
    a590:	b580      	push	{r7, lr}
    a592:	af00      	add	r7, sp, #0
    a594:	4b03      	ldr	r3, [pc, #12]	; (a5a4 <SERCOM5_Handler+0x14>)
    a596:	695b      	ldr	r3, [r3, #20]
    a598:	2005      	movs	r0, #5
    a59a:	4798      	blx	r3
    a59c:	46c0      	nop			; (mov r8, r8)
    a59e:	46bd      	mov	sp, r7
    a5a0:	bd80      	pop	{r7, pc}
    a5a2:	46c0      	nop			; (mov r8, r8)
    a5a4:	20000254 	.word	0x20000254

0000a5a8 <system_pinmux_get_config_defaults>:
{
    a5a8:	b580      	push	{r7, lr}
    a5aa:	b082      	sub	sp, #8
    a5ac:	af00      	add	r7, sp, #0
    a5ae:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    a5b0:	687b      	ldr	r3, [r7, #4]
    a5b2:	2280      	movs	r2, #128	; 0x80
    a5b4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    a5b6:	687b      	ldr	r3, [r7, #4]
    a5b8:	2200      	movs	r2, #0
    a5ba:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    a5bc:	687b      	ldr	r3, [r7, #4]
    a5be:	2201      	movs	r2, #1
    a5c0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    a5c2:	687b      	ldr	r3, [r7, #4]
    a5c4:	2200      	movs	r2, #0
    a5c6:	70da      	strb	r2, [r3, #3]
}
    a5c8:	46c0      	nop			; (mov r8, r8)
    a5ca:	46bd      	mov	sp, r7
    a5cc:	b002      	add	sp, #8
    a5ce:	bd80      	pop	{r7, pc}

0000a5d0 <system_pinmux_get_group_from_gpio_pin>:
{
    a5d0:	b580      	push	{r7, lr}
    a5d2:	b084      	sub	sp, #16
    a5d4:	af00      	add	r7, sp, #0
    a5d6:	0002      	movs	r2, r0
    a5d8:	1dfb      	adds	r3, r7, #7
    a5da:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    a5dc:	230f      	movs	r3, #15
    a5de:	18fb      	adds	r3, r7, r3
    a5e0:	1dfa      	adds	r2, r7, #7
    a5e2:	7812      	ldrb	r2, [r2, #0]
    a5e4:	09d2      	lsrs	r2, r2, #7
    a5e6:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    a5e8:	230e      	movs	r3, #14
    a5ea:	18fb      	adds	r3, r7, r3
    a5ec:	1dfa      	adds	r2, r7, #7
    a5ee:	7812      	ldrb	r2, [r2, #0]
    a5f0:	0952      	lsrs	r2, r2, #5
    a5f2:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    a5f4:	4b0d      	ldr	r3, [pc, #52]	; (a62c <system_pinmux_get_group_from_gpio_pin+0x5c>)
    a5f6:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    a5f8:	230f      	movs	r3, #15
    a5fa:	18fb      	adds	r3, r7, r3
    a5fc:	781b      	ldrb	r3, [r3, #0]
    a5fe:	2b00      	cmp	r3, #0
    a600:	d10f      	bne.n	a622 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    a602:	230f      	movs	r3, #15
    a604:	18fb      	adds	r3, r7, r3
    a606:	781b      	ldrb	r3, [r3, #0]
    a608:	009b      	lsls	r3, r3, #2
    a60a:	2210      	movs	r2, #16
    a60c:	4694      	mov	ip, r2
    a60e:	44bc      	add	ip, r7
    a610:	4463      	add	r3, ip
    a612:	3b08      	subs	r3, #8
    a614:	681a      	ldr	r2, [r3, #0]
    a616:	230e      	movs	r3, #14
    a618:	18fb      	adds	r3, r7, r3
    a61a:	781b      	ldrb	r3, [r3, #0]
    a61c:	01db      	lsls	r3, r3, #7
    a61e:	18d3      	adds	r3, r2, r3
    a620:	e000      	b.n	a624 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    a622:	2300      	movs	r3, #0
}
    a624:	0018      	movs	r0, r3
    a626:	46bd      	mov	sp, r7
    a628:	b004      	add	sp, #16
    a62a:	bd80      	pop	{r7, pc}
    a62c:	41004400 	.word	0x41004400

0000a630 <port_get_group_from_gpio_pin>:
{
    a630:	b580      	push	{r7, lr}
    a632:	b082      	sub	sp, #8
    a634:	af00      	add	r7, sp, #0
    a636:	0002      	movs	r2, r0
    a638:	1dfb      	adds	r3, r7, #7
    a63a:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    a63c:	1dfb      	adds	r3, r7, #7
    a63e:	781b      	ldrb	r3, [r3, #0]
    a640:	0018      	movs	r0, r3
    a642:	4b03      	ldr	r3, [pc, #12]	; (a650 <port_get_group_from_gpio_pin+0x20>)
    a644:	4798      	blx	r3
    a646:	0003      	movs	r3, r0
}
    a648:	0018      	movs	r0, r3
    a64a:	46bd      	mov	sp, r7
    a64c:	b002      	add	sp, #8
    a64e:	bd80      	pop	{r7, pc}
    a650:	0000a5d1 	.word	0x0000a5d1

0000a654 <port_pin_set_output_level>:
{
    a654:	b580      	push	{r7, lr}
    a656:	b084      	sub	sp, #16
    a658:	af00      	add	r7, sp, #0
    a65a:	0002      	movs	r2, r0
    a65c:	1dfb      	adds	r3, r7, #7
    a65e:	701a      	strb	r2, [r3, #0]
    a660:	1dbb      	adds	r3, r7, #6
    a662:	1c0a      	adds	r2, r1, #0
    a664:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    a666:	1dfb      	adds	r3, r7, #7
    a668:	781b      	ldrb	r3, [r3, #0]
    a66a:	0018      	movs	r0, r3
    a66c:	4b0d      	ldr	r3, [pc, #52]	; (a6a4 <port_pin_set_output_level+0x50>)
    a66e:	4798      	blx	r3
    a670:	0003      	movs	r3, r0
    a672:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    a674:	1dfb      	adds	r3, r7, #7
    a676:	781b      	ldrb	r3, [r3, #0]
    a678:	221f      	movs	r2, #31
    a67a:	4013      	ands	r3, r2
    a67c:	2201      	movs	r2, #1
    a67e:	409a      	lsls	r2, r3
    a680:	0013      	movs	r3, r2
    a682:	60bb      	str	r3, [r7, #8]
	if (level) {
    a684:	1dbb      	adds	r3, r7, #6
    a686:	781b      	ldrb	r3, [r3, #0]
    a688:	2b00      	cmp	r3, #0
    a68a:	d003      	beq.n	a694 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    a68c:	68fb      	ldr	r3, [r7, #12]
    a68e:	68ba      	ldr	r2, [r7, #8]
    a690:	619a      	str	r2, [r3, #24]
}
    a692:	e002      	b.n	a69a <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    a694:	68fb      	ldr	r3, [r7, #12]
    a696:	68ba      	ldr	r2, [r7, #8]
    a698:	615a      	str	r2, [r3, #20]
}
    a69a:	46c0      	nop			; (mov r8, r8)
    a69c:	46bd      	mov	sp, r7
    a69e:	b004      	add	sp, #16
    a6a0:	bd80      	pop	{r7, pc}
    a6a2:	46c0      	nop			; (mov r8, r8)
    a6a4:	0000a631 	.word	0x0000a631

0000a6a8 <system_gclk_chan_get_config_defaults>:
{
    a6a8:	b580      	push	{r7, lr}
    a6aa:	b082      	sub	sp, #8
    a6ac:	af00      	add	r7, sp, #0
    a6ae:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    a6b0:	687b      	ldr	r3, [r7, #4]
    a6b2:	2200      	movs	r2, #0
    a6b4:	701a      	strb	r2, [r3, #0]
}
    a6b6:	46c0      	nop			; (mov r8, r8)
    a6b8:	46bd      	mov	sp, r7
    a6ba:	b002      	add	sp, #8
    a6bc:	bd80      	pop	{r7, pc}
	...

0000a6c0 <system_apb_clock_set_mask>:
{
    a6c0:	b580      	push	{r7, lr}
    a6c2:	b082      	sub	sp, #8
    a6c4:	af00      	add	r7, sp, #0
    a6c6:	0002      	movs	r2, r0
    a6c8:	6039      	str	r1, [r7, #0]
    a6ca:	1dfb      	adds	r3, r7, #7
    a6cc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    a6ce:	1dfb      	adds	r3, r7, #7
    a6d0:	781b      	ldrb	r3, [r3, #0]
    a6d2:	2b01      	cmp	r3, #1
    a6d4:	d00a      	beq.n	a6ec <system_apb_clock_set_mask+0x2c>
    a6d6:	2b02      	cmp	r3, #2
    a6d8:	d00f      	beq.n	a6fa <system_apb_clock_set_mask+0x3a>
    a6da:	2b00      	cmp	r3, #0
    a6dc:	d114      	bne.n	a708 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    a6de:	4b0e      	ldr	r3, [pc, #56]	; (a718 <system_apb_clock_set_mask+0x58>)
    a6e0:	4a0d      	ldr	r2, [pc, #52]	; (a718 <system_apb_clock_set_mask+0x58>)
    a6e2:	6991      	ldr	r1, [r2, #24]
    a6e4:	683a      	ldr	r2, [r7, #0]
    a6e6:	430a      	orrs	r2, r1
    a6e8:	619a      	str	r2, [r3, #24]
			break;
    a6ea:	e00f      	b.n	a70c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    a6ec:	4b0a      	ldr	r3, [pc, #40]	; (a718 <system_apb_clock_set_mask+0x58>)
    a6ee:	4a0a      	ldr	r2, [pc, #40]	; (a718 <system_apb_clock_set_mask+0x58>)
    a6f0:	69d1      	ldr	r1, [r2, #28]
    a6f2:	683a      	ldr	r2, [r7, #0]
    a6f4:	430a      	orrs	r2, r1
    a6f6:	61da      	str	r2, [r3, #28]
			break;
    a6f8:	e008      	b.n	a70c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    a6fa:	4b07      	ldr	r3, [pc, #28]	; (a718 <system_apb_clock_set_mask+0x58>)
    a6fc:	4a06      	ldr	r2, [pc, #24]	; (a718 <system_apb_clock_set_mask+0x58>)
    a6fe:	6a11      	ldr	r1, [r2, #32]
    a700:	683a      	ldr	r2, [r7, #0]
    a702:	430a      	orrs	r2, r1
    a704:	621a      	str	r2, [r3, #32]
			break;
    a706:	e001      	b.n	a70c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    a708:	2317      	movs	r3, #23
    a70a:	e000      	b.n	a70e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    a70c:	2300      	movs	r3, #0
}
    a70e:	0018      	movs	r0, r3
    a710:	46bd      	mov	sp, r7
    a712:	b002      	add	sp, #8
    a714:	bd80      	pop	{r7, pc}
    a716:	46c0      	nop			; (mov r8, r8)
    a718:	40000400 	.word	0x40000400

0000a71c <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    a71c:	b580      	push	{r7, lr}
    a71e:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    a720:	4b05      	ldr	r3, [pc, #20]	; (a738 <system_is_debugger_present+0x1c>)
    a722:	789b      	ldrb	r3, [r3, #2]
    a724:	b2db      	uxtb	r3, r3
    a726:	001a      	movs	r2, r3
    a728:	2302      	movs	r3, #2
    a72a:	4013      	ands	r3, r2
    a72c:	1e5a      	subs	r2, r3, #1
    a72e:	4193      	sbcs	r3, r2
    a730:	b2db      	uxtb	r3, r3
}
    a732:	0018      	movs	r0, r3
    a734:	46bd      	mov	sp, r7
    a736:	bd80      	pop	{r7, pc}
    a738:	41002000 	.word	0x41002000

0000a73c <spi_is_write_complete>:
{
    a73c:	b580      	push	{r7, lr}
    a73e:	b084      	sub	sp, #16
    a740:	af00      	add	r7, sp, #0
    a742:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
    a744:	687b      	ldr	r3, [r7, #4]
    a746:	681b      	ldr	r3, [r3, #0]
    a748:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    a74a:	68fb      	ldr	r3, [r7, #12]
    a74c:	7e1b      	ldrb	r3, [r3, #24]
    a74e:	b2db      	uxtb	r3, r3
    a750:	001a      	movs	r2, r3
    a752:	2302      	movs	r3, #2
    a754:	4013      	ands	r3, r2
    a756:	1e5a      	subs	r2, r3, #1
    a758:	4193      	sbcs	r3, r2
    a75a:	b2db      	uxtb	r3, r3
}
    a75c:	0018      	movs	r0, r3
    a75e:	46bd      	mov	sp, r7
    a760:	b004      	add	sp, #16
    a762:	bd80      	pop	{r7, pc}

0000a764 <spi_is_ready_to_write>:
{
    a764:	b580      	push	{r7, lr}
    a766:	b084      	sub	sp, #16
    a768:	af00      	add	r7, sp, #0
    a76a:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
    a76c:	687b      	ldr	r3, [r7, #4]
    a76e:	681b      	ldr	r3, [r3, #0]
    a770:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    a772:	68fb      	ldr	r3, [r7, #12]
    a774:	7e1b      	ldrb	r3, [r3, #24]
    a776:	b2db      	uxtb	r3, r3
    a778:	001a      	movs	r2, r3
    a77a:	2301      	movs	r3, #1
    a77c:	4013      	ands	r3, r2
    a77e:	1e5a      	subs	r2, r3, #1
    a780:	4193      	sbcs	r3, r2
    a782:	b2db      	uxtb	r3, r3
}
    a784:	0018      	movs	r0, r3
    a786:	46bd      	mov	sp, r7
    a788:	b004      	add	sp, #16
    a78a:	bd80      	pop	{r7, pc}

0000a78c <spi_is_ready_to_read>:
{
    a78c:	b580      	push	{r7, lr}
    a78e:	b084      	sub	sp, #16
    a790:	af00      	add	r7, sp, #0
    a792:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
    a794:	687b      	ldr	r3, [r7, #4]
    a796:	681b      	ldr	r3, [r3, #0]
    a798:	60fb      	str	r3, [r7, #12]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    a79a:	68fb      	ldr	r3, [r7, #12]
    a79c:	7e1b      	ldrb	r3, [r3, #24]
    a79e:	b2db      	uxtb	r3, r3
    a7a0:	001a      	movs	r2, r3
    a7a2:	2304      	movs	r3, #4
    a7a4:	4013      	ands	r3, r2
    a7a6:	1e5a      	subs	r2, r3, #1
    a7a8:	4193      	sbcs	r3, r2
    a7aa:	b2db      	uxtb	r3, r3
}
    a7ac:	0018      	movs	r0, r3
    a7ae:	46bd      	mov	sp, r7
    a7b0:	b004      	add	sp, #16
    a7b2:	bd80      	pop	{r7, pc}

0000a7b4 <spi_write>:
{
    a7b4:	b580      	push	{r7, lr}
    a7b6:	b084      	sub	sp, #16
    a7b8:	af00      	add	r7, sp, #0
    a7ba:	6078      	str	r0, [r7, #4]
    a7bc:	000a      	movs	r2, r1
    a7be:	1cbb      	adds	r3, r7, #2
    a7c0:	801a      	strh	r2, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    a7c2:	687b      	ldr	r3, [r7, #4]
    a7c4:	681b      	ldr	r3, [r3, #0]
    a7c6:	60fb      	str	r3, [r7, #12]
	if (!spi_is_ready_to_write(module)) {
    a7c8:	687b      	ldr	r3, [r7, #4]
    a7ca:	0018      	movs	r0, r3
    a7cc:	4b0a      	ldr	r3, [pc, #40]	; (a7f8 <spi_write+0x44>)
    a7ce:	4798      	blx	r3
    a7d0:	0003      	movs	r3, r0
    a7d2:	001a      	movs	r2, r3
    a7d4:	2301      	movs	r3, #1
    a7d6:	4053      	eors	r3, r2
    a7d8:	b2db      	uxtb	r3, r3
    a7da:	2b00      	cmp	r3, #0
    a7dc:	d001      	beq.n	a7e2 <spi_write+0x2e>
		return STATUS_BUSY;
    a7de:	2305      	movs	r3, #5
    a7e0:	e006      	b.n	a7f0 <spi_write+0x3c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    a7e2:	1cbb      	adds	r3, r7, #2
    a7e4:	881b      	ldrh	r3, [r3, #0]
    a7e6:	05db      	lsls	r3, r3, #23
    a7e8:	0dda      	lsrs	r2, r3, #23
    a7ea:	68fb      	ldr	r3, [r7, #12]
    a7ec:	629a      	str	r2, [r3, #40]	; 0x28
	return STATUS_OK;
    a7ee:	2300      	movs	r3, #0
}
    a7f0:	0018      	movs	r0, r3
    a7f2:	46bd      	mov	sp, r7
    a7f4:	b004      	add	sp, #16
    a7f6:	bd80      	pop	{r7, pc}
    a7f8:	0000a765 	.word	0x0000a765

0000a7fc <spi_read>:
{
    a7fc:	b580      	push	{r7, lr}
    a7fe:	b084      	sub	sp, #16
    a800:	af00      	add	r7, sp, #0
    a802:	6078      	str	r0, [r7, #4]
    a804:	6039      	str	r1, [r7, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    a806:	687b      	ldr	r3, [r7, #4]
    a808:	681b      	ldr	r3, [r3, #0]
    a80a:	60bb      	str	r3, [r7, #8]
	if (!spi_is_ready_to_read(module)) {
    a80c:	687b      	ldr	r3, [r7, #4]
    a80e:	0018      	movs	r0, r3
    a810:	4b1b      	ldr	r3, [pc, #108]	; (a880 <spi_read+0x84>)
    a812:	4798      	blx	r3
    a814:	0003      	movs	r3, r0
    a816:	001a      	movs	r2, r3
    a818:	2301      	movs	r3, #1
    a81a:	4053      	eors	r3, r2
    a81c:	b2db      	uxtb	r3, r3
    a81e:	2b00      	cmp	r3, #0
    a820:	d001      	beq.n	a826 <spi_read+0x2a>
		return STATUS_ERR_IO;
    a822:	2310      	movs	r3, #16
    a824:	e027      	b.n	a876 <spi_read+0x7a>
	enum status_code retval = STATUS_OK;
    a826:	230f      	movs	r3, #15
    a828:	18fb      	adds	r3, r7, r3
    a82a:	2200      	movs	r2, #0
    a82c:	701a      	strb	r2, [r3, #0]
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    a82e:	68bb      	ldr	r3, [r7, #8]
    a830:	8b5b      	ldrh	r3, [r3, #26]
    a832:	b29b      	uxth	r3, r3
    a834:	001a      	movs	r2, r3
    a836:	2304      	movs	r3, #4
    a838:	4013      	ands	r3, r2
    a83a:	d006      	beq.n	a84a <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    a83c:	230f      	movs	r3, #15
    a83e:	18fb      	adds	r3, r7, r3
    a840:	221e      	movs	r2, #30
    a842:	701a      	strb	r2, [r3, #0]
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    a844:	68bb      	ldr	r3, [r7, #8]
    a846:	2204      	movs	r2, #4
    a848:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    a84a:	687b      	ldr	r3, [r7, #4]
    a84c:	799b      	ldrb	r3, [r3, #6]
    a84e:	2b01      	cmp	r3, #1
    a850:	d108      	bne.n	a864 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    a852:	68bb      	ldr	r3, [r7, #8]
    a854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a856:	b29b      	uxth	r3, r3
    a858:	05db      	lsls	r3, r3, #23
    a85a:	0ddb      	lsrs	r3, r3, #23
    a85c:	b29a      	uxth	r2, r3
    a85e:	683b      	ldr	r3, [r7, #0]
    a860:	801a      	strh	r2, [r3, #0]
    a862:	e005      	b.n	a870 <spi_read+0x74>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    a864:	68bb      	ldr	r3, [r7, #8]
    a866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a868:	b2db      	uxtb	r3, r3
    a86a:	b29a      	uxth	r2, r3
    a86c:	683b      	ldr	r3, [r7, #0]
    a86e:	801a      	strh	r2, [r3, #0]
	return retval;
    a870:	230f      	movs	r3, #15
    a872:	18fb      	adds	r3, r7, r3
    a874:	781b      	ldrb	r3, [r3, #0]
}
    a876:	0018      	movs	r0, r3
    a878:	46bd      	mov	sp, r7
    a87a:	b004      	add	sp, #16
    a87c:	bd80      	pop	{r7, pc}
    a87e:	46c0      	nop			; (mov r8, r8)
    a880:	0000a78d 	.word	0x0000a78d

0000a884 <_spi_clear_tx_complete_flag>:
 *
 * \param[in]  module  Pointer to the software instance struct
 */
static void _spi_clear_tx_complete_flag(
		struct spi_module *const module)
{
    a884:	b580      	push	{r7, lr}
    a886:	b084      	sub	sp, #16
    a888:	af00      	add	r7, sp, #0
    a88a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    a88c:	687b      	ldr	r3, [r7, #4]
    a88e:	681b      	ldr	r3, [r3, #0]
    a890:	60fb      	str	r3, [r7, #12]

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    a892:	68fb      	ldr	r3, [r7, #12]
    a894:	2202      	movs	r2, #2
    a896:	761a      	strb	r2, [r3, #24]
}
    a898:	46c0      	nop			; (mov r8, r8)
    a89a:	46bd      	mov	sp, r7
    a89c:	b004      	add	sp, #16
    a89e:	bd80      	pop	{r7, pc}

0000a8a0 <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
    a8a0:	b590      	push	{r4, r7, lr}
    a8a2:	b093      	sub	sp, #76	; 0x4c
    a8a4:	af00      	add	r7, sp, #0
    a8a6:	6078      	str	r0, [r7, #4]
    a8a8:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    a8aa:	687b      	ldr	r3, [r7, #4]
    a8ac:	681b      	ldr	r3, [r3, #0]
    a8ae:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
    a8b0:	687b      	ldr	r3, [r7, #4]
    a8b2:	681b      	ldr	r3, [r3, #0]
    a8b4:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    a8b6:	231c      	movs	r3, #28
    a8b8:	18fb      	adds	r3, r7, r3
    a8ba:	0018      	movs	r0, r3
    a8bc:	4b85      	ldr	r3, [pc, #532]	; (aad4 <_spi_set_config+0x234>)
    a8be:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    a8c0:	231c      	movs	r3, #28
    a8c2:	18fb      	adds	r3, r7, r3
    a8c4:	2200      	movs	r2, #0
    a8c6:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
    a8c8:	683b      	ldr	r3, [r7, #0]
    a8ca:	781b      	ldrb	r3, [r3, #0]
    a8cc:	2b00      	cmp	r3, #0
    a8ce:	d103      	bne.n	a8d8 <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    a8d0:	231c      	movs	r3, #28
    a8d2:	18fb      	adds	r3, r7, r3
    a8d4:	2200      	movs	r2, #0
    a8d6:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    a8d8:	683b      	ldr	r3, [r7, #0]
    a8da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t pad_pinmuxes[] = {
    a8dc:	230c      	movs	r3, #12
    a8de:	18fb      	adds	r3, r7, r3
    a8e0:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    a8e2:	683b      	ldr	r3, [r7, #0]
    a8e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	uint32_t pad_pinmuxes[] = {
    a8e6:	230c      	movs	r3, #12
    a8e8:	18fb      	adds	r3, r7, r3
    a8ea:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    a8ec:	683b      	ldr	r3, [r7, #0]
    a8ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    a8f0:	230c      	movs	r3, #12
    a8f2:	18fb      	adds	r3, r7, r3
    a8f4:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    a8f6:	683b      	ldr	r3, [r7, #0]
    a8f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    a8fa:	230c      	movs	r3, #12
    a8fc:	18fb      	adds	r3, r7, r3
    a8fe:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    a900:	2347      	movs	r3, #71	; 0x47
    a902:	18fb      	adds	r3, r7, r3
    a904:	2200      	movs	r2, #0
    a906:	701a      	strb	r2, [r3, #0]
    a908:	e02c      	b.n	a964 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    a90a:	2347      	movs	r3, #71	; 0x47
    a90c:	18fb      	adds	r3, r7, r3
    a90e:	781a      	ldrb	r2, [r3, #0]
    a910:	230c      	movs	r3, #12
    a912:	18fb      	adds	r3, r7, r3
    a914:	0092      	lsls	r2, r2, #2
    a916:	58d3      	ldr	r3, [r2, r3]
    a918:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    a91a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a91c:	2b00      	cmp	r3, #0
    a91e:	d109      	bne.n	a934 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    a920:	2347      	movs	r3, #71	; 0x47
    a922:	18fb      	adds	r3, r7, r3
    a924:	781a      	ldrb	r2, [r3, #0]
    a926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    a928:	0011      	movs	r1, r2
    a92a:	0018      	movs	r0, r3
    a92c:	4b6a      	ldr	r3, [pc, #424]	; (aad8 <_spi_set_config+0x238>)
    a92e:	4798      	blx	r3
    a930:	0003      	movs	r3, r0
    a932:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    a934:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a936:	3301      	adds	r3, #1
    a938:	d00d      	beq.n	a956 <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    a93a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a93c:	b2da      	uxtb	r2, r3
    a93e:	231c      	movs	r3, #28
    a940:	18fb      	adds	r3, r7, r3
    a942:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    a944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a946:	0c1b      	lsrs	r3, r3, #16
    a948:	b2db      	uxtb	r3, r3
    a94a:	221c      	movs	r2, #28
    a94c:	18ba      	adds	r2, r7, r2
    a94e:	0011      	movs	r1, r2
    a950:	0018      	movs	r0, r3
    a952:	4b62      	ldr	r3, [pc, #392]	; (aadc <_spi_set_config+0x23c>)
    a954:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    a956:	2347      	movs	r3, #71	; 0x47
    a958:	18fb      	adds	r3, r7, r3
    a95a:	781a      	ldrb	r2, [r3, #0]
    a95c:	2347      	movs	r3, #71	; 0x47
    a95e:	18fb      	adds	r3, r7, r3
    a960:	3201      	adds	r2, #1
    a962:	701a      	strb	r2, [r3, #0]
    a964:	2347      	movs	r3, #71	; 0x47
    a966:	18fb      	adds	r3, r7, r3
    a968:	781b      	ldrb	r3, [r3, #0]
    a96a:	2b03      	cmp	r3, #3
    a96c:	d9cd      	bls.n	a90a <_spi_set_config+0x6a>
		}
	}

	module->mode             = config->mode;
    a96e:	683b      	ldr	r3, [r7, #0]
    a970:	781a      	ldrb	r2, [r3, #0]
    a972:	687b      	ldr	r3, [r7, #4]
    a974:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
    a976:	683b      	ldr	r3, [r7, #0]
    a978:	7c1a      	ldrb	r2, [r3, #16]
    a97a:	687b      	ldr	r3, [r7, #4]
    a97c:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
    a97e:	683b      	ldr	r3, [r7, #0]
    a980:	7c9a      	ldrb	r2, [r3, #18]
    a982:	687b      	ldr	r3, [r7, #4]
    a984:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    a986:	683b      	ldr	r3, [r7, #0]
    a988:	7d1a      	ldrb	r2, [r3, #20]
    a98a:	687b      	ldr	r3, [r7, #4]
    a98c:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    a98e:	230a      	movs	r3, #10
    a990:	18fb      	adds	r3, r7, r3
    a992:	2200      	movs	r2, #0
    a994:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    a996:	2300      	movs	r3, #0
    a998:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    a99a:	2300      	movs	r3, #0
    a99c:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    a99e:	683b      	ldr	r3, [r7, #0]
    a9a0:	781b      	ldrb	r3, [r3, #0]
    a9a2:	2b01      	cmp	r3, #1
    a9a4:	d129      	bne.n	a9fa <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    a9a6:	687b      	ldr	r3, [r7, #4]
    a9a8:	681b      	ldr	r3, [r3, #0]
    a9aa:	0018      	movs	r0, r3
    a9ac:	4b4c      	ldr	r3, [pc, #304]	; (aae0 <_spi_set_config+0x240>)
    a9ae:	4798      	blx	r3
    a9b0:	0003      	movs	r3, r0
    a9b2:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    a9b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    a9b6:	3314      	adds	r3, #20
    a9b8:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    a9ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
    a9bc:	b2db      	uxtb	r3, r3
    a9be:	0018      	movs	r0, r3
    a9c0:	4b48      	ldr	r3, [pc, #288]	; (aae4 <_spi_set_config+0x244>)
    a9c2:	4798      	blx	r3
    a9c4:	0003      	movs	r3, r0
    a9c6:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    a9c8:	683b      	ldr	r3, [r7, #0]
    a9ca:	699b      	ldr	r3, [r3, #24]
    a9cc:	2223      	movs	r2, #35	; 0x23
    a9ce:	18bc      	adds	r4, r7, r2
    a9d0:	220a      	movs	r2, #10
    a9d2:	18ba      	adds	r2, r7, r2
    a9d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
    a9d6:	0018      	movs	r0, r3
    a9d8:	4b43      	ldr	r3, [pc, #268]	; (aae8 <_spi_set_config+0x248>)
    a9da:	4798      	blx	r3
    a9dc:	0003      	movs	r3, r0
    a9de:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    a9e0:	2323      	movs	r3, #35	; 0x23
    a9e2:	18fb      	adds	r3, r7, r3
    a9e4:	781b      	ldrb	r3, [r3, #0]
    a9e6:	2b00      	cmp	r3, #0
    a9e8:	d001      	beq.n	a9ee <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    a9ea:	2317      	movs	r3, #23
    a9ec:	e06d      	b.n	aaca <_spi_set_config+0x22a>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    a9ee:	230a      	movs	r3, #10
    a9f0:	18fb      	adds	r3, r7, r3
    a9f2:	881b      	ldrh	r3, [r3, #0]
    a9f4:	b2da      	uxtb	r2, r3
    a9f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    a9f8:	731a      	strb	r2, [r3, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    a9fa:	683b      	ldr	r3, [r7, #0]
    a9fc:	781b      	ldrb	r3, [r3, #0]
    a9fe:	2b00      	cmp	r3, #0
    aa00:	d11a      	bne.n	aa38 <_spi_set_config+0x198>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    aa02:	683b      	ldr	r3, [r7, #0]
    aa04:	699b      	ldr	r3, [r3, #24]
    aa06:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    aa08:	683b      	ldr	r3, [r7, #0]
    aa0a:	8b9b      	ldrh	r3, [r3, #28]
    aa0c:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    aa0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    aa10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    aa12:	683a      	ldr	r2, [r7, #0]
    aa14:	7f92      	ldrb	r2, [r2, #30]
    aa16:	0011      	movs	r1, r2
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    aa18:	683a      	ldr	r2, [r7, #0]
    aa1a:	7fd2      	ldrb	r2, [r2, #31]
    aa1c:	0412      	lsls	r2, r2, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    aa1e:	430a      	orrs	r2, r1
		spi_module->ADDR.reg |=
    aa20:	431a      	orrs	r2, r3
    aa22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    aa24:	625a      	str	r2, [r3, #36]	; 0x24

		if (config->mode_specific.slave.preload_enable) {
    aa26:	683b      	ldr	r3, [r7, #0]
    aa28:	2220      	movs	r2, #32
    aa2a:	5c9b      	ldrb	r3, [r3, r2]
    aa2c:	2b00      	cmp	r3, #0
    aa2e:	d003      	beq.n	aa38 <_spi_set_config+0x198>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    aa30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    aa32:	2240      	movs	r2, #64	; 0x40
    aa34:	4313      	orrs	r3, r2
    aa36:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    aa38:	683b      	ldr	r3, [r7, #0]
    aa3a:	685b      	ldr	r3, [r3, #4]
    aa3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    aa3e:	4313      	orrs	r3, r2
    aa40:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    aa42:	683b      	ldr	r3, [r7, #0]
    aa44:	689b      	ldr	r3, [r3, #8]
    aa46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    aa48:	4313      	orrs	r3, r2
    aa4a:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    aa4c:	683b      	ldr	r3, [r7, #0]
    aa4e:	68db      	ldr	r3, [r3, #12]
    aa50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    aa52:	4313      	orrs	r3, r2
    aa54:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
    aa56:	683b      	ldr	r3, [r7, #0]
    aa58:	7c1b      	ldrb	r3, [r3, #16]
    aa5a:	001a      	movs	r2, r3
    aa5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    aa5e:	4313      	orrs	r3, r2
    aa60:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    aa62:	683b      	ldr	r3, [r7, #0]
    aa64:	7c5b      	ldrb	r3, [r3, #17]
    aa66:	2b00      	cmp	r3, #0
    aa68:	d103      	bne.n	aa72 <_spi_set_config+0x1d2>
    aa6a:	4b20      	ldr	r3, [pc, #128]	; (aaec <_spi_set_config+0x24c>)
    aa6c:	4798      	blx	r3
    aa6e:	1e03      	subs	r3, r0, #0
    aa70:	d003      	beq.n	aa7a <_spi_set_config+0x1da>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    aa72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    aa74:	2280      	movs	r2, #128	; 0x80
    aa76:	4313      	orrs	r3, r2
    aa78:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
    aa7a:	683b      	ldr	r3, [r7, #0]
    aa7c:	7c9b      	ldrb	r3, [r3, #18]
    aa7e:	2b00      	cmp	r3, #0
    aa80:	d004      	beq.n	aa8c <_spi_set_config+0x1ec>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    aa82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    aa84:	2280      	movs	r2, #128	; 0x80
    aa86:	0292      	lsls	r2, r2, #10
    aa88:	4313      	orrs	r3, r2
    aa8a:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    aa8c:	683b      	ldr	r3, [r7, #0]
    aa8e:	7cdb      	ldrb	r3, [r3, #19]
    aa90:	2b00      	cmp	r3, #0
    aa92:	d004      	beq.n	aa9e <_spi_set_config+0x1fe>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    aa94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    aa96:	2280      	movs	r2, #128	; 0x80
    aa98:	0092      	lsls	r2, r2, #2
    aa9a:	4313      	orrs	r3, r2
    aa9c:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    aa9e:	683b      	ldr	r3, [r7, #0]
    aaa0:	7d1b      	ldrb	r3, [r3, #20]
    aaa2:	2b00      	cmp	r3, #0
    aaa4:	d004      	beq.n	aab0 <_spi_set_config+0x210>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    aaa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    aaa8:	2280      	movs	r2, #128	; 0x80
    aaaa:	0192      	lsls	r2, r2, #6
    aaac:	4313      	orrs	r3, r2
    aaae:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    aab0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    aab2:	681a      	ldr	r2, [r3, #0]
    aab4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    aab6:	431a      	orrs	r2, r3
    aab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    aaba:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    aabc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    aabe:	685a      	ldr	r2, [r3, #4]
    aac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    aac2:	431a      	orrs	r2, r3
    aac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    aac6:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    aac8:	2300      	movs	r3, #0
}
    aaca:	0018      	movs	r0, r3
    aacc:	46bd      	mov	sp, r7
    aace:	b013      	add	sp, #76	; 0x4c
    aad0:	bd90      	pop	{r4, r7, pc}
    aad2:	46c0      	nop			; (mov r8, r8)
    aad4:	0000a5a9 	.word	0x0000a5a9
    aad8:	0000a241 	.word	0x0000a241
    aadc:	0000d115 	.word	0x0000d115
    aae0:	0000a3fd 	.word	0x0000a3fd
    aae4:	0000cf4d 	.word	0x0000cf4d
    aae8:	00009f77 	.word	0x00009f77
    aaec:	0000a71d 	.word	0x0000a71d

0000aaf0 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    aaf0:	b590      	push	{r4, r7, lr}
    aaf2:	b08b      	sub	sp, #44	; 0x2c
    aaf4:	af00      	add	r7, sp, #0
    aaf6:	60f8      	str	r0, [r7, #12]
    aaf8:	60b9      	str	r1, [r7, #8]
    aafa:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    aafc:	68fb      	ldr	r3, [r7, #12]
    aafe:	68ba      	ldr	r2, [r7, #8]
    ab00:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
    ab02:	68fb      	ldr	r3, [r7, #12]
    ab04:	681b      	ldr	r3, [r3, #0]
    ab06:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    ab08:	6a3b      	ldr	r3, [r7, #32]
    ab0a:	681b      	ldr	r3, [r3, #0]
    ab0c:	2202      	movs	r2, #2
    ab0e:	4013      	ands	r3, r2
    ab10:	d001      	beq.n	ab16 <spi_init+0x26>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    ab12:	231c      	movs	r3, #28
    ab14:	e0a6      	b.n	ac64 <spi_init+0x174>
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    ab16:	6a3b      	ldr	r3, [r7, #32]
    ab18:	681b      	ldr	r3, [r3, #0]
    ab1a:	2201      	movs	r2, #1
    ab1c:	4013      	ands	r3, r2
    ab1e:	d001      	beq.n	ab24 <spi_init+0x34>
		return STATUS_BUSY;
    ab20:	2305      	movs	r3, #5
    ab22:	e09f      	b.n	ac64 <spi_init+0x174>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    ab24:	68fb      	ldr	r3, [r7, #12]
    ab26:	681b      	ldr	r3, [r3, #0]
    ab28:	0018      	movs	r0, r3
    ab2a:	4b50      	ldr	r3, [pc, #320]	; (ac6c <spi_init+0x17c>)
    ab2c:	4798      	blx	r3
    ab2e:	0003      	movs	r3, r0
    ab30:	61fb      	str	r3, [r7, #28]
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    ab32:	69fb      	ldr	r3, [r7, #28]
    ab34:	3302      	adds	r3, #2
    ab36:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    ab38:	69fb      	ldr	r3, [r7, #28]
    ab3a:	3314      	adds	r3, #20
    ab3c:	617b      	str	r3, [r7, #20]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    ab3e:	2201      	movs	r2, #1
    ab40:	69bb      	ldr	r3, [r7, #24]
    ab42:	409a      	lsls	r2, r3
    ab44:	0013      	movs	r3, r2
    ab46:	0019      	movs	r1, r3
    ab48:	2002      	movs	r0, #2
    ab4a:	4b49      	ldr	r3, [pc, #292]	; (ac70 <spi_init+0x180>)
    ab4c:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    ab4e:	2310      	movs	r3, #16
    ab50:	18fb      	adds	r3, r7, r3
    ab52:	0018      	movs	r0, r3
    ab54:	4b47      	ldr	r3, [pc, #284]	; (ac74 <spi_init+0x184>)
    ab56:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    ab58:	687b      	ldr	r3, [r7, #4]
    ab5a:	2224      	movs	r2, #36	; 0x24
    ab5c:	5c9a      	ldrb	r2, [r3, r2]
    ab5e:	2310      	movs	r3, #16
    ab60:	18fb      	adds	r3, r7, r3
    ab62:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    ab64:	697b      	ldr	r3, [r7, #20]
    ab66:	b2db      	uxtb	r3, r3
    ab68:	2210      	movs	r2, #16
    ab6a:	18ba      	adds	r2, r7, r2
    ab6c:	0011      	movs	r1, r2
    ab6e:	0018      	movs	r0, r3
    ab70:	4b41      	ldr	r3, [pc, #260]	; (ac78 <spi_init+0x188>)
    ab72:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    ab74:	697b      	ldr	r3, [r7, #20]
    ab76:	b2db      	uxtb	r3, r3
    ab78:	0018      	movs	r0, r3
    ab7a:	4b40      	ldr	r3, [pc, #256]	; (ac7c <spi_init+0x18c>)
    ab7c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    ab7e:	687b      	ldr	r3, [r7, #4]
    ab80:	2224      	movs	r2, #36	; 0x24
    ab82:	5c9b      	ldrb	r3, [r3, r2]
    ab84:	2100      	movs	r1, #0
    ab86:	0018      	movs	r0, r3
    ab88:	4b3d      	ldr	r3, [pc, #244]	; (ac80 <spi_init+0x190>)
    ab8a:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    ab8c:	687b      	ldr	r3, [r7, #4]
    ab8e:	781b      	ldrb	r3, [r3, #0]
    ab90:	2b01      	cmp	r3, #1
    ab92:	d105      	bne.n	aba0 <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    ab94:	6a3b      	ldr	r3, [r7, #32]
    ab96:	681b      	ldr	r3, [r3, #0]
    ab98:	220c      	movs	r2, #12
    ab9a:	431a      	orrs	r2, r3
    ab9c:	6a3b      	ldr	r3, [r7, #32]
    ab9e:	601a      	str	r2, [r3, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    aba0:	687b      	ldr	r3, [r7, #4]
    aba2:	781b      	ldrb	r3, [r3, #0]
    aba4:	2b00      	cmp	r3, #0
    aba6:	d105      	bne.n	abb4 <spi_init+0xc4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    aba8:	6a3b      	ldr	r3, [r7, #32]
    abaa:	681b      	ldr	r3, [r3, #0]
    abac:	2208      	movs	r2, #8
    abae:	431a      	orrs	r2, r3
    abb0:	6a3b      	ldr	r3, [r7, #32]
    abb2:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    abb4:	2327      	movs	r3, #39	; 0x27
    abb6:	18fb      	adds	r3, r7, r3
    abb8:	2200      	movs	r2, #0
    abba:	701a      	strb	r2, [r3, #0]
    abbc:	e010      	b.n	abe0 <spi_init+0xf0>
		module->callback[i]        = NULL;
    abbe:	2327      	movs	r3, #39	; 0x27
    abc0:	18fb      	adds	r3, r7, r3
    abc2:	781b      	ldrb	r3, [r3, #0]
    abc4:	68fa      	ldr	r2, [r7, #12]
    abc6:	3302      	adds	r3, #2
    abc8:	009b      	lsls	r3, r3, #2
    abca:	18d3      	adds	r3, r2, r3
    abcc:	3304      	adds	r3, #4
    abce:	2200      	movs	r2, #0
    abd0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    abd2:	2327      	movs	r3, #39	; 0x27
    abd4:	18fb      	adds	r3, r7, r3
    abd6:	781a      	ldrb	r2, [r3, #0]
    abd8:	2327      	movs	r3, #39	; 0x27
    abda:	18fb      	adds	r3, r7, r3
    abdc:	3201      	adds	r2, #1
    abde:	701a      	strb	r2, [r3, #0]
    abe0:	2327      	movs	r3, #39	; 0x27
    abe2:	18fb      	adds	r3, r7, r3
    abe4:	781b      	ldrb	r3, [r3, #0]
    abe6:	2b06      	cmp	r3, #6
    abe8:	d9e9      	bls.n	abbe <spi_init+0xce>
	}
	module->tx_buffer_ptr              = NULL;
    abea:	68fb      	ldr	r3, [r7, #12]
    abec:	2200      	movs	r2, #0
    abee:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    abf0:	68fb      	ldr	r3, [r7, #12]
    abf2:	2200      	movs	r2, #0
    abf4:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    abf6:	68fb      	ldr	r3, [r7, #12]
    abf8:	2200      	movs	r2, #0
    abfa:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    abfc:	68fb      	ldr	r3, [r7, #12]
    abfe:	2200      	movs	r2, #0
    ac00:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
    ac02:	68fb      	ldr	r3, [r7, #12]
    ac04:	2236      	movs	r2, #54	; 0x36
    ac06:	2100      	movs	r1, #0
    ac08:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
    ac0a:	68fb      	ldr	r3, [r7, #12]
    ac0c:	2237      	movs	r2, #55	; 0x37
    ac0e:	2100      	movs	r1, #0
    ac10:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
    ac12:	68fb      	ldr	r3, [r7, #12]
    ac14:	2238      	movs	r2, #56	; 0x38
    ac16:	2100      	movs	r1, #0
    ac18:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
    ac1a:	68fb      	ldr	r3, [r7, #12]
    ac1c:	2203      	movs	r2, #3
    ac1e:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
    ac20:	68fb      	ldr	r3, [r7, #12]
    ac22:	2200      	movs	r2, #0
    ac24:	711a      	strb	r2, [r3, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    ac26:	68fb      	ldr	r3, [r7, #12]
    ac28:	681b      	ldr	r3, [r3, #0]
    ac2a:	2213      	movs	r2, #19
    ac2c:	18bc      	adds	r4, r7, r2
    ac2e:	0018      	movs	r0, r3
    ac30:	4b0e      	ldr	r3, [pc, #56]	; (ac6c <spi_init+0x17c>)
    ac32:	4798      	blx	r3
    ac34:	0003      	movs	r3, r0
    ac36:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    ac38:	4a12      	ldr	r2, [pc, #72]	; (ac84 <spi_init+0x194>)
    ac3a:	2313      	movs	r3, #19
    ac3c:	18fb      	adds	r3, r7, r3
    ac3e:	781b      	ldrb	r3, [r3, #0]
    ac40:	0011      	movs	r1, r2
    ac42:	0018      	movs	r0, r3
    ac44:	4b10      	ldr	r3, [pc, #64]	; (ac88 <spi_init+0x198>)
    ac46:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    ac48:	2313      	movs	r3, #19
    ac4a:	18fb      	adds	r3, r7, r3
    ac4c:	781a      	ldrb	r2, [r3, #0]
    ac4e:	4b0f      	ldr	r3, [pc, #60]	; (ac8c <spi_init+0x19c>)
    ac50:	0092      	lsls	r2, r2, #2
    ac52:	68f9      	ldr	r1, [r7, #12]
    ac54:	50d1      	str	r1, [r2, r3]
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
    ac56:	687a      	ldr	r2, [r7, #4]
    ac58:	68fb      	ldr	r3, [r7, #12]
    ac5a:	0011      	movs	r1, r2
    ac5c:	0018      	movs	r0, r3
    ac5e:	4b0c      	ldr	r3, [pc, #48]	; (ac90 <spi_init+0x1a0>)
    ac60:	4798      	blx	r3
    ac62:	0003      	movs	r3, r0
}
    ac64:	0018      	movs	r0, r3
    ac66:	46bd      	mov	sp, r7
    ac68:	b00b      	add	sp, #44	; 0x2c
    ac6a:	bd90      	pop	{r4, r7, pc}
    ac6c:	0000a3fd 	.word	0x0000a3fd
    ac70:	0000a6c1 	.word	0x0000a6c1
    ac74:	0000a6a9 	.word	0x0000a6a9
    ac78:	0000ce29 	.word	0x0000ce29
    ac7c:	0000ce6d 	.word	0x0000ce6d
    ac80:	0000a1b5 	.word	0x0000a1b5
    ac84:	0000b3bd 	.word	0x0000b3bd
    ac88:	0000a461 	.word	0x0000a461
    ac8c:	2000051c 	.word	0x2000051c
    ac90:	0000a8a1 	.word	0x0000a8a1

0000ac94 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    ac94:	b590      	push	{r4, r7, lr}
    ac96:	b089      	sub	sp, #36	; 0x24
    ac98:	af00      	add	r7, sp, #0
    ac9a:	60f8      	str	r0, [r7, #12]
    ac9c:	60b9      	str	r1, [r7, #8]
    ac9e:	0019      	movs	r1, r3
    aca0:	1dbb      	adds	r3, r7, #6
    aca2:	801a      	strh	r2, [r3, #0]
    aca4:	1d3b      	adds	r3, r7, #4
    aca6:	1c0a      	adds	r2, r1, #0
    aca8:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    acaa:	68fb      	ldr	r3, [r7, #12]
    acac:	2238      	movs	r2, #56	; 0x38
    acae:	5c9b      	ldrb	r3, [r3, r2]
    acb0:	b2db      	uxtb	r3, r3
    acb2:	2b05      	cmp	r3, #5
    acb4:	d101      	bne.n	acba <spi_read_buffer_wait+0x26>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    acb6:	2305      	movs	r3, #5
    acb8:	e0b8      	b.n	ae2c <spi_read_buffer_wait+0x198>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    acba:	1dbb      	adds	r3, r7, #6
    acbc:	881b      	ldrh	r3, [r3, #0]
    acbe:	2b00      	cmp	r3, #0
    acc0:	d101      	bne.n	acc6 <spi_read_buffer_wait+0x32>
		return STATUS_ERR_INVALID_ARG;
    acc2:	2317      	movs	r3, #23
    acc4:	e0b2      	b.n	ae2c <spi_read_buffer_wait+0x198>
	}

	if (!(module->receiver_enabled)) {
    acc6:	68fb      	ldr	r3, [r7, #12]
    acc8:	79db      	ldrb	r3, [r3, #7]
    acca:	2201      	movs	r2, #1
    accc:	4053      	eors	r3, r2
    acce:	b2db      	uxtb	r3, r3
    acd0:	2b00      	cmp	r3, #0
    acd2:	d001      	beq.n	acd8 <spi_read_buffer_wait+0x44>
		return STATUS_ERR_DENIED;
    acd4:	231c      	movs	r3, #28
    acd6:	e0a9      	b.n	ae2c <spi_read_buffer_wait+0x198>
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    acd8:	68fb      	ldr	r3, [r7, #12]
    acda:	795b      	ldrb	r3, [r3, #5]
    acdc:	2b00      	cmp	r3, #0
    acde:	d109      	bne.n	acf4 <spi_read_buffer_wait+0x60>
    ace0:	68fb      	ldr	r3, [r7, #12]
    ace2:	0018      	movs	r0, r3
    ace4:	4b53      	ldr	r3, [pc, #332]	; (ae34 <spi_read_buffer_wait+0x1a0>)
    ace6:	4798      	blx	r3
    ace8:	1e03      	subs	r3, r0, #0
    acea:	d003      	beq.n	acf4 <spi_read_buffer_wait+0x60>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
    acec:	68fb      	ldr	r3, [r7, #12]
    acee:	0018      	movs	r0, r3
    acf0:	4b51      	ldr	r3, [pc, #324]	; (ae38 <spi_read_buffer_wait+0x1a4>)
    acf2:	4798      	blx	r3
	}
#  endif
	uint16_t rx_pos = 0;
    acf4:	231e      	movs	r3, #30
    acf6:	18fb      	adds	r3, r7, r3
    acf8:	2200      	movs	r2, #0
    acfa:	801a      	strh	r2, [r3, #0]

	while (length--) {
    acfc:	e08d      	b.n	ae1a <spi_read_buffer_wait+0x186>
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    acfe:	68fb      	ldr	r3, [r7, #12]
    ad00:	795b      	ldrb	r3, [r3, #5]
    ad02:	2b01      	cmp	r3, #1
    ad04:	d112      	bne.n	ad2c <spi_read_buffer_wait+0x98>
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    ad06:	46c0      	nop			; (mov r8, r8)
    ad08:	68fb      	ldr	r3, [r7, #12]
    ad0a:	0018      	movs	r0, r3
    ad0c:	4b4b      	ldr	r3, [pc, #300]	; (ae3c <spi_read_buffer_wait+0x1a8>)
    ad0e:	4798      	blx	r3
    ad10:	0003      	movs	r3, r0
    ad12:	001a      	movs	r2, r3
    ad14:	2301      	movs	r3, #1
    ad16:	4053      	eors	r3, r2
    ad18:	b2db      	uxtb	r3, r3
    ad1a:	2b00      	cmp	r3, #0
    ad1c:	d1f4      	bne.n	ad08 <spi_read_buffer_wait+0x74>
			}

			/* Send dummy SPI character to read in master mode */
			spi_write(module, dummy);
    ad1e:	1d3b      	adds	r3, r7, #4
    ad20:	881a      	ldrh	r2, [r3, #0]
    ad22:	68fb      	ldr	r3, [r7, #12]
    ad24:	0011      	movs	r1, r2
    ad26:	0018      	movs	r0, r3
    ad28:	4b45      	ldr	r3, [pc, #276]	; (ae40 <spi_read_buffer_wait+0x1ac>)
    ad2a:	4798      	blx	r3
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    ad2c:	68fb      	ldr	r3, [r7, #12]
    ad2e:	795b      	ldrb	r3, [r3, #5]
    ad30:	2b00      	cmp	r3, #0
    ad32:	d12a      	bne.n	ad8a <spi_read_buffer_wait+0xf6>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    ad34:	2300      	movs	r3, #0
    ad36:	61bb      	str	r3, [r7, #24]
    ad38:	e008      	b.n	ad4c <spi_read_buffer_wait+0xb8>
				if (spi_is_ready_to_read(module)) {
    ad3a:	68fb      	ldr	r3, [r7, #12]
    ad3c:	0018      	movs	r0, r3
    ad3e:	4b41      	ldr	r3, [pc, #260]	; (ae44 <spi_read_buffer_wait+0x1b0>)
    ad40:	4798      	blx	r3
    ad42:	1e03      	subs	r3, r0, #0
    ad44:	d107      	bne.n	ad56 <spi_read_buffer_wait+0xc2>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    ad46:	69bb      	ldr	r3, [r7, #24]
    ad48:	3301      	adds	r3, #1
    ad4a:	61bb      	str	r3, [r7, #24]
    ad4c:	69bb      	ldr	r3, [r7, #24]
    ad4e:	4a3e      	ldr	r2, [pc, #248]	; (ae48 <spi_read_buffer_wait+0x1b4>)
    ad50:	4293      	cmp	r3, r2
    ad52:	d9f2      	bls.n	ad3a <spi_read_buffer_wait+0xa6>
    ad54:	e000      	b.n	ad58 <spi_read_buffer_wait+0xc4>
					break;
    ad56:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    ad58:	68fb      	ldr	r3, [r7, #12]
    ad5a:	0018      	movs	r0, r3
    ad5c:	4b35      	ldr	r3, [pc, #212]	; (ae34 <spi_read_buffer_wait+0x1a0>)
    ad5e:	4798      	blx	r3
    ad60:	1e03      	subs	r3, r0, #0
    ad62:	d005      	beq.n	ad70 <spi_read_buffer_wait+0xdc>
				_spi_clear_tx_complete_flag(module);
    ad64:	68fb      	ldr	r3, [r7, #12]
    ad66:	0018      	movs	r0, r3
    ad68:	4b33      	ldr	r3, [pc, #204]	; (ae38 <spi_read_buffer_wait+0x1a4>)
    ad6a:	4798      	blx	r3
				return STATUS_ABORTED;
    ad6c:	2304      	movs	r3, #4
    ad6e:	e05d      	b.n	ae2c <spi_read_buffer_wait+0x198>
			}

			if (!spi_is_ready_to_read(module)) {
    ad70:	68fb      	ldr	r3, [r7, #12]
    ad72:	0018      	movs	r0, r3
    ad74:	4b33      	ldr	r3, [pc, #204]	; (ae44 <spi_read_buffer_wait+0x1b0>)
    ad76:	4798      	blx	r3
    ad78:	0003      	movs	r3, r0
    ad7a:	001a      	movs	r2, r3
    ad7c:	2301      	movs	r3, #1
    ad7e:	4053      	eors	r3, r2
    ad80:	b2db      	uxtb	r3, r3
    ad82:	2b00      	cmp	r3, #0
    ad84:	d001      	beq.n	ad8a <spi_read_buffer_wait+0xf6>
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    ad86:	2312      	movs	r3, #18
    ad88:	e050      	b.n	ae2c <spi_read_buffer_wait+0x198>
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    ad8a:	46c0      	nop			; (mov r8, r8)
    ad8c:	68fb      	ldr	r3, [r7, #12]
    ad8e:	0018      	movs	r0, r3
    ad90:	4b2c      	ldr	r3, [pc, #176]	; (ae44 <spi_read_buffer_wait+0x1b0>)
    ad92:	4798      	blx	r3
    ad94:	0003      	movs	r3, r0
    ad96:	001a      	movs	r2, r3
    ad98:	2301      	movs	r3, #1
    ad9a:	4053      	eors	r3, r2
    ad9c:	b2db      	uxtb	r3, r3
    ad9e:	2b00      	cmp	r3, #0
    ada0:	d1f4      	bne.n	ad8c <spi_read_buffer_wait+0xf8>
		}

		uint16_t received_data = 0;
    ada2:	2314      	movs	r3, #20
    ada4:	18fb      	adds	r3, r7, r3
    ada6:	2200      	movs	r2, #0
    ada8:	801a      	strh	r2, [r3, #0]
		enum status_code retval = spi_read(module, &received_data);
    adaa:	2317      	movs	r3, #23
    adac:	18fc      	adds	r4, r7, r3
    adae:	2314      	movs	r3, #20
    adb0:	18fa      	adds	r2, r7, r3
    adb2:	68fb      	ldr	r3, [r7, #12]
    adb4:	0011      	movs	r1, r2
    adb6:	0018      	movs	r0, r3
    adb8:	4b24      	ldr	r3, [pc, #144]	; (ae4c <spi_read_buffer_wait+0x1b8>)
    adba:	4798      	blx	r3
    adbc:	0003      	movs	r3, r0
    adbe:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
    adc0:	2317      	movs	r3, #23
    adc2:	18fb      	adds	r3, r7, r3
    adc4:	781b      	ldrb	r3, [r3, #0]
    adc6:	2b00      	cmp	r3, #0
    adc8:	d003      	beq.n	add2 <spi_read_buffer_wait+0x13e>
			/* Overflow, abort */
			return retval;
    adca:	2317      	movs	r3, #23
    adcc:	18fb      	adds	r3, r7, r3
    adce:	781b      	ldrb	r3, [r3, #0]
    add0:	e02c      	b.n	ae2c <spi_read_buffer_wait+0x198>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    add2:	231e      	movs	r3, #30
    add4:	18fb      	adds	r3, r7, r3
    add6:	881b      	ldrh	r3, [r3, #0]
    add8:	221e      	movs	r2, #30
    adda:	18ba      	adds	r2, r7, r2
    addc:	1c59      	adds	r1, r3, #1
    adde:	8011      	strh	r1, [r2, #0]
    ade0:	001a      	movs	r2, r3
    ade2:	68bb      	ldr	r3, [r7, #8]
    ade4:	189b      	adds	r3, r3, r2
    ade6:	2214      	movs	r2, #20
    ade8:	18ba      	adds	r2, r7, r2
    adea:	8812      	ldrh	r2, [r2, #0]
    adec:	b2d2      	uxtb	r2, r2
    adee:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    adf0:	68fb      	ldr	r3, [r7, #12]
    adf2:	799b      	ldrb	r3, [r3, #6]
    adf4:	2b01      	cmp	r3, #1
    adf6:	d110      	bne.n	ae1a <spi_read_buffer_wait+0x186>
			rx_data[rx_pos++] = (received_data >> 8);
    adf8:	231e      	movs	r3, #30
    adfa:	18fb      	adds	r3, r7, r3
    adfc:	881b      	ldrh	r3, [r3, #0]
    adfe:	221e      	movs	r2, #30
    ae00:	18ba      	adds	r2, r7, r2
    ae02:	1c59      	adds	r1, r3, #1
    ae04:	8011      	strh	r1, [r2, #0]
    ae06:	001a      	movs	r2, r3
    ae08:	68bb      	ldr	r3, [r7, #8]
    ae0a:	189b      	adds	r3, r3, r2
    ae0c:	2214      	movs	r2, #20
    ae0e:	18ba      	adds	r2, r7, r2
    ae10:	8812      	ldrh	r2, [r2, #0]
    ae12:	0a12      	lsrs	r2, r2, #8
    ae14:	b292      	uxth	r2, r2
    ae16:	b2d2      	uxtb	r2, r2
    ae18:	701a      	strb	r2, [r3, #0]
	while (length--) {
    ae1a:	1dbb      	adds	r3, r7, #6
    ae1c:	881b      	ldrh	r3, [r3, #0]
    ae1e:	1dba      	adds	r2, r7, #6
    ae20:	1e59      	subs	r1, r3, #1
    ae22:	8011      	strh	r1, [r2, #0]
    ae24:	2b00      	cmp	r3, #0
    ae26:	d000      	beq.n	ae2a <spi_read_buffer_wait+0x196>
    ae28:	e769      	b.n	acfe <spi_read_buffer_wait+0x6a>
		}
	}

	return STATUS_OK;
    ae2a:	2300      	movs	r3, #0
}
    ae2c:	0018      	movs	r0, r3
    ae2e:	46bd      	mov	sp, r7
    ae30:	b009      	add	sp, #36	; 0x24
    ae32:	bd90      	pop	{r4, r7, pc}
    ae34:	0000a73d 	.word	0x0000a73d
    ae38:	0000a885 	.word	0x0000a885
    ae3c:	0000a765 	.word	0x0000a765
    ae40:	0000a7b5 	.word	0x0000a7b5
    ae44:	0000a78d 	.word	0x0000a78d
    ae48:	00002710 	.word	0x00002710
    ae4c:	0000a7fd 	.word	0x0000a7fd

0000ae50 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    ae50:	b580      	push	{r7, lr}
    ae52:	b086      	sub	sp, #24
    ae54:	af00      	add	r7, sp, #0
    ae56:	60f8      	str	r0, [r7, #12]
    ae58:	60b9      	str	r1, [r7, #8]
    ae5a:	1dfb      	adds	r3, r7, #7
    ae5c:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    ae5e:	68fb      	ldr	r3, [r7, #12]
    ae60:	795b      	ldrb	r3, [r3, #5]
    ae62:	2b01      	cmp	r3, #1
    ae64:	d001      	beq.n	ae6a <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
    ae66:	2315      	movs	r3, #21
    ae68:	e05c      	b.n	af24 <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    ae6a:	68fb      	ldr	r3, [r7, #12]
    ae6c:	7a1b      	ldrb	r3, [r3, #8]
    ae6e:	2201      	movs	r2, #1
    ae70:	4053      	eors	r3, r2
    ae72:	b2db      	uxtb	r3, r3
    ae74:	2b00      	cmp	r3, #0
    ae76:	d054      	beq.n	af22 <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
    ae78:	1dfb      	adds	r3, r7, #7
    ae7a:	781b      	ldrb	r3, [r3, #0]
    ae7c:	2b00      	cmp	r3, #0
    ae7e:	d04a      	beq.n	af16 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    ae80:	68bb      	ldr	r3, [r7, #8]
    ae82:	785b      	ldrb	r3, [r3, #1]
    ae84:	2b00      	cmp	r3, #0
    ae86:	d03f      	beq.n	af08 <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    ae88:	68fb      	ldr	r3, [r7, #12]
    ae8a:	0018      	movs	r0, r3
    ae8c:	4b27      	ldr	r3, [pc, #156]	; (af2c <spi_select_slave+0xdc>)
    ae8e:	4798      	blx	r3
    ae90:	0003      	movs	r3, r0
    ae92:	001a      	movs	r2, r3
    ae94:	2301      	movs	r3, #1
    ae96:	4053      	eors	r3, r2
    ae98:	b2db      	uxtb	r3, r3
    ae9a:	2b00      	cmp	r3, #0
    ae9c:	d007      	beq.n	aeae <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    ae9e:	68bb      	ldr	r3, [r7, #8]
    aea0:	781b      	ldrb	r3, [r3, #0]
    aea2:	2101      	movs	r1, #1
    aea4:	0018      	movs	r0, r3
    aea6:	4b22      	ldr	r3, [pc, #136]	; (af30 <spi_select_slave+0xe0>)
    aea8:	4798      	blx	r3
					return STATUS_BUSY;
    aeaa:	2305      	movs	r3, #5
    aeac:	e03a      	b.n	af24 <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    aeae:	68bb      	ldr	r3, [r7, #8]
    aeb0:	781b      	ldrb	r3, [r3, #0]
    aeb2:	2100      	movs	r1, #0
    aeb4:	0018      	movs	r0, r3
    aeb6:	4b1e      	ldr	r3, [pc, #120]	; (af30 <spi_select_slave+0xe0>)
    aeb8:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
    aeba:	68bb      	ldr	r3, [r7, #8]
    aebc:	789b      	ldrb	r3, [r3, #2]
    aebe:	b29a      	uxth	r2, r3
    aec0:	68fb      	ldr	r3, [r7, #12]
    aec2:	0011      	movs	r1, r2
    aec4:	0018      	movs	r0, r3
    aec6:	4b1b      	ldr	r3, [pc, #108]	; (af34 <spi_select_slave+0xe4>)
    aec8:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
    aeca:	68fb      	ldr	r3, [r7, #12]
    aecc:	79db      	ldrb	r3, [r3, #7]
    aece:	2201      	movs	r2, #1
    aed0:	4053      	eors	r3, r2
    aed2:	b2db      	uxtb	r3, r3
    aed4:	2b00      	cmp	r3, #0
    aed6:	d024      	beq.n	af22 <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    aed8:	46c0      	nop			; (mov r8, r8)
    aeda:	68fb      	ldr	r3, [r7, #12]
    aedc:	0018      	movs	r0, r3
    aede:	4b16      	ldr	r3, [pc, #88]	; (af38 <spi_select_slave+0xe8>)
    aee0:	4798      	blx	r3
    aee2:	0003      	movs	r3, r0
    aee4:	001a      	movs	r2, r3
    aee6:	2301      	movs	r3, #1
    aee8:	4053      	eors	r3, r2
    aeea:	b2db      	uxtb	r3, r3
    aeec:	2b00      	cmp	r3, #0
    aeee:	d1f4      	bne.n	aeda <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
    aef0:	2316      	movs	r3, #22
    aef2:	18fb      	adds	r3, r7, r3
    aef4:	2200      	movs	r2, #0
    aef6:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
    aef8:	2316      	movs	r3, #22
    aefa:	18fa      	adds	r2, r7, r3
    aefc:	68fb      	ldr	r3, [r7, #12]
    aefe:	0011      	movs	r1, r2
    af00:	0018      	movs	r0, r3
    af02:	4b0e      	ldr	r3, [pc, #56]	; (af3c <spi_select_slave+0xec>)
    af04:	4798      	blx	r3
    af06:	e00c      	b.n	af22 <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    af08:	68bb      	ldr	r3, [r7, #8]
    af0a:	781b      	ldrb	r3, [r3, #0]
    af0c:	2100      	movs	r1, #0
    af0e:	0018      	movs	r0, r3
    af10:	4b07      	ldr	r3, [pc, #28]	; (af30 <spi_select_slave+0xe0>)
    af12:	4798      	blx	r3
    af14:	e005      	b.n	af22 <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    af16:	68bb      	ldr	r3, [r7, #8]
    af18:	781b      	ldrb	r3, [r3, #0]
    af1a:	2101      	movs	r1, #1
    af1c:	0018      	movs	r0, r3
    af1e:	4b04      	ldr	r3, [pc, #16]	; (af30 <spi_select_slave+0xe0>)
    af20:	4798      	blx	r3
		}
	}
	return STATUS_OK;
    af22:	2300      	movs	r3, #0
}
    af24:	0018      	movs	r0, r3
    af26:	46bd      	mov	sp, r7
    af28:	b006      	add	sp, #24
    af2a:	bd80      	pop	{r7, pc}
    af2c:	0000a765 	.word	0x0000a765
    af30:	0000a655 	.word	0x0000a655
    af34:	0000a7b5 	.word	0x0000a7b5
    af38:	0000a78d 	.word	0x0000a78d
    af3c:	0000a7fd 	.word	0x0000a7fd

0000af40 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    af40:	b580      	push	{r7, lr}
    af42:	b08a      	sub	sp, #40	; 0x28
    af44:	af00      	add	r7, sp, #0
    af46:	60f8      	str	r0, [r7, #12]
    af48:	60b9      	str	r1, [r7, #8]
    af4a:	1dbb      	adds	r3, r7, #6
    af4c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    af4e:	68fb      	ldr	r3, [r7, #12]
    af50:	2238      	movs	r2, #56	; 0x38
    af52:	5c9b      	ldrb	r3, [r3, r2]
    af54:	b2db      	uxtb	r3, r3
    af56:	2b05      	cmp	r3, #5
    af58:	d101      	bne.n	af5e <spi_write_buffer_wait+0x1e>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    af5a:	2305      	movs	r3, #5
    af5c:	e170      	b.n	b240 <spi_write_buffer_wait+0x300>
	}
#  endif

	if (length == 0) {
    af5e:	1dbb      	adds	r3, r7, #6
    af60:	881b      	ldrh	r3, [r3, #0]
    af62:	2b00      	cmp	r3, #0
    af64:	d101      	bne.n	af6a <spi_write_buffer_wait+0x2a>
		return STATUS_ERR_INVALID_ARG;
    af66:	2317      	movs	r3, #23
    af68:	e16a      	b.n	b240 <spi_write_buffer_wait+0x300>
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    af6a:	68fb      	ldr	r3, [r7, #12]
    af6c:	795b      	ldrb	r3, [r3, #5]
    af6e:	2b00      	cmp	r3, #0
    af70:	d109      	bne.n	af86 <spi_write_buffer_wait+0x46>
    af72:	68fb      	ldr	r3, [r7, #12]
    af74:	0018      	movs	r0, r3
    af76:	4bb4      	ldr	r3, [pc, #720]	; (b248 <spi_write_buffer_wait+0x308>)
    af78:	4798      	blx	r3
    af7a:	1e03      	subs	r3, r0, #0
    af7c:	d003      	beq.n	af86 <spi_write_buffer_wait+0x46>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
    af7e:	68fb      	ldr	r3, [r7, #12]
    af80:	0018      	movs	r0, r3
    af82:	4bb2      	ldr	r3, [pc, #712]	; (b24c <spi_write_buffer_wait+0x30c>)
    af84:	4798      	blx	r3
	}
#  endif

	uint16_t tx_pos = 0;
    af86:	2326      	movs	r3, #38	; 0x26
    af88:	18fb      	adds	r3, r7, r3
    af8a:	2200      	movs	r2, #0
    af8c:	801a      	strh	r2, [r3, #0]
	uint16_t flush_length = length;
    af8e:	2324      	movs	r3, #36	; 0x24
    af90:	18fb      	adds	r3, r7, r3
    af92:	1dba      	adds	r2, r7, #6
    af94:	8812      	ldrh	r2, [r2, #0]
    af96:	801a      	strh	r2, [r3, #0]

	/* Write block */
	while (length--) {
    af98:	e0fe      	b.n	b198 <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    af9a:	68fb      	ldr	r3, [r7, #12]
    af9c:	795b      	ldrb	r3, [r3, #5]
    af9e:	2b00      	cmp	r3, #0
    afa0:	d12a      	bne.n	aff8 <spi_write_buffer_wait+0xb8>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    afa2:	2300      	movs	r3, #0
    afa4:	623b      	str	r3, [r7, #32]
    afa6:	e008      	b.n	afba <spi_write_buffer_wait+0x7a>
				if (spi_is_ready_to_write(module)) {
    afa8:	68fb      	ldr	r3, [r7, #12]
    afaa:	0018      	movs	r0, r3
    afac:	4ba8      	ldr	r3, [pc, #672]	; (b250 <spi_write_buffer_wait+0x310>)
    afae:	4798      	blx	r3
    afb0:	1e03      	subs	r3, r0, #0
    afb2:	d107      	bne.n	afc4 <spi_write_buffer_wait+0x84>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    afb4:	6a3b      	ldr	r3, [r7, #32]
    afb6:	3301      	adds	r3, #1
    afb8:	623b      	str	r3, [r7, #32]
    afba:	6a3b      	ldr	r3, [r7, #32]
    afbc:	4aa5      	ldr	r2, [pc, #660]	; (b254 <spi_write_buffer_wait+0x314>)
    afbe:	4293      	cmp	r3, r2
    afc0:	d9f2      	bls.n	afa8 <spi_write_buffer_wait+0x68>
    afc2:	e000      	b.n	afc6 <spi_write_buffer_wait+0x86>
					break;
    afc4:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    afc6:	68fb      	ldr	r3, [r7, #12]
    afc8:	0018      	movs	r0, r3
    afca:	4b9f      	ldr	r3, [pc, #636]	; (b248 <spi_write_buffer_wait+0x308>)
    afcc:	4798      	blx	r3
    afce:	1e03      	subs	r3, r0, #0
    afd0:	d005      	beq.n	afde <spi_write_buffer_wait+0x9e>
				_spi_clear_tx_complete_flag(module);
    afd2:	68fb      	ldr	r3, [r7, #12]
    afd4:	0018      	movs	r0, r3
    afd6:	4b9d      	ldr	r3, [pc, #628]	; (b24c <spi_write_buffer_wait+0x30c>)
    afd8:	4798      	blx	r3
				return STATUS_ABORTED;
    afda:	2304      	movs	r3, #4
    afdc:	e130      	b.n	b240 <spi_write_buffer_wait+0x300>
			}

			if (!spi_is_ready_to_write(module)) {
    afde:	68fb      	ldr	r3, [r7, #12]
    afe0:	0018      	movs	r0, r3
    afe2:	4b9b      	ldr	r3, [pc, #620]	; (b250 <spi_write_buffer_wait+0x310>)
    afe4:	4798      	blx	r3
    afe6:	0003      	movs	r3, r0
    afe8:	001a      	movs	r2, r3
    afea:	2301      	movs	r3, #1
    afec:	4053      	eors	r3, r2
    afee:	b2db      	uxtb	r3, r3
    aff0:	2b00      	cmp	r3, #0
    aff2:	d001      	beq.n	aff8 <spi_write_buffer_wait+0xb8>
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    aff4:	2312      	movs	r3, #18
    aff6:	e123      	b.n	b240 <spi_write_buffer_wait+0x300>
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    aff8:	46c0      	nop			; (mov r8, r8)
    affa:	68fb      	ldr	r3, [r7, #12]
    affc:	0018      	movs	r0, r3
    affe:	4b94      	ldr	r3, [pc, #592]	; (b250 <spi_write_buffer_wait+0x310>)
    b000:	4798      	blx	r3
    b002:	0003      	movs	r3, r0
    b004:	001a      	movs	r2, r3
    b006:	2301      	movs	r3, #1
    b008:	4053      	eors	r3, r2
    b00a:	b2db      	uxtb	r3, r3
    b00c:	2b00      	cmp	r3, #0
    b00e:	d1f4      	bne.n	affa <spi_write_buffer_wait+0xba>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    b010:	2326      	movs	r3, #38	; 0x26
    b012:	18fb      	adds	r3, r7, r3
    b014:	881b      	ldrh	r3, [r3, #0]
    b016:	2226      	movs	r2, #38	; 0x26
    b018:	18ba      	adds	r2, r7, r2
    b01a:	1c59      	adds	r1, r3, #1
    b01c:	8011      	strh	r1, [r2, #0]
    b01e:	001a      	movs	r2, r3
    b020:	68bb      	ldr	r3, [r7, #8]
    b022:	189b      	adds	r3, r3, r2
    b024:	781a      	ldrb	r2, [r3, #0]
    b026:	231e      	movs	r3, #30
    b028:	18fb      	adds	r3, r7, r3
    b02a:	801a      	strh	r2, [r3, #0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    b02c:	68fb      	ldr	r3, [r7, #12]
    b02e:	799b      	ldrb	r3, [r3, #6]
    b030:	2b01      	cmp	r3, #1
    b032:	d115      	bne.n	b060 <spi_write_buffer_wait+0x120>
			data_to_send |= (tx_data[tx_pos++] << 8);
    b034:	2326      	movs	r3, #38	; 0x26
    b036:	18fb      	adds	r3, r7, r3
    b038:	881b      	ldrh	r3, [r3, #0]
    b03a:	2226      	movs	r2, #38	; 0x26
    b03c:	18ba      	adds	r2, r7, r2
    b03e:	1c59      	adds	r1, r3, #1
    b040:	8011      	strh	r1, [r2, #0]
    b042:	001a      	movs	r2, r3
    b044:	68bb      	ldr	r3, [r7, #8]
    b046:	189b      	adds	r3, r3, r2
    b048:	781b      	ldrb	r3, [r3, #0]
    b04a:	021b      	lsls	r3, r3, #8
    b04c:	b21a      	sxth	r2, r3
    b04e:	231e      	movs	r3, #30
    b050:	18fb      	adds	r3, r7, r3
    b052:	2100      	movs	r1, #0
    b054:	5e5b      	ldrsh	r3, [r3, r1]
    b056:	4313      	orrs	r3, r2
    b058:	b21a      	sxth	r2, r3
    b05a:	231e      	movs	r3, #30
    b05c:	18fb      	adds	r3, r7, r3
    b05e:	801a      	strh	r2, [r3, #0]
		}

		/* Write the data to send */
		spi_write(module, data_to_send);
    b060:	231e      	movs	r3, #30
    b062:	18fb      	adds	r3, r7, r3
    b064:	881a      	ldrh	r2, [r3, #0]
    b066:	68fb      	ldr	r3, [r7, #12]
    b068:	0011      	movs	r1, r2
    b06a:	0018      	movs	r0, r3
    b06c:	4b7a      	ldr	r3, [pc, #488]	; (b258 <spi_write_buffer_wait+0x318>)
    b06e:	4798      	blx	r3

		if (module->receiver_enabled) {
    b070:	68fb      	ldr	r3, [r7, #12]
    b072:	79db      	ldrb	r3, [r3, #7]
    b074:	2224      	movs	r2, #36	; 0x24
    b076:	18ba      	adds	r2, r7, r2
    b078:	2124      	movs	r1, #36	; 0x24
    b07a:	1879      	adds	r1, r7, r1
    b07c:	8809      	ldrh	r1, [r1, #0]
    b07e:	8011      	strh	r1, [r2, #0]
    b080:	2b00      	cmp	r3, #0
    b082:	d100      	bne.n	b086 <spi_write_buffer_wait+0x146>
    b084:	e088      	b.n	b198 <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    b086:	68fb      	ldr	r3, [r7, #12]
    b088:	795b      	ldrb	r3, [r3, #5]
    b08a:	2b00      	cmp	r3, #0
    b08c:	d000      	beq.n	b090 <spi_write_buffer_wait+0x150>
    b08e:	e069      	b.n	b164 <spi_write_buffer_wait+0x224>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    b090:	2300      	movs	r3, #0
    b092:	61bb      	str	r3, [r7, #24]
    b094:	e047      	b.n	b126 <spi_write_buffer_wait+0x1e6>
					if (length && spi_is_ready_to_write(module)) {
    b096:	1dbb      	adds	r3, r7, #6
    b098:	881b      	ldrh	r3, [r3, #0]
    b09a:	2b00      	cmp	r3, #0
    b09c:	d03a      	beq.n	b114 <spi_write_buffer_wait+0x1d4>
    b09e:	68fb      	ldr	r3, [r7, #12]
    b0a0:	0018      	movs	r0, r3
    b0a2:	4b6b      	ldr	r3, [pc, #428]	; (b250 <spi_write_buffer_wait+0x310>)
    b0a4:	4798      	blx	r3
    b0a6:	1e03      	subs	r3, r0, #0
    b0a8:	d034      	beq.n	b114 <spi_write_buffer_wait+0x1d4>
						data_to_send = tx_data[tx_pos++];
    b0aa:	2326      	movs	r3, #38	; 0x26
    b0ac:	18fb      	adds	r3, r7, r3
    b0ae:	881b      	ldrh	r3, [r3, #0]
    b0b0:	2226      	movs	r2, #38	; 0x26
    b0b2:	18ba      	adds	r2, r7, r2
    b0b4:	1c59      	adds	r1, r3, #1
    b0b6:	8011      	strh	r1, [r2, #0]
    b0b8:	001a      	movs	r2, r3
    b0ba:	68bb      	ldr	r3, [r7, #8]
    b0bc:	189b      	adds	r3, r3, r2
    b0be:	781a      	ldrb	r2, [r3, #0]
    b0c0:	231e      	movs	r3, #30
    b0c2:	18fb      	adds	r3, r7, r3
    b0c4:	801a      	strh	r2, [r3, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    b0c6:	68fb      	ldr	r3, [r7, #12]
    b0c8:	799b      	ldrb	r3, [r3, #6]
    b0ca:	2b01      	cmp	r3, #1
    b0cc:	d115      	bne.n	b0fa <spi_write_buffer_wait+0x1ba>
							data_to_send |= (tx_data[tx_pos++] << 8);
    b0ce:	2326      	movs	r3, #38	; 0x26
    b0d0:	18fb      	adds	r3, r7, r3
    b0d2:	881b      	ldrh	r3, [r3, #0]
    b0d4:	2226      	movs	r2, #38	; 0x26
    b0d6:	18ba      	adds	r2, r7, r2
    b0d8:	1c59      	adds	r1, r3, #1
    b0da:	8011      	strh	r1, [r2, #0]
    b0dc:	001a      	movs	r2, r3
    b0de:	68bb      	ldr	r3, [r7, #8]
    b0e0:	189b      	adds	r3, r3, r2
    b0e2:	781b      	ldrb	r3, [r3, #0]
    b0e4:	021b      	lsls	r3, r3, #8
    b0e6:	b21a      	sxth	r2, r3
    b0e8:	231e      	movs	r3, #30
    b0ea:	18fb      	adds	r3, r7, r3
    b0ec:	2100      	movs	r1, #0
    b0ee:	5e5b      	ldrsh	r3, [r3, r1]
    b0f0:	4313      	orrs	r3, r2
    b0f2:	b21a      	sxth	r2, r3
    b0f4:	231e      	movs	r3, #30
    b0f6:	18fb      	adds	r3, r7, r3
    b0f8:	801a      	strh	r2, [r3, #0]
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
    b0fa:	231e      	movs	r3, #30
    b0fc:	18fb      	adds	r3, r7, r3
    b0fe:	881a      	ldrh	r2, [r3, #0]
    b100:	68fb      	ldr	r3, [r7, #12]
    b102:	0011      	movs	r1, r2
    b104:	0018      	movs	r0, r3
    b106:	4b54      	ldr	r3, [pc, #336]	; (b258 <spi_write_buffer_wait+0x318>)
    b108:	4798      	blx	r3
						length--;
    b10a:	1dbb      	adds	r3, r7, #6
    b10c:	881a      	ldrh	r2, [r3, #0]
    b10e:	1dbb      	adds	r3, r7, #6
    b110:	3a01      	subs	r2, #1
    b112:	801a      	strh	r2, [r3, #0]
					}
					if (spi_is_ready_to_read(module)) {
    b114:	68fb      	ldr	r3, [r7, #12]
    b116:	0018      	movs	r0, r3
    b118:	4b50      	ldr	r3, [pc, #320]	; (b25c <spi_write_buffer_wait+0x31c>)
    b11a:	4798      	blx	r3
    b11c:	1e03      	subs	r3, r0, #0
    b11e:	d107      	bne.n	b130 <spi_write_buffer_wait+0x1f0>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    b120:	69bb      	ldr	r3, [r7, #24]
    b122:	3301      	adds	r3, #1
    b124:	61bb      	str	r3, [r7, #24]
    b126:	69bb      	ldr	r3, [r7, #24]
    b128:	4a4a      	ldr	r2, [pc, #296]	; (b254 <spi_write_buffer_wait+0x314>)
    b12a:	4293      	cmp	r3, r2
    b12c:	d9b3      	bls.n	b096 <spi_write_buffer_wait+0x156>
    b12e:	e000      	b.n	b132 <spi_write_buffer_wait+0x1f2>
						break;
    b130:	46c0      	nop			; (mov r8, r8)
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    b132:	68fb      	ldr	r3, [r7, #12]
    b134:	0018      	movs	r0, r3
    b136:	4b44      	ldr	r3, [pc, #272]	; (b248 <spi_write_buffer_wait+0x308>)
    b138:	4798      	blx	r3
    b13a:	1e03      	subs	r3, r0, #0
    b13c:	d005      	beq.n	b14a <spi_write_buffer_wait+0x20a>
					_spi_clear_tx_complete_flag(module);
    b13e:	68fb      	ldr	r3, [r7, #12]
    b140:	0018      	movs	r0, r3
    b142:	4b42      	ldr	r3, [pc, #264]	; (b24c <spi_write_buffer_wait+0x30c>)
    b144:	4798      	blx	r3
					return STATUS_ABORTED;
    b146:	2304      	movs	r3, #4
    b148:	e07a      	b.n	b240 <spi_write_buffer_wait+0x300>
				}

				if (!spi_is_ready_to_read(module)) {
    b14a:	68fb      	ldr	r3, [r7, #12]
    b14c:	0018      	movs	r0, r3
    b14e:	4b43      	ldr	r3, [pc, #268]	; (b25c <spi_write_buffer_wait+0x31c>)
    b150:	4798      	blx	r3
    b152:	0003      	movs	r3, r0
    b154:	001a      	movs	r2, r3
    b156:	2301      	movs	r3, #1
    b158:	4053      	eors	r3, r2
    b15a:	b2db      	uxtb	r3, r3
    b15c:	2b00      	cmp	r3, #0
    b15e:	d001      	beq.n	b164 <spi_write_buffer_wait+0x224>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    b160:	2312      	movs	r3, #18
    b162:	e06d      	b.n	b240 <spi_write_buffer_wait+0x300>
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    b164:	46c0      	nop			; (mov r8, r8)
    b166:	68fb      	ldr	r3, [r7, #12]
    b168:	0018      	movs	r0, r3
    b16a:	4b3c      	ldr	r3, [pc, #240]	; (b25c <spi_write_buffer_wait+0x31c>)
    b16c:	4798      	blx	r3
    b16e:	0003      	movs	r3, r0
    b170:	001a      	movs	r2, r3
    b172:	2301      	movs	r3, #1
    b174:	4053      	eors	r3, r2
    b176:	b2db      	uxtb	r3, r3
    b178:	2b00      	cmp	r3, #0
    b17a:	d1f4      	bne.n	b166 <spi_write_buffer_wait+0x226>
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
    b17c:	2312      	movs	r3, #18
    b17e:	18fa      	adds	r2, r7, r3
    b180:	68fb      	ldr	r3, [r7, #12]
    b182:	0011      	movs	r1, r2
    b184:	0018      	movs	r0, r3
    b186:	4b36      	ldr	r3, [pc, #216]	; (b260 <spi_write_buffer_wait+0x320>)
    b188:	4798      	blx	r3
			flush_length--;
    b18a:	2324      	movs	r3, #36	; 0x24
    b18c:	18fb      	adds	r3, r7, r3
    b18e:	881a      	ldrh	r2, [r3, #0]
    b190:	2324      	movs	r3, #36	; 0x24
    b192:	18fb      	adds	r3, r7, r3
    b194:	3a01      	subs	r2, #1
    b196:	801a      	strh	r2, [r3, #0]
	while (length--) {
    b198:	1dbb      	adds	r3, r7, #6
    b19a:	881b      	ldrh	r3, [r3, #0]
    b19c:	1dba      	adds	r2, r7, #6
    b19e:	1e59      	subs	r1, r3, #1
    b1a0:	8011      	strh	r1, [r2, #0]
    b1a2:	2b00      	cmp	r3, #0
    b1a4:	d000      	beq.n	b1a8 <spi_write_buffer_wait+0x268>
    b1a6:	e6f8      	b.n	af9a <spi_write_buffer_wait+0x5a>
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    b1a8:	68fb      	ldr	r3, [r7, #12]
    b1aa:	795b      	ldrb	r3, [r3, #5]
    b1ac:	2b01      	cmp	r3, #1
    b1ae:	d10b      	bne.n	b1c8 <spi_write_buffer_wait+0x288>
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    b1b0:	46c0      	nop			; (mov r8, r8)
    b1b2:	68fb      	ldr	r3, [r7, #12]
    b1b4:	0018      	movs	r0, r3
    b1b6:	4b24      	ldr	r3, [pc, #144]	; (b248 <spi_write_buffer_wait+0x308>)
    b1b8:	4798      	blx	r3
    b1ba:	0003      	movs	r3, r0
    b1bc:	001a      	movs	r2, r3
    b1be:	2301      	movs	r3, #1
    b1c0:	4053      	eors	r3, r2
    b1c2:	b2db      	uxtb	r3, r3
    b1c4:	2b00      	cmp	r3, #0
    b1c6:	d1f4      	bne.n	b1b2 <spi_write_buffer_wait+0x272>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    b1c8:	68fb      	ldr	r3, [r7, #12]
    b1ca:	795b      	ldrb	r3, [r3, #5]
    b1cc:	2b00      	cmp	r3, #0
    b1ce:	d136      	bne.n	b23e <spi_write_buffer_wait+0x2fe>
		if (module->receiver_enabled) {
    b1d0:	68fb      	ldr	r3, [r7, #12]
    b1d2:	79db      	ldrb	r3, [r3, #7]
    b1d4:	2b00      	cmp	r3, #0
    b1d6:	d032      	beq.n	b23e <spi_write_buffer_wait+0x2fe>
			while (flush_length) {
    b1d8:	e02c      	b.n	b234 <spi_write_buffer_wait+0x2f4>
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    b1da:	2300      	movs	r3, #0
    b1dc:	617b      	str	r3, [r7, #20]
    b1de:	e008      	b.n	b1f2 <spi_write_buffer_wait+0x2b2>
					if (spi_is_ready_to_read(module)) {
    b1e0:	68fb      	ldr	r3, [r7, #12]
    b1e2:	0018      	movs	r0, r3
    b1e4:	4b1d      	ldr	r3, [pc, #116]	; (b25c <spi_write_buffer_wait+0x31c>)
    b1e6:	4798      	blx	r3
    b1e8:	1e03      	subs	r3, r0, #0
    b1ea:	d107      	bne.n	b1fc <spi_write_buffer_wait+0x2bc>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    b1ec:	697b      	ldr	r3, [r7, #20]
    b1ee:	3301      	adds	r3, #1
    b1f0:	617b      	str	r3, [r7, #20]
    b1f2:	697b      	ldr	r3, [r7, #20]
    b1f4:	4a17      	ldr	r2, [pc, #92]	; (b254 <spi_write_buffer_wait+0x314>)
    b1f6:	4293      	cmp	r3, r2
    b1f8:	d9f2      	bls.n	b1e0 <spi_write_buffer_wait+0x2a0>
    b1fa:	e000      	b.n	b1fe <spi_write_buffer_wait+0x2be>
						break;
    b1fc:	46c0      	nop			; (mov r8, r8)
					}
				}
				if (!spi_is_ready_to_read(module)) {
    b1fe:	68fb      	ldr	r3, [r7, #12]
    b200:	0018      	movs	r0, r3
    b202:	4b16      	ldr	r3, [pc, #88]	; (b25c <spi_write_buffer_wait+0x31c>)
    b204:	4798      	blx	r3
    b206:	0003      	movs	r3, r0
    b208:	001a      	movs	r2, r3
    b20a:	2301      	movs	r3, #1
    b20c:	4053      	eors	r3, r2
    b20e:	b2db      	uxtb	r3, r3
    b210:	2b00      	cmp	r3, #0
    b212:	d001      	beq.n	b218 <spi_write_buffer_wait+0x2d8>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    b214:	2312      	movs	r3, #18
    b216:	e013      	b.n	b240 <spi_write_buffer_wait+0x300>
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
    b218:	2310      	movs	r3, #16
    b21a:	18fa      	adds	r2, r7, r3
    b21c:	68fb      	ldr	r3, [r7, #12]
    b21e:	0011      	movs	r1, r2
    b220:	0018      	movs	r0, r3
    b222:	4b0f      	ldr	r3, [pc, #60]	; (b260 <spi_write_buffer_wait+0x320>)
    b224:	4798      	blx	r3
				flush_length--;
    b226:	2324      	movs	r3, #36	; 0x24
    b228:	18fb      	adds	r3, r7, r3
    b22a:	881a      	ldrh	r2, [r3, #0]
    b22c:	2324      	movs	r3, #36	; 0x24
    b22e:	18fb      	adds	r3, r7, r3
    b230:	3a01      	subs	r2, #1
    b232:	801a      	strh	r2, [r3, #0]
			while (flush_length) {
    b234:	2324      	movs	r3, #36	; 0x24
    b236:	18fb      	adds	r3, r7, r3
    b238:	881b      	ldrh	r3, [r3, #0]
    b23a:	2b00      	cmp	r3, #0
    b23c:	d1cd      	bne.n	b1da <spi_write_buffer_wait+0x29a>
			}
		}
	}
#  endif
	return STATUS_OK;
    b23e:	2300      	movs	r3, #0
}
    b240:	0018      	movs	r0, r3
    b242:	46bd      	mov	sp, r7
    b244:	b00a      	add	sp, #40	; 0x28
    b246:	bd80      	pop	{r7, pc}
    b248:	0000a73d 	.word	0x0000a73d
    b24c:	0000a885 	.word	0x0000a885
    b250:	0000a765 	.word	0x0000a765
    b254:	00002710 	.word	0x00002710
    b258:	0000a7b5 	.word	0x0000a7b5
    b25c:	0000a78d 	.word	0x0000a78d
    b260:	0000a7fd 	.word	0x0000a7fd

0000b264 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
    b264:	b580      	push	{r7, lr}
    b266:	b084      	sub	sp, #16
    b268:	af00      	add	r7, sp, #0
    b26a:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    b26c:	687b      	ldr	r3, [r7, #4]
    b26e:	681b      	ldr	r3, [r3, #0]
    b270:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    b272:	687b      	ldr	r3, [r7, #4]
    b274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    b276:	781b      	ldrb	r3, [r3, #0]
    b278:	b2da      	uxtb	r2, r3
    b27a:	230e      	movs	r3, #14
    b27c:	18fb      	adds	r3, r7, r3
    b27e:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    b280:	687b      	ldr	r3, [r7, #4]
    b282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    b284:	1c5a      	adds	r2, r3, #1
    b286:	687b      	ldr	r3, [r7, #4]
    b288:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    b28a:	687b      	ldr	r3, [r7, #4]
    b28c:	799b      	ldrb	r3, [r3, #6]
    b28e:	2b01      	cmp	r3, #1
    b290:	d113      	bne.n	b2ba <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    b292:	687b      	ldr	r3, [r7, #4]
    b294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    b296:	781b      	ldrb	r3, [r3, #0]
    b298:	b2db      	uxtb	r3, r3
    b29a:	021b      	lsls	r3, r3, #8
    b29c:	b21a      	sxth	r2, r3
    b29e:	230e      	movs	r3, #14
    b2a0:	18fb      	adds	r3, r7, r3
    b2a2:	2100      	movs	r1, #0
    b2a4:	5e5b      	ldrsh	r3, [r3, r1]
    b2a6:	4313      	orrs	r3, r2
    b2a8:	b21a      	sxth	r2, r3
    b2aa:	230e      	movs	r3, #14
    b2ac:	18fb      	adds	r3, r7, r3
    b2ae:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    b2b0:	687b      	ldr	r3, [r7, #4]
    b2b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    b2b4:	1c5a      	adds	r2, r3, #1
    b2b6:	687b      	ldr	r3, [r7, #4]
    b2b8:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    b2ba:	230e      	movs	r3, #14
    b2bc:	18fb      	adds	r3, r7, r3
    b2be:	881b      	ldrh	r3, [r3, #0]
    b2c0:	05db      	lsls	r3, r3, #23
    b2c2:	0dda      	lsrs	r2, r3, #23
    b2c4:	68bb      	ldr	r3, [r7, #8]
    b2c6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    b2c8:	687b      	ldr	r3, [r7, #4]
    b2ca:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    b2cc:	b29b      	uxth	r3, r3
    b2ce:	3b01      	subs	r3, #1
    b2d0:	b29a      	uxth	r2, r3
    b2d2:	687b      	ldr	r3, [r7, #4]
    b2d4:	869a      	strh	r2, [r3, #52]	; 0x34
}
    b2d6:	46c0      	nop			; (mov r8, r8)
    b2d8:	46bd      	mov	sp, r7
    b2da:	b004      	add	sp, #16
    b2dc:	bd80      	pop	{r7, pc}
	...

0000b2e0 <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
    b2e0:	b580      	push	{r7, lr}
    b2e2:	b084      	sub	sp, #16
    b2e4:	af00      	add	r7, sp, #0
    b2e6:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    b2e8:	687b      	ldr	r3, [r7, #4]
    b2ea:	681b      	ldr	r3, [r3, #0]
    b2ec:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    b2ee:	4b08      	ldr	r3, [pc, #32]	; (b310 <_spi_write_dummy+0x30>)
    b2f0:	881b      	ldrh	r3, [r3, #0]
    b2f2:	001a      	movs	r2, r3
    b2f4:	68fb      	ldr	r3, [r7, #12]
    b2f6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    b2f8:	687b      	ldr	r3, [r7, #4]
    b2fa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    b2fc:	b29b      	uxth	r3, r3
    b2fe:	3b01      	subs	r3, #1
    b300:	b29a      	uxth	r2, r3
    b302:	687b      	ldr	r3, [r7, #4]
    b304:	865a      	strh	r2, [r3, #50]	; 0x32
}
    b306:	46c0      	nop			; (mov r8, r8)
    b308:	46bd      	mov	sp, r7
    b30a:	b004      	add	sp, #16
    b30c:	bd80      	pop	{r7, pc}
    b30e:	46c0      	nop			; (mov r8, r8)
    b310:	20000534 	.word	0x20000534

0000b314 <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
    b314:	b580      	push	{r7, lr}
    b316:	b084      	sub	sp, #16
    b318:	af00      	add	r7, sp, #0
    b31a:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    b31c:	687b      	ldr	r3, [r7, #4]
    b31e:	681b      	ldr	r3, [r3, #0]
    b320:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
    b322:	230a      	movs	r3, #10
    b324:	18fb      	adds	r3, r7, r3
    b326:	2200      	movs	r2, #0
    b328:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    b32a:	68fb      	ldr	r3, [r7, #12]
    b32c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    b32e:	230a      	movs	r3, #10
    b330:	18fb      	adds	r3, r7, r3
    b332:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    b334:	687b      	ldr	r3, [r7, #4]
    b336:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    b338:	b29b      	uxth	r3, r3
    b33a:	3b01      	subs	r3, #1
    b33c:	b29a      	uxth	r2, r3
    b33e:	687b      	ldr	r3, [r7, #4]
    b340:	865a      	strh	r2, [r3, #50]	; 0x32
}
    b342:	46c0      	nop			; (mov r8, r8)
    b344:	46bd      	mov	sp, r7
    b346:	b004      	add	sp, #16
    b348:	bd80      	pop	{r7, pc}

0000b34a <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
    b34a:	b580      	push	{r7, lr}
    b34c:	b084      	sub	sp, #16
    b34e:	af00      	add	r7, sp, #0
    b350:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    b352:	687b      	ldr	r3, [r7, #4]
    b354:	681b      	ldr	r3, [r3, #0]
    b356:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    b358:	68fb      	ldr	r3, [r7, #12]
    b35a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b35c:	b29a      	uxth	r2, r3
    b35e:	230a      	movs	r3, #10
    b360:	18fb      	adds	r3, r7, r3
    b362:	05d2      	lsls	r2, r2, #23
    b364:	0dd2      	lsrs	r2, r2, #23
    b366:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    b368:	687b      	ldr	r3, [r7, #4]
    b36a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b36c:	220a      	movs	r2, #10
    b36e:	18ba      	adds	r2, r7, r2
    b370:	8812      	ldrh	r2, [r2, #0]
    b372:	b2d2      	uxtb	r2, r2
    b374:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    b376:	687b      	ldr	r3, [r7, #4]
    b378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b37a:	1c5a      	adds	r2, r3, #1
    b37c:	687b      	ldr	r3, [r7, #4]
    b37e:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    b380:	687b      	ldr	r3, [r7, #4]
    b382:	799b      	ldrb	r3, [r3, #6]
    b384:	2b01      	cmp	r3, #1
    b386:	d10d      	bne.n	b3a4 <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    b388:	687b      	ldr	r3, [r7, #4]
    b38a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b38c:	220a      	movs	r2, #10
    b38e:	18ba      	adds	r2, r7, r2
    b390:	8812      	ldrh	r2, [r2, #0]
    b392:	0a12      	lsrs	r2, r2, #8
    b394:	b292      	uxth	r2, r2
    b396:	b2d2      	uxtb	r2, r2
    b398:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    b39a:	687b      	ldr	r3, [r7, #4]
    b39c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b39e:	1c5a      	adds	r2, r3, #1
    b3a0:	687b      	ldr	r3, [r7, #4]
    b3a2:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    b3a4:	687b      	ldr	r3, [r7, #4]
    b3a6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    b3a8:	b29b      	uxth	r3, r3
    b3aa:	3b01      	subs	r3, #1
    b3ac:	b29a      	uxth	r2, r3
    b3ae:	687b      	ldr	r3, [r7, #4]
    b3b0:	861a      	strh	r2, [r3, #48]	; 0x30
}
    b3b2:	46c0      	nop			; (mov r8, r8)
    b3b4:	46bd      	mov	sp, r7
    b3b6:	b004      	add	sp, #16
    b3b8:	bd80      	pop	{r7, pc}
	...

0000b3bc <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    b3bc:	b580      	push	{r7, lr}
    b3be:	b086      	sub	sp, #24
    b3c0:	af00      	add	r7, sp, #0
    b3c2:	0002      	movs	r2, r0
    b3c4:	1dfb      	adds	r3, r7, #7
    b3c6:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
    b3c8:	1dfb      	adds	r3, r7, #7
    b3ca:	781a      	ldrb	r2, [r3, #0]
	struct spi_module *module
    b3cc:	4bb9      	ldr	r3, [pc, #740]	; (b6b4 <_spi_interrupt_handler+0x2f8>)
    b3ce:	0092      	lsls	r2, r2, #2
    b3d0:	58d3      	ldr	r3, [r2, r3]
    b3d2:	617b      	str	r3, [r7, #20]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    b3d4:	697b      	ldr	r3, [r7, #20]
    b3d6:	681b      	ldr	r3, [r3, #0]
    b3d8:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    b3da:	697b      	ldr	r3, [r7, #20]
    b3dc:	2237      	movs	r2, #55	; 0x37
    b3de:	5c9a      	ldrb	r2, [r3, r2]
    b3e0:	697b      	ldr	r3, [r7, #20]
    b3e2:	2136      	movs	r1, #54	; 0x36
    b3e4:	5c59      	ldrb	r1, [r3, r1]
	uint8_t callback_mask =
    b3e6:	230f      	movs	r3, #15
    b3e8:	18fb      	adds	r3, r7, r3
    b3ea:	400a      	ands	r2, r1
    b3ec:	701a      	strb	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    b3ee:	693b      	ldr	r3, [r7, #16]
    b3f0:	7e1b      	ldrb	r3, [r3, #24]
    b3f2:	b2da      	uxtb	r2, r3
    b3f4:	230c      	movs	r3, #12
    b3f6:	18fb      	adds	r3, r7, r3
    b3f8:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
    b3fa:	693b      	ldr	r3, [r7, #16]
    b3fc:	7d9b      	ldrb	r3, [r3, #22]
    b3fe:	b2db      	uxtb	r3, r3
    b400:	b29a      	uxth	r2, r3
    b402:	230c      	movs	r3, #12
    b404:	18fb      	adds	r3, r7, r3
    b406:	210c      	movs	r1, #12
    b408:	1879      	adds	r1, r7, r1
    b40a:	8809      	ldrh	r1, [r1, #0]
    b40c:	400a      	ands	r2, r1
    b40e:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    b410:	230c      	movs	r3, #12
    b412:	18fb      	adds	r3, r7, r3
    b414:	881b      	ldrh	r3, [r3, #0]
    b416:	2201      	movs	r2, #1
    b418:	4013      	ands	r3, r2
    b41a:	d041      	beq.n	b4a0 <_spi_interrupt_handler+0xe4>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    b41c:	697b      	ldr	r3, [r7, #20]
    b41e:	795b      	ldrb	r3, [r3, #5]
    b420:	2b01      	cmp	r3, #1
    b422:	d110      	bne.n	b446 <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
    b424:	697b      	ldr	r3, [r7, #20]
    b426:	7a5b      	ldrb	r3, [r3, #9]
    b428:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
    b42a:	2b00      	cmp	r3, #0
    b42c:	d10b      	bne.n	b446 <_spi_interrupt_handler+0x8a>
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
    b42e:	697b      	ldr	r3, [r7, #20]
    b430:	0018      	movs	r0, r3
    b432:	4ba1      	ldr	r3, [pc, #644]	; (b6b8 <_spi_interrupt_handler+0x2fc>)
    b434:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
    b436:	697b      	ldr	r3, [r7, #20]
    b438:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    b43a:	b29b      	uxth	r3, r3
    b43c:	2b00      	cmp	r3, #0
    b43e:	d102      	bne.n	b446 <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    b440:	693b      	ldr	r3, [r7, #16]
    b442:	2201      	movs	r2, #1
    b444:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    b446:	697b      	ldr	r3, [r7, #20]
    b448:	795b      	ldrb	r3, [r3, #5]
		if (0
    b44a:	2b01      	cmp	r3, #1
    b44c:	d104      	bne.n	b458 <_spi_interrupt_handler+0x9c>
			(module->dir != SPI_DIRECTION_READ))
    b44e:	697b      	ldr	r3, [r7, #20]
    b450:	7a5b      	ldrb	r3, [r3, #9]
    b452:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_MASTER) &&
    b454:	2b00      	cmp	r3, #0
    b456:	d108      	bne.n	b46a <_spi_interrupt_handler+0xae>
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    b458:	697b      	ldr	r3, [r7, #20]
    b45a:	795b      	ldrb	r3, [r3, #5]
    b45c:	2b00      	cmp	r3, #0
    b45e:	d11f      	bne.n	b4a0 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
    b460:	697b      	ldr	r3, [r7, #20]
    b462:	7a5b      	ldrb	r3, [r3, #9]
    b464:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_SLAVE) &&
    b466:	2b00      	cmp	r3, #0
    b468:	d01a      	beq.n	b4a0 <_spi_interrupt_handler+0xe4>
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
    b46a:	697b      	ldr	r3, [r7, #20]
    b46c:	0018      	movs	r0, r3
    b46e:	4b93      	ldr	r3, [pc, #588]	; (b6bc <_spi_interrupt_handler+0x300>)
    b470:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
    b472:	697b      	ldr	r3, [r7, #20]
    b474:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    b476:	b29b      	uxth	r3, r3
    b478:	2b00      	cmp	r3, #0
    b47a:	d111      	bne.n	b4a0 <_spi_interrupt_handler+0xe4>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    b47c:	693b      	ldr	r3, [r7, #16]
    b47e:	2201      	movs	r2, #1
    b480:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    b482:	697b      	ldr	r3, [r7, #20]
    b484:	7a5b      	ldrb	r3, [r3, #9]
    b486:	b2db      	uxtb	r3, r3
    b488:	2b01      	cmp	r3, #1
    b48a:	d109      	bne.n	b4a0 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
    b48c:	697b      	ldr	r3, [r7, #20]
    b48e:	79db      	ldrb	r3, [r3, #7]
    b490:	2201      	movs	r2, #1
    b492:	4053      	eors	r3, r2
    b494:	b2db      	uxtb	r3, r3
				if (module->dir == SPI_DIRECTION_WRITE &&
    b496:	2b00      	cmp	r3, #0
    b498:	d002      	beq.n	b4a0 <_spi_interrupt_handler+0xe4>
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    b49a:	693b      	ldr	r3, [r7, #16]
    b49c:	2202      	movs	r2, #2
    b49e:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    b4a0:	230c      	movs	r3, #12
    b4a2:	18fb      	adds	r3, r7, r3
    b4a4:	881b      	ldrh	r3, [r3, #0]
    b4a6:	2204      	movs	r2, #4
    b4a8:	4013      	ands	r3, r2
    b4aa:	d100      	bne.n	b4ae <_spi_interrupt_handler+0xf2>
    b4ac:	e07e      	b.n	b5ac <_spi_interrupt_handler+0x1f0>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    b4ae:	693b      	ldr	r3, [r7, #16]
    b4b0:	8b5b      	ldrh	r3, [r3, #26]
    b4b2:	b29b      	uxth	r3, r3
    b4b4:	001a      	movs	r2, r3
    b4b6:	2304      	movs	r3, #4
    b4b8:	4013      	ands	r3, r2
    b4ba:	d022      	beq.n	b502 <_spi_interrupt_handler+0x146>
			if (module->dir != SPI_DIRECTION_WRITE) {
    b4bc:	697b      	ldr	r3, [r7, #20]
    b4be:	7a5b      	ldrb	r3, [r3, #9]
    b4c0:	b2db      	uxtb	r3, r3
    b4c2:	2b01      	cmp	r3, #1
    b4c4:	d014      	beq.n	b4f0 <_spi_interrupt_handler+0x134>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    b4c6:	697b      	ldr	r3, [r7, #20]
    b4c8:	2238      	movs	r2, #56	; 0x38
    b4ca:	211e      	movs	r1, #30
    b4cc:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    b4ce:	697b      	ldr	r3, [r7, #20]
    b4d0:	2203      	movs	r2, #3
    b4d2:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    b4d4:	693b      	ldr	r3, [r7, #16]
    b4d6:	2205      	movs	r2, #5
    b4d8:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    b4da:	230f      	movs	r3, #15
    b4dc:	18fb      	adds	r3, r7, r3
    b4de:	781b      	ldrb	r3, [r3, #0]
    b4e0:	2208      	movs	r2, #8
    b4e2:	4013      	ands	r3, r2
    b4e4:	d004      	beq.n	b4f0 <_spi_interrupt_handler+0x134>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    b4e6:	697b      	ldr	r3, [r7, #20]
    b4e8:	699b      	ldr	r3, [r3, #24]
    b4ea:	697a      	ldr	r2, [r7, #20]
    b4ec:	0010      	movs	r0, r2
    b4ee:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    b4f0:	693b      	ldr	r3, [r7, #16]
    b4f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    b4f4:	230a      	movs	r3, #10
    b4f6:	18fb      	adds	r3, r7, r3
    b4f8:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    b4fa:	693b      	ldr	r3, [r7, #16]
    b4fc:	2204      	movs	r2, #4
    b4fe:	835a      	strh	r2, [r3, #26]
    b500:	e054      	b.n	b5ac <_spi_interrupt_handler+0x1f0>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    b502:	697b      	ldr	r3, [r7, #20]
    b504:	7a5b      	ldrb	r3, [r3, #9]
    b506:	b2db      	uxtb	r3, r3
    b508:	2b01      	cmp	r3, #1
    b50a:	d11e      	bne.n	b54a <_spi_interrupt_handler+0x18e>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
    b50c:	697b      	ldr	r3, [r7, #20]
    b50e:	0018      	movs	r0, r3
    b510:	4b6b      	ldr	r3, [pc, #428]	; (b6c0 <_spi_interrupt_handler+0x304>)
    b512:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
    b514:	697b      	ldr	r3, [r7, #20]
    b516:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    b518:	b29b      	uxth	r3, r3
    b51a:	2b00      	cmp	r3, #0
    b51c:	d146      	bne.n	b5ac <_spi_interrupt_handler+0x1f0>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    b51e:	693b      	ldr	r3, [r7, #16]
    b520:	2204      	movs	r2, #4
    b522:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
    b524:	697b      	ldr	r3, [r7, #20]
    b526:	2238      	movs	r2, #56	; 0x38
    b528:	2100      	movs	r1, #0
    b52a:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
    b52c:	697b      	ldr	r3, [r7, #20]
    b52e:	2203      	movs	r2, #3
    b530:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    b532:	230f      	movs	r3, #15
    b534:	18fb      	adds	r3, r7, r3
    b536:	781b      	ldrb	r3, [r3, #0]
    b538:	2201      	movs	r2, #1
    b53a:	4013      	ands	r3, r2
    b53c:	d036      	beq.n	b5ac <_spi_interrupt_handler+0x1f0>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    b53e:	697b      	ldr	r3, [r7, #20]
    b540:	68db      	ldr	r3, [r3, #12]
    b542:	697a      	ldr	r2, [r7, #20]
    b544:	0010      	movs	r0, r2
    b546:	4798      	blx	r3
    b548:	e030      	b.n	b5ac <_spi_interrupt_handler+0x1f0>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
    b54a:	697b      	ldr	r3, [r7, #20]
    b54c:	0018      	movs	r0, r3
    b54e:	4b5d      	ldr	r3, [pc, #372]	; (b6c4 <_spi_interrupt_handler+0x308>)
    b550:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    b552:	697b      	ldr	r3, [r7, #20]
    b554:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    b556:	b29b      	uxth	r3, r3
    b558:	2b00      	cmp	r3, #0
    b55a:	d127      	bne.n	b5ac <_spi_interrupt_handler+0x1f0>
					module->status = STATUS_OK;
    b55c:	697b      	ldr	r3, [r7, #20]
    b55e:	2238      	movs	r2, #56	; 0x38
    b560:	2100      	movs	r1, #0
    b562:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    b564:	693b      	ldr	r3, [r7, #16]
    b566:	2204      	movs	r2, #4
    b568:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    b56a:	697b      	ldr	r3, [r7, #20]
    b56c:	7a5b      	ldrb	r3, [r3, #9]
    b56e:	b2db      	uxtb	r3, r3
    b570:	2b02      	cmp	r3, #2
    b572:	d10b      	bne.n	b58c <_spi_interrupt_handler+0x1d0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    b574:	230f      	movs	r3, #15
    b576:	18fb      	adds	r3, r7, r3
    b578:	781b      	ldrb	r3, [r3, #0]
    b57a:	2204      	movs	r2, #4
    b57c:	4013      	ands	r3, r2
    b57e:	d015      	beq.n	b5ac <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    b580:	697b      	ldr	r3, [r7, #20]
    b582:	695b      	ldr	r3, [r3, #20]
    b584:	697a      	ldr	r2, [r7, #20]
    b586:	0010      	movs	r0, r2
    b588:	4798      	blx	r3
    b58a:	e00f      	b.n	b5ac <_spi_interrupt_handler+0x1f0>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    b58c:	697b      	ldr	r3, [r7, #20]
    b58e:	7a5b      	ldrb	r3, [r3, #9]
    b590:	b2db      	uxtb	r3, r3
    b592:	2b00      	cmp	r3, #0
    b594:	d10a      	bne.n	b5ac <_spi_interrupt_handler+0x1f0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    b596:	230f      	movs	r3, #15
    b598:	18fb      	adds	r3, r7, r3
    b59a:	781b      	ldrb	r3, [r3, #0]
    b59c:	2202      	movs	r2, #2
    b59e:	4013      	ands	r3, r2
    b5a0:	d004      	beq.n	b5ac <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    b5a2:	697b      	ldr	r3, [r7, #20]
    b5a4:	691b      	ldr	r3, [r3, #16]
    b5a6:	697a      	ldr	r2, [r7, #20]
    b5a8:	0010      	movs	r0, r2
    b5aa:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    b5ac:	230c      	movs	r3, #12
    b5ae:	18fb      	adds	r3, r7, r3
    b5b0:	881b      	ldrh	r3, [r3, #0]
    b5b2:	2202      	movs	r2, #2
    b5b4:	4013      	ands	r3, r2
    b5b6:	d046      	beq.n	b646 <_spi_interrupt_handler+0x28a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    b5b8:	697b      	ldr	r3, [r7, #20]
    b5ba:	795b      	ldrb	r3, [r3, #5]
    b5bc:	2b00      	cmp	r3, #0
    b5be:	d11d      	bne.n	b5fc <_spi_interrupt_handler+0x240>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    b5c0:	693b      	ldr	r3, [r7, #16]
    b5c2:	2207      	movs	r2, #7
    b5c4:	751a      	strb	r2, [r3, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    b5c6:	693b      	ldr	r3, [r7, #16]
    b5c8:	2202      	movs	r2, #2
    b5ca:	761a      	strb	r2, [r3, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    b5cc:	697b      	ldr	r3, [r7, #20]
    b5ce:	2203      	movs	r2, #3
    b5d0:	725a      	strb	r2, [r3, #9]
			module->remaining_tx_buffer_length = 0;
    b5d2:	697b      	ldr	r3, [r7, #20]
    b5d4:	2200      	movs	r2, #0
    b5d6:	869a      	strh	r2, [r3, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    b5d8:	697b      	ldr	r3, [r7, #20]
    b5da:	2200      	movs	r2, #0
    b5dc:	861a      	strh	r2, [r3, #48]	; 0x30
			module->status = STATUS_OK;
    b5de:	697b      	ldr	r3, [r7, #20]
    b5e0:	2238      	movs	r2, #56	; 0x38
    b5e2:	2100      	movs	r1, #0
    b5e4:	5499      	strb	r1, [r3, r2]

			if (callback_mask &
    b5e6:	230f      	movs	r3, #15
    b5e8:	18fb      	adds	r3, r7, r3
    b5ea:	781b      	ldrb	r3, [r3, #0]
    b5ec:	2210      	movs	r2, #16
    b5ee:	4013      	ands	r3, r2
    b5f0:	d004      	beq.n	b5fc <_spi_interrupt_handler+0x240>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    b5f2:	697b      	ldr	r3, [r7, #20]
    b5f4:	69db      	ldr	r3, [r3, #28]
    b5f6:	697a      	ldr	r2, [r7, #20]
    b5f8:	0010      	movs	r0, r2
    b5fa:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    b5fc:	697b      	ldr	r3, [r7, #20]
    b5fe:	795b      	ldrb	r3, [r3, #5]
    b600:	2b01      	cmp	r3, #1
    b602:	d120      	bne.n	b646 <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    b604:	697b      	ldr	r3, [r7, #20]
    b606:	7a5b      	ldrb	r3, [r3, #9]
    b608:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
    b60a:	2b01      	cmp	r3, #1
    b60c:	d11b      	bne.n	b646 <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    b60e:	697b      	ldr	r3, [r7, #20]
    b610:	79db      	ldrb	r3, [r3, #7]
    b612:	2201      	movs	r2, #1
    b614:	4053      	eors	r3, r2
    b616:	b2db      	uxtb	r3, r3
    b618:	2b00      	cmp	r3, #0
    b61a:	d014      	beq.n	b646 <_spi_interrupt_handler+0x28a>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    b61c:	693b      	ldr	r3, [r7, #16]
    b61e:	2202      	movs	r2, #2
    b620:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    b622:	697b      	ldr	r3, [r7, #20]
    b624:	2203      	movs	r2, #3
    b626:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
    b628:	697b      	ldr	r3, [r7, #20]
    b62a:	2238      	movs	r2, #56	; 0x38
    b62c:	2100      	movs	r1, #0
    b62e:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    b630:	230f      	movs	r3, #15
    b632:	18fb      	adds	r3, r7, r3
    b634:	781b      	ldrb	r3, [r3, #0]
    b636:	2201      	movs	r2, #1
    b638:	4013      	ands	r3, r2
    b63a:	d004      	beq.n	b646 <_spi_interrupt_handler+0x28a>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    b63c:	697b      	ldr	r3, [r7, #20]
    b63e:	68db      	ldr	r3, [r3, #12]
    b640:	697a      	ldr	r2, [r7, #20]
    b642:	0010      	movs	r0, r2
    b644:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    b646:	230c      	movs	r3, #12
    b648:	18fb      	adds	r3, r7, r3
    b64a:	881b      	ldrh	r3, [r3, #0]
    b64c:	2208      	movs	r2, #8
    b64e:	4013      	ands	r3, r2
    b650:	d014      	beq.n	b67c <_spi_interrupt_handler+0x2c0>
			if (module->mode == SPI_MODE_SLAVE) {
    b652:	697b      	ldr	r3, [r7, #20]
    b654:	795b      	ldrb	r3, [r3, #5]
    b656:	2b00      	cmp	r3, #0
    b658:	d110      	bne.n	b67c <_spi_interrupt_handler+0x2c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    b65a:	693b      	ldr	r3, [r7, #16]
    b65c:	2208      	movs	r2, #8
    b65e:	751a      	strb	r2, [r3, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    b660:	693b      	ldr	r3, [r7, #16]
    b662:	2208      	movs	r2, #8
    b664:	761a      	strb	r2, [r3, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    b666:	230f      	movs	r3, #15
    b668:	18fb      	adds	r3, r7, r3
    b66a:	781b      	ldrb	r3, [r3, #0]
    b66c:	2220      	movs	r2, #32
    b66e:	4013      	ands	r3, r2
    b670:	d004      	beq.n	b67c <_spi_interrupt_handler+0x2c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    b672:	697b      	ldr	r3, [r7, #20]
    b674:	6a1b      	ldr	r3, [r3, #32]
    b676:	697a      	ldr	r2, [r7, #20]
    b678:	0010      	movs	r0, r2
    b67a:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    b67c:	230c      	movs	r3, #12
    b67e:	18fb      	adds	r3, r7, r3
    b680:	881b      	ldrh	r3, [r3, #0]
    b682:	2280      	movs	r2, #128	; 0x80
    b684:	4013      	ands	r3, r2
    b686:	d010      	beq.n	b6aa <_spi_interrupt_handler+0x2ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    b688:	693b      	ldr	r3, [r7, #16]
    b68a:	2280      	movs	r2, #128	; 0x80
    b68c:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    b68e:	693b      	ldr	r3, [r7, #16]
    b690:	2280      	movs	r2, #128	; 0x80
    b692:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    b694:	230f      	movs	r3, #15
    b696:	18fb      	adds	r3, r7, r3
    b698:	781b      	ldrb	r3, [r3, #0]
    b69a:	2240      	movs	r2, #64	; 0x40
    b69c:	4013      	ands	r3, r2
    b69e:	d004      	beq.n	b6aa <_spi_interrupt_handler+0x2ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    b6a0:	697b      	ldr	r3, [r7, #20]
    b6a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b6a4:	697a      	ldr	r2, [r7, #20]
    b6a6:	0010      	movs	r0, r2
    b6a8:	4798      	blx	r3
		}
	}
#  endif
}
    b6aa:	46c0      	nop			; (mov r8, r8)
    b6ac:	46bd      	mov	sp, r7
    b6ae:	b006      	add	sp, #24
    b6b0:	bd80      	pop	{r7, pc}
    b6b2:	46c0      	nop			; (mov r8, r8)
    b6b4:	2000051c 	.word	0x2000051c
    b6b8:	0000b2e1 	.word	0x0000b2e1
    b6bc:	0000b265 	.word	0x0000b265
    b6c0:	0000b315 	.word	0x0000b315
    b6c4:	0000b34b 	.word	0x0000b34b

0000b6c8 <system_gclk_chan_get_config_defaults>:
{
    b6c8:	b580      	push	{r7, lr}
    b6ca:	b082      	sub	sp, #8
    b6cc:	af00      	add	r7, sp, #0
    b6ce:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    b6d0:	687b      	ldr	r3, [r7, #4]
    b6d2:	2200      	movs	r2, #0
    b6d4:	701a      	strb	r2, [r3, #0]
}
    b6d6:	46c0      	nop			; (mov r8, r8)
    b6d8:	46bd      	mov	sp, r7
    b6da:	b002      	add	sp, #8
    b6dc:	bd80      	pop	{r7, pc}
	...

0000b6e0 <system_apb_clock_set_mask>:
{
    b6e0:	b580      	push	{r7, lr}
    b6e2:	b082      	sub	sp, #8
    b6e4:	af00      	add	r7, sp, #0
    b6e6:	0002      	movs	r2, r0
    b6e8:	6039      	str	r1, [r7, #0]
    b6ea:	1dfb      	adds	r3, r7, #7
    b6ec:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    b6ee:	1dfb      	adds	r3, r7, #7
    b6f0:	781b      	ldrb	r3, [r3, #0]
    b6f2:	2b01      	cmp	r3, #1
    b6f4:	d00a      	beq.n	b70c <system_apb_clock_set_mask+0x2c>
    b6f6:	2b02      	cmp	r3, #2
    b6f8:	d00f      	beq.n	b71a <system_apb_clock_set_mask+0x3a>
    b6fa:	2b00      	cmp	r3, #0
    b6fc:	d114      	bne.n	b728 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    b6fe:	4b0e      	ldr	r3, [pc, #56]	; (b738 <system_apb_clock_set_mask+0x58>)
    b700:	4a0d      	ldr	r2, [pc, #52]	; (b738 <system_apb_clock_set_mask+0x58>)
    b702:	6991      	ldr	r1, [r2, #24]
    b704:	683a      	ldr	r2, [r7, #0]
    b706:	430a      	orrs	r2, r1
    b708:	619a      	str	r2, [r3, #24]
			break;
    b70a:	e00f      	b.n	b72c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    b70c:	4b0a      	ldr	r3, [pc, #40]	; (b738 <system_apb_clock_set_mask+0x58>)
    b70e:	4a0a      	ldr	r2, [pc, #40]	; (b738 <system_apb_clock_set_mask+0x58>)
    b710:	69d1      	ldr	r1, [r2, #28]
    b712:	683a      	ldr	r2, [r7, #0]
    b714:	430a      	orrs	r2, r1
    b716:	61da      	str	r2, [r3, #28]
			break;
    b718:	e008      	b.n	b72c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    b71a:	4b07      	ldr	r3, [pc, #28]	; (b738 <system_apb_clock_set_mask+0x58>)
    b71c:	4a06      	ldr	r2, [pc, #24]	; (b738 <system_apb_clock_set_mask+0x58>)
    b71e:	6a11      	ldr	r1, [r2, #32]
    b720:	683a      	ldr	r2, [r7, #0]
    b722:	430a      	orrs	r2, r1
    b724:	621a      	str	r2, [r3, #32]
			break;
    b726:	e001      	b.n	b72c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    b728:	2317      	movs	r3, #23
    b72a:	e000      	b.n	b72e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    b72c:	2300      	movs	r3, #0
}
    b72e:	0018      	movs	r0, r3
    b730:	46bd      	mov	sp, r7
    b732:	b002      	add	sp, #8
    b734:	bd80      	pop	{r7, pc}
    b736:	46c0      	nop			; (mov r8, r8)
    b738:	40000400 	.word	0x40000400

0000b73c <system_pinmux_get_config_defaults>:
{
    b73c:	b580      	push	{r7, lr}
    b73e:	b082      	sub	sp, #8
    b740:	af00      	add	r7, sp, #0
    b742:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    b744:	687b      	ldr	r3, [r7, #4]
    b746:	2280      	movs	r2, #128	; 0x80
    b748:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    b74a:	687b      	ldr	r3, [r7, #4]
    b74c:	2200      	movs	r2, #0
    b74e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    b750:	687b      	ldr	r3, [r7, #4]
    b752:	2201      	movs	r2, #1
    b754:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    b756:	687b      	ldr	r3, [r7, #4]
    b758:	2200      	movs	r2, #0
    b75a:	70da      	strb	r2, [r3, #3]
}
    b75c:	46c0      	nop			; (mov r8, r8)
    b75e:	46bd      	mov	sp, r7
    b760:	b002      	add	sp, #8
    b762:	bd80      	pop	{r7, pc}

0000b764 <system_is_debugger_present>:
{
    b764:	b580      	push	{r7, lr}
    b766:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    b768:	4b05      	ldr	r3, [pc, #20]	; (b780 <system_is_debugger_present+0x1c>)
    b76a:	789b      	ldrb	r3, [r3, #2]
    b76c:	b2db      	uxtb	r3, r3
    b76e:	001a      	movs	r2, r3
    b770:	2302      	movs	r3, #2
    b772:	4013      	ands	r3, r2
    b774:	1e5a      	subs	r2, r3, #1
    b776:	4193      	sbcs	r3, r2
    b778:	b2db      	uxtb	r3, r3
}
    b77a:	0018      	movs	r0, r3
    b77c:	46bd      	mov	sp, r7
    b77e:	bd80      	pop	{r7, pc}
    b780:	41002000 	.word	0x41002000

0000b784 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    b784:	b580      	push	{r7, lr}
    b786:	b084      	sub	sp, #16
    b788:	af00      	add	r7, sp, #0
    b78a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    b78c:	687b      	ldr	r3, [r7, #4]
    b78e:	681b      	ldr	r3, [r3, #0]
    b790:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    b792:	68fb      	ldr	r3, [r7, #12]
    b794:	69db      	ldr	r3, [r3, #28]
    b796:	1e5a      	subs	r2, r3, #1
    b798:	4193      	sbcs	r3, r2
    b79a:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    b79c:	0018      	movs	r0, r3
    b79e:	46bd      	mov	sp, r7
    b7a0:	b004      	add	sp, #16
    b7a2:	bd80      	pop	{r7, pc}

0000b7a4 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    b7a4:	b580      	push	{r7, lr}
    b7a6:	b082      	sub	sp, #8
    b7a8:	af00      	add	r7, sp, #0
    b7aa:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    b7ac:	46c0      	nop			; (mov r8, r8)
    b7ae:	687b      	ldr	r3, [r7, #4]
    b7b0:	0018      	movs	r0, r3
    b7b2:	4b04      	ldr	r3, [pc, #16]	; (b7c4 <_usart_wait_for_sync+0x20>)
    b7b4:	4798      	blx	r3
    b7b6:	1e03      	subs	r3, r0, #0
    b7b8:	d1f9      	bne.n	b7ae <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    b7ba:	46c0      	nop			; (mov r8, r8)
    b7bc:	46bd      	mov	sp, r7
    b7be:	b002      	add	sp, #8
    b7c0:	bd80      	pop	{r7, pc}
    b7c2:	46c0      	nop			; (mov r8, r8)
    b7c4:	0000b785 	.word	0x0000b785

0000b7c8 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    b7c8:	b5b0      	push	{r4, r5, r7, lr}
    b7ca:	b08c      	sub	sp, #48	; 0x30
    b7cc:	af02      	add	r7, sp, #8
    b7ce:	6078      	str	r0, [r7, #4]
    b7d0:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    b7d2:	687b      	ldr	r3, [r7, #4]
    b7d4:	681b      	ldr	r3, [r3, #0]
    b7d6:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    b7d8:	687b      	ldr	r3, [r7, #4]
    b7da:	681b      	ldr	r3, [r3, #0]
    b7dc:	0018      	movs	r0, r3
    b7de:	4bab      	ldr	r3, [pc, #684]	; (ba8c <_usart_set_config+0x2c4>)
    b7e0:	4798      	blx	r3
    b7e2:	0003      	movs	r3, r0
    b7e4:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    b7e6:	697b      	ldr	r3, [r7, #20]
    b7e8:	3314      	adds	r3, #20
    b7ea:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    b7ec:	2300      	movs	r3, #0
    b7ee:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    b7f0:	2300      	movs	r3, #0
    b7f2:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    b7f4:	230a      	movs	r3, #10
    b7f6:	18fb      	adds	r3, r7, r3
    b7f8:	2200      	movs	r2, #0
    b7fa:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    b7fc:	231f      	movs	r3, #31
    b7fe:	18fb      	adds	r3, r7, r3
    b800:	2200      	movs	r2, #0
    b802:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    b804:	231e      	movs	r3, #30
    b806:	18fb      	adds	r3, r7, r3
    b808:	2210      	movs	r2, #16
    b80a:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    b80c:	683b      	ldr	r3, [r7, #0]
    b80e:	8a1b      	ldrh	r3, [r3, #16]
    b810:	2280      	movs	r2, #128	; 0x80
    b812:	01d2      	lsls	r2, r2, #7
    b814:	4293      	cmp	r3, r2
    b816:	d01c      	beq.n	b852 <_usart_set_config+0x8a>
    b818:	2280      	movs	r2, #128	; 0x80
    b81a:	01d2      	lsls	r2, r2, #7
    b81c:	4293      	cmp	r3, r2
    b81e:	dc06      	bgt.n	b82e <_usart_set_config+0x66>
    b820:	2b00      	cmp	r3, #0
    b822:	d00d      	beq.n	b840 <_usart_set_config+0x78>
    b824:	2280      	movs	r2, #128	; 0x80
    b826:	0192      	lsls	r2, r2, #6
    b828:	4293      	cmp	r3, r2
    b82a:	d024      	beq.n	b876 <_usart_set_config+0xae>
    b82c:	e035      	b.n	b89a <_usart_set_config+0xd2>
    b82e:	22c0      	movs	r2, #192	; 0xc0
    b830:	01d2      	lsls	r2, r2, #7
    b832:	4293      	cmp	r3, r2
    b834:	d028      	beq.n	b888 <_usart_set_config+0xc0>
    b836:	2280      	movs	r2, #128	; 0x80
    b838:	0212      	lsls	r2, r2, #8
    b83a:	4293      	cmp	r3, r2
    b83c:	d012      	beq.n	b864 <_usart_set_config+0x9c>
    b83e:	e02c      	b.n	b89a <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    b840:	231f      	movs	r3, #31
    b842:	18fb      	adds	r3, r7, r3
    b844:	2200      	movs	r2, #0
    b846:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    b848:	231e      	movs	r3, #30
    b84a:	18fb      	adds	r3, r7, r3
    b84c:	2210      	movs	r2, #16
    b84e:	701a      	strb	r2, [r3, #0]
			break;
    b850:	e023      	b.n	b89a <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    b852:	231f      	movs	r3, #31
    b854:	18fb      	adds	r3, r7, r3
    b856:	2200      	movs	r2, #0
    b858:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    b85a:	231e      	movs	r3, #30
    b85c:	18fb      	adds	r3, r7, r3
    b85e:	2208      	movs	r2, #8
    b860:	701a      	strb	r2, [r3, #0]
			break;
    b862:	e01a      	b.n	b89a <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    b864:	231f      	movs	r3, #31
    b866:	18fb      	adds	r3, r7, r3
    b868:	2200      	movs	r2, #0
    b86a:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    b86c:	231e      	movs	r3, #30
    b86e:	18fb      	adds	r3, r7, r3
    b870:	2203      	movs	r2, #3
    b872:	701a      	strb	r2, [r3, #0]
			break;
    b874:	e011      	b.n	b89a <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    b876:	231f      	movs	r3, #31
    b878:	18fb      	adds	r3, r7, r3
    b87a:	2201      	movs	r2, #1
    b87c:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    b87e:	231e      	movs	r3, #30
    b880:	18fb      	adds	r3, r7, r3
    b882:	2210      	movs	r2, #16
    b884:	701a      	strb	r2, [r3, #0]
			break;
    b886:	e008      	b.n	b89a <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    b888:	231f      	movs	r3, #31
    b88a:	18fb      	adds	r3, r7, r3
    b88c:	2201      	movs	r2, #1
    b88e:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    b890:	231e      	movs	r3, #30
    b892:	18fb      	adds	r3, r7, r3
    b894:	2208      	movs	r2, #8
    b896:	701a      	strb	r2, [r3, #0]
			break;
    b898:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    b89a:	683b      	ldr	r3, [r7, #0]
    b89c:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    b89e:	683b      	ldr	r3, [r7, #0]
    b8a0:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
    b8a2:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    b8a4:	683b      	ldr	r3, [r7, #0]
    b8a6:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
    b8a8:	4313      	orrs	r3, r2
		config->sample_rate |
    b8aa:	683a      	ldr	r2, [r7, #0]
    b8ac:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
    b8ae:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    b8b0:	683a      	ldr	r2, [r7, #0]
    b8b2:	7e12      	ldrb	r2, [r2, #24]
    b8b4:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    b8b6:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    b8b8:	683a      	ldr	r2, [r7, #0]
    b8ba:	2126      	movs	r1, #38	; 0x26
    b8bc:	5c52      	ldrb	r2, [r2, r1]
    b8be:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    b8c0:	4313      	orrs	r3, r2
    b8c2:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
    b8c4:	231d      	movs	r3, #29
    b8c6:	18fb      	adds	r3, r7, r3
    b8c8:	2200      	movs	r2, #0
    b8ca:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    b8cc:	683b      	ldr	r3, [r7, #0]
    b8ce:	685b      	ldr	r3, [r3, #4]
    b8d0:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    b8d2:	68fb      	ldr	r3, [r7, #12]
    b8d4:	2b00      	cmp	r3, #0
    b8d6:	d01e      	beq.n	b916 <_usart_set_config+0x14e>
    b8d8:	2280      	movs	r2, #128	; 0x80
    b8da:	0552      	lsls	r2, r2, #21
    b8dc:	4293      	cmp	r3, r2
    b8de:	d14f      	bne.n	b980 <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    b8e0:	683b      	ldr	r3, [r7, #0]
    b8e2:	2227      	movs	r2, #39	; 0x27
    b8e4:	5c9b      	ldrb	r3, [r3, r2]
    b8e6:	2201      	movs	r2, #1
    b8e8:	4053      	eors	r3, r2
    b8ea:	b2db      	uxtb	r3, r3
    b8ec:	2b00      	cmp	r3, #0
    b8ee:	d046      	beq.n	b97e <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    b8f0:	683b      	ldr	r3, [r7, #0]
    b8f2:	6a1d      	ldr	r5, [r3, #32]
    b8f4:	693b      	ldr	r3, [r7, #16]
    b8f6:	b2db      	uxtb	r3, r3
    b8f8:	0018      	movs	r0, r3
    b8fa:	4b65      	ldr	r3, [pc, #404]	; (ba90 <_usart_set_config+0x2c8>)
    b8fc:	4798      	blx	r3
    b8fe:	0001      	movs	r1, r0
    b900:	231d      	movs	r3, #29
    b902:	18fc      	adds	r4, r7, r3
    b904:	230a      	movs	r3, #10
    b906:	18fb      	adds	r3, r7, r3
    b908:	001a      	movs	r2, r3
    b90a:	0028      	movs	r0, r5
    b90c:	4b61      	ldr	r3, [pc, #388]	; (ba94 <_usart_set_config+0x2cc>)
    b90e:	4798      	blx	r3
    b910:	0003      	movs	r3, r0
    b912:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    b914:	e033      	b.n	b97e <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    b916:	683b      	ldr	r3, [r7, #0]
    b918:	2227      	movs	r2, #39	; 0x27
    b91a:	5c9b      	ldrb	r3, [r3, r2]
    b91c:	2b00      	cmp	r3, #0
    b91e:	d014      	beq.n	b94a <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    b920:	683b      	ldr	r3, [r7, #0]
    b922:	6a18      	ldr	r0, [r3, #32]
    b924:	683b      	ldr	r3, [r7, #0]
    b926:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
    b928:	231d      	movs	r3, #29
    b92a:	18fc      	adds	r4, r7, r3
    b92c:	231f      	movs	r3, #31
    b92e:	18fb      	adds	r3, r7, r3
    b930:	781d      	ldrb	r5, [r3, #0]
    b932:	230a      	movs	r3, #10
    b934:	18fa      	adds	r2, r7, r3
    b936:	231e      	movs	r3, #30
    b938:	18fb      	adds	r3, r7, r3
    b93a:	781b      	ldrb	r3, [r3, #0]
    b93c:	9300      	str	r3, [sp, #0]
    b93e:	002b      	movs	r3, r5
    b940:	4d55      	ldr	r5, [pc, #340]	; (ba98 <_usart_set_config+0x2d0>)
    b942:	47a8      	blx	r5
    b944:	0003      	movs	r3, r0
    b946:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    b948:	e01a      	b.n	b980 <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
    b94a:	683b      	ldr	r3, [r7, #0]
    b94c:	6a1d      	ldr	r5, [r3, #32]
    b94e:	693b      	ldr	r3, [r7, #16]
    b950:	b2db      	uxtb	r3, r3
    b952:	0018      	movs	r0, r3
    b954:	4b4e      	ldr	r3, [pc, #312]	; (ba90 <_usart_set_config+0x2c8>)
    b956:	4798      	blx	r3
				status_code =
    b958:	231d      	movs	r3, #29
    b95a:	18fc      	adds	r4, r7, r3
    b95c:	231f      	movs	r3, #31
    b95e:	18fb      	adds	r3, r7, r3
    b960:	7819      	ldrb	r1, [r3, #0]
    b962:	230a      	movs	r3, #10
    b964:	18fa      	adds	r2, r7, r3
    b966:	231e      	movs	r3, #30
    b968:	18fb      	adds	r3, r7, r3
    b96a:	781b      	ldrb	r3, [r3, #0]
    b96c:	9300      	str	r3, [sp, #0]
    b96e:	000b      	movs	r3, r1
    b970:	0001      	movs	r1, r0
    b972:	0028      	movs	r0, r5
    b974:	4d48      	ldr	r5, [pc, #288]	; (ba98 <_usart_set_config+0x2d0>)
    b976:	47a8      	blx	r5
    b978:	0003      	movs	r3, r0
    b97a:	7023      	strb	r3, [r4, #0]
			break;
    b97c:	e000      	b.n	b980 <_usart_set_config+0x1b8>
			break;
    b97e:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    b980:	231d      	movs	r3, #29
    b982:	18fb      	adds	r3, r7, r3
    b984:	781b      	ldrb	r3, [r3, #0]
    b986:	2b00      	cmp	r3, #0
    b988:	d003      	beq.n	b992 <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    b98a:	231d      	movs	r3, #29
    b98c:	18fb      	adds	r3, r7, r3
    b98e:	781b      	ldrb	r3, [r3, #0]
    b990:	e077      	b.n	ba82 <_usart_set_config+0x2ba>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    b992:	683b      	ldr	r3, [r7, #0]
    b994:	7e5b      	ldrb	r3, [r3, #25]
    b996:	2b00      	cmp	r3, #0
    b998:	d003      	beq.n	b9a2 <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    b99a:	683b      	ldr	r3, [r7, #0]
    b99c:	7e9a      	ldrb	r2, [r3, #26]
    b99e:	69bb      	ldr	r3, [r7, #24]
    b9a0:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    b9a2:	687b      	ldr	r3, [r7, #4]
    b9a4:	0018      	movs	r0, r3
    b9a6:	4b3d      	ldr	r3, [pc, #244]	; (ba9c <_usart_set_config+0x2d4>)
    b9a8:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    b9aa:	230a      	movs	r3, #10
    b9ac:	18fb      	adds	r3, r7, r3
    b9ae:	881a      	ldrh	r2, [r3, #0]
    b9b0:	69bb      	ldr	r3, [r7, #24]
    b9b2:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    b9b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    b9b6:	68fb      	ldr	r3, [r7, #12]
    b9b8:	4313      	orrs	r3, r2
    b9ba:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    b9bc:	683b      	ldr	r3, [r7, #0]
    b9be:	2227      	movs	r2, #39	; 0x27
    b9c0:	5c9b      	ldrb	r3, [r3, r2]
    b9c2:	2201      	movs	r2, #1
    b9c4:	4053      	eors	r3, r2
    b9c6:	b2db      	uxtb	r3, r3
    b9c8:	2b00      	cmp	r3, #0
    b9ca:	d003      	beq.n	b9d4 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    b9cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    b9ce:	2204      	movs	r2, #4
    b9d0:	4313      	orrs	r3, r2
    b9d2:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    b9d4:	683b      	ldr	r3, [r7, #0]
    b9d6:	7e5b      	ldrb	r3, [r3, #25]
    b9d8:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    b9da:	683b      	ldr	r3, [r7, #0]
    b9dc:	7f1b      	ldrb	r3, [r3, #28]
    b9de:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    b9e0:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    b9e2:	683b      	ldr	r3, [r7, #0]
    b9e4:	7f5b      	ldrb	r3, [r3, #29]
    b9e6:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    b9e8:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    b9ea:	683b      	ldr	r3, [r7, #0]
    b9ec:	2124      	movs	r1, #36	; 0x24
    b9ee:	5c5b      	ldrb	r3, [r3, r1]
    b9f0:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    b9f2:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    b9f4:	683b      	ldr	r3, [r7, #0]
    b9f6:	2125      	movs	r1, #37	; 0x25
    b9f8:	5c5b      	ldrb	r3, [r3, r1]
    b9fa:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    b9fc:	4313      	orrs	r3, r2
	ctrlb =  
    b9fe:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
    ba00:	683b      	ldr	r3, [r7, #0]
    ba02:	7a9b      	ldrb	r3, [r3, #10]
    ba04:	001a      	movs	r2, r3
    ba06:	6a3b      	ldr	r3, [r7, #32]
    ba08:	4313      	orrs	r3, r2
    ba0a:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
    ba0c:	683b      	ldr	r3, [r7, #0]
    ba0e:	7adb      	ldrb	r3, [r3, #11]
    ba10:	001a      	movs	r2, r3
    ba12:	6a3b      	ldr	r3, [r7, #32]
    ba14:	4313      	orrs	r3, r2
    ba16:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    ba18:	683b      	ldr	r3, [r7, #0]
    ba1a:	891b      	ldrh	r3, [r3, #8]
    ba1c:	2bff      	cmp	r3, #255	; 0xff
    ba1e:	d00b      	beq.n	ba38 <_usart_set_config+0x270>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    ba20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ba22:	2280      	movs	r2, #128	; 0x80
    ba24:	0452      	lsls	r2, r2, #17
    ba26:	4313      	orrs	r3, r2
    ba28:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    ba2a:	683b      	ldr	r3, [r7, #0]
    ba2c:	891b      	ldrh	r3, [r3, #8]
    ba2e:	001a      	movs	r2, r3
    ba30:	6a3b      	ldr	r3, [r7, #32]
    ba32:	4313      	orrs	r3, r2
    ba34:	623b      	str	r3, [r7, #32]
    ba36:	e008      	b.n	ba4a <_usart_set_config+0x282>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    ba38:	683b      	ldr	r3, [r7, #0]
    ba3a:	7edb      	ldrb	r3, [r3, #27]
    ba3c:	2b00      	cmp	r3, #0
    ba3e:	d004      	beq.n	ba4a <_usart_set_config+0x282>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    ba40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ba42:	2280      	movs	r2, #128	; 0x80
    ba44:	04d2      	lsls	r2, r2, #19
    ba46:	4313      	orrs	r3, r2
    ba48:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    ba4a:	683b      	ldr	r3, [r7, #0]
    ba4c:	222c      	movs	r2, #44	; 0x2c
    ba4e:	5c9b      	ldrb	r3, [r3, r2]
    ba50:	2b00      	cmp	r3, #0
    ba52:	d103      	bne.n	ba5c <_usart_set_config+0x294>
    ba54:	4b12      	ldr	r3, [pc, #72]	; (baa0 <_usart_set_config+0x2d8>)
    ba56:	4798      	blx	r3
    ba58:	1e03      	subs	r3, r0, #0
    ba5a:	d003      	beq.n	ba64 <_usart_set_config+0x29c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    ba5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ba5e:	2280      	movs	r2, #128	; 0x80
    ba60:	4313      	orrs	r3, r2
    ba62:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    ba64:	687b      	ldr	r3, [r7, #4]
    ba66:	0018      	movs	r0, r3
    ba68:	4b0c      	ldr	r3, [pc, #48]	; (ba9c <_usart_set_config+0x2d4>)
    ba6a:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    ba6c:	69bb      	ldr	r3, [r7, #24]
    ba6e:	6a3a      	ldr	r2, [r7, #32]
    ba70:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    ba72:	687b      	ldr	r3, [r7, #4]
    ba74:	0018      	movs	r0, r3
    ba76:	4b09      	ldr	r3, [pc, #36]	; (ba9c <_usart_set_config+0x2d4>)
    ba78:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    ba7a:	69bb      	ldr	r3, [r7, #24]
    ba7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    ba7e:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    ba80:	2300      	movs	r3, #0
}
    ba82:	0018      	movs	r0, r3
    ba84:	46bd      	mov	sp, r7
    ba86:	b00a      	add	sp, #40	; 0x28
    ba88:	bdb0      	pop	{r4, r5, r7, pc}
    ba8a:	46c0      	nop			; (mov r8, r8)
    ba8c:	0000a3fd 	.word	0x0000a3fd
    ba90:	0000cf4d 	.word	0x0000cf4d
    ba94:	00009f77 	.word	0x00009f77
    ba98:	00009ff5 	.word	0x00009ff5
    ba9c:	0000b7a5 	.word	0x0000b7a5
    baa0:	0000b765 	.word	0x0000b765

0000baa4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    baa4:	b590      	push	{r4, r7, lr}
    baa6:	b093      	sub	sp, #76	; 0x4c
    baa8:	af00      	add	r7, sp, #0
    baaa:	60f8      	str	r0, [r7, #12]
    baac:	60b9      	str	r1, [r7, #8]
    baae:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    bab0:	233b      	movs	r3, #59	; 0x3b
    bab2:	18fb      	adds	r3, r7, r3
    bab4:	2200      	movs	r2, #0
    bab6:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    bab8:	68fb      	ldr	r3, [r7, #12]
    baba:	68ba      	ldr	r2, [r7, #8]
    babc:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    babe:	68fb      	ldr	r3, [r7, #12]
    bac0:	681b      	ldr	r3, [r3, #0]
    bac2:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    bac4:	68fb      	ldr	r3, [r7, #12]
    bac6:	681b      	ldr	r3, [r3, #0]
    bac8:	0018      	movs	r0, r3
    baca:	4b86      	ldr	r3, [pc, #536]	; (bce4 <usart_init+0x240>)
    bacc:	4798      	blx	r3
    bace:	0003      	movs	r3, r0
    bad0:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    bad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    bad4:	3302      	adds	r3, #2
    bad6:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    bad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    bada:	3314      	adds	r3, #20
    badc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    bade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    bae0:	681b      	ldr	r3, [r3, #0]
    bae2:	2201      	movs	r2, #1
    bae4:	4013      	ands	r3, r2
    bae6:	d001      	beq.n	baec <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    bae8:	2305      	movs	r3, #5
    baea:	e0f6      	b.n	bcda <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    baec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    baee:	681b      	ldr	r3, [r3, #0]
    baf0:	2202      	movs	r2, #2
    baf2:	4013      	ands	r3, r2
    baf4:	d001      	beq.n	bafa <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    baf6:	231c      	movs	r3, #28
    baf8:	e0ef      	b.n	bcda <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    bafa:	2201      	movs	r2, #1
    bafc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    bafe:	409a      	lsls	r2, r3
    bb00:	0013      	movs	r3, r2
    bb02:	0019      	movs	r1, r3
    bb04:	2002      	movs	r0, #2
    bb06:	4b78      	ldr	r3, [pc, #480]	; (bce8 <usart_init+0x244>)
    bb08:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    bb0a:	2324      	movs	r3, #36	; 0x24
    bb0c:	18fb      	adds	r3, r7, r3
    bb0e:	0018      	movs	r0, r3
    bb10:	4b76      	ldr	r3, [pc, #472]	; (bcec <usart_init+0x248>)
    bb12:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    bb14:	687b      	ldr	r3, [r7, #4]
    bb16:	222d      	movs	r2, #45	; 0x2d
    bb18:	5c9a      	ldrb	r2, [r3, r2]
    bb1a:	2324      	movs	r3, #36	; 0x24
    bb1c:	18fb      	adds	r3, r7, r3
    bb1e:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    bb20:	6abb      	ldr	r3, [r7, #40]	; 0x28
    bb22:	b2db      	uxtb	r3, r3
    bb24:	2224      	movs	r2, #36	; 0x24
    bb26:	18ba      	adds	r2, r7, r2
    bb28:	0011      	movs	r1, r2
    bb2a:	0018      	movs	r0, r3
    bb2c:	4b70      	ldr	r3, [pc, #448]	; (bcf0 <usart_init+0x24c>)
    bb2e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    bb30:	6abb      	ldr	r3, [r7, #40]	; 0x28
    bb32:	b2db      	uxtb	r3, r3
    bb34:	0018      	movs	r0, r3
    bb36:	4b6f      	ldr	r3, [pc, #444]	; (bcf4 <usart_init+0x250>)
    bb38:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    bb3a:	687b      	ldr	r3, [r7, #4]
    bb3c:	222d      	movs	r2, #45	; 0x2d
    bb3e:	5c9b      	ldrb	r3, [r3, r2]
    bb40:	2100      	movs	r1, #0
    bb42:	0018      	movs	r0, r3
    bb44:	4b6c      	ldr	r3, [pc, #432]	; (bcf8 <usart_init+0x254>)
    bb46:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    bb48:	687b      	ldr	r3, [r7, #4]
    bb4a:	7ada      	ldrb	r2, [r3, #11]
    bb4c:	68fb      	ldr	r3, [r7, #12]
    bb4e:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    bb50:	687b      	ldr	r3, [r7, #4]
    bb52:	2224      	movs	r2, #36	; 0x24
    bb54:	5c9a      	ldrb	r2, [r3, r2]
    bb56:	68fb      	ldr	r3, [r7, #12]
    bb58:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    bb5a:	687b      	ldr	r3, [r7, #4]
    bb5c:	2225      	movs	r2, #37	; 0x25
    bb5e:	5c9a      	ldrb	r2, [r3, r2]
    bb60:	68fb      	ldr	r3, [r7, #12]
    bb62:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    bb64:	687b      	ldr	r3, [r7, #4]
    bb66:	7eda      	ldrb	r2, [r3, #27]
    bb68:	68fb      	ldr	r3, [r7, #12]
    bb6a:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    bb6c:	687b      	ldr	r3, [r7, #4]
    bb6e:	7f1a      	ldrb	r2, [r3, #28]
    bb70:	68fb      	ldr	r3, [r7, #12]
    bb72:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    bb74:	233b      	movs	r3, #59	; 0x3b
    bb76:	18fc      	adds	r4, r7, r3
    bb78:	687a      	ldr	r2, [r7, #4]
    bb7a:	68fb      	ldr	r3, [r7, #12]
    bb7c:	0011      	movs	r1, r2
    bb7e:	0018      	movs	r0, r3
    bb80:	4b5e      	ldr	r3, [pc, #376]	; (bcfc <usart_init+0x258>)
    bb82:	4798      	blx	r3
    bb84:	0003      	movs	r3, r0
    bb86:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    bb88:	233b      	movs	r3, #59	; 0x3b
    bb8a:	18fb      	adds	r3, r7, r3
    bb8c:	781b      	ldrb	r3, [r3, #0]
    bb8e:	2b00      	cmp	r3, #0
    bb90:	d003      	beq.n	bb9a <usart_init+0xf6>
		return status_code;
    bb92:	233b      	movs	r3, #59	; 0x3b
    bb94:	18fb      	adds	r3, r7, r3
    bb96:	781b      	ldrb	r3, [r3, #0]
    bb98:	e09f      	b.n	bcda <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    bb9a:	2320      	movs	r3, #32
    bb9c:	18fb      	adds	r3, r7, r3
    bb9e:	0018      	movs	r0, r3
    bba0:	4b57      	ldr	r3, [pc, #348]	; (bd00 <usart_init+0x25c>)
    bba2:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    bba4:	2320      	movs	r3, #32
    bba6:	18fb      	adds	r3, r7, r3
    bba8:	2200      	movs	r2, #0
    bbaa:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    bbac:	2320      	movs	r3, #32
    bbae:	18fb      	adds	r3, r7, r3
    bbb0:	2200      	movs	r2, #0
    bbb2:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    bbb4:	687b      	ldr	r3, [r7, #4]
    bbb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    bbb8:	2310      	movs	r3, #16
    bbba:	18fb      	adds	r3, r7, r3
    bbbc:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    bbbe:	687b      	ldr	r3, [r7, #4]
    bbc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    bbc2:	2310      	movs	r3, #16
    bbc4:	18fb      	adds	r3, r7, r3
    bbc6:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    bbc8:	687b      	ldr	r3, [r7, #4]
    bbca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
    bbcc:	2310      	movs	r3, #16
    bbce:	18fb      	adds	r3, r7, r3
    bbd0:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    bbd2:	687b      	ldr	r3, [r7, #4]
    bbd4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
    bbd6:	2310      	movs	r3, #16
    bbd8:	18fb      	adds	r3, r7, r3
    bbda:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    bbdc:	2347      	movs	r3, #71	; 0x47
    bbde:	18fb      	adds	r3, r7, r3
    bbe0:	2200      	movs	r2, #0
    bbe2:	701a      	strb	r2, [r3, #0]
    bbe4:	e02c      	b.n	bc40 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    bbe6:	2347      	movs	r3, #71	; 0x47
    bbe8:	18fb      	adds	r3, r7, r3
    bbea:	781a      	ldrb	r2, [r3, #0]
    bbec:	2310      	movs	r3, #16
    bbee:	18fb      	adds	r3, r7, r3
    bbf0:	0092      	lsls	r2, r2, #2
    bbf2:	58d3      	ldr	r3, [r2, r3]
    bbf4:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    bbf6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    bbf8:	2b00      	cmp	r3, #0
    bbfa:	d109      	bne.n	bc10 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    bbfc:	2347      	movs	r3, #71	; 0x47
    bbfe:	18fb      	adds	r3, r7, r3
    bc00:	781a      	ldrb	r2, [r3, #0]
    bc02:	68bb      	ldr	r3, [r7, #8]
    bc04:	0011      	movs	r1, r2
    bc06:	0018      	movs	r0, r3
    bc08:	4b3e      	ldr	r3, [pc, #248]	; (bd04 <usart_init+0x260>)
    bc0a:	4798      	blx	r3
    bc0c:	0003      	movs	r3, r0
    bc0e:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    bc10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    bc12:	3301      	adds	r3, #1
    bc14:	d00d      	beq.n	bc32 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    bc16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    bc18:	b2da      	uxtb	r2, r3
    bc1a:	2320      	movs	r3, #32
    bc1c:	18fb      	adds	r3, r7, r3
    bc1e:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    bc20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    bc22:	0c1b      	lsrs	r3, r3, #16
    bc24:	b2db      	uxtb	r3, r3
    bc26:	2220      	movs	r2, #32
    bc28:	18ba      	adds	r2, r7, r2
    bc2a:	0011      	movs	r1, r2
    bc2c:	0018      	movs	r0, r3
    bc2e:	4b36      	ldr	r3, [pc, #216]	; (bd08 <usart_init+0x264>)
    bc30:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    bc32:	2347      	movs	r3, #71	; 0x47
    bc34:	18fb      	adds	r3, r7, r3
    bc36:	781a      	ldrb	r2, [r3, #0]
    bc38:	2347      	movs	r3, #71	; 0x47
    bc3a:	18fb      	adds	r3, r7, r3
    bc3c:	3201      	adds	r2, #1
    bc3e:	701a      	strb	r2, [r3, #0]
    bc40:	2347      	movs	r3, #71	; 0x47
    bc42:	18fb      	adds	r3, r7, r3
    bc44:	781b      	ldrb	r3, [r3, #0]
    bc46:	2b03      	cmp	r3, #3
    bc48:	d9cd      	bls.n	bbe6 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    bc4a:	2300      	movs	r3, #0
    bc4c:	63fb      	str	r3, [r7, #60]	; 0x3c
    bc4e:	e00a      	b.n	bc66 <usart_init+0x1c2>
		module->callback[i]            = NULL;
    bc50:	68fa      	ldr	r2, [r7, #12]
    bc52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    bc54:	3302      	adds	r3, #2
    bc56:	009b      	lsls	r3, r3, #2
    bc58:	18d3      	adds	r3, r2, r3
    bc5a:	3304      	adds	r3, #4
    bc5c:	2200      	movs	r2, #0
    bc5e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    bc60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    bc62:	3301      	adds	r3, #1
    bc64:	63fb      	str	r3, [r7, #60]	; 0x3c
    bc66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    bc68:	2b05      	cmp	r3, #5
    bc6a:	d9f1      	bls.n	bc50 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    bc6c:	68fb      	ldr	r3, [r7, #12]
    bc6e:	2200      	movs	r2, #0
    bc70:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    bc72:	68fb      	ldr	r3, [r7, #12]
    bc74:	2200      	movs	r2, #0
    bc76:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    bc78:	68fb      	ldr	r3, [r7, #12]
    bc7a:	2200      	movs	r2, #0
    bc7c:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    bc7e:	68fb      	ldr	r3, [r7, #12]
    bc80:	2200      	movs	r2, #0
    bc82:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    bc84:	68fb      	ldr	r3, [r7, #12]
    bc86:	2230      	movs	r2, #48	; 0x30
    bc88:	2100      	movs	r1, #0
    bc8a:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    bc8c:	68fb      	ldr	r3, [r7, #12]
    bc8e:	2231      	movs	r2, #49	; 0x31
    bc90:	2100      	movs	r1, #0
    bc92:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    bc94:	68fb      	ldr	r3, [r7, #12]
    bc96:	2232      	movs	r2, #50	; 0x32
    bc98:	2100      	movs	r1, #0
    bc9a:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    bc9c:	68fb      	ldr	r3, [r7, #12]
    bc9e:	2233      	movs	r2, #51	; 0x33
    bca0:	2100      	movs	r1, #0
    bca2:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    bca4:	68fb      	ldr	r3, [r7, #12]
    bca6:	681b      	ldr	r3, [r3, #0]
    bca8:	2227      	movs	r2, #39	; 0x27
    bcaa:	18bc      	adds	r4, r7, r2
    bcac:	0018      	movs	r0, r3
    bcae:	4b0d      	ldr	r3, [pc, #52]	; (bce4 <usart_init+0x240>)
    bcb0:	4798      	blx	r3
    bcb2:	0003      	movs	r3, r0
    bcb4:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    bcb6:	4a15      	ldr	r2, [pc, #84]	; (bd0c <usart_init+0x268>)
    bcb8:	2327      	movs	r3, #39	; 0x27
    bcba:	18fb      	adds	r3, r7, r3
    bcbc:	781b      	ldrb	r3, [r3, #0]
    bcbe:	0011      	movs	r1, r2
    bcc0:	0018      	movs	r0, r3
    bcc2:	4b13      	ldr	r3, [pc, #76]	; (bd10 <usart_init+0x26c>)
    bcc4:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    bcc6:	2327      	movs	r3, #39	; 0x27
    bcc8:	18fb      	adds	r3, r7, r3
    bcca:	781a      	ldrb	r2, [r3, #0]
    bccc:	4b11      	ldr	r3, [pc, #68]	; (bd14 <usart_init+0x270>)
    bcce:	0092      	lsls	r2, r2, #2
    bcd0:	68f9      	ldr	r1, [r7, #12]
    bcd2:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    bcd4:	233b      	movs	r3, #59	; 0x3b
    bcd6:	18fb      	adds	r3, r7, r3
    bcd8:	781b      	ldrb	r3, [r3, #0]
}
    bcda:	0018      	movs	r0, r3
    bcdc:	46bd      	mov	sp, r7
    bcde:	b013      	add	sp, #76	; 0x4c
    bce0:	bd90      	pop	{r4, r7, pc}
    bce2:	46c0      	nop			; (mov r8, r8)
    bce4:	0000a3fd 	.word	0x0000a3fd
    bce8:	0000b6e1 	.word	0x0000b6e1
    bcec:	0000b6c9 	.word	0x0000b6c9
    bcf0:	0000ce29 	.word	0x0000ce29
    bcf4:	0000ce6d 	.word	0x0000ce6d
    bcf8:	0000a1b5 	.word	0x0000a1b5
    bcfc:	0000b7c9 	.word	0x0000b7c9
    bd00:	0000b73d 	.word	0x0000b73d
    bd04:	0000a241 	.word	0x0000a241
    bd08:	0000d115 	.word	0x0000d115
    bd0c:	0000bead 	.word	0x0000bead
    bd10:	0000a461 	.word	0x0000a461
    bd14:	2000051c 	.word	0x2000051c

0000bd18 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    bd18:	b580      	push	{r7, lr}
    bd1a:	b084      	sub	sp, #16
    bd1c:	af00      	add	r7, sp, #0
    bd1e:	6078      	str	r0, [r7, #4]
    bd20:	000a      	movs	r2, r1
    bd22:	1cbb      	adds	r3, r7, #2
    bd24:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    bd26:	687b      	ldr	r3, [r7, #4]
    bd28:	681b      	ldr	r3, [r3, #0]
    bd2a:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    bd2c:	687b      	ldr	r3, [r7, #4]
    bd2e:	79db      	ldrb	r3, [r3, #7]
    bd30:	2201      	movs	r2, #1
    bd32:	4053      	eors	r3, r2
    bd34:	b2db      	uxtb	r3, r3
    bd36:	2b00      	cmp	r3, #0
    bd38:	d001      	beq.n	bd3e <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    bd3a:	231c      	movs	r3, #28
    bd3c:	e017      	b.n	bd6e <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    bd3e:	687b      	ldr	r3, [r7, #4]
    bd40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    bd42:	b29b      	uxth	r3, r3
    bd44:	2b00      	cmp	r3, #0
    bd46:	d001      	beq.n	bd4c <usart_write_wait+0x34>
		return STATUS_BUSY;
    bd48:	2305      	movs	r3, #5
    bd4a:	e010      	b.n	bd6e <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    bd4c:	687b      	ldr	r3, [r7, #4]
    bd4e:	0018      	movs	r0, r3
    bd50:	4b09      	ldr	r3, [pc, #36]	; (bd78 <usart_write_wait+0x60>)
    bd52:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    bd54:	68fb      	ldr	r3, [r7, #12]
    bd56:	1cba      	adds	r2, r7, #2
    bd58:	8812      	ldrh	r2, [r2, #0]
    bd5a:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    bd5c:	46c0      	nop			; (mov r8, r8)
    bd5e:	68fb      	ldr	r3, [r7, #12]
    bd60:	7e1b      	ldrb	r3, [r3, #24]
    bd62:	b2db      	uxtb	r3, r3
    bd64:	001a      	movs	r2, r3
    bd66:	2302      	movs	r3, #2
    bd68:	4013      	ands	r3, r2
    bd6a:	d0f8      	beq.n	bd5e <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    bd6c:	2300      	movs	r3, #0
}
    bd6e:	0018      	movs	r0, r3
    bd70:	46bd      	mov	sp, r7
    bd72:	b004      	add	sp, #16
    bd74:	bd80      	pop	{r7, pc}
    bd76:	46c0      	nop			; (mov r8, r8)
    bd78:	0000b7a5 	.word	0x0000b7a5

0000bd7c <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    bd7c:	b580      	push	{r7, lr}
    bd7e:	b084      	sub	sp, #16
    bd80:	af00      	add	r7, sp, #0
    bd82:	6078      	str	r0, [r7, #4]
    bd84:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    bd86:	687b      	ldr	r3, [r7, #4]
    bd88:	681b      	ldr	r3, [r3, #0]
    bd8a:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    bd8c:	687b      	ldr	r3, [r7, #4]
    bd8e:	799b      	ldrb	r3, [r3, #6]
    bd90:	2201      	movs	r2, #1
    bd92:	4053      	eors	r3, r2
    bd94:	b2db      	uxtb	r3, r3
    bd96:	2b00      	cmp	r3, #0
    bd98:	d001      	beq.n	bd9e <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
    bd9a:	231c      	movs	r3, #28
    bd9c:	e05e      	b.n	be5c <usart_read_wait+0xe0>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    bd9e:	687b      	ldr	r3, [r7, #4]
    bda0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    bda2:	b29b      	uxth	r3, r3
    bda4:	2b00      	cmp	r3, #0
    bda6:	d001      	beq.n	bdac <usart_read_wait+0x30>
		return STATUS_BUSY;
    bda8:	2305      	movs	r3, #5
    bdaa:	e057      	b.n	be5c <usart_read_wait+0xe0>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    bdac:	68fb      	ldr	r3, [r7, #12]
    bdae:	7e1b      	ldrb	r3, [r3, #24]
    bdb0:	b2db      	uxtb	r3, r3
    bdb2:	001a      	movs	r2, r3
    bdb4:	2304      	movs	r3, #4
    bdb6:	4013      	ands	r3, r2
    bdb8:	d101      	bne.n	bdbe <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
    bdba:	2305      	movs	r3, #5
    bdbc:	e04e      	b.n	be5c <usart_read_wait+0xe0>
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    bdbe:	687b      	ldr	r3, [r7, #4]
    bdc0:	0018      	movs	r0, r3
    bdc2:	4b28      	ldr	r3, [pc, #160]	; (be64 <usart_read_wait+0xe8>)
    bdc4:	4798      	blx	r3

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    bdc6:	68fb      	ldr	r3, [r7, #12]
    bdc8:	8b5b      	ldrh	r3, [r3, #26]
    bdca:	b29b      	uxth	r3, r3
    bdcc:	b2da      	uxtb	r2, r3
    bdce:	230b      	movs	r3, #11
    bdd0:	18fb      	adds	r3, r7, r3
    bdd2:	213f      	movs	r1, #63	; 0x3f
    bdd4:	400a      	ands	r2, r1
    bdd6:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    bdd8:	230b      	movs	r3, #11
    bdda:	18fb      	adds	r3, r7, r3
    bddc:	781b      	ldrb	r3, [r3, #0]
    bdde:	2b00      	cmp	r3, #0
    bde0:	d036      	beq.n	be50 <usart_read_wait+0xd4>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    bde2:	230b      	movs	r3, #11
    bde4:	18fb      	adds	r3, r7, r3
    bde6:	781b      	ldrb	r3, [r3, #0]
    bde8:	2202      	movs	r2, #2
    bdea:	4013      	ands	r3, r2
    bdec:	d004      	beq.n	bdf8 <usart_read_wait+0x7c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    bdee:	68fb      	ldr	r3, [r7, #12]
    bdf0:	2202      	movs	r2, #2
    bdf2:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
    bdf4:	231a      	movs	r3, #26
    bdf6:	e031      	b.n	be5c <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    bdf8:	230b      	movs	r3, #11
    bdfa:	18fb      	adds	r3, r7, r3
    bdfc:	781b      	ldrb	r3, [r3, #0]
    bdfe:	2204      	movs	r2, #4
    be00:	4013      	ands	r3, r2
    be02:	d004      	beq.n	be0e <usart_read_wait+0x92>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    be04:	68fb      	ldr	r3, [r7, #12]
    be06:	2204      	movs	r2, #4
    be08:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
    be0a:	231e      	movs	r3, #30
    be0c:	e026      	b.n	be5c <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    be0e:	230b      	movs	r3, #11
    be10:	18fb      	adds	r3, r7, r3
    be12:	781b      	ldrb	r3, [r3, #0]
    be14:	2201      	movs	r2, #1
    be16:	4013      	ands	r3, r2
    be18:	d004      	beq.n	be24 <usart_read_wait+0xa8>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    be1a:	68fb      	ldr	r3, [r7, #12]
    be1c:	2201      	movs	r2, #1
    be1e:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
    be20:	2313      	movs	r3, #19
    be22:	e01b      	b.n	be5c <usart_read_wait+0xe0>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    be24:	230b      	movs	r3, #11
    be26:	18fb      	adds	r3, r7, r3
    be28:	781b      	ldrb	r3, [r3, #0]
    be2a:	2210      	movs	r2, #16
    be2c:	4013      	ands	r3, r2
    be2e:	d004      	beq.n	be3a <usart_read_wait+0xbe>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    be30:	68fb      	ldr	r3, [r7, #12]
    be32:	2210      	movs	r2, #16
    be34:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
    be36:	2342      	movs	r3, #66	; 0x42
    be38:	e010      	b.n	be5c <usart_read_wait+0xe0>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    be3a:	230b      	movs	r3, #11
    be3c:	18fb      	adds	r3, r7, r3
    be3e:	781b      	ldrb	r3, [r3, #0]
    be40:	2220      	movs	r2, #32
    be42:	4013      	ands	r3, r2
    be44:	d004      	beq.n	be50 <usart_read_wait+0xd4>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    be46:	68fb      	ldr	r3, [r7, #12]
    be48:	2220      	movs	r2, #32
    be4a:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
    be4c:	2341      	movs	r3, #65	; 0x41
    be4e:	e005      	b.n	be5c <usart_read_wait+0xe0>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    be50:	68fb      	ldr	r3, [r7, #12]
    be52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    be54:	b29a      	uxth	r2, r3
    be56:	683b      	ldr	r3, [r7, #0]
    be58:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    be5a:	2300      	movs	r3, #0
}
    be5c:	0018      	movs	r0, r3
    be5e:	46bd      	mov	sp, r7
    be60:	b004      	add	sp, #16
    be62:	bd80      	pop	{r7, pc}
    be64:	0000b7a5 	.word	0x0000b7a5

0000be68 <usart_is_syncing>:
{
    be68:	b580      	push	{r7, lr}
    be6a:	b084      	sub	sp, #16
    be6c:	af00      	add	r7, sp, #0
    be6e:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    be70:	687b      	ldr	r3, [r7, #4]
    be72:	681b      	ldr	r3, [r3, #0]
    be74:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    be76:	68fb      	ldr	r3, [r7, #12]
    be78:	69db      	ldr	r3, [r3, #28]
    be7a:	1e5a      	subs	r2, r3, #1
    be7c:	4193      	sbcs	r3, r2
    be7e:	b2db      	uxtb	r3, r3
}
    be80:	0018      	movs	r0, r3
    be82:	46bd      	mov	sp, r7
    be84:	b004      	add	sp, #16
    be86:	bd80      	pop	{r7, pc}

0000be88 <_usart_wait_for_sync>:
{
    be88:	b580      	push	{r7, lr}
    be8a:	b082      	sub	sp, #8
    be8c:	af00      	add	r7, sp, #0
    be8e:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    be90:	46c0      	nop			; (mov r8, r8)
    be92:	687b      	ldr	r3, [r7, #4]
    be94:	0018      	movs	r0, r3
    be96:	4b04      	ldr	r3, [pc, #16]	; (bea8 <_usart_wait_for_sync+0x20>)
    be98:	4798      	blx	r3
    be9a:	1e03      	subs	r3, r0, #0
    be9c:	d1f9      	bne.n	be92 <_usart_wait_for_sync+0xa>
}
    be9e:	46c0      	nop			; (mov r8, r8)
    bea0:	46bd      	mov	sp, r7
    bea2:	b002      	add	sp, #8
    bea4:	bd80      	pop	{r7, pc}
    bea6:	46c0      	nop			; (mov r8, r8)
    bea8:	0000be69 	.word	0x0000be69

0000beac <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    beac:	b580      	push	{r7, lr}
    beae:	b088      	sub	sp, #32
    beb0:	af00      	add	r7, sp, #0
    beb2:	0002      	movs	r2, r0
    beb4:	1dfb      	adds	r3, r7, #7
    beb6:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    beb8:	1dfb      	adds	r3, r7, #7
    beba:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    bebc:	4ba3      	ldr	r3, [pc, #652]	; (c14c <_usart_interrupt_handler+0x2a0>)
    bebe:	0092      	lsls	r2, r2, #2
    bec0:	58d3      	ldr	r3, [r2, r3]
    bec2:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    bec4:	69bb      	ldr	r3, [r7, #24]
    bec6:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    bec8:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    beca:	69bb      	ldr	r3, [r7, #24]
    becc:	0018      	movs	r0, r3
    bece:	4ba0      	ldr	r3, [pc, #640]	; (c150 <_usart_interrupt_handler+0x2a4>)
    bed0:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    bed2:	697b      	ldr	r3, [r7, #20]
    bed4:	7e1b      	ldrb	r3, [r3, #24]
    bed6:	b2da      	uxtb	r2, r3
    bed8:	2312      	movs	r3, #18
    beda:	18fb      	adds	r3, r7, r3
    bedc:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    bede:	697b      	ldr	r3, [r7, #20]
    bee0:	7d9b      	ldrb	r3, [r3, #22]
    bee2:	b2db      	uxtb	r3, r3
    bee4:	b29a      	uxth	r2, r3
    bee6:	2312      	movs	r3, #18
    bee8:	18fb      	adds	r3, r7, r3
    beea:	2112      	movs	r1, #18
    beec:	1879      	adds	r1, r7, r1
    beee:	8809      	ldrh	r1, [r1, #0]
    bef0:	400a      	ands	r2, r1
    bef2:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    bef4:	69bb      	ldr	r3, [r7, #24]
    bef6:	2230      	movs	r2, #48	; 0x30
    bef8:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    befa:	69ba      	ldr	r2, [r7, #24]
    befc:	2131      	movs	r1, #49	; 0x31
    befe:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    bf00:	4013      	ands	r3, r2
    bf02:	b2da      	uxtb	r2, r3
    bf04:	2310      	movs	r3, #16
    bf06:	18fb      	adds	r3, r7, r3
    bf08:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    bf0a:	2312      	movs	r3, #18
    bf0c:	18fb      	adds	r3, r7, r3
    bf0e:	881b      	ldrh	r3, [r3, #0]
    bf10:	2201      	movs	r2, #1
    bf12:	4013      	ands	r3, r2
    bf14:	d044      	beq.n	bfa0 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    bf16:	69bb      	ldr	r3, [r7, #24]
    bf18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    bf1a:	b29b      	uxth	r3, r3
    bf1c:	2b00      	cmp	r3, #0
    bf1e:	d03c      	beq.n	bf9a <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    bf20:	69bb      	ldr	r3, [r7, #24]
    bf22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    bf24:	781b      	ldrb	r3, [r3, #0]
    bf26:	b2da      	uxtb	r2, r3
    bf28:	231c      	movs	r3, #28
    bf2a:	18fb      	adds	r3, r7, r3
    bf2c:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    bf2e:	69bb      	ldr	r3, [r7, #24]
    bf30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    bf32:	1c5a      	adds	r2, r3, #1
    bf34:	69bb      	ldr	r3, [r7, #24]
    bf36:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    bf38:	69bb      	ldr	r3, [r7, #24]
    bf3a:	795b      	ldrb	r3, [r3, #5]
    bf3c:	2b01      	cmp	r3, #1
    bf3e:	d113      	bne.n	bf68 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    bf40:	69bb      	ldr	r3, [r7, #24]
    bf42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    bf44:	781b      	ldrb	r3, [r3, #0]
    bf46:	b2db      	uxtb	r3, r3
    bf48:	021b      	lsls	r3, r3, #8
    bf4a:	b21a      	sxth	r2, r3
    bf4c:	231c      	movs	r3, #28
    bf4e:	18fb      	adds	r3, r7, r3
    bf50:	2100      	movs	r1, #0
    bf52:	5e5b      	ldrsh	r3, [r3, r1]
    bf54:	4313      	orrs	r3, r2
    bf56:	b21a      	sxth	r2, r3
    bf58:	231c      	movs	r3, #28
    bf5a:	18fb      	adds	r3, r7, r3
    bf5c:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    bf5e:	69bb      	ldr	r3, [r7, #24]
    bf60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    bf62:	1c5a      	adds	r2, r3, #1
    bf64:	69bb      	ldr	r3, [r7, #24]
    bf66:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    bf68:	231c      	movs	r3, #28
    bf6a:	18fb      	adds	r3, r7, r3
    bf6c:	881b      	ldrh	r3, [r3, #0]
    bf6e:	05db      	lsls	r3, r3, #23
    bf70:	0ddb      	lsrs	r3, r3, #23
    bf72:	b29a      	uxth	r2, r3
    bf74:	697b      	ldr	r3, [r7, #20]
    bf76:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    bf78:	69bb      	ldr	r3, [r7, #24]
    bf7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    bf7c:	b29b      	uxth	r3, r3
    bf7e:	3b01      	subs	r3, #1
    bf80:	b29b      	uxth	r3, r3
    bf82:	69ba      	ldr	r2, [r7, #24]
    bf84:	1c19      	adds	r1, r3, #0
    bf86:	85d1      	strh	r1, [r2, #46]	; 0x2e
    bf88:	2b00      	cmp	r3, #0
    bf8a:	d109      	bne.n	bfa0 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    bf8c:	697b      	ldr	r3, [r7, #20]
    bf8e:	2201      	movs	r2, #1
    bf90:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    bf92:	697b      	ldr	r3, [r7, #20]
    bf94:	2202      	movs	r2, #2
    bf96:	759a      	strb	r2, [r3, #22]
    bf98:	e002      	b.n	bfa0 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    bf9a:	697b      	ldr	r3, [r7, #20]
    bf9c:	2201      	movs	r2, #1
    bf9e:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    bfa0:	2312      	movs	r3, #18
    bfa2:	18fb      	adds	r3, r7, r3
    bfa4:	881b      	ldrh	r3, [r3, #0]
    bfa6:	2202      	movs	r2, #2
    bfa8:	4013      	ands	r3, r2
    bfaa:	d011      	beq.n	bfd0 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    bfac:	697b      	ldr	r3, [r7, #20]
    bfae:	2202      	movs	r2, #2
    bfb0:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    bfb2:	69bb      	ldr	r3, [r7, #24]
    bfb4:	2233      	movs	r2, #51	; 0x33
    bfb6:	2100      	movs	r1, #0
    bfb8:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    bfba:	2310      	movs	r3, #16
    bfbc:	18fb      	adds	r3, r7, r3
    bfbe:	881b      	ldrh	r3, [r3, #0]
    bfc0:	2201      	movs	r2, #1
    bfc2:	4013      	ands	r3, r2
    bfc4:	d004      	beq.n	bfd0 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    bfc6:	69bb      	ldr	r3, [r7, #24]
    bfc8:	68db      	ldr	r3, [r3, #12]
    bfca:	69ba      	ldr	r2, [r7, #24]
    bfcc:	0010      	movs	r0, r2
    bfce:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    bfd0:	2312      	movs	r3, #18
    bfd2:	18fb      	adds	r3, r7, r3
    bfd4:	881b      	ldrh	r3, [r3, #0]
    bfd6:	2204      	movs	r2, #4
    bfd8:	4013      	ands	r3, r2
    bfda:	d100      	bne.n	bfde <_usart_interrupt_handler+0x132>
    bfdc:	e0bd      	b.n	c15a <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    bfde:	69bb      	ldr	r3, [r7, #24]
    bfe0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    bfe2:	b29b      	uxth	r3, r3
    bfe4:	2b00      	cmp	r3, #0
    bfe6:	d100      	bne.n	bfea <_usart_interrupt_handler+0x13e>
    bfe8:	e0b4      	b.n	c154 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    bfea:	697b      	ldr	r3, [r7, #20]
    bfec:	8b5b      	ldrh	r3, [r3, #26]
    bfee:	b29b      	uxth	r3, r3
    bff0:	b2da      	uxtb	r2, r3
    bff2:	231f      	movs	r3, #31
    bff4:	18fb      	adds	r3, r7, r3
    bff6:	213f      	movs	r1, #63	; 0x3f
    bff8:	400a      	ands	r2, r1
    bffa:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    bffc:	231f      	movs	r3, #31
    bffe:	18fb      	adds	r3, r7, r3
    c000:	781b      	ldrb	r3, [r3, #0]
    c002:	2208      	movs	r2, #8
    c004:	4013      	ands	r3, r2
    c006:	d007      	beq.n	c018 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    c008:	231f      	movs	r3, #31
    c00a:	18fb      	adds	r3, r7, r3
    c00c:	221f      	movs	r2, #31
    c00e:	18ba      	adds	r2, r7, r2
    c010:	7812      	ldrb	r2, [r2, #0]
    c012:	2108      	movs	r1, #8
    c014:	438a      	bics	r2, r1
    c016:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    c018:	231f      	movs	r3, #31
    c01a:	18fb      	adds	r3, r7, r3
    c01c:	781b      	ldrb	r3, [r3, #0]
    c01e:	2b00      	cmp	r3, #0
    c020:	d050      	beq.n	c0c4 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    c022:	231f      	movs	r3, #31
    c024:	18fb      	adds	r3, r7, r3
    c026:	781b      	ldrb	r3, [r3, #0]
    c028:	2202      	movs	r2, #2
    c02a:	4013      	ands	r3, r2
    c02c:	d007      	beq.n	c03e <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    c02e:	69bb      	ldr	r3, [r7, #24]
    c030:	2232      	movs	r2, #50	; 0x32
    c032:	211a      	movs	r1, #26
    c034:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    c036:	697b      	ldr	r3, [r7, #20]
    c038:	2202      	movs	r2, #2
    c03a:	835a      	strh	r2, [r3, #26]
    c03c:	e036      	b.n	c0ac <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    c03e:	231f      	movs	r3, #31
    c040:	18fb      	adds	r3, r7, r3
    c042:	781b      	ldrb	r3, [r3, #0]
    c044:	2204      	movs	r2, #4
    c046:	4013      	ands	r3, r2
    c048:	d007      	beq.n	c05a <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    c04a:	69bb      	ldr	r3, [r7, #24]
    c04c:	2232      	movs	r2, #50	; 0x32
    c04e:	211e      	movs	r1, #30
    c050:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    c052:	697b      	ldr	r3, [r7, #20]
    c054:	2204      	movs	r2, #4
    c056:	835a      	strh	r2, [r3, #26]
    c058:	e028      	b.n	c0ac <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    c05a:	231f      	movs	r3, #31
    c05c:	18fb      	adds	r3, r7, r3
    c05e:	781b      	ldrb	r3, [r3, #0]
    c060:	2201      	movs	r2, #1
    c062:	4013      	ands	r3, r2
    c064:	d007      	beq.n	c076 <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    c066:	69bb      	ldr	r3, [r7, #24]
    c068:	2232      	movs	r2, #50	; 0x32
    c06a:	2113      	movs	r1, #19
    c06c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    c06e:	697b      	ldr	r3, [r7, #20]
    c070:	2201      	movs	r2, #1
    c072:	835a      	strh	r2, [r3, #26]
    c074:	e01a      	b.n	c0ac <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    c076:	231f      	movs	r3, #31
    c078:	18fb      	adds	r3, r7, r3
    c07a:	781b      	ldrb	r3, [r3, #0]
    c07c:	2210      	movs	r2, #16
    c07e:	4013      	ands	r3, r2
    c080:	d007      	beq.n	c092 <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    c082:	69bb      	ldr	r3, [r7, #24]
    c084:	2232      	movs	r2, #50	; 0x32
    c086:	2142      	movs	r1, #66	; 0x42
    c088:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    c08a:	697b      	ldr	r3, [r7, #20]
    c08c:	2210      	movs	r2, #16
    c08e:	835a      	strh	r2, [r3, #26]
    c090:	e00c      	b.n	c0ac <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    c092:	231f      	movs	r3, #31
    c094:	18fb      	adds	r3, r7, r3
    c096:	781b      	ldrb	r3, [r3, #0]
    c098:	2220      	movs	r2, #32
    c09a:	4013      	ands	r3, r2
    c09c:	d006      	beq.n	c0ac <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    c09e:	69bb      	ldr	r3, [r7, #24]
    c0a0:	2232      	movs	r2, #50	; 0x32
    c0a2:	2141      	movs	r1, #65	; 0x41
    c0a4:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    c0a6:	697b      	ldr	r3, [r7, #20]
    c0a8:	2220      	movs	r2, #32
    c0aa:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    c0ac:	2310      	movs	r3, #16
    c0ae:	18fb      	adds	r3, r7, r3
    c0b0:	881b      	ldrh	r3, [r3, #0]
    c0b2:	2204      	movs	r2, #4
    c0b4:	4013      	ands	r3, r2
				if (callback_status
    c0b6:	d050      	beq.n	c15a <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    c0b8:	69bb      	ldr	r3, [r7, #24]
    c0ba:	695b      	ldr	r3, [r3, #20]
    c0bc:	69ba      	ldr	r2, [r7, #24]
    c0be:	0010      	movs	r0, r2
    c0c0:	4798      	blx	r3
    c0c2:	e04a      	b.n	c15a <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    c0c4:	697b      	ldr	r3, [r7, #20]
    c0c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    c0c8:	b29a      	uxth	r2, r3
    c0ca:	230e      	movs	r3, #14
    c0cc:	18fb      	adds	r3, r7, r3
    c0ce:	05d2      	lsls	r2, r2, #23
    c0d0:	0dd2      	lsrs	r2, r2, #23
    c0d2:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    c0d4:	69bb      	ldr	r3, [r7, #24]
    c0d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c0d8:	220e      	movs	r2, #14
    c0da:	18ba      	adds	r2, r7, r2
    c0dc:	8812      	ldrh	r2, [r2, #0]
    c0de:	b2d2      	uxtb	r2, r2
    c0e0:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    c0e2:	69bb      	ldr	r3, [r7, #24]
    c0e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c0e6:	1c5a      	adds	r2, r3, #1
    c0e8:	69bb      	ldr	r3, [r7, #24]
    c0ea:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    c0ec:	69bb      	ldr	r3, [r7, #24]
    c0ee:	795b      	ldrb	r3, [r3, #5]
    c0f0:	2b01      	cmp	r3, #1
    c0f2:	d10d      	bne.n	c110 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    c0f4:	69bb      	ldr	r3, [r7, #24]
    c0f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c0f8:	220e      	movs	r2, #14
    c0fa:	18ba      	adds	r2, r7, r2
    c0fc:	8812      	ldrh	r2, [r2, #0]
    c0fe:	0a12      	lsrs	r2, r2, #8
    c100:	b292      	uxth	r2, r2
    c102:	b2d2      	uxtb	r2, r2
    c104:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    c106:	69bb      	ldr	r3, [r7, #24]
    c108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c10a:	1c5a      	adds	r2, r3, #1
    c10c:	69bb      	ldr	r3, [r7, #24]
    c10e:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    c110:	69bb      	ldr	r3, [r7, #24]
    c112:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    c114:	b29b      	uxth	r3, r3
    c116:	3b01      	subs	r3, #1
    c118:	b29b      	uxth	r3, r3
    c11a:	69ba      	ldr	r2, [r7, #24]
    c11c:	1c19      	adds	r1, r3, #0
    c11e:	8591      	strh	r1, [r2, #44]	; 0x2c
    c120:	2b00      	cmp	r3, #0
    c122:	d11a      	bne.n	c15a <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    c124:	697b      	ldr	r3, [r7, #20]
    c126:	2204      	movs	r2, #4
    c128:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    c12a:	69bb      	ldr	r3, [r7, #24]
    c12c:	2232      	movs	r2, #50	; 0x32
    c12e:	2100      	movs	r1, #0
    c130:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    c132:	2310      	movs	r3, #16
    c134:	18fb      	adds	r3, r7, r3
    c136:	881b      	ldrh	r3, [r3, #0]
    c138:	2202      	movs	r2, #2
    c13a:	4013      	ands	r3, r2
					if (callback_status
    c13c:	d00d      	beq.n	c15a <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    c13e:	69bb      	ldr	r3, [r7, #24]
    c140:	691b      	ldr	r3, [r3, #16]
    c142:	69ba      	ldr	r2, [r7, #24]
    c144:	0010      	movs	r0, r2
    c146:	4798      	blx	r3
    c148:	e007      	b.n	c15a <_usart_interrupt_handler+0x2ae>
    c14a:	46c0      	nop			; (mov r8, r8)
    c14c:	2000051c 	.word	0x2000051c
    c150:	0000be89 	.word	0x0000be89
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    c154:	697b      	ldr	r3, [r7, #20]
    c156:	2204      	movs	r2, #4
    c158:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    c15a:	2312      	movs	r3, #18
    c15c:	18fb      	adds	r3, r7, r3
    c15e:	881b      	ldrh	r3, [r3, #0]
    c160:	2210      	movs	r2, #16
    c162:	4013      	ands	r3, r2
    c164:	d010      	beq.n	c188 <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    c166:	697b      	ldr	r3, [r7, #20]
    c168:	2210      	movs	r2, #16
    c16a:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    c16c:	697b      	ldr	r3, [r7, #20]
    c16e:	2210      	movs	r2, #16
    c170:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    c172:	2310      	movs	r3, #16
    c174:	18fb      	adds	r3, r7, r3
    c176:	881b      	ldrh	r3, [r3, #0]
    c178:	2210      	movs	r2, #16
    c17a:	4013      	ands	r3, r2
    c17c:	d004      	beq.n	c188 <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    c17e:	69bb      	ldr	r3, [r7, #24]
    c180:	69db      	ldr	r3, [r3, #28]
    c182:	69ba      	ldr	r2, [r7, #24]
    c184:	0010      	movs	r0, r2
    c186:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    c188:	2312      	movs	r3, #18
    c18a:	18fb      	adds	r3, r7, r3
    c18c:	881b      	ldrh	r3, [r3, #0]
    c18e:	2220      	movs	r2, #32
    c190:	4013      	ands	r3, r2
    c192:	d010      	beq.n	c1b6 <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    c194:	697b      	ldr	r3, [r7, #20]
    c196:	2220      	movs	r2, #32
    c198:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    c19a:	697b      	ldr	r3, [r7, #20]
    c19c:	2220      	movs	r2, #32
    c19e:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    c1a0:	2310      	movs	r3, #16
    c1a2:	18fb      	adds	r3, r7, r3
    c1a4:	881b      	ldrh	r3, [r3, #0]
    c1a6:	2208      	movs	r2, #8
    c1a8:	4013      	ands	r3, r2
    c1aa:	d004      	beq.n	c1b6 <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    c1ac:	69bb      	ldr	r3, [r7, #24]
    c1ae:	699b      	ldr	r3, [r3, #24]
    c1b0:	69ba      	ldr	r2, [r7, #24]
    c1b2:	0010      	movs	r0, r2
    c1b4:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    c1b6:	2312      	movs	r3, #18
    c1b8:	18fb      	adds	r3, r7, r3
    c1ba:	881b      	ldrh	r3, [r3, #0]
    c1bc:	2208      	movs	r2, #8
    c1be:	4013      	ands	r3, r2
    c1c0:	d010      	beq.n	c1e4 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    c1c2:	697b      	ldr	r3, [r7, #20]
    c1c4:	2208      	movs	r2, #8
    c1c6:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    c1c8:	697b      	ldr	r3, [r7, #20]
    c1ca:	2208      	movs	r2, #8
    c1cc:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    c1ce:	2310      	movs	r3, #16
    c1d0:	18fb      	adds	r3, r7, r3
    c1d2:	881b      	ldrh	r3, [r3, #0]
    c1d4:	2220      	movs	r2, #32
    c1d6:	4013      	ands	r3, r2
    c1d8:	d004      	beq.n	c1e4 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    c1da:	69bb      	ldr	r3, [r7, #24]
    c1dc:	6a1b      	ldr	r3, [r3, #32]
    c1de:	69ba      	ldr	r2, [r7, #24]
    c1e0:	0010      	movs	r0, r2
    c1e2:	4798      	blx	r3
		}
	}
#endif
}
    c1e4:	46c0      	nop			; (mov r8, r8)
    c1e6:	46bd      	mov	sp, r7
    c1e8:	b008      	add	sp, #32
    c1ea:	bd80      	pop	{r7, pc}

0000c1ec <system_gclk_gen_get_config_defaults>:
{
    c1ec:	b580      	push	{r7, lr}
    c1ee:	b082      	sub	sp, #8
    c1f0:	af00      	add	r7, sp, #0
    c1f2:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    c1f4:	687b      	ldr	r3, [r7, #4]
    c1f6:	2201      	movs	r2, #1
    c1f8:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    c1fa:	687b      	ldr	r3, [r7, #4]
    c1fc:	2200      	movs	r2, #0
    c1fe:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    c200:	687b      	ldr	r3, [r7, #4]
    c202:	2206      	movs	r2, #6
    c204:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    c206:	687b      	ldr	r3, [r7, #4]
    c208:	2200      	movs	r2, #0
    c20a:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    c20c:	687b      	ldr	r3, [r7, #4]
    c20e:	2200      	movs	r2, #0
    c210:	725a      	strb	r2, [r3, #9]
}
    c212:	46c0      	nop			; (mov r8, r8)
    c214:	46bd      	mov	sp, r7
    c216:	b002      	add	sp, #8
    c218:	bd80      	pop	{r7, pc}

0000c21a <system_gclk_chan_get_config_defaults>:
{
    c21a:	b580      	push	{r7, lr}
    c21c:	b082      	sub	sp, #8
    c21e:	af00      	add	r7, sp, #0
    c220:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    c222:	687b      	ldr	r3, [r7, #4]
    c224:	2200      	movs	r2, #0
    c226:	701a      	strb	r2, [r3, #0]
}
    c228:	46c0      	nop			; (mov r8, r8)
    c22a:	46bd      	mov	sp, r7
    c22c:	b002      	add	sp, #8
    c22e:	bd80      	pop	{r7, pc}

0000c230 <system_clock_source_xosc32k_get_config_defaults>:
{
    c230:	b580      	push	{r7, lr}
    c232:	b082      	sub	sp, #8
    c234:	af00      	add	r7, sp, #0
    c236:	6078      	str	r0, [r7, #4]
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    c238:	687b      	ldr	r3, [r7, #4]
    c23a:	2200      	movs	r2, #0
    c23c:	701a      	strb	r2, [r3, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
    c23e:	687b      	ldr	r3, [r7, #4]
    c240:	2204      	movs	r2, #4
    c242:	705a      	strb	r2, [r3, #1]
	config->auto_gain_control   = false;
    c244:	687b      	ldr	r3, [r7, #4]
    c246:	2200      	movs	r2, #0
    c248:	709a      	strb	r2, [r3, #2]
	config->frequency           = 32768UL;
    c24a:	687b      	ldr	r3, [r7, #4]
    c24c:	2280      	movs	r2, #128	; 0x80
    c24e:	0212      	lsls	r2, r2, #8
    c250:	609a      	str	r2, [r3, #8]
	config->enable_1khz_output  = false;
    c252:	687b      	ldr	r3, [r7, #4]
    c254:	2200      	movs	r2, #0
    c256:	70da      	strb	r2, [r3, #3]
	config->enable_32khz_output = true;
    c258:	687b      	ldr	r3, [r7, #4]
    c25a:	2201      	movs	r2, #1
    c25c:	711a      	strb	r2, [r3, #4]
	config->run_in_standby      = false;
    c25e:	687b      	ldr	r3, [r7, #4]
    c260:	2200      	movs	r2, #0
    c262:	731a      	strb	r2, [r3, #12]
	config->on_demand           = true;
    c264:	687b      	ldr	r3, [r7, #4]
    c266:	2201      	movs	r2, #1
    c268:	735a      	strb	r2, [r3, #13]
	config->write_once          = false;
    c26a:	687b      	ldr	r3, [r7, #4]
    c26c:	2200      	movs	r2, #0
    c26e:	739a      	strb	r2, [r3, #14]
}
    c270:	46c0      	nop			; (mov r8, r8)
    c272:	46bd      	mov	sp, r7
    c274:	b002      	add	sp, #8
    c276:	bd80      	pop	{r7, pc}

0000c278 <system_clock_source_osc8m_get_config_defaults>:
{
    c278:	b580      	push	{r7, lr}
    c27a:	b082      	sub	sp, #8
    c27c:	af00      	add	r7, sp, #0
    c27e:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    c280:	687b      	ldr	r3, [r7, #4]
    c282:	2203      	movs	r2, #3
    c284:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    c286:	687b      	ldr	r3, [r7, #4]
    c288:	2200      	movs	r2, #0
    c28a:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    c28c:	687b      	ldr	r3, [r7, #4]
    c28e:	2201      	movs	r2, #1
    c290:	709a      	strb	r2, [r3, #2]
}
    c292:	46c0      	nop			; (mov r8, r8)
    c294:	46bd      	mov	sp, r7
    c296:	b002      	add	sp, #8
    c298:	bd80      	pop	{r7, pc}

0000c29a <system_clock_source_dfll_get_config_defaults>:
{
    c29a:	b580      	push	{r7, lr}
    c29c:	b082      	sub	sp, #8
    c29e:	af00      	add	r7, sp, #0
    c2a0:	6078      	str	r0, [r7, #4]
	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    c2a2:	687b      	ldr	r3, [r7, #4]
    c2a4:	2200      	movs	r2, #0
    c2a6:	701a      	strb	r2, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    c2a8:	687b      	ldr	r3, [r7, #4]
    c2aa:	2200      	movs	r2, #0
    c2ac:	805a      	strh	r2, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    c2ae:	687b      	ldr	r3, [r7, #4]
    c2b0:	2200      	movs	r2, #0
    c2b2:	809a      	strh	r2, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    c2b4:	687b      	ldr	r3, [r7, #4]
    c2b6:	2200      	movs	r2, #0
    c2b8:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    c2ba:	687b      	ldr	r3, [r7, #4]
    c2bc:	2200      	movs	r2, #0
    c2be:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;
    c2c0:	687b      	ldr	r3, [r7, #4]
    c2c2:	2201      	movs	r2, #1
    c2c4:	705a      	strb	r2, [r3, #1]
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    c2c6:	687b      	ldr	r3, [r7, #4]
    c2c8:	2207      	movs	r2, #7
    c2ca:	721a      	strb	r2, [r3, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    c2cc:	687b      	ldr	r3, [r7, #4]
    c2ce:	223f      	movs	r2, #63	; 0x3f
    c2d0:	815a      	strh	r2, [r3, #10]
	config->coarse_max_step = 1;
    c2d2:	687b      	ldr	r3, [r7, #4]
    c2d4:	2201      	movs	r2, #1
    c2d6:	731a      	strb	r2, [r3, #12]
	config->fine_max_step   = 1;
    c2d8:	687b      	ldr	r3, [r7, #4]
    c2da:	2201      	movs	r2, #1
    c2dc:	81da      	strh	r2, [r3, #14]
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    c2de:	687b      	ldr	r3, [r7, #4]
    c2e0:	2206      	movs	r2, #6
    c2e2:	821a      	strh	r2, [r3, #16]
}
    c2e4:	46c0      	nop			; (mov r8, r8)
    c2e6:	46bd      	mov	sp, r7
    c2e8:	b002      	add	sp, #8
    c2ea:	bd80      	pop	{r7, pc}

0000c2ec <system_cpu_clock_set_divider>:
{
    c2ec:	b580      	push	{r7, lr}
    c2ee:	b082      	sub	sp, #8
    c2f0:	af00      	add	r7, sp, #0
    c2f2:	0002      	movs	r2, r0
    c2f4:	1dfb      	adds	r3, r7, #7
    c2f6:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    c2f8:	4a03      	ldr	r2, [pc, #12]	; (c308 <system_cpu_clock_set_divider+0x1c>)
    c2fa:	1dfb      	adds	r3, r7, #7
    c2fc:	781b      	ldrb	r3, [r3, #0]
    c2fe:	7213      	strb	r3, [r2, #8]
}
    c300:	46c0      	nop			; (mov r8, r8)
    c302:	46bd      	mov	sp, r7
    c304:	b002      	add	sp, #8
    c306:	bd80      	pop	{r7, pc}
    c308:	40000400 	.word	0x40000400

0000c30c <system_apb_clock_set_divider>:
{
    c30c:	b580      	push	{r7, lr}
    c30e:	b082      	sub	sp, #8
    c310:	af00      	add	r7, sp, #0
    c312:	0002      	movs	r2, r0
    c314:	1dfb      	adds	r3, r7, #7
    c316:	701a      	strb	r2, [r3, #0]
    c318:	1dbb      	adds	r3, r7, #6
    c31a:	1c0a      	adds	r2, r1, #0
    c31c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    c31e:	1dfb      	adds	r3, r7, #7
    c320:	781b      	ldrb	r3, [r3, #0]
    c322:	2b01      	cmp	r3, #1
    c324:	d008      	beq.n	c338 <system_apb_clock_set_divider+0x2c>
    c326:	2b02      	cmp	r3, #2
    c328:	d00b      	beq.n	c342 <system_apb_clock_set_divider+0x36>
    c32a:	2b00      	cmp	r3, #0
    c32c:	d10e      	bne.n	c34c <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    c32e:	4a0b      	ldr	r2, [pc, #44]	; (c35c <system_apb_clock_set_divider+0x50>)
    c330:	1dbb      	adds	r3, r7, #6
    c332:	781b      	ldrb	r3, [r3, #0]
    c334:	7253      	strb	r3, [r2, #9]
			break;
    c336:	e00b      	b.n	c350 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    c338:	4a08      	ldr	r2, [pc, #32]	; (c35c <system_apb_clock_set_divider+0x50>)
    c33a:	1dbb      	adds	r3, r7, #6
    c33c:	781b      	ldrb	r3, [r3, #0]
    c33e:	7293      	strb	r3, [r2, #10]
			break;
    c340:	e006      	b.n	c350 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    c342:	4a06      	ldr	r2, [pc, #24]	; (c35c <system_apb_clock_set_divider+0x50>)
    c344:	1dbb      	adds	r3, r7, #6
    c346:	781b      	ldrb	r3, [r3, #0]
    c348:	72d3      	strb	r3, [r2, #11]
			break;
    c34a:	e001      	b.n	c350 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    c34c:	2317      	movs	r3, #23
    c34e:	e000      	b.n	c352 <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    c350:	2300      	movs	r3, #0
}
    c352:	0018      	movs	r0, r3
    c354:	46bd      	mov	sp, r7
    c356:	b002      	add	sp, #8
    c358:	bd80      	pop	{r7, pc}
    c35a:	46c0      	nop			; (mov r8, r8)
    c35c:	40000400 	.word	0x40000400

0000c360 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    c360:	b580      	push	{r7, lr}
    c362:	b082      	sub	sp, #8
    c364:	af00      	add	r7, sp, #0
    c366:	0002      	movs	r2, r0
    c368:	1dfb      	adds	r3, r7, #7
    c36a:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    c36c:	4a08      	ldr	r2, [pc, #32]	; (c390 <system_flash_set_waitstates+0x30>)
    c36e:	1dfb      	adds	r3, r7, #7
    c370:	781b      	ldrb	r3, [r3, #0]
    c372:	210f      	movs	r1, #15
    c374:	400b      	ands	r3, r1
    c376:	b2d9      	uxtb	r1, r3
    c378:	6853      	ldr	r3, [r2, #4]
    c37a:	200f      	movs	r0, #15
    c37c:	4001      	ands	r1, r0
    c37e:	0049      	lsls	r1, r1, #1
    c380:	201e      	movs	r0, #30
    c382:	4383      	bics	r3, r0
    c384:	430b      	orrs	r3, r1
    c386:	6053      	str	r3, [r2, #4]
}
    c388:	46c0      	nop			; (mov r8, r8)
    c38a:	46bd      	mov	sp, r7
    c38c:	b002      	add	sp, #8
    c38e:	bd80      	pop	{r7, pc}
    c390:	41004000 	.word	0x41004000

0000c394 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    c394:	b580      	push	{r7, lr}
    c396:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    c398:	46c0      	nop			; (mov r8, r8)
    c39a:	4b04      	ldr	r3, [pc, #16]	; (c3ac <_system_dfll_wait_for_sync+0x18>)
    c39c:	68db      	ldr	r3, [r3, #12]
    c39e:	2210      	movs	r2, #16
    c3a0:	4013      	ands	r3, r2
    c3a2:	d0fa      	beq.n	c39a <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    c3a4:	46c0      	nop			; (mov r8, r8)
    c3a6:	46bd      	mov	sp, r7
    c3a8:	bd80      	pop	{r7, pc}
    c3aa:	46c0      	nop			; (mov r8, r8)
    c3ac:	40000800 	.word	0x40000800

0000c3b0 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    c3b0:	b580      	push	{r7, lr}
    c3b2:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    c3b4:	4b0c      	ldr	r3, [pc, #48]	; (c3e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    c3b6:	2202      	movs	r2, #2
    c3b8:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    c3ba:	4b0c      	ldr	r3, [pc, #48]	; (c3ec <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    c3bc:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    c3be:	4a0a      	ldr	r2, [pc, #40]	; (c3e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    c3c0:	4b0b      	ldr	r3, [pc, #44]	; (c3f0 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    c3c2:	689b      	ldr	r3, [r3, #8]
    c3c4:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    c3c6:	4a08      	ldr	r2, [pc, #32]	; (c3e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    c3c8:	4b09      	ldr	r3, [pc, #36]	; (c3f0 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    c3ca:	685b      	ldr	r3, [r3, #4]
    c3cc:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    c3ce:	4b06      	ldr	r3, [pc, #24]	; (c3e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    c3d0:	2200      	movs	r2, #0
    c3d2:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    c3d4:	4b05      	ldr	r3, [pc, #20]	; (c3ec <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    c3d6:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    c3d8:	4a03      	ldr	r2, [pc, #12]	; (c3e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    c3da:	4b05      	ldr	r3, [pc, #20]	; (c3f0 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    c3dc:	681b      	ldr	r3, [r3, #0]
    c3de:	b29b      	uxth	r3, r3
    c3e0:	8493      	strh	r3, [r2, #36]	; 0x24
}
    c3e2:	46c0      	nop			; (mov r8, r8)
    c3e4:	46bd      	mov	sp, r7
    c3e6:	bd80      	pop	{r7, pc}
    c3e8:	40000800 	.word	0x40000800
    c3ec:	0000c395 	.word	0x0000c395
    c3f0:	2000026c 	.word	0x2000026c

0000c3f4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    c3f4:	b580      	push	{r7, lr}
    c3f6:	b082      	sub	sp, #8
    c3f8:	af00      	add	r7, sp, #0
    c3fa:	0002      	movs	r2, r0
    c3fc:	1dfb      	adds	r3, r7, #7
    c3fe:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    c400:	1dfb      	adds	r3, r7, #7
    c402:	781b      	ldrb	r3, [r3, #0]
    c404:	2b08      	cmp	r3, #8
    c406:	d840      	bhi.n	c48a <system_clock_source_get_hz+0x96>
    c408:	009a      	lsls	r2, r3, #2
    c40a:	4b22      	ldr	r3, [pc, #136]	; (c494 <system_clock_source_get_hz+0xa0>)
    c40c:	18d3      	adds	r3, r2, r3
    c40e:	681b      	ldr	r3, [r3, #0]
    c410:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    c412:	4b21      	ldr	r3, [pc, #132]	; (c498 <system_clock_source_get_hz+0xa4>)
    c414:	691b      	ldr	r3, [r3, #16]
    c416:	e039      	b.n	c48c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    c418:	4b20      	ldr	r3, [pc, #128]	; (c49c <system_clock_source_get_hz+0xa8>)
    c41a:	6a1b      	ldr	r3, [r3, #32]
    c41c:	059b      	lsls	r3, r3, #22
    c41e:	0f9b      	lsrs	r3, r3, #30
    c420:	b2db      	uxtb	r3, r3
    c422:	001a      	movs	r2, r3
    c424:	4b1e      	ldr	r3, [pc, #120]	; (c4a0 <system_clock_source_get_hz+0xac>)
    c426:	40d3      	lsrs	r3, r2
    c428:	e030      	b.n	c48c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    c42a:	2380      	movs	r3, #128	; 0x80
    c42c:	021b      	lsls	r3, r3, #8
    c42e:	e02d      	b.n	c48c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    c430:	2380      	movs	r3, #128	; 0x80
    c432:	021b      	lsls	r3, r3, #8
    c434:	e02a      	b.n	c48c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    c436:	4b18      	ldr	r3, [pc, #96]	; (c498 <system_clock_source_get_hz+0xa4>)
    c438:	695b      	ldr	r3, [r3, #20]
    c43a:	e027      	b.n	c48c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    c43c:	4b16      	ldr	r3, [pc, #88]	; (c498 <system_clock_source_get_hz+0xa4>)
    c43e:	681b      	ldr	r3, [r3, #0]
    c440:	2202      	movs	r2, #2
    c442:	4013      	ands	r3, r2
    c444:	d101      	bne.n	c44a <system_clock_source_get_hz+0x56>
			return 0;
    c446:	2300      	movs	r3, #0
    c448:	e020      	b.n	c48c <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    c44a:	4b16      	ldr	r3, [pc, #88]	; (c4a4 <system_clock_source_get_hz+0xb0>)
    c44c:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    c44e:	4b12      	ldr	r3, [pc, #72]	; (c498 <system_clock_source_get_hz+0xa4>)
    c450:	681b      	ldr	r3, [r3, #0]
    c452:	2204      	movs	r2, #4
    c454:	4013      	ands	r3, r2
    c456:	d009      	beq.n	c46c <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    c458:	2000      	movs	r0, #0
    c45a:	4b13      	ldr	r3, [pc, #76]	; (c4a8 <system_clock_source_get_hz+0xb4>)
    c45c:	4798      	blx	r3
    c45e:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    c460:	4b0d      	ldr	r3, [pc, #52]	; (c498 <system_clock_source_get_hz+0xa4>)
    c462:	689b      	ldr	r3, [r3, #8]
    c464:	041b      	lsls	r3, r3, #16
    c466:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    c468:	4353      	muls	r3, r2
    c46a:	e00f      	b.n	c48c <system_clock_source_get_hz+0x98>
		}

		return 48000000UL;
    c46c:	4b0f      	ldr	r3, [pc, #60]	; (c4ac <system_clock_source_get_hz+0xb8>)
    c46e:	e00d      	b.n	c48c <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    c470:	4a0a      	ldr	r2, [pc, #40]	; (c49c <system_clock_source_get_hz+0xa8>)
    c472:	2350      	movs	r3, #80	; 0x50
    c474:	5cd3      	ldrb	r3, [r2, r3]
    c476:	b2db      	uxtb	r3, r3
    c478:	001a      	movs	r2, r3
    c47a:	2304      	movs	r3, #4
    c47c:	4013      	ands	r3, r2
    c47e:	d101      	bne.n	c484 <system_clock_source_get_hz+0x90>
			return 0;
    c480:	2300      	movs	r3, #0
    c482:	e003      	b.n	c48c <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    c484:	4b04      	ldr	r3, [pc, #16]	; (c498 <system_clock_source_get_hz+0xa4>)
    c486:	68db      	ldr	r3, [r3, #12]
    c488:	e000      	b.n	c48c <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    c48a:	2300      	movs	r3, #0
	}
}
    c48c:	0018      	movs	r0, r3
    c48e:	46bd      	mov	sp, r7
    c490:	b002      	add	sp, #8
    c492:	bd80      	pop	{r7, pc}
    c494:	0001117c 	.word	0x0001117c
    c498:	2000026c 	.word	0x2000026c
    c49c:	40000800 	.word	0x40000800
    c4a0:	007a1200 	.word	0x007a1200
    c4a4:	0000c395 	.word	0x0000c395
    c4a8:	0000cf4d 	.word	0x0000cf4d
    c4ac:	02dc6c00 	.word	0x02dc6c00

0000c4b0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    c4b0:	b580      	push	{r7, lr}
    c4b2:	b084      	sub	sp, #16
    c4b4:	af00      	add	r7, sp, #0
    c4b6:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    c4b8:	4b1a      	ldr	r3, [pc, #104]	; (c524 <system_clock_source_osc8m_set_config+0x74>)
    c4ba:	6a1b      	ldr	r3, [r3, #32]
    c4bc:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    c4be:	687b      	ldr	r3, [r7, #4]
    c4c0:	781b      	ldrb	r3, [r3, #0]
    c4c2:	1c1a      	adds	r2, r3, #0
    c4c4:	2303      	movs	r3, #3
    c4c6:	4013      	ands	r3, r2
    c4c8:	b2da      	uxtb	r2, r3
    c4ca:	230d      	movs	r3, #13
    c4cc:	18fb      	adds	r3, r7, r3
    c4ce:	2103      	movs	r1, #3
    c4d0:	400a      	ands	r2, r1
    c4d2:	0010      	movs	r0, r2
    c4d4:	781a      	ldrb	r2, [r3, #0]
    c4d6:	2103      	movs	r1, #3
    c4d8:	438a      	bics	r2, r1
    c4da:	1c11      	adds	r1, r2, #0
    c4dc:	1c02      	adds	r2, r0, #0
    c4de:	430a      	orrs	r2, r1
    c4e0:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    c4e2:	687b      	ldr	r3, [r7, #4]
    c4e4:	789a      	ldrb	r2, [r3, #2]
    c4e6:	230c      	movs	r3, #12
    c4e8:	18fb      	adds	r3, r7, r3
    c4ea:	01d0      	lsls	r0, r2, #7
    c4ec:	781a      	ldrb	r2, [r3, #0]
    c4ee:	217f      	movs	r1, #127	; 0x7f
    c4f0:	400a      	ands	r2, r1
    c4f2:	1c11      	adds	r1, r2, #0
    c4f4:	1c02      	adds	r2, r0, #0
    c4f6:	430a      	orrs	r2, r1
    c4f8:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    c4fa:	687b      	ldr	r3, [r7, #4]
    c4fc:	785a      	ldrb	r2, [r3, #1]
    c4fe:	230c      	movs	r3, #12
    c500:	18fb      	adds	r3, r7, r3
    c502:	2101      	movs	r1, #1
    c504:	400a      	ands	r2, r1
    c506:	0190      	lsls	r0, r2, #6
    c508:	781a      	ldrb	r2, [r3, #0]
    c50a:	2140      	movs	r1, #64	; 0x40
    c50c:	438a      	bics	r2, r1
    c50e:	1c11      	adds	r1, r2, #0
    c510:	1c02      	adds	r2, r0, #0
    c512:	430a      	orrs	r2, r1
    c514:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    c516:	4b03      	ldr	r3, [pc, #12]	; (c524 <system_clock_source_osc8m_set_config+0x74>)
    c518:	68fa      	ldr	r2, [r7, #12]
    c51a:	621a      	str	r2, [r3, #32]
}
    c51c:	46c0      	nop			; (mov r8, r8)
    c51e:	46bd      	mov	sp, r7
    c520:	b004      	add	sp, #16
    c522:	bd80      	pop	{r7, pc}
    c524:	40000800 	.word	0x40000800

0000c528 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    c528:	b580      	push	{r7, lr}
    c52a:	b084      	sub	sp, #16
    c52c:	af00      	add	r7, sp, #0
    c52e:	6078      	str	r0, [r7, #4]
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    c530:	4a43      	ldr	r2, [pc, #268]	; (c640 <system_clock_source_xosc32k_set_config+0x118>)
    c532:	230c      	movs	r3, #12
    c534:	18fb      	adds	r3, r7, r3
    c536:	8a92      	ldrh	r2, [r2, #20]
    c538:	801a      	strh	r2, [r3, #0]

	temp.bit.STARTUP = config->startup_time;
    c53a:	687b      	ldr	r3, [r7, #4]
    c53c:	785b      	ldrb	r3, [r3, #1]
    c53e:	1c1a      	adds	r2, r3, #0
    c540:	2307      	movs	r3, #7
    c542:	4013      	ands	r3, r2
    c544:	b2da      	uxtb	r2, r3
    c546:	230c      	movs	r3, #12
    c548:	18fb      	adds	r3, r7, r3
    c54a:	2107      	movs	r1, #7
    c54c:	400a      	ands	r2, r1
    c54e:	0010      	movs	r0, r2
    c550:	785a      	ldrb	r2, [r3, #1]
    c552:	2107      	movs	r1, #7
    c554:	438a      	bics	r2, r1
    c556:	1c11      	adds	r1, r2, #0
    c558:	1c02      	adds	r2, r0, #0
    c55a:	430a      	orrs	r2, r1
    c55c:	705a      	strb	r2, [r3, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    c55e:	687b      	ldr	r3, [r7, #4]
    c560:	781b      	ldrb	r3, [r3, #0]
    c562:	2b00      	cmp	r3, #0
    c564:	d106      	bne.n	c574 <system_clock_source_xosc32k_set_config+0x4c>
		temp.bit.XTALEN = 1;
    c566:	230c      	movs	r3, #12
    c568:	18fb      	adds	r3, r7, r3
    c56a:	781a      	ldrb	r2, [r3, #0]
    c56c:	2104      	movs	r1, #4
    c56e:	430a      	orrs	r2, r1
    c570:	701a      	strb	r2, [r3, #0]
    c572:	e005      	b.n	c580 <system_clock_source_xosc32k_set_config+0x58>
	} else {
		temp.bit.XTALEN = 0;
    c574:	230c      	movs	r3, #12
    c576:	18fb      	adds	r3, r7, r3
    c578:	781a      	ldrb	r2, [r3, #0]
    c57a:	2104      	movs	r1, #4
    c57c:	438a      	bics	r2, r1
    c57e:	701a      	strb	r2, [r3, #0]
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    c580:	687b      	ldr	r3, [r7, #4]
    c582:	789a      	ldrb	r2, [r3, #2]
    c584:	230c      	movs	r3, #12
    c586:	18fb      	adds	r3, r7, r3
    c588:	2101      	movs	r1, #1
    c58a:	400a      	ands	r2, r1
    c58c:	0150      	lsls	r0, r2, #5
    c58e:	781a      	ldrb	r2, [r3, #0]
    c590:	2120      	movs	r1, #32
    c592:	438a      	bics	r2, r1
    c594:	1c11      	adds	r1, r2, #0
    c596:	1c02      	adds	r2, r0, #0
    c598:	430a      	orrs	r2, r1
    c59a:	701a      	strb	r2, [r3, #0]
	temp.bit.EN1K = config->enable_1khz_output;
    c59c:	687b      	ldr	r3, [r7, #4]
    c59e:	78da      	ldrb	r2, [r3, #3]
    c5a0:	230c      	movs	r3, #12
    c5a2:	18fb      	adds	r3, r7, r3
    c5a4:	2101      	movs	r1, #1
    c5a6:	400a      	ands	r2, r1
    c5a8:	0110      	lsls	r0, r2, #4
    c5aa:	781a      	ldrb	r2, [r3, #0]
    c5ac:	2110      	movs	r1, #16
    c5ae:	438a      	bics	r2, r1
    c5b0:	1c11      	adds	r1, r2, #0
    c5b2:	1c02      	adds	r2, r0, #0
    c5b4:	430a      	orrs	r2, r1
    c5b6:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K = config->enable_32khz_output;
    c5b8:	687b      	ldr	r3, [r7, #4]
    c5ba:	791a      	ldrb	r2, [r3, #4]
    c5bc:	230c      	movs	r3, #12
    c5be:	18fb      	adds	r3, r7, r3
    c5c0:	2101      	movs	r1, #1
    c5c2:	400a      	ands	r2, r1
    c5c4:	00d0      	lsls	r0, r2, #3
    c5c6:	781a      	ldrb	r2, [r3, #0]
    c5c8:	2108      	movs	r1, #8
    c5ca:	438a      	bics	r2, r1
    c5cc:	1c11      	adds	r1, r2, #0
    c5ce:	1c02      	adds	r2, r0, #0
    c5d0:	430a      	orrs	r2, r1
    c5d2:	701a      	strb	r2, [r3, #0]

	temp.bit.ONDEMAND = config->on_demand;
    c5d4:	687b      	ldr	r3, [r7, #4]
    c5d6:	7b5a      	ldrb	r2, [r3, #13]
    c5d8:	230c      	movs	r3, #12
    c5da:	18fb      	adds	r3, r7, r3
    c5dc:	01d0      	lsls	r0, r2, #7
    c5de:	781a      	ldrb	r2, [r3, #0]
    c5e0:	217f      	movs	r1, #127	; 0x7f
    c5e2:	400a      	ands	r2, r1
    c5e4:	1c11      	adds	r1, r2, #0
    c5e6:	1c02      	adds	r2, r0, #0
    c5e8:	430a      	orrs	r2, r1
    c5ea:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    c5ec:	687b      	ldr	r3, [r7, #4]
    c5ee:	7b1a      	ldrb	r2, [r3, #12]
    c5f0:	230c      	movs	r3, #12
    c5f2:	18fb      	adds	r3, r7, r3
    c5f4:	2101      	movs	r1, #1
    c5f6:	400a      	ands	r2, r1
    c5f8:	0190      	lsls	r0, r2, #6
    c5fa:	781a      	ldrb	r2, [r3, #0]
    c5fc:	2140      	movs	r1, #64	; 0x40
    c5fe:	438a      	bics	r2, r1
    c600:	1c11      	adds	r1, r2, #0
    c602:	1c02      	adds	r2, r0, #0
    c604:	430a      	orrs	r2, r1
    c606:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    c608:	687b      	ldr	r3, [r7, #4]
    c60a:	7b9a      	ldrb	r2, [r3, #14]
    c60c:	230c      	movs	r3, #12
    c60e:	18fb      	adds	r3, r7, r3
    c610:	2101      	movs	r1, #1
    c612:	400a      	ands	r2, r1
    c614:	0110      	lsls	r0, r2, #4
    c616:	785a      	ldrb	r2, [r3, #1]
    c618:	2110      	movs	r1, #16
    c61a:	438a      	bics	r2, r1
    c61c:	1c11      	adds	r1, r2, #0
    c61e:	1c02      	adds	r2, r0, #0
    c620:	430a      	orrs	r2, r1
    c622:	705a      	strb	r2, [r3, #1]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    c624:	687b      	ldr	r3, [r7, #4]
    c626:	689a      	ldr	r2, [r3, #8]
    c628:	4b06      	ldr	r3, [pc, #24]	; (c644 <system_clock_source_xosc32k_set_config+0x11c>)
    c62a:	615a      	str	r2, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    c62c:	4a04      	ldr	r2, [pc, #16]	; (c640 <system_clock_source_xosc32k_set_config+0x118>)
    c62e:	230c      	movs	r3, #12
    c630:	18fb      	adds	r3, r7, r3
    c632:	881b      	ldrh	r3, [r3, #0]
    c634:	8293      	strh	r3, [r2, #20]
}
    c636:	46c0      	nop			; (mov r8, r8)
    c638:	46bd      	mov	sp, r7
    c63a:	b004      	add	sp, #16
    c63c:	bd80      	pop	{r7, pc}
    c63e:	46c0      	nop			; (mov r8, r8)
    c640:	40000800 	.word	0x40000800
    c644:	2000026c 	.word	0x2000026c

0000c648 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    c648:	b580      	push	{r7, lr}
    c64a:	b082      	sub	sp, #8
    c64c:	af00      	add	r7, sp, #0
    c64e:	6078      	str	r0, [r7, #4]
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    c650:	687b      	ldr	r3, [r7, #4]
    c652:	7a1b      	ldrb	r3, [r3, #8]
    c654:	029b      	lsls	r3, r3, #10
    c656:	041b      	lsls	r3, r3, #16
    c658:	0c1a      	lsrs	r2, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    c65a:	687b      	ldr	r3, [r7, #4]
    c65c:	895b      	ldrh	r3, [r3, #10]
    c65e:	059b      	lsls	r3, r3, #22
    c660:	0d9b      	lsrs	r3, r3, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    c662:	431a      	orrs	r2, r3
	_system_clock_inst.dfll.val =
    c664:	4b2a      	ldr	r3, [pc, #168]	; (c710 <system_clock_source_dfll_set_config+0xc8>)
    c666:	605a      	str	r2, [r3, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    c668:	687b      	ldr	r3, [r7, #4]
    c66a:	799a      	ldrb	r2, [r3, #6]
			(uint32_t)config->stable_tracking |
    c66c:	687b      	ldr	r3, [r7, #4]
    c66e:	79db      	ldrb	r3, [r3, #7]
			(uint32_t)config->wakeup_lock     |
    c670:	4313      	orrs	r3, r2
    c672:	b2db      	uxtb	r3, r3
    c674:	001a      	movs	r2, r3
			(uint32_t)config->quick_lock      |
    c676:	687b      	ldr	r3, [r7, #4]
    c678:	885b      	ldrh	r3, [r3, #2]
			(uint32_t)config->stable_tracking |
    c67a:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
    c67c:	687a      	ldr	r2, [r7, #4]
    c67e:	8892      	ldrh	r2, [r2, #4]
			(uint32_t)config->quick_lock      |
    c680:	431a      	orrs	r2, r3
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    c682:	687b      	ldr	r3, [r7, #4]
    c684:	785b      	ldrb	r3, [r3, #1]
    c686:	01db      	lsls	r3, r3, #7
			(uint32_t)config->chill_cycle     |
    c688:	431a      	orrs	r2, r3
	_system_clock_inst.dfll.control =
    c68a:	4b21      	ldr	r3, [pc, #132]	; (c710 <system_clock_source_dfll_set_config+0xc8>)
    c68c:	601a      	str	r2, [r3, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    c68e:	687b      	ldr	r3, [r7, #4]
    c690:	781b      	ldrb	r3, [r3, #0]
    c692:	2b04      	cmp	r3, #4
    c694:	d116      	bne.n	c6c4 <system_clock_source_dfll_set_config+0x7c>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    c696:	687b      	ldr	r3, [r7, #4]
    c698:	7b1b      	ldrb	r3, [r3, #12]
    c69a:	069b      	lsls	r3, r3, #26
    c69c:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    c69e:	687b      	ldr	r3, [r7, #4]
    c6a0:	89db      	ldrh	r3, [r3, #14]
    c6a2:	041b      	lsls	r3, r3, #16
    c6a4:	0019      	movs	r1, r3
    c6a6:	4b1b      	ldr	r3, [pc, #108]	; (c714 <system_clock_source_dfll_set_config+0xcc>)
    c6a8:	400b      	ands	r3, r1
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    c6aa:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    c6ac:	687a      	ldr	r2, [r7, #4]
    c6ae:	8a12      	ldrh	r2, [r2, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    c6b0:	431a      	orrs	r2, r3
		_system_clock_inst.dfll.mul =
    c6b2:	4b17      	ldr	r3, [pc, #92]	; (c710 <system_clock_source_dfll_set_config+0xc8>)
    c6b4:	609a      	str	r2, [r3, #8]

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    c6b6:	4b16      	ldr	r3, [pc, #88]	; (c710 <system_clock_source_dfll_set_config+0xc8>)
    c6b8:	681b      	ldr	r3, [r3, #0]
    c6ba:	687a      	ldr	r2, [r7, #4]
    c6bc:	7812      	ldrb	r2, [r2, #0]
    c6be:	431a      	orrs	r2, r3
    c6c0:	4b13      	ldr	r3, [pc, #76]	; (c710 <system_clock_source_dfll_set_config+0xc8>)
    c6c2:	601a      	str	r2, [r3, #0]
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    c6c4:	687b      	ldr	r3, [r7, #4]
    c6c6:	781b      	ldrb	r3, [r3, #0]
    c6c8:	2b20      	cmp	r3, #32
    c6ca:	d11c      	bne.n	c706 <system_clock_source_dfll_set_config+0xbe>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    c6cc:	687b      	ldr	r3, [r7, #4]
    c6ce:	7b1b      	ldrb	r3, [r3, #12]
    c6d0:	069b      	lsls	r3, r3, #26
    c6d2:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    c6d4:	687b      	ldr	r3, [r7, #4]
    c6d6:	89db      	ldrh	r3, [r3, #14]
    c6d8:	041b      	lsls	r3, r3, #16
    c6da:	0019      	movs	r1, r3
    c6dc:	4b0d      	ldr	r3, [pc, #52]	; (c714 <system_clock_source_dfll_set_config+0xcc>)
    c6de:	400b      	ands	r3, r1
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    c6e0:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    c6e2:	687a      	ldr	r2, [r7, #4]
    c6e4:	8a12      	ldrh	r2, [r2, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    c6e6:	431a      	orrs	r2, r3
		_system_clock_inst.dfll.mul =
    c6e8:	4b09      	ldr	r3, [pc, #36]	; (c710 <system_clock_source_dfll_set_config+0xc8>)
    c6ea:	609a      	str	r2, [r3, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    c6ec:	4b08      	ldr	r3, [pc, #32]	; (c710 <system_clock_source_dfll_set_config+0xc8>)
    c6ee:	681b      	ldr	r3, [r3, #0]
    c6f0:	687a      	ldr	r2, [r7, #4]
    c6f2:	7812      	ldrb	r2, [r2, #0]
    c6f4:	2104      	movs	r1, #4
    c6f6:	430a      	orrs	r2, r1
    c6f8:	b2d2      	uxtb	r2, r2
    c6fa:	4313      	orrs	r3, r2
    c6fc:	2280      	movs	r2, #128	; 0x80
    c6fe:	00d2      	lsls	r2, r2, #3
    c700:	431a      	orrs	r2, r3
    c702:	4b03      	ldr	r3, [pc, #12]	; (c710 <system_clock_source_dfll_set_config+0xc8>)
    c704:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    c706:	46c0      	nop			; (mov r8, r8)
    c708:	46bd      	mov	sp, r7
    c70a:	b002      	add	sp, #8
    c70c:	bd80      	pop	{r7, pc}
    c70e:	46c0      	nop			; (mov r8, r8)
    c710:	2000026c 	.word	0x2000026c
    c714:	03ff0000 	.word	0x03ff0000

0000c718 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    c718:	b580      	push	{r7, lr}
    c71a:	b082      	sub	sp, #8
    c71c:	af00      	add	r7, sp, #0
    c71e:	0002      	movs	r2, r0
    c720:	1dfb      	adds	r3, r7, #7
    c722:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    c724:	1dfb      	adds	r3, r7, #7
    c726:	781b      	ldrb	r3, [r3, #0]
    c728:	2b08      	cmp	r3, #8
    c72a:	d83b      	bhi.n	c7a4 <system_clock_source_enable+0x8c>
    c72c:	009a      	lsls	r2, r3, #2
    c72e:	4b21      	ldr	r3, [pc, #132]	; (c7b4 <system_clock_source_enable+0x9c>)
    c730:	18d3      	adds	r3, r2, r3
    c732:	681b      	ldr	r3, [r3, #0]
    c734:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    c736:	4b20      	ldr	r3, [pc, #128]	; (c7b8 <system_clock_source_enable+0xa0>)
    c738:	4a1f      	ldr	r2, [pc, #124]	; (c7b8 <system_clock_source_enable+0xa0>)
    c73a:	6a12      	ldr	r2, [r2, #32]
    c73c:	2102      	movs	r1, #2
    c73e:	430a      	orrs	r2, r1
    c740:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    c742:	2300      	movs	r3, #0
    c744:	e031      	b.n	c7aa <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    c746:	4b1c      	ldr	r3, [pc, #112]	; (c7b8 <system_clock_source_enable+0xa0>)
    c748:	4a1b      	ldr	r2, [pc, #108]	; (c7b8 <system_clock_source_enable+0xa0>)
    c74a:	6992      	ldr	r2, [r2, #24]
    c74c:	2102      	movs	r1, #2
    c74e:	430a      	orrs	r2, r1
    c750:	619a      	str	r2, [r3, #24]
		break;
    c752:	e029      	b.n	c7a8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    c754:	4a18      	ldr	r2, [pc, #96]	; (c7b8 <system_clock_source_enable+0xa0>)
    c756:	4b18      	ldr	r3, [pc, #96]	; (c7b8 <system_clock_source_enable+0xa0>)
    c758:	8a1b      	ldrh	r3, [r3, #16]
    c75a:	b29b      	uxth	r3, r3
    c75c:	2102      	movs	r1, #2
    c75e:	430b      	orrs	r3, r1
    c760:	b29b      	uxth	r3, r3
    c762:	8213      	strh	r3, [r2, #16]
		break;
    c764:	e020      	b.n	c7a8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    c766:	4a14      	ldr	r2, [pc, #80]	; (c7b8 <system_clock_source_enable+0xa0>)
    c768:	4b13      	ldr	r3, [pc, #76]	; (c7b8 <system_clock_source_enable+0xa0>)
    c76a:	8a9b      	ldrh	r3, [r3, #20]
    c76c:	b29b      	uxth	r3, r3
    c76e:	2102      	movs	r1, #2
    c770:	430b      	orrs	r3, r1
    c772:	b29b      	uxth	r3, r3
    c774:	8293      	strh	r3, [r2, #20]
		break;
    c776:	e017      	b.n	c7a8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    c778:	4b10      	ldr	r3, [pc, #64]	; (c7bc <system_clock_source_enable+0xa4>)
    c77a:	681b      	ldr	r3, [r3, #0]
    c77c:	2202      	movs	r2, #2
    c77e:	431a      	orrs	r2, r3
    c780:	4b0e      	ldr	r3, [pc, #56]	; (c7bc <system_clock_source_enable+0xa4>)
    c782:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    c784:	4b0e      	ldr	r3, [pc, #56]	; (c7c0 <system_clock_source_enable+0xa8>)
    c786:	4798      	blx	r3
		break;
    c788:	e00e      	b.n	c7a8 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    c78a:	4a0b      	ldr	r2, [pc, #44]	; (c7b8 <system_clock_source_enable+0xa0>)
    c78c:	490a      	ldr	r1, [pc, #40]	; (c7b8 <system_clock_source_enable+0xa0>)
    c78e:	2344      	movs	r3, #68	; 0x44
    c790:	5ccb      	ldrb	r3, [r1, r3]
    c792:	b2db      	uxtb	r3, r3
    c794:	2102      	movs	r1, #2
    c796:	430b      	orrs	r3, r1
    c798:	b2d9      	uxtb	r1, r3
    c79a:	2344      	movs	r3, #68	; 0x44
    c79c:	54d1      	strb	r1, [r2, r3]
		break;
    c79e:	e003      	b.n	c7a8 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    c7a0:	2300      	movs	r3, #0
    c7a2:	e002      	b.n	c7aa <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    c7a4:	2317      	movs	r3, #23
    c7a6:	e000      	b.n	c7aa <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    c7a8:	2300      	movs	r3, #0
}
    c7aa:	0018      	movs	r0, r3
    c7ac:	46bd      	mov	sp, r7
    c7ae:	b002      	add	sp, #8
    c7b0:	bd80      	pop	{r7, pc}
    c7b2:	46c0      	nop			; (mov r8, r8)
    c7b4:	000111a0 	.word	0x000111a0
    c7b8:	40000800 	.word	0x40000800
    c7bc:	2000026c 	.word	0x2000026c
    c7c0:	0000c3b1 	.word	0x0000c3b1

0000c7c4 <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
    c7c4:	b580      	push	{r7, lr}
    c7c6:	b084      	sub	sp, #16
    c7c8:	af00      	add	r7, sp, #0
    c7ca:	0002      	movs	r2, r0
    c7cc:	1dfb      	adds	r3, r7, #7
    c7ce:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
    c7d0:	2300      	movs	r3, #0
    c7d2:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
    c7d4:	1dfb      	adds	r3, r7, #7
    c7d6:	781b      	ldrb	r3, [r3, #0]
    c7d8:	2b08      	cmp	r3, #8
    c7da:	d821      	bhi.n	c820 <system_clock_source_is_ready+0x5c>
    c7dc:	009a      	lsls	r2, r3, #2
    c7de:	4b18      	ldr	r3, [pc, #96]	; (c840 <system_clock_source_is_ready+0x7c>)
    c7e0:	18d3      	adds	r3, r2, r3
    c7e2:	681b      	ldr	r3, [r3, #0]
    c7e4:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
    c7e6:	2308      	movs	r3, #8
    c7e8:	60fb      	str	r3, [r7, #12]
		break;
    c7ea:	e01b      	b.n	c824 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
    c7ec:	2304      	movs	r3, #4
    c7ee:	60fb      	str	r3, [r7, #12]
		break;
    c7f0:	e018      	b.n	c824 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
    c7f2:	2301      	movs	r3, #1
    c7f4:	60fb      	str	r3, [r7, #12]
		break;
    c7f6:	e015      	b.n	c824 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
    c7f8:	2302      	movs	r3, #2
    c7fa:	60fb      	str	r3, [r7, #12]
		break;
    c7fc:	e012      	b.n	c824 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
    c7fe:	23d0      	movs	r3, #208	; 0xd0
    c800:	60fb      	str	r3, [r7, #12]
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
		}
		break;
    c802:	e00f      	b.n	c824 <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
    c804:	4a0f      	ldr	r2, [pc, #60]	; (c844 <system_clock_source_is_ready+0x80>)
    c806:	2350      	movs	r3, #80	; 0x50
    c808:	5cd3      	ldrb	r3, [r2, r3]
    c80a:	b2db      	uxtb	r3, r3
    c80c:	001a      	movs	r2, r3
    c80e:	2303      	movs	r3, #3
    c810:	4013      	ands	r3, r2
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK)) ==
    c812:	3b03      	subs	r3, #3
    c814:	425a      	negs	r2, r3
    c816:	4153      	adcs	r3, r2
    c818:	b2db      	uxtb	r3, r3
    c81a:	e00c      	b.n	c836 <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
    c81c:	2301      	movs	r3, #1
    c81e:	e00a      	b.n	c836 <system_clock_source_is_ready+0x72>

	default:
		return false;
    c820:	2300      	movs	r3, #0
    c822:	e008      	b.n	c836 <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    c824:	4b07      	ldr	r3, [pc, #28]	; (c844 <system_clock_source_is_ready+0x80>)
    c826:	68db      	ldr	r3, [r3, #12]
    c828:	68fa      	ldr	r2, [r7, #12]
    c82a:	401a      	ands	r2, r3
    c82c:	68fb      	ldr	r3, [r7, #12]
    c82e:	1ad3      	subs	r3, r2, r3
    c830:	425a      	negs	r2, r3
    c832:	4153      	adcs	r3, r2
    c834:	b2db      	uxtb	r3, r3
}
    c836:	0018      	movs	r0, r3
    c838:	46bd      	mov	sp, r7
    c83a:	b004      	add	sp, #16
    c83c:	bd80      	pop	{r7, pc}
    c83e:	46c0      	nop			; (mov r8, r8)
    c840:	000111c4 	.word	0x000111c4
    c844:	40000800 	.word	0x40000800

0000c848 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    c848:	b580      	push	{r7, lr}
    c84a:	b082      	sub	sp, #8
    c84c:	af00      	add	r7, sp, #0
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    c84e:	003b      	movs	r3, r7
    c850:	2202      	movs	r2, #2
    c852:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    c854:	2300      	movs	r3, #0
    c856:	607b      	str	r3, [r7, #4]
    c858:	e009      	b.n	c86e <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    c85a:	687b      	ldr	r3, [r7, #4]
    c85c:	b2db      	uxtb	r3, r3
    c85e:	003a      	movs	r2, r7
    c860:	0011      	movs	r1, r2
    c862:	0018      	movs	r0, r3
    c864:	4b05      	ldr	r3, [pc, #20]	; (c87c <_switch_peripheral_gclk+0x34>)
    c866:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    c868:	687b      	ldr	r3, [r7, #4]
    c86a:	3301      	adds	r3, #1
    c86c:	607b      	str	r3, [r7, #4]
    c86e:	687b      	ldr	r3, [r7, #4]
    c870:	2b24      	cmp	r3, #36	; 0x24
    c872:	d9f2      	bls.n	c85a <_switch_peripheral_gclk+0x12>
	}
}
    c874:	46c0      	nop			; (mov r8, r8)
    c876:	46bd      	mov	sp, r7
    c878:	b002      	add	sp, #8
    c87a:	bd80      	pop	{r7, pc}
    c87c:	0000ce29 	.word	0x0000ce29

0000c880 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    c880:	b580      	push	{r7, lr}
    c882:	b0aa      	sub	sp, #168	; 0xa8
    c884:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    c886:	4b87      	ldr	r3, [pc, #540]	; (caa4 <system_clock_init+0x224>)
    c888:	22c2      	movs	r2, #194	; 0xc2
    c88a:	00d2      	lsls	r2, r2, #3
    c88c:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    c88e:	2002      	movs	r0, #2
    c890:	4b85      	ldr	r3, [pc, #532]	; (caa8 <system_clock_init+0x228>)
    c892:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    c894:	4b85      	ldr	r3, [pc, #532]	; (caac <system_clock_init+0x22c>)
    c896:	4798      	blx	r3


	/* XOSC32K */
#if CONF_CLOCK_XOSC32K_ENABLE == true
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);
    c898:	2394      	movs	r3, #148	; 0x94
    c89a:	18fb      	adds	r3, r7, r3
    c89c:	0018      	movs	r0, r3
    c89e:	4b84      	ldr	r3, [pc, #528]	; (cab0 <system_clock_init+0x230>)
    c8a0:	4798      	blx	r3

	xosc32k_conf.frequency           = 32768UL;
    c8a2:	2394      	movs	r3, #148	; 0x94
    c8a4:	18fb      	adds	r3, r7, r3
    c8a6:	2280      	movs	r2, #128	; 0x80
    c8a8:	0212      	lsls	r2, r2, #8
    c8aa:	609a      	str	r2, [r3, #8]
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
    c8ac:	2394      	movs	r3, #148	; 0x94
    c8ae:	18fb      	adds	r3, r7, r3
    c8b0:	2200      	movs	r2, #0
    c8b2:	701a      	strb	r2, [r3, #0]
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    c8b4:	2394      	movs	r3, #148	; 0x94
    c8b6:	18fb      	adds	r3, r7, r3
    c8b8:	2203      	movs	r2, #3
    c8ba:	705a      	strb	r2, [r3, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    c8bc:	2394      	movs	r3, #148	; 0x94
    c8be:	18fb      	adds	r3, r7, r3
    c8c0:	2200      	movs	r2, #0
    c8c2:	709a      	strb	r2, [r3, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
    c8c4:	2394      	movs	r3, #148	; 0x94
    c8c6:	18fb      	adds	r3, r7, r3
    c8c8:	2200      	movs	r2, #0
    c8ca:	70da      	strb	r2, [r3, #3]
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
    c8cc:	2394      	movs	r3, #148	; 0x94
    c8ce:	18fb      	adds	r3, r7, r3
    c8d0:	2201      	movs	r2, #1
    c8d2:	711a      	strb	r2, [r3, #4]
	xosc32k_conf.on_demand           = false;
    c8d4:	2394      	movs	r3, #148	; 0x94
    c8d6:	18fb      	adds	r3, r7, r3
    c8d8:	2200      	movs	r2, #0
    c8da:	735a      	strb	r2, [r3, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;
    c8dc:	2394      	movs	r3, #148	; 0x94
    c8de:	18fb      	adds	r3, r7, r3
    c8e0:	2200      	movs	r2, #0
    c8e2:	731a      	strb	r2, [r3, #12]

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    c8e4:	2394      	movs	r3, #148	; 0x94
    c8e6:	18fb      	adds	r3, r7, r3
    c8e8:	0018      	movs	r0, r3
    c8ea:	4b72      	ldr	r3, [pc, #456]	; (cab4 <system_clock_init+0x234>)
    c8ec:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    c8ee:	2005      	movs	r0, #5
    c8f0:	4b71      	ldr	r3, [pc, #452]	; (cab8 <system_clock_init+0x238>)
    c8f2:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    c8f4:	46c0      	nop			; (mov r8, r8)
    c8f6:	2005      	movs	r0, #5
    c8f8:	4b70      	ldr	r3, [pc, #448]	; (cabc <system_clock_init+0x23c>)
    c8fa:	4798      	blx	r3
    c8fc:	0003      	movs	r3, r0
    c8fe:	001a      	movs	r2, r3
    c900:	2301      	movs	r3, #1
    c902:	4053      	eors	r3, r2
    c904:	b2db      	uxtb	r3, r3
    c906:	2b00      	cmp	r3, #0
    c908:	d1f5      	bne.n	c8f6 <system_clock_init+0x76>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    c90a:	4a66      	ldr	r2, [pc, #408]	; (caa4 <system_clock_init+0x224>)
    c90c:	8a93      	ldrh	r3, [r2, #20]
    c90e:	2180      	movs	r1, #128	; 0x80
    c910:	430b      	orrs	r3, r1
    c912:	8293      	strh	r3, [r2, #20]


	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);
    c914:	2380      	movs	r3, #128	; 0x80
    c916:	18fb      	adds	r3, r7, r3
    c918:	0018      	movs	r0, r3
    c91a:	4b69      	ldr	r3, [pc, #420]	; (cac0 <system_clock_init+0x240>)
    c91c:	4798      	blx	r3

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    c91e:	2380      	movs	r3, #128	; 0x80
    c920:	18fb      	adds	r3, r7, r3
    c922:	2204      	movs	r2, #4
    c924:	701a      	strb	r2, [r3, #0]
	dfll_conf.on_demand      = false;
    c926:	2380      	movs	r3, #128	; 0x80
    c928:	18fb      	adds	r3, r7, r3
    c92a:	2200      	movs	r2, #0
    c92c:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    c92e:	4b65      	ldr	r3, [pc, #404]	; (cac4 <system_clock_init+0x244>)
    c930:	681b      	ldr	r3, [r3, #0]
    c932:	0e9b      	lsrs	r3, r3, #26
    c934:	22a4      	movs	r2, #164	; 0xa4
    c936:	18ba      	adds	r2, r7, r2
    c938:	6013      	str	r3, [r2, #0]
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    c93a:	23a4      	movs	r3, #164	; 0xa4
    c93c:	18fb      	adds	r3, r7, r3
    c93e:	681b      	ldr	r3, [r3, #0]
    c940:	2b3f      	cmp	r3, #63	; 0x3f
    c942:	d103      	bne.n	c94c <system_clock_init+0xcc>
		coarse = 0x1f;
    c944:	231f      	movs	r3, #31
    c946:	22a4      	movs	r2, #164	; 0xa4
    c948:	18ba      	adds	r2, r7, r2
    c94a:	6013      	str	r3, [r2, #0]
	}
	dfll_conf.coarse_value = coarse;
    c94c:	23a4      	movs	r3, #164	; 0xa4
    c94e:	18fb      	adds	r3, r7, r3
    c950:	681b      	ldr	r3, [r3, #0]
    c952:	b2da      	uxtb	r2, r3
    c954:	2380      	movs	r3, #128	; 0x80
    c956:	18fb      	adds	r3, r7, r3
    c958:	721a      	strb	r2, [r3, #8]
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN) {
		dfll_conf.fine_value   = CONF_CLOCK_DFLL_FINE_VALUE;
	}

#  if CONF_CLOCK_DFLL_QUICK_LOCK == true
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    c95a:	2380      	movs	r3, #128	; 0x80
    c95c:	18fb      	adds	r3, r7, r3
    c95e:	2200      	movs	r2, #0
    c960:	805a      	strh	r2, [r3, #2]
#  else
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE;
#  endif

#  if CONF_CLOCK_DFLL_TRACK_AFTER_FINE_LOCK == true
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    c962:	2380      	movs	r3, #128	; 0x80
    c964:	18fb      	adds	r3, r7, r3
    c966:	2200      	movs	r2, #0
    c968:	71da      	strb	r2, [r3, #7]
#  else
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK;
#  endif

#  if CONF_CLOCK_DFLL_KEEP_LOCK_ON_WAKEUP == true
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    c96a:	2380      	movs	r3, #128	; 0x80
    c96c:	18fb      	adds	r3, r7, r3
    c96e:	2200      	movs	r2, #0
    c970:	719a      	strb	r2, [r3, #6]
#  else
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE;
#  endif

#  if CONF_CLOCK_DFLL_ENABLE_CHILL_CYCLE == true
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    c972:	2380      	movs	r3, #128	; 0x80
    c974:	18fb      	adds	r3, r7, r3
    c976:	2200      	movs	r2, #0
    c978:	809a      	strh	r2, [r3, #4]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    c97a:	2380      	movs	r3, #128	; 0x80
    c97c:	18fb      	adds	r3, r7, r3
    c97e:	4a52      	ldr	r2, [pc, #328]	; (cac8 <system_clock_init+0x248>)
    c980:	821a      	strh	r2, [r3, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    c982:	2380      	movs	r3, #128	; 0x80
    c984:	18fb      	adds	r3, r7, r3
    c986:	2207      	movs	r2, #7
    c988:	731a      	strb	r2, [r3, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    c98a:	2380      	movs	r3, #128	; 0x80
    c98c:	18fb      	adds	r3, r7, r3
    c98e:	223f      	movs	r2, #63	; 0x3f
    c990:	81da      	strh	r2, [r3, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    c992:	2380      	movs	r3, #128	; 0x80
    c994:	18fb      	adds	r3, r7, r3
    c996:	0018      	movs	r0, r3
    c998:	4b4c      	ldr	r3, [pc, #304]	; (cacc <system_clock_init+0x24c>)
    c99a:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    c99c:	237c      	movs	r3, #124	; 0x7c
    c99e:	18fb      	adds	r3, r7, r3
    c9a0:	0018      	movs	r0, r3
    c9a2:	4b4b      	ldr	r3, [pc, #300]	; (cad0 <system_clock_init+0x250>)
    c9a4:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    c9a6:	237c      	movs	r3, #124	; 0x7c
    c9a8:	18fb      	adds	r3, r7, r3
    c9aa:	2200      	movs	r2, #0
    c9ac:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    c9ae:	237c      	movs	r3, #124	; 0x7c
    c9b0:	18fb      	adds	r3, r7, r3
    c9b2:	2201      	movs	r2, #1
    c9b4:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    c9b6:	237c      	movs	r3, #124	; 0x7c
    c9b8:	18fb      	adds	r3, r7, r3
    c9ba:	2200      	movs	r2, #0
    c9bc:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    c9be:	237c      	movs	r3, #124	; 0x7c
    c9c0:	18fb      	adds	r3, r7, r3
    c9c2:	0018      	movs	r0, r3
    c9c4:	4b43      	ldr	r3, [pc, #268]	; (cad4 <system_clock_init+0x254>)
    c9c6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    c9c8:	2006      	movs	r0, #6
    c9ca:	4b3b      	ldr	r3, [pc, #236]	; (cab8 <system_clock_init+0x238>)
    c9cc:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    c9ce:	4b42      	ldr	r3, [pc, #264]	; (cad8 <system_clock_init+0x258>)
    c9d0:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    c9d2:	2364      	movs	r3, #100	; 0x64
    c9d4:	18fb      	adds	r3, r7, r3
    c9d6:	0018      	movs	r0, r3
    c9d8:	4b40      	ldr	r3, [pc, #256]	; (cadc <system_clock_init+0x25c>)
    c9da:	4798      	blx	r3
    c9dc:	2364      	movs	r3, #100	; 0x64
    c9de:	18fb      	adds	r3, r7, r3
    c9e0:	2205      	movs	r2, #5
    c9e2:	701a      	strb	r2, [r3, #0]
    c9e4:	2364      	movs	r3, #100	; 0x64
    c9e6:	18fb      	adds	r3, r7, r3
    c9e8:	2201      	movs	r2, #1
    c9ea:	605a      	str	r2, [r3, #4]
    c9ec:	2364      	movs	r3, #100	; 0x64
    c9ee:	18fb      	adds	r3, r7, r3
    c9f0:	2200      	movs	r2, #0
    c9f2:	721a      	strb	r2, [r3, #8]
    c9f4:	2364      	movs	r3, #100	; 0x64
    c9f6:	18fb      	adds	r3, r7, r3
    c9f8:	2200      	movs	r2, #0
    c9fa:	725a      	strb	r2, [r3, #9]
    c9fc:	2364      	movs	r3, #100	; 0x64
    c9fe:	18fb      	adds	r3, r7, r3
    ca00:	0019      	movs	r1, r3
    ca02:	2001      	movs	r0, #1
    ca04:	4b36      	ldr	r3, [pc, #216]	; (cae0 <system_clock_init+0x260>)
    ca06:	4798      	blx	r3
    ca08:	2001      	movs	r0, #1
    ca0a:	4b36      	ldr	r3, [pc, #216]	; (cae4 <system_clock_init+0x264>)
    ca0c:	4798      	blx	r3
#  if CONF_CLOCK_DFLL_ENABLE == true
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
    ca0e:	230c      	movs	r3, #12
    ca10:	18fb      	adds	r3, r7, r3
    ca12:	0018      	movs	r0, r3
    ca14:	4b34      	ldr	r3, [pc, #208]	; (cae8 <system_clock_init+0x268>)
    ca16:	4798      	blx	r3
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    ca18:	230c      	movs	r3, #12
    ca1a:	18fb      	adds	r3, r7, r3
    ca1c:	2201      	movs	r2, #1
    ca1e:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    ca20:	230c      	movs	r3, #12
    ca22:	18fb      	adds	r3, r7, r3
    ca24:	0019      	movs	r1, r3
    ca26:	2000      	movs	r0, #0
    ca28:	4b30      	ldr	r3, [pc, #192]	; (caec <system_clock_init+0x26c>)
    ca2a:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    ca2c:	2000      	movs	r0, #0
    ca2e:	4b30      	ldr	r3, [pc, #192]	; (caf0 <system_clock_init+0x270>)
    ca30:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    ca32:	2007      	movs	r0, #7
    ca34:	4b20      	ldr	r3, [pc, #128]	; (cab8 <system_clock_init+0x238>)
    ca36:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    ca38:	46c0      	nop			; (mov r8, r8)
    ca3a:	2007      	movs	r0, #7
    ca3c:	4b1f      	ldr	r3, [pc, #124]	; (cabc <system_clock_init+0x23c>)
    ca3e:	4798      	blx	r3
    ca40:	0003      	movs	r3, r0
    ca42:	001a      	movs	r2, r3
    ca44:	2301      	movs	r3, #1
    ca46:	4053      	eors	r3, r2
    ca48:	b2db      	uxtb	r3, r3
    ca4a:	2b00      	cmp	r3, #0
    ca4c:	d1f5      	bne.n	ca3a <system_clock_init+0x1ba>

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    ca4e:	2000      	movs	r0, #0
    ca50:	4b28      	ldr	r3, [pc, #160]	; (caf4 <system_clock_init+0x274>)
    ca52:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    ca54:	2100      	movs	r1, #0
    ca56:	2000      	movs	r0, #0
    ca58:	4b27      	ldr	r3, [pc, #156]	; (caf8 <system_clock_init+0x278>)
    ca5a:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    ca5c:	2100      	movs	r1, #0
    ca5e:	2001      	movs	r0, #1
    ca60:	4b25      	ldr	r3, [pc, #148]	; (caf8 <system_clock_init+0x278>)
    ca62:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    ca64:	2100      	movs	r1, #0
    ca66:	2002      	movs	r0, #2
    ca68:	4b23      	ldr	r3, [pc, #140]	; (caf8 <system_clock_init+0x278>)
    ca6a:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    ca6c:	003b      	movs	r3, r7
    ca6e:	0018      	movs	r0, r3
    ca70:	4b1a      	ldr	r3, [pc, #104]	; (cadc <system_clock_init+0x25c>)
    ca72:	4798      	blx	r3
    ca74:	003b      	movs	r3, r7
    ca76:	2207      	movs	r2, #7
    ca78:	701a      	strb	r2, [r3, #0]
    ca7a:	003b      	movs	r3, r7
    ca7c:	2201      	movs	r2, #1
    ca7e:	605a      	str	r2, [r3, #4]
    ca80:	003b      	movs	r3, r7
    ca82:	2200      	movs	r2, #0
    ca84:	721a      	strb	r2, [r3, #8]
    ca86:	003b      	movs	r3, r7
    ca88:	2200      	movs	r2, #0
    ca8a:	725a      	strb	r2, [r3, #9]
    ca8c:	003b      	movs	r3, r7
    ca8e:	0019      	movs	r1, r3
    ca90:	2000      	movs	r0, #0
    ca92:	4b13      	ldr	r3, [pc, #76]	; (cae0 <system_clock_init+0x260>)
    ca94:	4798      	blx	r3
    ca96:	2000      	movs	r0, #0
    ca98:	4b12      	ldr	r3, [pc, #72]	; (cae4 <system_clock_init+0x264>)
    ca9a:	4798      	blx	r3
#endif
}
    ca9c:	46c0      	nop			; (mov r8, r8)
    ca9e:	46bd      	mov	sp, r7
    caa0:	b02a      	add	sp, #168	; 0xa8
    caa2:	bd80      	pop	{r7, pc}
    caa4:	40000800 	.word	0x40000800
    caa8:	0000c361 	.word	0x0000c361
    caac:	0000c849 	.word	0x0000c849
    cab0:	0000c231 	.word	0x0000c231
    cab4:	0000c529 	.word	0x0000c529
    cab8:	0000c719 	.word	0x0000c719
    cabc:	0000c7c5 	.word	0x0000c7c5
    cac0:	0000c29b 	.word	0x0000c29b
    cac4:	00806024 	.word	0x00806024
    cac8:	000005b9 	.word	0x000005b9
    cacc:	0000c649 	.word	0x0000c649
    cad0:	0000c279 	.word	0x0000c279
    cad4:	0000c4b1 	.word	0x0000c4b1
    cad8:	0000cba1 	.word	0x0000cba1
    cadc:	0000c1ed 	.word	0x0000c1ed
    cae0:	0000cbd1 	.word	0x0000cbd1
    cae4:	0000ccf5 	.word	0x0000ccf5
    cae8:	0000c21b 	.word	0x0000c21b
    caec:	0000ce29 	.word	0x0000ce29
    caf0:	0000ce6d 	.word	0x0000ce6d
    caf4:	0000c2ed 	.word	0x0000c2ed
    caf8:	0000c30d 	.word	0x0000c30d

0000cafc <system_apb_clock_set_mask>:
{
    cafc:	b580      	push	{r7, lr}
    cafe:	b082      	sub	sp, #8
    cb00:	af00      	add	r7, sp, #0
    cb02:	0002      	movs	r2, r0
    cb04:	6039      	str	r1, [r7, #0]
    cb06:	1dfb      	adds	r3, r7, #7
    cb08:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    cb0a:	1dfb      	adds	r3, r7, #7
    cb0c:	781b      	ldrb	r3, [r3, #0]
    cb0e:	2b01      	cmp	r3, #1
    cb10:	d00a      	beq.n	cb28 <system_apb_clock_set_mask+0x2c>
    cb12:	2b02      	cmp	r3, #2
    cb14:	d00f      	beq.n	cb36 <system_apb_clock_set_mask+0x3a>
    cb16:	2b00      	cmp	r3, #0
    cb18:	d114      	bne.n	cb44 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    cb1a:	4b0e      	ldr	r3, [pc, #56]	; (cb54 <system_apb_clock_set_mask+0x58>)
    cb1c:	4a0d      	ldr	r2, [pc, #52]	; (cb54 <system_apb_clock_set_mask+0x58>)
    cb1e:	6991      	ldr	r1, [r2, #24]
    cb20:	683a      	ldr	r2, [r7, #0]
    cb22:	430a      	orrs	r2, r1
    cb24:	619a      	str	r2, [r3, #24]
			break;
    cb26:	e00f      	b.n	cb48 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    cb28:	4b0a      	ldr	r3, [pc, #40]	; (cb54 <system_apb_clock_set_mask+0x58>)
    cb2a:	4a0a      	ldr	r2, [pc, #40]	; (cb54 <system_apb_clock_set_mask+0x58>)
    cb2c:	69d1      	ldr	r1, [r2, #28]
    cb2e:	683a      	ldr	r2, [r7, #0]
    cb30:	430a      	orrs	r2, r1
    cb32:	61da      	str	r2, [r3, #28]
			break;
    cb34:	e008      	b.n	cb48 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    cb36:	4b07      	ldr	r3, [pc, #28]	; (cb54 <system_apb_clock_set_mask+0x58>)
    cb38:	4a06      	ldr	r2, [pc, #24]	; (cb54 <system_apb_clock_set_mask+0x58>)
    cb3a:	6a11      	ldr	r1, [r2, #32]
    cb3c:	683a      	ldr	r2, [r7, #0]
    cb3e:	430a      	orrs	r2, r1
    cb40:	621a      	str	r2, [r3, #32]
			break;
    cb42:	e001      	b.n	cb48 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    cb44:	2317      	movs	r3, #23
    cb46:	e000      	b.n	cb4a <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    cb48:	2300      	movs	r3, #0
}
    cb4a:	0018      	movs	r0, r3
    cb4c:	46bd      	mov	sp, r7
    cb4e:	b002      	add	sp, #8
    cb50:	bd80      	pop	{r7, pc}
    cb52:	46c0      	nop			; (mov r8, r8)
    cb54:	40000400 	.word	0x40000400

0000cb58 <system_interrupt_enter_critical_section>:
{
    cb58:	b580      	push	{r7, lr}
    cb5a:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    cb5c:	4b02      	ldr	r3, [pc, #8]	; (cb68 <system_interrupt_enter_critical_section+0x10>)
    cb5e:	4798      	blx	r3
}
    cb60:	46c0      	nop			; (mov r8, r8)
    cb62:	46bd      	mov	sp, r7
    cb64:	bd80      	pop	{r7, pc}
    cb66:	46c0      	nop			; (mov r8, r8)
    cb68:	00008a25 	.word	0x00008a25

0000cb6c <system_interrupt_leave_critical_section>:
{
    cb6c:	b580      	push	{r7, lr}
    cb6e:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    cb70:	4b02      	ldr	r3, [pc, #8]	; (cb7c <system_interrupt_leave_critical_section+0x10>)
    cb72:	4798      	blx	r3
}
    cb74:	46c0      	nop			; (mov r8, r8)
    cb76:	46bd      	mov	sp, r7
    cb78:	bd80      	pop	{r7, pc}
    cb7a:	46c0      	nop			; (mov r8, r8)
    cb7c:	00008a79 	.word	0x00008a79

0000cb80 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    cb80:	b580      	push	{r7, lr}
    cb82:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    cb84:	4b05      	ldr	r3, [pc, #20]	; (cb9c <system_gclk_is_syncing+0x1c>)
    cb86:	785b      	ldrb	r3, [r3, #1]
    cb88:	b2db      	uxtb	r3, r3
    cb8a:	b25b      	sxtb	r3, r3
    cb8c:	2b00      	cmp	r3, #0
    cb8e:	da01      	bge.n	cb94 <system_gclk_is_syncing+0x14>
		return true;
    cb90:	2301      	movs	r3, #1
    cb92:	e000      	b.n	cb96 <system_gclk_is_syncing+0x16>
	}

	return false;
    cb94:	2300      	movs	r3, #0
}
    cb96:	0018      	movs	r0, r3
    cb98:	46bd      	mov	sp, r7
    cb9a:	bd80      	pop	{r7, pc}
    cb9c:	40000c00 	.word	0x40000c00

0000cba0 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    cba0:	b580      	push	{r7, lr}
    cba2:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    cba4:	2108      	movs	r1, #8
    cba6:	2000      	movs	r0, #0
    cba8:	4b07      	ldr	r3, [pc, #28]	; (cbc8 <system_gclk_init+0x28>)
    cbaa:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    cbac:	4b07      	ldr	r3, [pc, #28]	; (cbcc <system_gclk_init+0x2c>)
    cbae:	2201      	movs	r2, #1
    cbb0:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    cbb2:	46c0      	nop			; (mov r8, r8)
    cbb4:	4b05      	ldr	r3, [pc, #20]	; (cbcc <system_gclk_init+0x2c>)
    cbb6:	781b      	ldrb	r3, [r3, #0]
    cbb8:	b2db      	uxtb	r3, r3
    cbba:	001a      	movs	r2, r3
    cbbc:	2301      	movs	r3, #1
    cbbe:	4013      	ands	r3, r2
    cbc0:	d1f8      	bne.n	cbb4 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    cbc2:	46c0      	nop			; (mov r8, r8)
    cbc4:	46bd      	mov	sp, r7
    cbc6:	bd80      	pop	{r7, pc}
    cbc8:	0000cafd 	.word	0x0000cafd
    cbcc:	40000c00 	.word	0x40000c00

0000cbd0 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    cbd0:	b580      	push	{r7, lr}
    cbd2:	b086      	sub	sp, #24
    cbd4:	af00      	add	r7, sp, #0
    cbd6:	0002      	movs	r2, r0
    cbd8:	6039      	str	r1, [r7, #0]
    cbda:	1dfb      	adds	r3, r7, #7
    cbdc:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    cbde:	1dfb      	adds	r3, r7, #7
    cbe0:	781b      	ldrb	r3, [r3, #0]
    cbe2:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    cbe4:	1dfb      	adds	r3, r7, #7
    cbe6:	781b      	ldrb	r3, [r3, #0]
    cbe8:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    cbea:	683b      	ldr	r3, [r7, #0]
    cbec:	781b      	ldrb	r3, [r3, #0]
    cbee:	021b      	lsls	r3, r3, #8
    cbf0:	001a      	movs	r2, r3
    cbf2:	697b      	ldr	r3, [r7, #20]
    cbf4:	4313      	orrs	r3, r2
    cbf6:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    cbf8:	683b      	ldr	r3, [r7, #0]
    cbfa:	785b      	ldrb	r3, [r3, #1]
    cbfc:	2b00      	cmp	r3, #0
    cbfe:	d004      	beq.n	cc0a <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    cc00:	697b      	ldr	r3, [r7, #20]
    cc02:	2280      	movs	r2, #128	; 0x80
    cc04:	02d2      	lsls	r2, r2, #11
    cc06:	4313      	orrs	r3, r2
    cc08:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    cc0a:	683b      	ldr	r3, [r7, #0]
    cc0c:	7a5b      	ldrb	r3, [r3, #9]
    cc0e:	2b00      	cmp	r3, #0
    cc10:	d004      	beq.n	cc1c <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    cc12:	697b      	ldr	r3, [r7, #20]
    cc14:	2280      	movs	r2, #128	; 0x80
    cc16:	0312      	lsls	r2, r2, #12
    cc18:	4313      	orrs	r3, r2
    cc1a:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    cc1c:	683b      	ldr	r3, [r7, #0]
    cc1e:	685b      	ldr	r3, [r3, #4]
    cc20:	2b01      	cmp	r3, #1
    cc22:	d92c      	bls.n	cc7e <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    cc24:	683b      	ldr	r3, [r7, #0]
    cc26:	685a      	ldr	r2, [r3, #4]
    cc28:	683b      	ldr	r3, [r7, #0]
    cc2a:	685b      	ldr	r3, [r3, #4]
    cc2c:	3b01      	subs	r3, #1
    cc2e:	4013      	ands	r3, r2
    cc30:	d11a      	bne.n	cc68 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    cc32:	2300      	movs	r3, #0
    cc34:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    cc36:	2302      	movs	r3, #2
    cc38:	60bb      	str	r3, [r7, #8]
    cc3a:	e005      	b.n	cc48 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    cc3c:	68fb      	ldr	r3, [r7, #12]
    cc3e:	3301      	adds	r3, #1
    cc40:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    cc42:	68bb      	ldr	r3, [r7, #8]
    cc44:	005b      	lsls	r3, r3, #1
    cc46:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    cc48:	683b      	ldr	r3, [r7, #0]
    cc4a:	685a      	ldr	r2, [r3, #4]
    cc4c:	68bb      	ldr	r3, [r7, #8]
    cc4e:	429a      	cmp	r2, r3
    cc50:	d8f4      	bhi.n	cc3c <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    cc52:	68fb      	ldr	r3, [r7, #12]
    cc54:	021b      	lsls	r3, r3, #8
    cc56:	693a      	ldr	r2, [r7, #16]
    cc58:	4313      	orrs	r3, r2
    cc5a:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    cc5c:	697b      	ldr	r3, [r7, #20]
    cc5e:	2280      	movs	r2, #128	; 0x80
    cc60:	0352      	lsls	r2, r2, #13
    cc62:	4313      	orrs	r3, r2
    cc64:	617b      	str	r3, [r7, #20]
    cc66:	e00a      	b.n	cc7e <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    cc68:	683b      	ldr	r3, [r7, #0]
    cc6a:	685b      	ldr	r3, [r3, #4]
    cc6c:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    cc6e:	693a      	ldr	r2, [r7, #16]
    cc70:	4313      	orrs	r3, r2
    cc72:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    cc74:	697b      	ldr	r3, [r7, #20]
    cc76:	2280      	movs	r2, #128	; 0x80
    cc78:	0292      	lsls	r2, r2, #10
    cc7a:	4313      	orrs	r3, r2
    cc7c:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    cc7e:	683b      	ldr	r3, [r7, #0]
    cc80:	7a1b      	ldrb	r3, [r3, #8]
    cc82:	2b00      	cmp	r3, #0
    cc84:	d004      	beq.n	cc90 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    cc86:	697b      	ldr	r3, [r7, #20]
    cc88:	2280      	movs	r2, #128	; 0x80
    cc8a:	0392      	lsls	r2, r2, #14
    cc8c:	4313      	orrs	r3, r2
    cc8e:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    cc90:	46c0      	nop			; (mov r8, r8)
    cc92:	4b13      	ldr	r3, [pc, #76]	; (cce0 <system_gclk_gen_set_config+0x110>)
    cc94:	4798      	blx	r3
    cc96:	1e03      	subs	r3, r0, #0
    cc98:	d1fb      	bne.n	cc92 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    cc9a:	4b12      	ldr	r3, [pc, #72]	; (cce4 <system_gclk_gen_set_config+0x114>)
    cc9c:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    cc9e:	4a12      	ldr	r2, [pc, #72]	; (cce8 <system_gclk_gen_set_config+0x118>)
    cca0:	1dfb      	adds	r3, r7, #7
    cca2:	781b      	ldrb	r3, [r3, #0]
    cca4:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    cca6:	46c0      	nop			; (mov r8, r8)
    cca8:	4b0d      	ldr	r3, [pc, #52]	; (cce0 <system_gclk_gen_set_config+0x110>)
    ccaa:	4798      	blx	r3
    ccac:	1e03      	subs	r3, r0, #0
    ccae:	d1fb      	bne.n	cca8 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    ccb0:	4b0e      	ldr	r3, [pc, #56]	; (ccec <system_gclk_gen_set_config+0x11c>)
    ccb2:	693a      	ldr	r2, [r7, #16]
    ccb4:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    ccb6:	46c0      	nop			; (mov r8, r8)
    ccb8:	4b09      	ldr	r3, [pc, #36]	; (cce0 <system_gclk_gen_set_config+0x110>)
    ccba:	4798      	blx	r3
    ccbc:	1e03      	subs	r3, r0, #0
    ccbe:	d1fb      	bne.n	ccb8 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    ccc0:	4b0a      	ldr	r3, [pc, #40]	; (ccec <system_gclk_gen_set_config+0x11c>)
    ccc2:	4a0a      	ldr	r2, [pc, #40]	; (ccec <system_gclk_gen_set_config+0x11c>)
    ccc4:	6851      	ldr	r1, [r2, #4]
    ccc6:	2280      	movs	r2, #128	; 0x80
    ccc8:	0252      	lsls	r2, r2, #9
    ccca:	4011      	ands	r1, r2
    cccc:	697a      	ldr	r2, [r7, #20]
    ccce:	430a      	orrs	r2, r1
    ccd0:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    ccd2:	4b07      	ldr	r3, [pc, #28]	; (ccf0 <system_gclk_gen_set_config+0x120>)
    ccd4:	4798      	blx	r3
}
    ccd6:	46c0      	nop			; (mov r8, r8)
    ccd8:	46bd      	mov	sp, r7
    ccda:	b006      	add	sp, #24
    ccdc:	bd80      	pop	{r7, pc}
    ccde:	46c0      	nop			; (mov r8, r8)
    cce0:	0000cb81 	.word	0x0000cb81
    cce4:	0000cb59 	.word	0x0000cb59
    cce8:	40000c08 	.word	0x40000c08
    ccec:	40000c00 	.word	0x40000c00
    ccf0:	0000cb6d 	.word	0x0000cb6d

0000ccf4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    ccf4:	b580      	push	{r7, lr}
    ccf6:	b082      	sub	sp, #8
    ccf8:	af00      	add	r7, sp, #0
    ccfa:	0002      	movs	r2, r0
    ccfc:	1dfb      	adds	r3, r7, #7
    ccfe:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    cd00:	46c0      	nop			; (mov r8, r8)
    cd02:	4b0e      	ldr	r3, [pc, #56]	; (cd3c <system_gclk_gen_enable+0x48>)
    cd04:	4798      	blx	r3
    cd06:	1e03      	subs	r3, r0, #0
    cd08:	d1fb      	bne.n	cd02 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    cd0a:	4b0d      	ldr	r3, [pc, #52]	; (cd40 <system_gclk_gen_enable+0x4c>)
    cd0c:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    cd0e:	4a0d      	ldr	r2, [pc, #52]	; (cd44 <system_gclk_gen_enable+0x50>)
    cd10:	1dfb      	adds	r3, r7, #7
    cd12:	781b      	ldrb	r3, [r3, #0]
    cd14:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    cd16:	46c0      	nop			; (mov r8, r8)
    cd18:	4b08      	ldr	r3, [pc, #32]	; (cd3c <system_gclk_gen_enable+0x48>)
    cd1a:	4798      	blx	r3
    cd1c:	1e03      	subs	r3, r0, #0
    cd1e:	d1fb      	bne.n	cd18 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    cd20:	4b09      	ldr	r3, [pc, #36]	; (cd48 <system_gclk_gen_enable+0x54>)
    cd22:	4a09      	ldr	r2, [pc, #36]	; (cd48 <system_gclk_gen_enable+0x54>)
    cd24:	6852      	ldr	r2, [r2, #4]
    cd26:	2180      	movs	r1, #128	; 0x80
    cd28:	0249      	lsls	r1, r1, #9
    cd2a:	430a      	orrs	r2, r1
    cd2c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    cd2e:	4b07      	ldr	r3, [pc, #28]	; (cd4c <system_gclk_gen_enable+0x58>)
    cd30:	4798      	blx	r3
}
    cd32:	46c0      	nop			; (mov r8, r8)
    cd34:	46bd      	mov	sp, r7
    cd36:	b002      	add	sp, #8
    cd38:	bd80      	pop	{r7, pc}
    cd3a:	46c0      	nop			; (mov r8, r8)
    cd3c:	0000cb81 	.word	0x0000cb81
    cd40:	0000cb59 	.word	0x0000cb59
    cd44:	40000c04 	.word	0x40000c04
    cd48:	40000c00 	.word	0x40000c00
    cd4c:	0000cb6d 	.word	0x0000cb6d

0000cd50 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    cd50:	b580      	push	{r7, lr}
    cd52:	b086      	sub	sp, #24
    cd54:	af00      	add	r7, sp, #0
    cd56:	0002      	movs	r2, r0
    cd58:	1dfb      	adds	r3, r7, #7
    cd5a:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    cd5c:	46c0      	nop			; (mov r8, r8)
    cd5e:	4b2a      	ldr	r3, [pc, #168]	; (ce08 <system_gclk_gen_get_hz+0xb8>)
    cd60:	4798      	blx	r3
    cd62:	1e03      	subs	r3, r0, #0
    cd64:	d1fb      	bne.n	cd5e <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    cd66:	4b29      	ldr	r3, [pc, #164]	; (ce0c <system_gclk_gen_get_hz+0xbc>)
    cd68:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    cd6a:	4a29      	ldr	r2, [pc, #164]	; (ce10 <system_gclk_gen_get_hz+0xc0>)
    cd6c:	1dfb      	adds	r3, r7, #7
    cd6e:	781b      	ldrb	r3, [r3, #0]
    cd70:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    cd72:	46c0      	nop			; (mov r8, r8)
    cd74:	4b24      	ldr	r3, [pc, #144]	; (ce08 <system_gclk_gen_get_hz+0xb8>)
    cd76:	4798      	blx	r3
    cd78:	1e03      	subs	r3, r0, #0
    cd7a:	d1fb      	bne.n	cd74 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    cd7c:	4b25      	ldr	r3, [pc, #148]	; (ce14 <system_gclk_gen_get_hz+0xc4>)
    cd7e:	685b      	ldr	r3, [r3, #4]
    cd80:	04db      	lsls	r3, r3, #19
    cd82:	0edb      	lsrs	r3, r3, #27
    cd84:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    cd86:	0018      	movs	r0, r3
    cd88:	4b23      	ldr	r3, [pc, #140]	; (ce18 <system_gclk_gen_get_hz+0xc8>)
    cd8a:	4798      	blx	r3
    cd8c:	0003      	movs	r3, r0
    cd8e:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    cd90:	4a1f      	ldr	r2, [pc, #124]	; (ce10 <system_gclk_gen_get_hz+0xc0>)
    cd92:	1dfb      	adds	r3, r7, #7
    cd94:	781b      	ldrb	r3, [r3, #0]
    cd96:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    cd98:	4b1e      	ldr	r3, [pc, #120]	; (ce14 <system_gclk_gen_get_hz+0xc4>)
    cd9a:	685b      	ldr	r3, [r3, #4]
    cd9c:	02db      	lsls	r3, r3, #11
    cd9e:	0fdb      	lsrs	r3, r3, #31
    cda0:	b2da      	uxtb	r2, r3
    cda2:	2313      	movs	r3, #19
    cda4:	18fb      	adds	r3, r7, r3
    cda6:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    cda8:	4a1c      	ldr	r2, [pc, #112]	; (ce1c <system_gclk_gen_get_hz+0xcc>)
    cdaa:	1dfb      	adds	r3, r7, #7
    cdac:	781b      	ldrb	r3, [r3, #0]
    cdae:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    cdb0:	46c0      	nop			; (mov r8, r8)
    cdb2:	4b15      	ldr	r3, [pc, #84]	; (ce08 <system_gclk_gen_get_hz+0xb8>)
    cdb4:	4798      	blx	r3
    cdb6:	1e03      	subs	r3, r0, #0
    cdb8:	d1fb      	bne.n	cdb2 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    cdba:	4b16      	ldr	r3, [pc, #88]	; (ce14 <system_gclk_gen_get_hz+0xc4>)
    cdbc:	689b      	ldr	r3, [r3, #8]
    cdbe:	021b      	lsls	r3, r3, #8
    cdc0:	0c1b      	lsrs	r3, r3, #16
    cdc2:	b29b      	uxth	r3, r3
    cdc4:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    cdc6:	4b16      	ldr	r3, [pc, #88]	; (ce20 <system_gclk_gen_get_hz+0xd0>)
    cdc8:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    cdca:	2313      	movs	r3, #19
    cdcc:	18fb      	adds	r3, r7, r3
    cdce:	781b      	ldrb	r3, [r3, #0]
    cdd0:	2b00      	cmp	r3, #0
    cdd2:	d109      	bne.n	cde8 <system_gclk_gen_get_hz+0x98>
    cdd4:	68fb      	ldr	r3, [r7, #12]
    cdd6:	2b01      	cmp	r3, #1
    cdd8:	d906      	bls.n	cde8 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    cdda:	4b12      	ldr	r3, [pc, #72]	; (ce24 <system_gclk_gen_get_hz+0xd4>)
    cddc:	68f9      	ldr	r1, [r7, #12]
    cdde:	6978      	ldr	r0, [r7, #20]
    cde0:	4798      	blx	r3
    cde2:	0003      	movs	r3, r0
    cde4:	617b      	str	r3, [r7, #20]
    cde6:	e00a      	b.n	cdfe <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    cde8:	2313      	movs	r3, #19
    cdea:	18fb      	adds	r3, r7, r3
    cdec:	781b      	ldrb	r3, [r3, #0]
    cdee:	2b00      	cmp	r3, #0
    cdf0:	d005      	beq.n	cdfe <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    cdf2:	68fb      	ldr	r3, [r7, #12]
    cdf4:	3301      	adds	r3, #1
    cdf6:	697a      	ldr	r2, [r7, #20]
    cdf8:	40da      	lsrs	r2, r3
    cdfa:	0013      	movs	r3, r2
    cdfc:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    cdfe:	697b      	ldr	r3, [r7, #20]
}
    ce00:	0018      	movs	r0, r3
    ce02:	46bd      	mov	sp, r7
    ce04:	b006      	add	sp, #24
    ce06:	bd80      	pop	{r7, pc}
    ce08:	0000cb81 	.word	0x0000cb81
    ce0c:	0000cb59 	.word	0x0000cb59
    ce10:	40000c04 	.word	0x40000c04
    ce14:	40000c00 	.word	0x40000c00
    ce18:	0000c3f5 	.word	0x0000c3f5
    ce1c:	40000c08 	.word	0x40000c08
    ce20:	0000cb6d 	.word	0x0000cb6d
    ce24:	0000e27d 	.word	0x0000e27d

0000ce28 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    ce28:	b580      	push	{r7, lr}
    ce2a:	b084      	sub	sp, #16
    ce2c:	af00      	add	r7, sp, #0
    ce2e:	0002      	movs	r2, r0
    ce30:	6039      	str	r1, [r7, #0]
    ce32:	1dfb      	adds	r3, r7, #7
    ce34:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    ce36:	1dfb      	adds	r3, r7, #7
    ce38:	781b      	ldrb	r3, [r3, #0]
    ce3a:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    ce3c:	683b      	ldr	r3, [r7, #0]
    ce3e:	781b      	ldrb	r3, [r3, #0]
    ce40:	021b      	lsls	r3, r3, #8
    ce42:	001a      	movs	r2, r3
    ce44:	68fb      	ldr	r3, [r7, #12]
    ce46:	4313      	orrs	r3, r2
    ce48:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    ce4a:	1dfb      	adds	r3, r7, #7
    ce4c:	781b      	ldrb	r3, [r3, #0]
    ce4e:	0018      	movs	r0, r3
    ce50:	4b04      	ldr	r3, [pc, #16]	; (ce64 <system_gclk_chan_set_config+0x3c>)
    ce52:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    ce54:	4b04      	ldr	r3, [pc, #16]	; (ce68 <system_gclk_chan_set_config+0x40>)
    ce56:	68fa      	ldr	r2, [r7, #12]
    ce58:	b292      	uxth	r2, r2
    ce5a:	805a      	strh	r2, [r3, #2]
}
    ce5c:	46c0      	nop			; (mov r8, r8)
    ce5e:	46bd      	mov	sp, r7
    ce60:	b004      	add	sp, #16
    ce62:	bd80      	pop	{r7, pc}
    ce64:	0000ceb5 	.word	0x0000ceb5
    ce68:	40000c00 	.word	0x40000c00

0000ce6c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    ce6c:	b580      	push	{r7, lr}
    ce6e:	b082      	sub	sp, #8
    ce70:	af00      	add	r7, sp, #0
    ce72:	0002      	movs	r2, r0
    ce74:	1dfb      	adds	r3, r7, #7
    ce76:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    ce78:	4b0a      	ldr	r3, [pc, #40]	; (cea4 <system_gclk_chan_enable+0x38>)
    ce7a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    ce7c:	4a0a      	ldr	r2, [pc, #40]	; (cea8 <system_gclk_chan_enable+0x3c>)
    ce7e:	1dfb      	adds	r3, r7, #7
    ce80:	781b      	ldrb	r3, [r3, #0]
    ce82:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    ce84:	4909      	ldr	r1, [pc, #36]	; (ceac <system_gclk_chan_enable+0x40>)
    ce86:	4b09      	ldr	r3, [pc, #36]	; (ceac <system_gclk_chan_enable+0x40>)
    ce88:	885b      	ldrh	r3, [r3, #2]
    ce8a:	b29b      	uxth	r3, r3
    ce8c:	2280      	movs	r2, #128	; 0x80
    ce8e:	01d2      	lsls	r2, r2, #7
    ce90:	4313      	orrs	r3, r2
    ce92:	b29b      	uxth	r3, r3
    ce94:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    ce96:	4b06      	ldr	r3, [pc, #24]	; (ceb0 <system_gclk_chan_enable+0x44>)
    ce98:	4798      	blx	r3
}
    ce9a:	46c0      	nop			; (mov r8, r8)
    ce9c:	46bd      	mov	sp, r7
    ce9e:	b002      	add	sp, #8
    cea0:	bd80      	pop	{r7, pc}
    cea2:	46c0      	nop			; (mov r8, r8)
    cea4:	0000cb59 	.word	0x0000cb59
    cea8:	40000c02 	.word	0x40000c02
    ceac:	40000c00 	.word	0x40000c00
    ceb0:	0000cb6d 	.word	0x0000cb6d

0000ceb4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    ceb4:	b580      	push	{r7, lr}
    ceb6:	b084      	sub	sp, #16
    ceb8:	af00      	add	r7, sp, #0
    ceba:	0002      	movs	r2, r0
    cebc:	1dfb      	adds	r3, r7, #7
    cebe:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    cec0:	4b1c      	ldr	r3, [pc, #112]	; (cf34 <system_gclk_chan_disable+0x80>)
    cec2:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    cec4:	4a1c      	ldr	r2, [pc, #112]	; (cf38 <system_gclk_chan_disable+0x84>)
    cec6:	1dfb      	adds	r3, r7, #7
    cec8:	781b      	ldrb	r3, [r3, #0]
    ceca:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    cecc:	4b1b      	ldr	r3, [pc, #108]	; (cf3c <system_gclk_chan_disable+0x88>)
    cece:	885b      	ldrh	r3, [r3, #2]
    ced0:	051b      	lsls	r3, r3, #20
    ced2:	0f1b      	lsrs	r3, r3, #28
    ced4:	b2db      	uxtb	r3, r3
    ced6:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    ced8:	4a18      	ldr	r2, [pc, #96]	; (cf3c <system_gclk_chan_disable+0x88>)
    ceda:	8853      	ldrh	r3, [r2, #2]
    cedc:	4918      	ldr	r1, [pc, #96]	; (cf40 <system_gclk_chan_disable+0x8c>)
    cede:	400b      	ands	r3, r1
    cee0:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    cee2:	4a16      	ldr	r2, [pc, #88]	; (cf3c <system_gclk_chan_disable+0x88>)
    cee4:	4b15      	ldr	r3, [pc, #84]	; (cf3c <system_gclk_chan_disable+0x88>)
    cee6:	885b      	ldrh	r3, [r3, #2]
    cee8:	b29b      	uxth	r3, r3
    ceea:	4916      	ldr	r1, [pc, #88]	; (cf44 <system_gclk_chan_disable+0x90>)
    ceec:	400b      	ands	r3, r1
    ceee:	b29b      	uxth	r3, r3
    cef0:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    cef2:	46c0      	nop			; (mov r8, r8)
    cef4:	4b11      	ldr	r3, [pc, #68]	; (cf3c <system_gclk_chan_disable+0x88>)
    cef6:	885b      	ldrh	r3, [r3, #2]
    cef8:	b29b      	uxth	r3, r3
    cefa:	001a      	movs	r2, r3
    cefc:	2380      	movs	r3, #128	; 0x80
    cefe:	01db      	lsls	r3, r3, #7
    cf00:	4013      	ands	r3, r2
    cf02:	d1f7      	bne.n	cef4 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    cf04:	4a0d      	ldr	r2, [pc, #52]	; (cf3c <system_gclk_chan_disable+0x88>)
    cf06:	68fb      	ldr	r3, [r7, #12]
    cf08:	b2db      	uxtb	r3, r3
    cf0a:	1c19      	adds	r1, r3, #0
    cf0c:	230f      	movs	r3, #15
    cf0e:	400b      	ands	r3, r1
    cf10:	b2d9      	uxtb	r1, r3
    cf12:	8853      	ldrh	r3, [r2, #2]
    cf14:	1c08      	adds	r0, r1, #0
    cf16:	210f      	movs	r1, #15
    cf18:	4001      	ands	r1, r0
    cf1a:	0208      	lsls	r0, r1, #8
    cf1c:	4908      	ldr	r1, [pc, #32]	; (cf40 <system_gclk_chan_disable+0x8c>)
    cf1e:	400b      	ands	r3, r1
    cf20:	1c19      	adds	r1, r3, #0
    cf22:	1c03      	adds	r3, r0, #0
    cf24:	430b      	orrs	r3, r1
    cf26:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    cf28:	4b07      	ldr	r3, [pc, #28]	; (cf48 <system_gclk_chan_disable+0x94>)
    cf2a:	4798      	blx	r3
}
    cf2c:	46c0      	nop			; (mov r8, r8)
    cf2e:	46bd      	mov	sp, r7
    cf30:	b004      	add	sp, #16
    cf32:	bd80      	pop	{r7, pc}
    cf34:	0000cb59 	.word	0x0000cb59
    cf38:	40000c02 	.word	0x40000c02
    cf3c:	40000c00 	.word	0x40000c00
    cf40:	fffff0ff 	.word	0xfffff0ff
    cf44:	ffffbfff 	.word	0xffffbfff
    cf48:	0000cb6d 	.word	0x0000cb6d

0000cf4c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    cf4c:	b580      	push	{r7, lr}
    cf4e:	b084      	sub	sp, #16
    cf50:	af00      	add	r7, sp, #0
    cf52:	0002      	movs	r2, r0
    cf54:	1dfb      	adds	r3, r7, #7
    cf56:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    cf58:	4b0d      	ldr	r3, [pc, #52]	; (cf90 <system_gclk_chan_get_hz+0x44>)
    cf5a:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    cf5c:	4a0d      	ldr	r2, [pc, #52]	; (cf94 <system_gclk_chan_get_hz+0x48>)
    cf5e:	1dfb      	adds	r3, r7, #7
    cf60:	781b      	ldrb	r3, [r3, #0]
    cf62:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    cf64:	4b0c      	ldr	r3, [pc, #48]	; (cf98 <system_gclk_chan_get_hz+0x4c>)
    cf66:	885b      	ldrh	r3, [r3, #2]
    cf68:	051b      	lsls	r3, r3, #20
    cf6a:	0f1b      	lsrs	r3, r3, #28
    cf6c:	b2da      	uxtb	r2, r3
    cf6e:	230f      	movs	r3, #15
    cf70:	18fb      	adds	r3, r7, r3
    cf72:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    cf74:	4b09      	ldr	r3, [pc, #36]	; (cf9c <system_gclk_chan_get_hz+0x50>)
    cf76:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    cf78:	230f      	movs	r3, #15
    cf7a:	18fb      	adds	r3, r7, r3
    cf7c:	781b      	ldrb	r3, [r3, #0]
    cf7e:	0018      	movs	r0, r3
    cf80:	4b07      	ldr	r3, [pc, #28]	; (cfa0 <system_gclk_chan_get_hz+0x54>)
    cf82:	4798      	blx	r3
    cf84:	0003      	movs	r3, r0
}
    cf86:	0018      	movs	r0, r3
    cf88:	46bd      	mov	sp, r7
    cf8a:	b004      	add	sp, #16
    cf8c:	bd80      	pop	{r7, pc}
    cf8e:	46c0      	nop			; (mov r8, r8)
    cf90:	0000cb59 	.word	0x0000cb59
    cf94:	40000c02 	.word	0x40000c02
    cf98:	40000c00 	.word	0x40000c00
    cf9c:	0000cb6d 	.word	0x0000cb6d
    cfa0:	0000cd51 	.word	0x0000cd51

0000cfa4 <system_pinmux_get_group_from_gpio_pin>:
{
    cfa4:	b580      	push	{r7, lr}
    cfa6:	b084      	sub	sp, #16
    cfa8:	af00      	add	r7, sp, #0
    cfaa:	0002      	movs	r2, r0
    cfac:	1dfb      	adds	r3, r7, #7
    cfae:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    cfb0:	230f      	movs	r3, #15
    cfb2:	18fb      	adds	r3, r7, r3
    cfb4:	1dfa      	adds	r2, r7, #7
    cfb6:	7812      	ldrb	r2, [r2, #0]
    cfb8:	09d2      	lsrs	r2, r2, #7
    cfba:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    cfbc:	230e      	movs	r3, #14
    cfbe:	18fb      	adds	r3, r7, r3
    cfc0:	1dfa      	adds	r2, r7, #7
    cfc2:	7812      	ldrb	r2, [r2, #0]
    cfc4:	0952      	lsrs	r2, r2, #5
    cfc6:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    cfc8:	4b0d      	ldr	r3, [pc, #52]	; (d000 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    cfca:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    cfcc:	230f      	movs	r3, #15
    cfce:	18fb      	adds	r3, r7, r3
    cfd0:	781b      	ldrb	r3, [r3, #0]
    cfd2:	2b00      	cmp	r3, #0
    cfd4:	d10f      	bne.n	cff6 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    cfd6:	230f      	movs	r3, #15
    cfd8:	18fb      	adds	r3, r7, r3
    cfda:	781b      	ldrb	r3, [r3, #0]
    cfdc:	009b      	lsls	r3, r3, #2
    cfde:	2210      	movs	r2, #16
    cfe0:	4694      	mov	ip, r2
    cfe2:	44bc      	add	ip, r7
    cfe4:	4463      	add	r3, ip
    cfe6:	3b08      	subs	r3, #8
    cfe8:	681a      	ldr	r2, [r3, #0]
    cfea:	230e      	movs	r3, #14
    cfec:	18fb      	adds	r3, r7, r3
    cfee:	781b      	ldrb	r3, [r3, #0]
    cff0:	01db      	lsls	r3, r3, #7
    cff2:	18d3      	adds	r3, r2, r3
    cff4:	e000      	b.n	cff8 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    cff6:	2300      	movs	r3, #0
}
    cff8:	0018      	movs	r0, r3
    cffa:	46bd      	mov	sp, r7
    cffc:	b004      	add	sp, #16
    cffe:	bd80      	pop	{r7, pc}
    d000:	41004400 	.word	0x41004400

0000d004 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    d004:	b580      	push	{r7, lr}
    d006:	b088      	sub	sp, #32
    d008:	af00      	add	r7, sp, #0
    d00a:	60f8      	str	r0, [r7, #12]
    d00c:	60b9      	str	r1, [r7, #8]
    d00e:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    d010:	2300      	movs	r3, #0
    d012:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    d014:	687b      	ldr	r3, [r7, #4]
    d016:	78db      	ldrb	r3, [r3, #3]
    d018:	2201      	movs	r2, #1
    d01a:	4053      	eors	r3, r2
    d01c:	b2db      	uxtb	r3, r3
    d01e:	2b00      	cmp	r3, #0
    d020:	d035      	beq.n	d08e <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    d022:	687b      	ldr	r3, [r7, #4]
    d024:	781b      	ldrb	r3, [r3, #0]
    d026:	2b80      	cmp	r3, #128	; 0x80
    d028:	d00b      	beq.n	d042 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    d02a:	69fb      	ldr	r3, [r7, #28]
    d02c:	2280      	movs	r2, #128	; 0x80
    d02e:	0252      	lsls	r2, r2, #9
    d030:	4313      	orrs	r3, r2
    d032:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    d034:	687b      	ldr	r3, [r7, #4]
    d036:	781b      	ldrb	r3, [r3, #0]
    d038:	061b      	lsls	r3, r3, #24
    d03a:	001a      	movs	r2, r3
    d03c:	69fb      	ldr	r3, [r7, #28]
    d03e:	4313      	orrs	r3, r2
    d040:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    d042:	687b      	ldr	r3, [r7, #4]
    d044:	785b      	ldrb	r3, [r3, #1]
    d046:	2b00      	cmp	r3, #0
    d048:	d003      	beq.n	d052 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    d04a:	687b      	ldr	r3, [r7, #4]
    d04c:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    d04e:	2b02      	cmp	r3, #2
    d050:	d110      	bne.n	d074 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    d052:	69fb      	ldr	r3, [r7, #28]
    d054:	2280      	movs	r2, #128	; 0x80
    d056:	0292      	lsls	r2, r2, #10
    d058:	4313      	orrs	r3, r2
    d05a:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    d05c:	687b      	ldr	r3, [r7, #4]
    d05e:	789b      	ldrb	r3, [r3, #2]
    d060:	2b00      	cmp	r3, #0
    d062:	d004      	beq.n	d06e <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    d064:	69fb      	ldr	r3, [r7, #28]
    d066:	2280      	movs	r2, #128	; 0x80
    d068:	02d2      	lsls	r2, r2, #11
    d06a:	4313      	orrs	r3, r2
    d06c:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    d06e:	68fb      	ldr	r3, [r7, #12]
    d070:	68ba      	ldr	r2, [r7, #8]
    d072:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    d074:	687b      	ldr	r3, [r7, #4]
    d076:	785b      	ldrb	r3, [r3, #1]
    d078:	2b01      	cmp	r3, #1
    d07a:	d003      	beq.n	d084 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    d07c:	687b      	ldr	r3, [r7, #4]
    d07e:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    d080:	2b02      	cmp	r3, #2
    d082:	d107      	bne.n	d094 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    d084:	69fb      	ldr	r3, [r7, #28]
    d086:	4a22      	ldr	r2, [pc, #136]	; (d110 <_system_pinmux_config+0x10c>)
    d088:	4013      	ands	r3, r2
    d08a:	61fb      	str	r3, [r7, #28]
    d08c:	e002      	b.n	d094 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    d08e:	68fb      	ldr	r3, [r7, #12]
    d090:	68ba      	ldr	r2, [r7, #8]
    d092:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    d094:	68bb      	ldr	r3, [r7, #8]
    d096:	041b      	lsls	r3, r3, #16
    d098:	0c1b      	lsrs	r3, r3, #16
    d09a:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    d09c:	68bb      	ldr	r3, [r7, #8]
    d09e:	0c1b      	lsrs	r3, r3, #16
    d0a0:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    d0a2:	69ba      	ldr	r2, [r7, #24]
    d0a4:	69fb      	ldr	r3, [r7, #28]
    d0a6:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    d0a8:	22a0      	movs	r2, #160	; 0xa0
    d0aa:	05d2      	lsls	r2, r2, #23
    d0ac:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    d0ae:	68fb      	ldr	r3, [r7, #12]
    d0b0:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    d0b2:	697a      	ldr	r2, [r7, #20]
    d0b4:	69fb      	ldr	r3, [r7, #28]
    d0b6:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    d0b8:	22d0      	movs	r2, #208	; 0xd0
    d0ba:	0612      	lsls	r2, r2, #24
    d0bc:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    d0be:	68fb      	ldr	r3, [r7, #12]
    d0c0:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    d0c2:	687b      	ldr	r3, [r7, #4]
    d0c4:	78db      	ldrb	r3, [r3, #3]
    d0c6:	2201      	movs	r2, #1
    d0c8:	4053      	eors	r3, r2
    d0ca:	b2db      	uxtb	r3, r3
    d0cc:	2b00      	cmp	r3, #0
    d0ce:	d01a      	beq.n	d106 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    d0d0:	69fa      	ldr	r2, [r7, #28]
    d0d2:	2380      	movs	r3, #128	; 0x80
    d0d4:	02db      	lsls	r3, r3, #11
    d0d6:	4013      	ands	r3, r2
    d0d8:	d00a      	beq.n	d0f0 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    d0da:	687b      	ldr	r3, [r7, #4]
    d0dc:	789b      	ldrb	r3, [r3, #2]
    d0de:	2b01      	cmp	r3, #1
    d0e0:	d103      	bne.n	d0ea <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    d0e2:	68fb      	ldr	r3, [r7, #12]
    d0e4:	68ba      	ldr	r2, [r7, #8]
    d0e6:	619a      	str	r2, [r3, #24]
    d0e8:	e002      	b.n	d0f0 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    d0ea:	68fb      	ldr	r3, [r7, #12]
    d0ec:	68ba      	ldr	r2, [r7, #8]
    d0ee:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    d0f0:	687b      	ldr	r3, [r7, #4]
    d0f2:	785b      	ldrb	r3, [r3, #1]
    d0f4:	2b01      	cmp	r3, #1
    d0f6:	d003      	beq.n	d100 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    d0f8:	687b      	ldr	r3, [r7, #4]
    d0fa:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    d0fc:	2b02      	cmp	r3, #2
    d0fe:	d102      	bne.n	d106 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    d100:	68fb      	ldr	r3, [r7, #12]
    d102:	68ba      	ldr	r2, [r7, #8]
    d104:	609a      	str	r2, [r3, #8]
		}
	}
}
    d106:	46c0      	nop			; (mov r8, r8)
    d108:	46bd      	mov	sp, r7
    d10a:	b008      	add	sp, #32
    d10c:	bd80      	pop	{r7, pc}
    d10e:	46c0      	nop			; (mov r8, r8)
    d110:	fffbffff 	.word	0xfffbffff

0000d114 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    d114:	b580      	push	{r7, lr}
    d116:	b084      	sub	sp, #16
    d118:	af00      	add	r7, sp, #0
    d11a:	0002      	movs	r2, r0
    d11c:	6039      	str	r1, [r7, #0]
    d11e:	1dfb      	adds	r3, r7, #7
    d120:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    d122:	1dfb      	adds	r3, r7, #7
    d124:	781b      	ldrb	r3, [r3, #0]
    d126:	0018      	movs	r0, r3
    d128:	4b0a      	ldr	r3, [pc, #40]	; (d154 <system_pinmux_pin_set_config+0x40>)
    d12a:	4798      	blx	r3
    d12c:	0003      	movs	r3, r0
    d12e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    d130:	1dfb      	adds	r3, r7, #7
    d132:	781b      	ldrb	r3, [r3, #0]
    d134:	221f      	movs	r2, #31
    d136:	4013      	ands	r3, r2
    d138:	2201      	movs	r2, #1
    d13a:	409a      	lsls	r2, r3
    d13c:	0013      	movs	r3, r2
    d13e:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    d140:	683a      	ldr	r2, [r7, #0]
    d142:	68b9      	ldr	r1, [r7, #8]
    d144:	68fb      	ldr	r3, [r7, #12]
    d146:	0018      	movs	r0, r3
    d148:	4b03      	ldr	r3, [pc, #12]	; (d158 <system_pinmux_pin_set_config+0x44>)
    d14a:	4798      	blx	r3
}
    d14c:	46c0      	nop			; (mov r8, r8)
    d14e:	46bd      	mov	sp, r7
    d150:	b004      	add	sp, #16
    d152:	bd80      	pop	{r7, pc}
    d154:	0000cfa5 	.word	0x0000cfa5
    d158:	0000d005 	.word	0x0000d005

0000d15c <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    d15c:	b580      	push	{r7, lr}
    d15e:	af00      	add	r7, sp, #0
	return;
    d160:	46c0      	nop			; (mov r8, r8)
}
    d162:	46bd      	mov	sp, r7
    d164:	bd80      	pop	{r7, pc}
	...

0000d168 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    d168:	b580      	push	{r7, lr}
    d16a:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    d16c:	4b06      	ldr	r3, [pc, #24]	; (d188 <system_init+0x20>)
    d16e:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    d170:	4b06      	ldr	r3, [pc, #24]	; (d18c <system_init+0x24>)
    d172:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    d174:	4b06      	ldr	r3, [pc, #24]	; (d190 <system_init+0x28>)
    d176:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    d178:	4b06      	ldr	r3, [pc, #24]	; (d194 <system_init+0x2c>)
    d17a:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    d17c:	4b06      	ldr	r3, [pc, #24]	; (d198 <system_init+0x30>)
    d17e:	4798      	blx	r3
}
    d180:	46c0      	nop			; (mov r8, r8)
    d182:	46bd      	mov	sp, r7
    d184:	bd80      	pop	{r7, pc}
    d186:	46c0      	nop			; (mov r8, r8)
    d188:	0000c881 	.word	0x0000c881
    d18c:	00008c4d 	.word	0x00008c4d
    d190:	0000d15d 	.word	0x0000d15d
    d194:	00005de5 	.word	0x00005de5
    d198:	0000d15d 	.word	0x0000d15d

0000d19c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    d19c:	b580      	push	{r7, lr}
    d19e:	b086      	sub	sp, #24
    d1a0:	af00      	add	r7, sp, #0
    d1a2:	60f8      	str	r0, [r7, #12]
    d1a4:	60b9      	str	r1, [r7, #8]
    d1a6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    d1a8:	2300      	movs	r3, #0
    d1aa:	617b      	str	r3, [r7, #20]

	if (file != 0) {
    d1ac:	68fb      	ldr	r3, [r7, #12]
    d1ae:	2b00      	cmp	r3, #0
    d1b0:	d012      	beq.n	d1d8 <_read+0x3c>
		return -1;
    d1b2:	2301      	movs	r3, #1
    d1b4:	425b      	negs	r3, r3
    d1b6:	e013      	b.n	d1e0 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
    d1b8:	4b0b      	ldr	r3, [pc, #44]	; (d1e8 <_read+0x4c>)
    d1ba:	681a      	ldr	r2, [r3, #0]
    d1bc:	4b0b      	ldr	r3, [pc, #44]	; (d1ec <_read+0x50>)
    d1be:	681b      	ldr	r3, [r3, #0]
    d1c0:	68b9      	ldr	r1, [r7, #8]
    d1c2:	0018      	movs	r0, r3
    d1c4:	4790      	blx	r2
		ptr++;
    d1c6:	68bb      	ldr	r3, [r7, #8]
    d1c8:	3301      	adds	r3, #1
    d1ca:	60bb      	str	r3, [r7, #8]
		nChars++;
    d1cc:	697b      	ldr	r3, [r7, #20]
    d1ce:	3301      	adds	r3, #1
    d1d0:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
    d1d2:	687b      	ldr	r3, [r7, #4]
    d1d4:	3b01      	subs	r3, #1
    d1d6:	607b      	str	r3, [r7, #4]
    d1d8:	687b      	ldr	r3, [r7, #4]
    d1da:	2b00      	cmp	r3, #0
    d1dc:	dcec      	bgt.n	d1b8 <_read+0x1c>
	}
	return nChars;
    d1de:	697b      	ldr	r3, [r7, #20]
}
    d1e0:	0018      	movs	r0, r3
    d1e2:	46bd      	mov	sp, r7
    d1e4:	b006      	add	sp, #24
    d1e6:	bd80      	pop	{r7, pc}
    d1e8:	20000538 	.word	0x20000538
    d1ec:	20000540 	.word	0x20000540

0000d1f0 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    d1f0:	b580      	push	{r7, lr}
    d1f2:	b086      	sub	sp, #24
    d1f4:	af00      	add	r7, sp, #0
    d1f6:	60f8      	str	r0, [r7, #12]
    d1f8:	60b9      	str	r1, [r7, #8]
    d1fa:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    d1fc:	2300      	movs	r3, #0
    d1fe:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
    d200:	68fb      	ldr	r3, [r7, #12]
    d202:	2b01      	cmp	r3, #1
    d204:	d01d      	beq.n	d242 <_write+0x52>
    d206:	68fb      	ldr	r3, [r7, #12]
    d208:	2b02      	cmp	r3, #2
    d20a:	d01a      	beq.n	d242 <_write+0x52>
    d20c:	68fb      	ldr	r3, [r7, #12]
    d20e:	2b03      	cmp	r3, #3
    d210:	d017      	beq.n	d242 <_write+0x52>
		return -1;
    d212:	2301      	movs	r3, #1
    d214:	425b      	negs	r3, r3
    d216:	e018      	b.n	d24a <_write+0x5a>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
    d218:	4b0e      	ldr	r3, [pc, #56]	; (d254 <_write+0x64>)
    d21a:	681a      	ldr	r2, [r3, #0]
    d21c:	4b0e      	ldr	r3, [pc, #56]	; (d258 <_write+0x68>)
    d21e:	6818      	ldr	r0, [r3, #0]
    d220:	68bb      	ldr	r3, [r7, #8]
    d222:	1c59      	adds	r1, r3, #1
    d224:	60b9      	str	r1, [r7, #8]
    d226:	781b      	ldrb	r3, [r3, #0]
    d228:	0019      	movs	r1, r3
    d22a:	4790      	blx	r2
    d22c:	1e03      	subs	r3, r0, #0
    d22e:	da02      	bge.n	d236 <_write+0x46>
			return -1;
    d230:	2301      	movs	r3, #1
    d232:	425b      	negs	r3, r3
    d234:	e009      	b.n	d24a <_write+0x5a>
		}
		++nChars;
    d236:	697b      	ldr	r3, [r7, #20]
    d238:	3301      	adds	r3, #1
    d23a:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
    d23c:	687b      	ldr	r3, [r7, #4]
    d23e:	3b01      	subs	r3, #1
    d240:	607b      	str	r3, [r7, #4]
    d242:	687b      	ldr	r3, [r7, #4]
    d244:	2b00      	cmp	r3, #0
    d246:	d1e7      	bne.n	d218 <_write+0x28>
	}
	return nChars;
    d248:	697b      	ldr	r3, [r7, #20]
}
    d24a:	0018      	movs	r0, r3
    d24c:	46bd      	mov	sp, r7
    d24e:	b006      	add	sp, #24
    d250:	bd80      	pop	{r7, pc}
    d252:	46c0      	nop			; (mov r8, r8)
    d254:	2000053c 	.word	0x2000053c
    d258:	20000540 	.word	0x20000540

0000d25c <NVIC_SystemReset>:
/** \brief  System Reset

    The function initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
    d25c:	b580      	push	{r7, lr}
    d25e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
    d260:	f3bf 8f4f 	dsb	sy
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    d264:	4b02      	ldr	r3, [pc, #8]	; (d270 <NVIC_SystemReset+0x14>)
    d266:	4a03      	ldr	r2, [pc, #12]	; (d274 <NVIC_SystemReset+0x18>)
    d268:	60da      	str	r2, [r3, #12]
    d26a:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                     /* Ensure completion of memory access */
  while(1);                                                    /* wait until reset */
    d26e:	e7fe      	b.n	d26e <NVIC_SystemReset+0x12>
    d270:	e000ed00 	.word	0xe000ed00
    d274:	05fa0004 	.word	0x05fa0004

0000d278 <system_pinmux_get_group_from_gpio_pin>:
{
    d278:	b580      	push	{r7, lr}
    d27a:	b084      	sub	sp, #16
    d27c:	af00      	add	r7, sp, #0
    d27e:	0002      	movs	r2, r0
    d280:	1dfb      	adds	r3, r7, #7
    d282:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    d284:	230f      	movs	r3, #15
    d286:	18fb      	adds	r3, r7, r3
    d288:	1dfa      	adds	r2, r7, #7
    d28a:	7812      	ldrb	r2, [r2, #0]
    d28c:	09d2      	lsrs	r2, r2, #7
    d28e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    d290:	230e      	movs	r3, #14
    d292:	18fb      	adds	r3, r7, r3
    d294:	1dfa      	adds	r2, r7, #7
    d296:	7812      	ldrb	r2, [r2, #0]
    d298:	0952      	lsrs	r2, r2, #5
    d29a:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    d29c:	4b0d      	ldr	r3, [pc, #52]	; (d2d4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    d29e:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    d2a0:	230f      	movs	r3, #15
    d2a2:	18fb      	adds	r3, r7, r3
    d2a4:	781b      	ldrb	r3, [r3, #0]
    d2a6:	2b00      	cmp	r3, #0
    d2a8:	d10f      	bne.n	d2ca <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    d2aa:	230f      	movs	r3, #15
    d2ac:	18fb      	adds	r3, r7, r3
    d2ae:	781b      	ldrb	r3, [r3, #0]
    d2b0:	009b      	lsls	r3, r3, #2
    d2b2:	2210      	movs	r2, #16
    d2b4:	4694      	mov	ip, r2
    d2b6:	44bc      	add	ip, r7
    d2b8:	4463      	add	r3, ip
    d2ba:	3b08      	subs	r3, #8
    d2bc:	681a      	ldr	r2, [r3, #0]
    d2be:	230e      	movs	r3, #14
    d2c0:	18fb      	adds	r3, r7, r3
    d2c2:	781b      	ldrb	r3, [r3, #0]
    d2c4:	01db      	lsls	r3, r3, #7
    d2c6:	18d3      	adds	r3, r2, r3
    d2c8:	e000      	b.n	d2cc <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    d2ca:	2300      	movs	r3, #0
}
    d2cc:	0018      	movs	r0, r3
    d2ce:	46bd      	mov	sp, r7
    d2d0:	b004      	add	sp, #16
    d2d2:	bd80      	pop	{r7, pc}
    d2d4:	41004400 	.word	0x41004400

0000d2d8 <port_get_group_from_gpio_pin>:
{
    d2d8:	b580      	push	{r7, lr}
    d2da:	b082      	sub	sp, #8
    d2dc:	af00      	add	r7, sp, #0
    d2de:	0002      	movs	r2, r0
    d2e0:	1dfb      	adds	r3, r7, #7
    d2e2:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    d2e4:	1dfb      	adds	r3, r7, #7
    d2e6:	781b      	ldrb	r3, [r3, #0]
    d2e8:	0018      	movs	r0, r3
    d2ea:	4b03      	ldr	r3, [pc, #12]	; (d2f8 <port_get_group_from_gpio_pin+0x20>)
    d2ec:	4798      	blx	r3
    d2ee:	0003      	movs	r3, r0
}
    d2f0:	0018      	movs	r0, r3
    d2f2:	46bd      	mov	sp, r7
    d2f4:	b002      	add	sp, #8
    d2f6:	bd80      	pop	{r7, pc}
    d2f8:	0000d279 	.word	0x0000d279

0000d2fc <port_get_config_defaults>:
{
    d2fc:	b580      	push	{r7, lr}
    d2fe:	b082      	sub	sp, #8
    d300:	af00      	add	r7, sp, #0
    d302:	6078      	str	r0, [r7, #4]
	config->direction  = PORT_PIN_DIR_INPUT;
    d304:	687b      	ldr	r3, [r7, #4]
    d306:	2200      	movs	r2, #0
    d308:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    d30a:	687b      	ldr	r3, [r7, #4]
    d30c:	2201      	movs	r2, #1
    d30e:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    d310:	687b      	ldr	r3, [r7, #4]
    d312:	2200      	movs	r2, #0
    d314:	709a      	strb	r2, [r3, #2]
}
    d316:	46c0      	nop			; (mov r8, r8)
    d318:	46bd      	mov	sp, r7
    d31a:	b002      	add	sp, #8
    d31c:	bd80      	pop	{r7, pc}
	...

0000d320 <port_pin_get_input_level>:
{
    d320:	b580      	push	{r7, lr}
    d322:	b084      	sub	sp, #16
    d324:	af00      	add	r7, sp, #0
    d326:	0002      	movs	r2, r0
    d328:	1dfb      	adds	r3, r7, #7
    d32a:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    d32c:	1dfb      	adds	r3, r7, #7
    d32e:	781b      	ldrb	r3, [r3, #0]
    d330:	0018      	movs	r0, r3
    d332:	4b0b      	ldr	r3, [pc, #44]	; (d360 <port_pin_get_input_level+0x40>)
    d334:	4798      	blx	r3
    d336:	0003      	movs	r3, r0
    d338:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    d33a:	1dfb      	adds	r3, r7, #7
    d33c:	781b      	ldrb	r3, [r3, #0]
    d33e:	221f      	movs	r2, #31
    d340:	4013      	ands	r3, r2
    d342:	2201      	movs	r2, #1
    d344:	409a      	lsls	r2, r3
    d346:	0013      	movs	r3, r2
    d348:	60bb      	str	r3, [r7, #8]
	return (port_base->IN.reg & pin_mask);
    d34a:	68fb      	ldr	r3, [r7, #12]
    d34c:	6a1b      	ldr	r3, [r3, #32]
    d34e:	68ba      	ldr	r2, [r7, #8]
    d350:	4013      	ands	r3, r2
    d352:	1e5a      	subs	r2, r3, #1
    d354:	4193      	sbcs	r3, r2
    d356:	b2db      	uxtb	r3, r3
}
    d358:	0018      	movs	r0, r3
    d35a:	46bd      	mov	sp, r7
    d35c:	b004      	add	sp, #16
    d35e:	bd80      	pop	{r7, pc}
    d360:	0000d2d9 	.word	0x0000d2d9

0000d364 <port_pin_set_output_level>:
{
    d364:	b580      	push	{r7, lr}
    d366:	b084      	sub	sp, #16
    d368:	af00      	add	r7, sp, #0
    d36a:	0002      	movs	r2, r0
    d36c:	1dfb      	adds	r3, r7, #7
    d36e:	701a      	strb	r2, [r3, #0]
    d370:	1dbb      	adds	r3, r7, #6
    d372:	1c0a      	adds	r2, r1, #0
    d374:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    d376:	1dfb      	adds	r3, r7, #7
    d378:	781b      	ldrb	r3, [r3, #0]
    d37a:	0018      	movs	r0, r3
    d37c:	4b0d      	ldr	r3, [pc, #52]	; (d3b4 <port_pin_set_output_level+0x50>)
    d37e:	4798      	blx	r3
    d380:	0003      	movs	r3, r0
    d382:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    d384:	1dfb      	adds	r3, r7, #7
    d386:	781b      	ldrb	r3, [r3, #0]
    d388:	221f      	movs	r2, #31
    d38a:	4013      	ands	r3, r2
    d38c:	2201      	movs	r2, #1
    d38e:	409a      	lsls	r2, r3
    d390:	0013      	movs	r3, r2
    d392:	60bb      	str	r3, [r7, #8]
	if (level) {
    d394:	1dbb      	adds	r3, r7, #6
    d396:	781b      	ldrb	r3, [r3, #0]
    d398:	2b00      	cmp	r3, #0
    d39a:	d003      	beq.n	d3a4 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    d39c:	68fb      	ldr	r3, [r7, #12]
    d39e:	68ba      	ldr	r2, [r7, #8]
    d3a0:	619a      	str	r2, [r3, #24]
}
    d3a2:	e002      	b.n	d3aa <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    d3a4:	68fb      	ldr	r3, [r7, #12]
    d3a6:	68ba      	ldr	r2, [r7, #8]
    d3a8:	615a      	str	r2, [r3, #20]
}
    d3aa:	46c0      	nop			; (mov r8, r8)
    d3ac:	46bd      	mov	sp, r7
    d3ae:	b004      	add	sp, #16
    d3b0:	bd80      	pop	{r7, pc}
    d3b2:	46c0      	nop			; (mov r8, r8)
    d3b4:	0000d2d9 	.word	0x0000d2d9

0000d3b8 <system_reset>:
 * Resets the MCU and all associated peripherals and registers, except RTC, all 32KHz sources,
 * WDT (if ALWAYSON is set) and GCLK (if WRTLOCK is set).
 *
 */
static inline void system_reset(void)
{
    d3b8:	b580      	push	{r7, lr}
    d3ba:	af00      	add	r7, sp, #0
	NVIC_SystemReset();
    d3bc:	4b02      	ldr	r3, [pc, #8]	; (d3c8 <system_reset+0x10>)
    d3be:	4798      	blx	r3
}
    d3c0:	46c0      	nop			; (mov r8, r8)
    d3c2:	46bd      	mov	sp, r7
    d3c4:	bd80      	pop	{r7, pc}
    d3c6:	46c0      	nop			; (mov r8, r8)
    d3c8:	0000d25d 	.word	0x0000d25d

0000d3cc <system_interrupt_enable>:
{
    d3cc:	b580      	push	{r7, lr}
    d3ce:	b082      	sub	sp, #8
    d3d0:	af00      	add	r7, sp, #0
    d3d2:	0002      	movs	r2, r0
    d3d4:	1dfb      	adds	r3, r7, #7
    d3d6:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    d3d8:	4b06      	ldr	r3, [pc, #24]	; (d3f4 <system_interrupt_enable+0x28>)
    d3da:	1dfa      	adds	r2, r7, #7
    d3dc:	7812      	ldrb	r2, [r2, #0]
    d3de:	0011      	movs	r1, r2
    d3e0:	221f      	movs	r2, #31
    d3e2:	400a      	ands	r2, r1
    d3e4:	2101      	movs	r1, #1
    d3e6:	4091      	lsls	r1, r2
    d3e8:	000a      	movs	r2, r1
    d3ea:	601a      	str	r2, [r3, #0]
}
    d3ec:	46c0      	nop			; (mov r8, r8)
    d3ee:	46bd      	mov	sp, r7
    d3f0:	b002      	add	sp, #8
    d3f2:	bd80      	pop	{r7, pc}
    d3f4:	e000e100 	.word	0xe000e100

0000d3f8 <spi_is_syncing>:
{
    d3f8:	b580      	push	{r7, lr}
    d3fa:	b084      	sub	sp, #16
    d3fc:	af00      	add	r7, sp, #0
    d3fe:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
    d400:	687b      	ldr	r3, [r7, #4]
    d402:	681b      	ldr	r3, [r3, #0]
    d404:	60fb      	str	r3, [r7, #12]
	return (spi_module->SYNCBUSY.reg);
    d406:	68fb      	ldr	r3, [r7, #12]
    d408:	69db      	ldr	r3, [r3, #28]
    d40a:	1e5a      	subs	r2, r3, #1
    d40c:	4193      	sbcs	r3, r2
    d40e:	b2db      	uxtb	r3, r3
}
    d410:	0018      	movs	r0, r3
    d412:	46bd      	mov	sp, r7
    d414:	b004      	add	sp, #16
    d416:	bd80      	pop	{r7, pc}

0000d418 <spi_get_config_defaults>:
{
    d418:	b580      	push	{r7, lr}
    d41a:	b082      	sub	sp, #8
    d41c:	af00      	add	r7, sp, #0
    d41e:	6078      	str	r0, [r7, #4]
	config->mode             = SPI_MODE_MASTER;
    d420:	687b      	ldr	r3, [r7, #4]
    d422:	2201      	movs	r2, #1
    d424:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    d426:	687b      	ldr	r3, [r7, #4]
    d428:	2200      	movs	r2, #0
    d42a:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    d42c:	687b      	ldr	r3, [r7, #4]
    d42e:	2200      	movs	r2, #0
    d430:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    d432:	687b      	ldr	r3, [r7, #4]
    d434:	22c0      	movs	r2, #192	; 0xc0
    d436:	0392      	lsls	r2, r2, #14
    d438:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    d43a:	687b      	ldr	r3, [r7, #4]
    d43c:	2200      	movs	r2, #0
    d43e:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    d440:	687b      	ldr	r3, [r7, #4]
    d442:	2200      	movs	r2, #0
    d444:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    d446:	687b      	ldr	r3, [r7, #4]
    d448:	2201      	movs	r2, #1
    d44a:	749a      	strb	r2, [r3, #18]
	config->select_slave_low_detect_enable= true;
    d44c:	687b      	ldr	r3, [r7, #4]
    d44e:	2201      	movs	r2, #1
    d450:	74da      	strb	r2, [r3, #19]
	config->master_slave_select_enable= false;
    d452:	687b      	ldr	r3, [r7, #4]
    d454:	2200      	movs	r2, #0
    d456:	751a      	strb	r2, [r3, #20]
	config->generator_source = GCLK_GENERATOR_0;
    d458:	687b      	ldr	r3, [r7, #4]
    d45a:	2224      	movs	r2, #36	; 0x24
    d45c:	2100      	movs	r1, #0
    d45e:	5499      	strb	r1, [r3, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    d460:	687b      	ldr	r3, [r7, #4]
    d462:	3318      	adds	r3, #24
    d464:	220c      	movs	r2, #12
    d466:	2100      	movs	r1, #0
    d468:	0018      	movs	r0, r3
    d46a:	4b0a      	ldr	r3, [pc, #40]	; (d494 <spi_get_config_defaults+0x7c>)
    d46c:	4798      	blx	r3
	config->mode_specific.master.baudrate = 100000;
    d46e:	687b      	ldr	r3, [r7, #4]
    d470:	4a09      	ldr	r2, [pc, #36]	; (d498 <spi_get_config_defaults+0x80>)
    d472:	619a      	str	r2, [r3, #24]
	config->pinmux_pad0 = PINMUX_DEFAULT;
    d474:	687b      	ldr	r3, [r7, #4]
    d476:	2200      	movs	r2, #0
    d478:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    d47a:	687b      	ldr	r3, [r7, #4]
    d47c:	2200      	movs	r2, #0
    d47e:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    d480:	687b      	ldr	r3, [r7, #4]
    d482:	2200      	movs	r2, #0
    d484:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    d486:	687b      	ldr	r3, [r7, #4]
    d488:	2200      	movs	r2, #0
    d48a:	635a      	str	r2, [r3, #52]	; 0x34
};
    d48c:	46c0      	nop			; (mov r8, r8)
    d48e:	46bd      	mov	sp, r7
    d490:	b002      	add	sp, #8
    d492:	bd80      	pop	{r7, pc}
    d494:	0000e66f 	.word	0x0000e66f
    d498:	000186a0 	.word	0x000186a0

0000d49c <spi_enable>:
{
    d49c:	b580      	push	{r7, lr}
    d49e:	b084      	sub	sp, #16
    d4a0:	af00      	add	r7, sp, #0
    d4a2:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
    d4a4:	687b      	ldr	r3, [r7, #4]
    d4a6:	681b      	ldr	r3, [r3, #0]
    d4a8:	60fb      	str	r3, [r7, #12]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    d4aa:	687b      	ldr	r3, [r7, #4]
    d4ac:	681b      	ldr	r3, [r3, #0]
    d4ae:	0018      	movs	r0, r3
    d4b0:	4b0b      	ldr	r3, [pc, #44]	; (d4e0 <spi_enable+0x44>)
    d4b2:	4798      	blx	r3
    d4b4:	0003      	movs	r3, r0
    d4b6:	0018      	movs	r0, r3
    d4b8:	4b0a      	ldr	r3, [pc, #40]	; (d4e4 <spi_enable+0x48>)
    d4ba:	4798      	blx	r3
	while (spi_is_syncing(module)) {
    d4bc:	46c0      	nop			; (mov r8, r8)
    d4be:	687b      	ldr	r3, [r7, #4]
    d4c0:	0018      	movs	r0, r3
    d4c2:	4b09      	ldr	r3, [pc, #36]	; (d4e8 <spi_enable+0x4c>)
    d4c4:	4798      	blx	r3
    d4c6:	1e03      	subs	r3, r0, #0
    d4c8:	d1f9      	bne.n	d4be <spi_enable+0x22>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    d4ca:	68fb      	ldr	r3, [r7, #12]
    d4cc:	681b      	ldr	r3, [r3, #0]
    d4ce:	2202      	movs	r2, #2
    d4d0:	431a      	orrs	r2, r3
    d4d2:	68fb      	ldr	r3, [r7, #12]
    d4d4:	601a      	str	r2, [r3, #0]
}
    d4d6:	46c0      	nop			; (mov r8, r8)
    d4d8:	46bd      	mov	sp, r7
    d4da:	b004      	add	sp, #16
    d4dc:	bd80      	pop	{r7, pc}
    d4de:	46c0      	nop			; (mov r8, r8)
    d4e0:	0000a4cd 	.word	0x0000a4cd
    d4e4:	0000d3cd 	.word	0x0000d3cd
    d4e8:	0000d3f9 	.word	0x0000d3f9

0000d4ec <at25dfx_chip_init>:
 */
static inline enum status_code at25dfx_chip_init(
		struct at25dfx_chip_module *const module,
		at25dfx_spi_module_t *const spi_module,
		const struct at25dfx_chip_config *const config)
{
    d4ec:	b580      	push	{r7, lr}
    d4ee:	b086      	sub	sp, #24
    d4f0:	af00      	add	r7, sp, #0
    d4f2:	60f8      	str	r0, [r7, #12]
    d4f4:	60b9      	str	r1, [r7, #8]
    d4f6:	607a      	str	r2, [r7, #4]
	struct port_config port_config;

	module->type = config->type;
    d4f8:	687b      	ldr	r3, [r7, #4]
    d4fa:	781a      	ldrb	r2, [r3, #0]
    d4fc:	68fb      	ldr	r3, [r7, #12]
    d4fe:	711a      	strb	r2, [r3, #4]
	module->cs_pin = config->cs_pin;
    d500:	687b      	ldr	r3, [r7, #4]
    d502:	785a      	ldrb	r2, [r3, #1]
    d504:	68fb      	ldr	r3, [r7, #12]
    d506:	715a      	strb	r2, [r3, #5]
	module->spi = spi_module;
    d508:	68fb      	ldr	r3, [r7, #12]
    d50a:	68ba      	ldr	r2, [r7, #8]
    d50c:	601a      	str	r2, [r3, #0]

	// Configure CS pin as output, high
	port_get_config_defaults(&port_config);
    d50e:	2314      	movs	r3, #20
    d510:	18fb      	adds	r3, r7, r3
    d512:	0018      	movs	r0, r3
    d514:	4b0c      	ldr	r3, [pc, #48]	; (d548 <at25dfx_chip_init+0x5c>)
    d516:	4798      	blx	r3
	port_config.direction = PORT_PIN_DIR_OUTPUT;
    d518:	2314      	movs	r3, #20
    d51a:	18fb      	adds	r3, r7, r3
    d51c:	2201      	movs	r2, #1
    d51e:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(module->cs_pin, &port_config);
    d520:	68fb      	ldr	r3, [r7, #12]
    d522:	795b      	ldrb	r3, [r3, #5]
    d524:	2214      	movs	r2, #20
    d526:	18ba      	adds	r2, r7, r2
    d528:	0011      	movs	r1, r2
    d52a:	0018      	movs	r0, r3
    d52c:	4b07      	ldr	r3, [pc, #28]	; (d54c <at25dfx_chip_init+0x60>)
    d52e:	4798      	blx	r3
	port_pin_set_output_level(module->cs_pin, true);
    d530:	68fb      	ldr	r3, [r7, #12]
    d532:	795b      	ldrb	r3, [r3, #5]
    d534:	2101      	movs	r1, #1
    d536:	0018      	movs	r0, r3
    d538:	4b05      	ldr	r3, [pc, #20]	; (d550 <at25dfx_chip_init+0x64>)
    d53a:	4798      	blx	r3

	return STATUS_OK;
    d53c:	2300      	movs	r3, #0
}
    d53e:	0018      	movs	r0, r3
    d540:	46bd      	mov	sp, r7
    d542:	b006      	add	sp, #24
    d544:	bd80      	pop	{r7, pc}
    d546:	46c0      	nop			; (mov r8, r8)
    d548:	0000d2fd 	.word	0x0000d2fd
    d54c:	00009e21 	.word	0x00009e21
    d550:	0000d365 	.word	0x0000d365

0000d554 <usart_is_syncing>:
{
    d554:	b580      	push	{r7, lr}
    d556:	b084      	sub	sp, #16
    d558:	af00      	add	r7, sp, #0
    d55a:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    d55c:	687b      	ldr	r3, [r7, #4]
    d55e:	681b      	ldr	r3, [r3, #0]
    d560:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    d562:	68fb      	ldr	r3, [r7, #12]
    d564:	69db      	ldr	r3, [r3, #28]
    d566:	1e5a      	subs	r2, r3, #1
    d568:	4193      	sbcs	r3, r2
    d56a:	b2db      	uxtb	r3, r3
}
    d56c:	0018      	movs	r0, r3
    d56e:	46bd      	mov	sp, r7
    d570:	b004      	add	sp, #16
    d572:	bd80      	pop	{r7, pc}

0000d574 <_usart_wait_for_sync>:
{
    d574:	b580      	push	{r7, lr}
    d576:	b082      	sub	sp, #8
    d578:	af00      	add	r7, sp, #0
    d57a:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    d57c:	46c0      	nop			; (mov r8, r8)
    d57e:	687b      	ldr	r3, [r7, #4]
    d580:	0018      	movs	r0, r3
    d582:	4b04      	ldr	r3, [pc, #16]	; (d594 <_usart_wait_for_sync+0x20>)
    d584:	4798      	blx	r3
    d586:	1e03      	subs	r3, r0, #0
    d588:	d1f9      	bne.n	d57e <_usart_wait_for_sync+0xa>
}
    d58a:	46c0      	nop			; (mov r8, r8)
    d58c:	46bd      	mov	sp, r7
    d58e:	b002      	add	sp, #8
    d590:	bd80      	pop	{r7, pc}
    d592:	46c0      	nop			; (mov r8, r8)
    d594:	0000d555 	.word	0x0000d555

0000d598 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    d598:	b580      	push	{r7, lr}
    d59a:	b082      	sub	sp, #8
    d59c:	af00      	add	r7, sp, #0
    d59e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    d5a0:	687b      	ldr	r3, [r7, #4]
    d5a2:	2280      	movs	r2, #128	; 0x80
    d5a4:	05d2      	lsls	r2, r2, #23
    d5a6:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    d5a8:	687b      	ldr	r3, [r7, #4]
    d5aa:	2200      	movs	r2, #0
    d5ac:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    d5ae:	687b      	ldr	r3, [r7, #4]
    d5b0:	22ff      	movs	r2, #255	; 0xff
    d5b2:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    d5b4:	687b      	ldr	r3, [r7, #4]
    d5b6:	2200      	movs	r2, #0
    d5b8:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    d5ba:	687b      	ldr	r3, [r7, #4]
    d5bc:	2200      	movs	r2, #0
    d5be:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    d5c0:	687b      	ldr	r3, [r7, #4]
    d5c2:	2296      	movs	r2, #150	; 0x96
    d5c4:	0192      	lsls	r2, r2, #6
    d5c6:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    d5c8:	687b      	ldr	r3, [r7, #4]
    d5ca:	2224      	movs	r2, #36	; 0x24
    d5cc:	2101      	movs	r1, #1
    d5ce:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    d5d0:	687b      	ldr	r3, [r7, #4]
    d5d2:	2225      	movs	r2, #37	; 0x25
    d5d4:	2101      	movs	r1, #1
    d5d6:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    d5d8:	687b      	ldr	r3, [r7, #4]
    d5da:	2226      	movs	r2, #38	; 0x26
    d5dc:	2100      	movs	r1, #0
    d5de:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    d5e0:	687b      	ldr	r3, [r7, #4]
    d5e2:	2227      	movs	r2, #39	; 0x27
    d5e4:	2100      	movs	r1, #0
    d5e6:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    d5e8:	687b      	ldr	r3, [r7, #4]
    d5ea:	2200      	movs	r2, #0
    d5ec:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    d5ee:	687b      	ldr	r3, [r7, #4]
    d5f0:	2288      	movs	r2, #136	; 0x88
    d5f2:	0352      	lsls	r2, r2, #13
    d5f4:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    d5f6:	687b      	ldr	r3, [r7, #4]
    d5f8:	222c      	movs	r2, #44	; 0x2c
    d5fa:	2100      	movs	r1, #0
    d5fc:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    d5fe:	687b      	ldr	r3, [r7, #4]
    d600:	222d      	movs	r2, #45	; 0x2d
    d602:	2100      	movs	r1, #0
    d604:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    d606:	687b      	ldr	r3, [r7, #4]
    d608:	2200      	movs	r2, #0
    d60a:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    d60c:	687b      	ldr	r3, [r7, #4]
    d60e:	2200      	movs	r2, #0
    d610:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    d612:	687b      	ldr	r3, [r7, #4]
    d614:	2200      	movs	r2, #0
    d616:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    d618:	687b      	ldr	r3, [r7, #4]
    d61a:	2200      	movs	r2, #0
    d61c:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    d61e:	687b      	ldr	r3, [r7, #4]
    d620:	2200      	movs	r2, #0
    d622:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    d624:	687b      	ldr	r3, [r7, #4]
    d626:	2200      	movs	r2, #0
    d628:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    d62a:	687b      	ldr	r3, [r7, #4]
    d62c:	2200      	movs	r2, #0
    d62e:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    d630:	687b      	ldr	r3, [r7, #4]
    d632:	2200      	movs	r2, #0
    d634:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    d636:	687b      	ldr	r3, [r7, #4]
    d638:	2200      	movs	r2, #0
    d63a:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    d63c:	687b      	ldr	r3, [r7, #4]
    d63e:	2200      	movs	r2, #0
    d640:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    d642:	687b      	ldr	r3, [r7, #4]
    d644:	2213      	movs	r2, #19
    d646:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    d648:	687b      	ldr	r3, [r7, #4]
    d64a:	2200      	movs	r2, #0
    d64c:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    d64e:	46c0      	nop			; (mov r8, r8)
    d650:	46bd      	mov	sp, r7
    d652:	b002      	add	sp, #8
    d654:	bd80      	pop	{r7, pc}
	...

0000d658 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    d658:	b580      	push	{r7, lr}
    d65a:	b084      	sub	sp, #16
    d65c:	af00      	add	r7, sp, #0
    d65e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    d660:	687b      	ldr	r3, [r7, #4]
    d662:	681b      	ldr	r3, [r3, #0]
    d664:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    d666:	687b      	ldr	r3, [r7, #4]
    d668:	681b      	ldr	r3, [r3, #0]
    d66a:	0018      	movs	r0, r3
    d66c:	4b09      	ldr	r3, [pc, #36]	; (d694 <usart_enable+0x3c>)
    d66e:	4798      	blx	r3
    d670:	0003      	movs	r3, r0
    d672:	0018      	movs	r0, r3
    d674:	4b08      	ldr	r3, [pc, #32]	; (d698 <usart_enable+0x40>)
    d676:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    d678:	687b      	ldr	r3, [r7, #4]
    d67a:	0018      	movs	r0, r3
    d67c:	4b07      	ldr	r3, [pc, #28]	; (d69c <usart_enable+0x44>)
    d67e:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    d680:	68fb      	ldr	r3, [r7, #12]
    d682:	681b      	ldr	r3, [r3, #0]
    d684:	2202      	movs	r2, #2
    d686:	431a      	orrs	r2, r3
    d688:	68fb      	ldr	r3, [r7, #12]
    d68a:	601a      	str	r2, [r3, #0]
}
    d68c:	46c0      	nop			; (mov r8, r8)
    d68e:	46bd      	mov	sp, r7
    d690:	b004      	add	sp, #16
    d692:	bd80      	pop	{r7, pc}
    d694:	0000a4cd 	.word	0x0000a4cd
    d698:	0000d3cd 	.word	0x0000d3cd
    d69c:	0000d575 	.word	0x0000d575

0000d6a0 <usart_serial_init>:
 */
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    d6a0:	b580      	push	{r7, lr}
    d6a2:	b084      	sub	sp, #16
    d6a4:	af00      	add	r7, sp, #0
    d6a6:	60f8      	str	r0, [r7, #12]
    d6a8:	60b9      	str	r1, [r7, #8]
    d6aa:	607a      	str	r2, [r7, #4]
	if (usart_init(module, hw, config) == STATUS_OK) {
    d6ac:	687a      	ldr	r2, [r7, #4]
    d6ae:	68b9      	ldr	r1, [r7, #8]
    d6b0:	68fb      	ldr	r3, [r7, #12]
    d6b2:	0018      	movs	r0, r3
    d6b4:	4b05      	ldr	r3, [pc, #20]	; (d6cc <usart_serial_init+0x2c>)
    d6b6:	4798      	blx	r3
    d6b8:	1e03      	subs	r3, r0, #0
    d6ba:	d101      	bne.n	d6c0 <usart_serial_init+0x20>
		return true;
    d6bc:	2301      	movs	r3, #1
    d6be:	e000      	b.n	d6c2 <usart_serial_init+0x22>
	}
	else {
		return false;
    d6c0:	2300      	movs	r3, #0
	}
}
    d6c2:	0018      	movs	r0, r3
    d6c4:	46bd      	mov	sp, r7
    d6c6:	b004      	add	sp, #16
    d6c8:	bd80      	pop	{r7, pc}
    d6ca:	46c0      	nop			; (mov r8, r8)
    d6cc:	0000baa5 	.word	0x0000baa5

0000d6d0 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    d6d0:	b580      	push	{r7, lr}
    d6d2:	b082      	sub	sp, #8
    d6d4:	af00      	add	r7, sp, #0
    d6d6:	6078      	str	r0, [r7, #4]
    d6d8:	000a      	movs	r2, r1
    d6da:	1cfb      	adds	r3, r7, #3
    d6dc:	701a      	strb	r2, [r3, #0]
	while(STATUS_OK !=usart_write_wait(module, c));
    d6de:	46c0      	nop			; (mov r8, r8)
    d6e0:	1cfb      	adds	r3, r7, #3
    d6e2:	781b      	ldrb	r3, [r3, #0]
    d6e4:	b29a      	uxth	r2, r3
    d6e6:	687b      	ldr	r3, [r7, #4]
    d6e8:	0011      	movs	r1, r2
    d6ea:	0018      	movs	r0, r3
    d6ec:	4b04      	ldr	r3, [pc, #16]	; (d700 <usart_serial_putchar+0x30>)
    d6ee:	4798      	blx	r3
    d6f0:	1e03      	subs	r3, r0, #0
    d6f2:	d1f5      	bne.n	d6e0 <usart_serial_putchar+0x10>

	return STATUS_OK;
    d6f4:	2300      	movs	r3, #0
}
    d6f6:	0018      	movs	r0, r3
    d6f8:	46bd      	mov	sp, r7
    d6fa:	b002      	add	sp, #8
    d6fc:	bd80      	pop	{r7, pc}
    d6fe:	46c0      	nop			; (mov r8, r8)
    d700:	0000bd19 	.word	0x0000bd19

0000d704 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    d704:	b580      	push	{r7, lr}
    d706:	b084      	sub	sp, #16
    d708:	af00      	add	r7, sp, #0
    d70a:	6078      	str	r0, [r7, #4]
    d70c:	6039      	str	r1, [r7, #0]
	uint16_t temp = 0;
    d70e:	230e      	movs	r3, #14
    d710:	18fb      	adds	r3, r7, r3
    d712:	2200      	movs	r2, #0
    d714:	801a      	strh	r2, [r3, #0]

	while(STATUS_OK != usart_read_wait(module, &temp));
    d716:	46c0      	nop			; (mov r8, r8)
    d718:	230e      	movs	r3, #14
    d71a:	18fa      	adds	r2, r7, r3
    d71c:	687b      	ldr	r3, [r7, #4]
    d71e:	0011      	movs	r1, r2
    d720:	0018      	movs	r0, r3
    d722:	4b07      	ldr	r3, [pc, #28]	; (d740 <usart_serial_getchar+0x3c>)
    d724:	4798      	blx	r3
    d726:	1e03      	subs	r3, r0, #0
    d728:	d1f6      	bne.n	d718 <usart_serial_getchar+0x14>

	*c = temp;
    d72a:	230e      	movs	r3, #14
    d72c:	18fb      	adds	r3, r7, r3
    d72e:	881b      	ldrh	r3, [r3, #0]
    d730:	b2da      	uxtb	r2, r3
    d732:	683b      	ldr	r3, [r7, #0]
    d734:	701a      	strb	r2, [r3, #0]
}
    d736:	46c0      	nop			; (mov r8, r8)
    d738:	46bd      	mov	sp, r7
    d73a:	b004      	add	sp, #16
    d73c:	bd80      	pop	{r7, pc}
    d73e:	46c0      	nop			; (mov r8, r8)
    d740:	0000bd7d 	.word	0x0000bd7d

0000d744 <stdio_serial_init>:
 */
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    d744:	b580      	push	{r7, lr}
    d746:	b084      	sub	sp, #16
    d748:	af00      	add	r7, sp, #0
    d74a:	60f8      	str	r0, [r7, #12]
    d74c:	60b9      	str	r1, [r7, #8]
    d74e:	607a      	str	r2, [r7, #4]
	stdio_base = (void *)module;
    d750:	4b10      	ldr	r3, [pc, #64]	; (d794 <stdio_serial_init+0x50>)
    d752:	68fa      	ldr	r2, [r7, #12]
    d754:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    d756:	4b10      	ldr	r3, [pc, #64]	; (d798 <stdio_serial_init+0x54>)
    d758:	4a10      	ldr	r2, [pc, #64]	; (d79c <stdio_serial_init+0x58>)
    d75a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    d75c:	4b10      	ldr	r3, [pc, #64]	; (d7a0 <stdio_serial_init+0x5c>)
    d75e:	4a11      	ldr	r2, [pc, #68]	; (d7a4 <stdio_serial_init+0x60>)
    d760:	601a      	str	r2, [r3, #0]

	usart_serial_init(module, hw, config);
    d762:	687a      	ldr	r2, [r7, #4]
    d764:	68b9      	ldr	r1, [r7, #8]
    d766:	68fb      	ldr	r3, [r7, #12]
    d768:	0018      	movs	r0, r3
    d76a:	4b0f      	ldr	r3, [pc, #60]	; (d7a8 <stdio_serial_init+0x64>)
    d76c:	4798      	blx	r3
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    d76e:	4b0f      	ldr	r3, [pc, #60]	; (d7ac <stdio_serial_init+0x68>)
    d770:	681b      	ldr	r3, [r3, #0]
    d772:	689b      	ldr	r3, [r3, #8]
    d774:	2100      	movs	r1, #0
    d776:	0018      	movs	r0, r3
    d778:	4b0d      	ldr	r3, [pc, #52]	; (d7b0 <stdio_serial_init+0x6c>)
    d77a:	4798      	blx	r3
	setbuf(stdin, NULL);
    d77c:	4b0b      	ldr	r3, [pc, #44]	; (d7ac <stdio_serial_init+0x68>)
    d77e:	681b      	ldr	r3, [r3, #0]
    d780:	685b      	ldr	r3, [r3, #4]
    d782:	2100      	movs	r1, #0
    d784:	0018      	movs	r0, r3
    d786:	4b0a      	ldr	r3, [pc, #40]	; (d7b0 <stdio_serial_init+0x6c>)
    d788:	4798      	blx	r3
	// Note: Already the case in IAR's Normal DLIB default configuration
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
}
    d78a:	46c0      	nop			; (mov r8, r8)
    d78c:	46bd      	mov	sp, r7
    d78e:	b004      	add	sp, #16
    d790:	bd80      	pop	{r7, pc}
    d792:	46c0      	nop			; (mov r8, r8)
    d794:	20000540 	.word	0x20000540
    d798:	2000053c 	.word	0x2000053c
    d79c:	0000d6d1 	.word	0x0000d6d1
    d7a0:	20000538 	.word	0x20000538
    d7a4:	0000d705 	.word	0x0000d705
    d7a8:	0000d6a1 	.word	0x0000d6a1
    d7ac:	20000018 	.word	0x20000018
    d7b0:	0000e925 	.word	0x0000e925

0000d7b4 <configure_console>:
// begin source code



static void configure_console(void)
{
    d7b4:	b580      	push	{r7, lr}
    d7b6:	b090      	sub	sp, #64	; 0x40
    d7b8:	af00      	add	r7, sp, #0
	struct usart_config usart_conf;
	usart_get_config_defaults(&usart_conf);
    d7ba:	003b      	movs	r3, r7
    d7bc:	0018      	movs	r0, r3
    d7be:	4b13      	ldr	r3, [pc, #76]	; (d80c <configure_console+0x58>)
    d7c0:	4798      	blx	r3
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    d7c2:	003b      	movs	r3, r7
    d7c4:	22c4      	movs	r2, #196	; 0xc4
    d7c6:	0392      	lsls	r2, r2, #14
    d7c8:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    d7ca:	003b      	movs	r3, r7
    d7cc:	2201      	movs	r2, #1
    d7ce:	4252      	negs	r2, r2
    d7d0:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    d7d2:	003b      	movs	r3, r7
    d7d4:	2201      	movs	r2, #1
    d7d6:	4252      	negs	r2, r2
    d7d8:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    d7da:	003b      	movs	r3, r7
    d7dc:	4a0c      	ldr	r2, [pc, #48]	; (d810 <configure_console+0x5c>)
    d7de:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    d7e0:	003b      	movs	r3, r7
    d7e2:	4a0c      	ldr	r2, [pc, #48]	; (d814 <configure_console+0x60>)
    d7e4:	63da      	str	r2, [r3, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
    d7e6:	003b      	movs	r3, r7
    d7e8:	22e1      	movs	r2, #225	; 0xe1
    d7ea:	0252      	lsls	r2, r2, #9
    d7ec:	621a      	str	r2, [r3, #32]
	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &usart_conf);
    d7ee:	003a      	movs	r2, r7
    d7f0:	4909      	ldr	r1, [pc, #36]	; (d818 <configure_console+0x64>)
    d7f2:	4b0a      	ldr	r3, [pc, #40]	; (d81c <configure_console+0x68>)
    d7f4:	0018      	movs	r0, r3
    d7f6:	4b0a      	ldr	r3, [pc, #40]	; (d820 <configure_console+0x6c>)
    d7f8:	4798      	blx	r3
	usart_enable(&usart_instance);
    d7fa:	4b08      	ldr	r3, [pc, #32]	; (d81c <configure_console+0x68>)
    d7fc:	0018      	movs	r0, r3
    d7fe:	4b09      	ldr	r3, [pc, #36]	; (d824 <configure_console+0x70>)
    d800:	4798      	blx	r3
}
    d802:	46c0      	nop			; (mov r8, r8)
    d804:	46bd      	mov	sp, r7
    d806:	b010      	add	sp, #64	; 0x40
    d808:	bd80      	pop	{r7, pc}
    d80a:	46c0      	nop			; (mov r8, r8)
    d80c:	0000d599 	.word	0x0000d599
    d810:	002a0003 	.word	0x002a0003
    d814:	002b0003 	.word	0x002b0003
    d818:	42001800 	.word	0x42001800
    d81c:	20000544 	.word	0x20000544
    d820:	0000d745 	.word	0x0000d745
    d824:	0000d659 	.word	0x0000d659

0000d828 <writeFWStat>:
	config.manual_page_write = false;
	nvm_set_config(&config);
}

static void writeFWStat(Firmware_Status_t thisFW)
{
    d828:	b590      	push	{r4, r7, lr}
    d82a:	b095      	sub	sp, #84	; 0x54
    d82c:	af00      	add	r7, sp, #0
    d82e:	003b      	movs	r3, r7
    d830:	6018      	str	r0, [r3, #0]
    d832:	6059      	str	r1, [r3, #4]
	uint8_t page_buffer[NVMCTRL_PAGE_SIZE]={0};
    d834:	230c      	movs	r3, #12
    d836:	18fb      	adds	r3, r7, r3
    d838:	0018      	movs	r0, r3
    d83a:	2340      	movs	r3, #64	; 0x40
    d83c:	001a      	movs	r2, r3
    d83e:	2100      	movs	r1, #0
    d840:	4b23      	ldr	r3, [pc, #140]	; (d8d0 <writeFWStat+0xa8>)
    d842:	4798      	blx	r3
	page_buffer[0] = thisFW.signature[0];
    d844:	003b      	movs	r3, r7
    d846:	781a      	ldrb	r2, [r3, #0]
    d848:	230c      	movs	r3, #12
    d84a:	18fb      	adds	r3, r7, r3
    d84c:	701a      	strb	r2, [r3, #0]
	page_buffer[1] = thisFW.signature[1];
    d84e:	003b      	movs	r3, r7
    d850:	785a      	ldrb	r2, [r3, #1]
    d852:	230c      	movs	r3, #12
    d854:	18fb      	adds	r3, r7, r3
    d856:	705a      	strb	r2, [r3, #1]
	page_buffer[2] = thisFW.signature[2];
    d858:	003b      	movs	r3, r7
    d85a:	789a      	ldrb	r2, [r3, #2]
    d85c:	230c      	movs	r3, #12
    d85e:	18fb      	adds	r3, r7, r3
    d860:	709a      	strb	r2, [r3, #2]
	page_buffer[3] = thisFW.signature[3];
    d862:	003b      	movs	r3, r7
    d864:	78da      	ldrb	r2, [r3, #3]
    d866:	230c      	movs	r3, #12
    d868:	18fb      	adds	r3, r7, r3
    d86a:	70da      	strb	r2, [r3, #3]
	page_buffer[4] = thisFW.executing_image;
    d86c:	003b      	movs	r3, r7
    d86e:	791a      	ldrb	r2, [r3, #4]
    d870:	230c      	movs	r3, #12
    d872:	18fb      	adds	r3, r7, r3
    d874:	711a      	strb	r2, [r3, #4]
	page_buffer[5] = thisFW.downloaded_image;
    d876:	003b      	movs	r3, r7
    d878:	795a      	ldrb	r2, [r3, #5]
    d87a:	230c      	movs	r3, #12
    d87c:	18fb      	adds	r3, r7, r3
    d87e:	715a      	strb	r2, [r3, #5]
	page_buffer[6] = thisFW.writenew_image;
    d880:	003b      	movs	r3, r7
    d882:	799a      	ldrb	r2, [r3, #6]
    d884:	230c      	movs	r3, #12
    d886:	18fb      	adds	r3, r7, r3
    d888:	719a      	strb	r2, [r3, #6]
	
	status_code_genare_t error_code;
	do
	{
		error_code = nvm_erase_row(FW_STAT_ADDRESS);			// Erase FW stat row
    d88a:	234f      	movs	r3, #79	; 0x4f
    d88c:	18fc      	adds	r4, r7, r3
    d88e:	23fe      	movs	r3, #254	; 0xfe
    d890:	01db      	lsls	r3, r3, #7
    d892:	0018      	movs	r0, r3
    d894:	4b0f      	ldr	r3, [pc, #60]	; (d8d4 <writeFWStat+0xac>)
    d896:	4798      	blx	r3
    d898:	0003      	movs	r3, r0
    d89a:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    d89c:	234f      	movs	r3, #79	; 0x4f
    d89e:	18fb      	adds	r3, r7, r3
    d8a0:	781b      	ldrb	r3, [r3, #0]
    d8a2:	2b05      	cmp	r3, #5
    d8a4:	d0f1      	beq.n	d88a <writeFWStat+0x62>
	
	do
	{
		error_code = nvm_write_buffer(FW_STAT_ADDRESS, page_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
    d8a6:	234f      	movs	r3, #79	; 0x4f
    d8a8:	18fc      	adds	r4, r7, r3
    d8aa:	230c      	movs	r3, #12
    d8ac:	18f9      	adds	r1, r7, r3
    d8ae:	23fe      	movs	r3, #254	; 0xfe
    d8b0:	01db      	lsls	r3, r3, #7
    d8b2:	2240      	movs	r2, #64	; 0x40
    d8b4:	0018      	movs	r0, r3
    d8b6:	4b08      	ldr	r3, [pc, #32]	; (d8d8 <writeFWStat+0xb0>)
    d8b8:	4798      	blx	r3
    d8ba:	0003      	movs	r3, r0
    d8bc:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    d8be:	234f      	movs	r3, #79	; 0x4f
    d8c0:	18fb      	adds	r3, r7, r3
    d8c2:	781b      	ldrb	r3, [r3, #0]
    d8c4:	2b05      	cmp	r3, #5
    d8c6:	d0ee      	beq.n	d8a6 <writeFWStat+0x7e>
}
    d8c8:	46c0      	nop			; (mov r8, r8)
    d8ca:	46bd      	mov	sp, r7
    d8cc:	b015      	add	sp, #84	; 0x54
    d8ce:	bd90      	pop	{r4, r7, pc}
    d8d0:	0000e66f 	.word	0x0000e66f
    d8d4:	00009d51 	.word	0x00009d51
    d8d8:	00009c05 	.word	0x00009c05

0000d8dc <configure_port_pins>:
void configure_port_pins(void)
{
    d8dc:	b580      	push	{r7, lr}
    d8de:	b082      	sub	sp, #8
    d8e0:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
    d8e2:	1d3b      	adds	r3, r7, #4
    d8e4:	0018      	movs	r0, r3
    d8e6:	4b0b      	ldr	r3, [pc, #44]	; (d914 <configure_port_pins+0x38>)
    d8e8:	4798      	blx	r3
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    d8ea:	1d3b      	adds	r3, r7, #4
    d8ec:	2201      	movs	r2, #1
    d8ee:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &config_port_pin);
    d8f0:	1d3b      	adds	r3, r7, #4
    d8f2:	0019      	movs	r1, r3
    d8f4:	2017      	movs	r0, #23
    d8f6:	4b08      	ldr	r3, [pc, #32]	; (d918 <configure_port_pins+0x3c>)
    d8f8:	4798      	blx	r3
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    d8fa:	1d3b      	adds	r3, r7, #4
    d8fc:	2200      	movs	r2, #0
    d8fe:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(B1, &config_port_pin);
    d900:	1d3b      	adds	r3, r7, #4
    d902:	0019      	movs	r1, r3
    d904:	2037      	movs	r0, #55	; 0x37
    d906:	4b04      	ldr	r3, [pc, #16]	; (d918 <configure_port_pins+0x3c>)
    d908:	4798      	blx	r3
}
    d90a:	46c0      	nop			; (mov r8, r8)
    d90c:	46bd      	mov	sp, r7
    d90e:	b002      	add	sp, #8
    d910:	bd80      	pop	{r7, pc}
    d912:	46c0      	nop			; (mov r8, r8)
    d914:	0000d2fd 	.word	0x0000d2fd
    d918:	00009e21 	.word	0x00009e21

0000d91c <configure_spi_flash>:

static void configure_spi_flash()
{
    d91c:	b580      	push	{r7, lr}
    d91e:	b090      	sub	sp, #64	; 0x40
    d920:	af00      	add	r7, sp, #0
	struct at25dfx_chip_config at25dfx_chip_config;
	struct spi_config at25dfx_spi_config;
	spi_get_config_defaults(&at25dfx_spi_config);
    d922:	1d3b      	adds	r3, r7, #4
    d924:	0018      	movs	r0, r3
    d926:	4b19      	ldr	r3, [pc, #100]	; (d98c <configure_spi_flash+0x70>)
    d928:	4798      	blx	r3
	at25dfx_spi_config.mode_specific.master.baudrate = AT25DFX_CLOCK_SPEED;
    d92a:	1d3b      	adds	r3, r7, #4
    d92c:	4a18      	ldr	r2, [pc, #96]	; (d990 <configure_spi_flash+0x74>)
    d92e:	619a      	str	r2, [r3, #24]
	at25dfx_spi_config.mux_setting = AT25DFX_SPI_PINMUX_SETTING;
    d930:	1d3b      	adds	r3, r7, #4
    d932:	2280      	movs	r2, #128	; 0x80
    d934:	0252      	lsls	r2, r2, #9
    d936:	60da      	str	r2, [r3, #12]
	at25dfx_spi_config.pinmux_pad0 = AT25DFX_SPI_PINMUX_PAD0;
    d938:	1d3b      	adds	r3, r7, #4
    d93a:	4a16      	ldr	r2, [pc, #88]	; (d994 <configure_spi_flash+0x78>)
    d93c:	629a      	str	r2, [r3, #40]	; 0x28
	at25dfx_spi_config.pinmux_pad1 = AT25DFX_SPI_PINMUX_PAD1;
    d93e:	1d3b      	adds	r3, r7, #4
    d940:	2201      	movs	r2, #1
    d942:	4252      	negs	r2, r2
    d944:	62da      	str	r2, [r3, #44]	; 0x2c
	at25dfx_spi_config.pinmux_pad2 = AT25DFX_SPI_PINMUX_PAD2;
    d946:	1d3b      	adds	r3, r7, #4
    d948:	4a13      	ldr	r2, [pc, #76]	; (d998 <configure_spi_flash+0x7c>)
    d94a:	631a      	str	r2, [r3, #48]	; 0x30
	at25dfx_spi_config.pinmux_pad3 = AT25DFX_SPI_PINMUX_PAD3;
    d94c:	1d3b      	adds	r3, r7, #4
    d94e:	4a13      	ldr	r2, [pc, #76]	; (d99c <configure_spi_flash+0x80>)
    d950:	635a      	str	r2, [r3, #52]	; 0x34
	spi_init(&at25dfx_spi, AT25DFX_SPI, &at25dfx_spi_config);
    d952:	1d3a      	adds	r2, r7, #4
    d954:	4912      	ldr	r1, [pc, #72]	; (d9a0 <configure_spi_flash+0x84>)
    d956:	4b13      	ldr	r3, [pc, #76]	; (d9a4 <configure_spi_flash+0x88>)
    d958:	0018      	movs	r0, r3
    d95a:	4b13      	ldr	r3, [pc, #76]	; (d9a8 <configure_spi_flash+0x8c>)
    d95c:	4798      	blx	r3
	spi_enable(&at25dfx_spi);
    d95e:	4b11      	ldr	r3, [pc, #68]	; (d9a4 <configure_spi_flash+0x88>)
    d960:	0018      	movs	r0, r3
    d962:	4b12      	ldr	r3, [pc, #72]	; (d9ac <configure_spi_flash+0x90>)
    d964:	4798      	blx	r3
	
	at25dfx_chip_config.type = AT25DFX_MEM_TYPE;
    d966:	233c      	movs	r3, #60	; 0x3c
    d968:	18fb      	adds	r3, r7, r3
    d96a:	2204      	movs	r2, #4
    d96c:	701a      	strb	r2, [r3, #0]
	at25dfx_chip_config.cs_pin = AT25DFX_CS;
    d96e:	233c      	movs	r3, #60	; 0x3c
    d970:	18fb      	adds	r3, r7, r3
    d972:	2207      	movs	r2, #7
    d974:	705a      	strb	r2, [r3, #1]
	at25dfx_chip_init(&at25dfx_chip, &at25dfx_spi, &at25dfx_chip_config);
    d976:	233c      	movs	r3, #60	; 0x3c
    d978:	18fa      	adds	r2, r7, r3
    d97a:	490a      	ldr	r1, [pc, #40]	; (d9a4 <configure_spi_flash+0x88>)
    d97c:	4b0c      	ldr	r3, [pc, #48]	; (d9b0 <configure_spi_flash+0x94>)
    d97e:	0018      	movs	r0, r3
    d980:	4b0c      	ldr	r3, [pc, #48]	; (d9b4 <configure_spi_flash+0x98>)
    d982:	4798      	blx	r3
}
    d984:	46c0      	nop			; (mov r8, r8)
    d986:	46bd      	mov	sp, r7
    d988:	b010      	add	sp, #64	; 0x40
    d98a:	bd80      	pop	{r7, pc}
    d98c:	0000d419 	.word	0x0000d419
    d990:	0001d4c0 	.word	0x0001d4c0
    d994:	00100002 	.word	0x00100002
    d998:	00120002 	.word	0x00120002
    d99c:	00130002 	.word	0x00130002
    d9a0:	42000c00 	.word	0x42000c00
    d9a4:	20000ec0 	.word	0x20000ec0
    d9a8:	0000aaf1 	.word	0x0000aaf1
    d9ac:	0000d49d 	.word	0x0000d49d
    d9b0:	20000d78 	.word	0x20000d78
    d9b4:	0000d4ed 	.word	0x0000d4ed

0000d9b8 <configure_timer>:

//Http downloader source code

static void configure_timer(void)
{
    d9b8:	b580      	push	{r7, lr}
    d9ba:	b082      	sub	sp, #8
    d9bc:	af00      	add	r7, sp, #0
	struct sw_timer_config swt_conf;
	sw_timer_get_config_defaults(&swt_conf);
    d9be:	1d3b      	adds	r3, r7, #4
    d9c0:	0018      	movs	r0, r3
    d9c2:	4b08      	ldr	r3, [pc, #32]	; (d9e4 <configure_timer+0x2c>)
    d9c4:	4798      	blx	r3

	sw_timer_init(&swt_module_inst, &swt_conf);
    d9c6:	1d3a      	adds	r2, r7, #4
    d9c8:	4b07      	ldr	r3, [pc, #28]	; (d9e8 <configure_timer+0x30>)
    d9ca:	0011      	movs	r1, r2
    d9cc:	0018      	movs	r0, r3
    d9ce:	4b07      	ldr	r3, [pc, #28]	; (d9ec <configure_timer+0x34>)
    d9d0:	4798      	blx	r3
	sw_timer_enable(&swt_module_inst);
    d9d2:	4b05      	ldr	r3, [pc, #20]	; (d9e8 <configure_timer+0x30>)
    d9d4:	0018      	movs	r0, r3
    d9d6:	4b06      	ldr	r3, [pc, #24]	; (d9f0 <configure_timer+0x38>)
    d9d8:	4798      	blx	r3
}
    d9da:	46c0      	nop			; (mov r8, r8)
    d9dc:	46bd      	mov	sp, r7
    d9de:	b002      	add	sp, #8
    d9e0:	bd80      	pop	{r7, pc}
    d9e2:	46c0      	nop			; (mov r8, r8)
    d9e4:	0000871d 	.word	0x0000871d
    d9e8:	20000d80 	.word	0x20000d80
    d9ec:	00008741 	.word	0x00008741
    d9f0:	0000882d 	.word	0x0000882d

0000d9f4 <init_state>:

static void init_state(void)
{
    d9f4:	b580      	push	{r7, lr}
    d9f6:	af00      	add	r7, sp, #0
	down_state = NOT_READY;
    d9f8:	4b02      	ldr	r3, [pc, #8]	; (da04 <init_state+0x10>)
    d9fa:	2200      	movs	r2, #0
    d9fc:	701a      	strb	r2, [r3, #0]
}
    d9fe:	46c0      	nop			; (mov r8, r8)
    da00:	46bd      	mov	sp, r7
    da02:	bd80      	pop	{r7, pc}
    da04:	20000394 	.word	0x20000394

0000da08 <clear_state>:

static void clear_state(download_state mask)
{
    da08:	b580      	push	{r7, lr}
    da0a:	b082      	sub	sp, #8
    da0c:	af00      	add	r7, sp, #0
    da0e:	0002      	movs	r2, r0
    da10:	1dfb      	adds	r3, r7, #7
    da12:	701a      	strb	r2, [r3, #0]
	down_state &= ~mask;
    da14:	1dfb      	adds	r3, r7, #7
    da16:	781b      	ldrb	r3, [r3, #0]
    da18:	b25b      	sxtb	r3, r3
    da1a:	43db      	mvns	r3, r3
    da1c:	b25b      	sxtb	r3, r3
    da1e:	4a06      	ldr	r2, [pc, #24]	; (da38 <clear_state+0x30>)
    da20:	7812      	ldrb	r2, [r2, #0]
    da22:	b252      	sxtb	r2, r2
    da24:	4013      	ands	r3, r2
    da26:	b25b      	sxtb	r3, r3
    da28:	b2da      	uxtb	r2, r3
    da2a:	4b03      	ldr	r3, [pc, #12]	; (da38 <clear_state+0x30>)
    da2c:	701a      	strb	r2, [r3, #0]
}
    da2e:	46c0      	nop			; (mov r8, r8)
    da30:	46bd      	mov	sp, r7
    da32:	b002      	add	sp, #8
    da34:	bd80      	pop	{r7, pc}
    da36:	46c0      	nop			; (mov r8, r8)
    da38:	20000394 	.word	0x20000394

0000da3c <add_state>:

static void add_state(download_state mask)
{
    da3c:	b580      	push	{r7, lr}
    da3e:	b082      	sub	sp, #8
    da40:	af00      	add	r7, sp, #0
    da42:	0002      	movs	r2, r0
    da44:	1dfb      	adds	r3, r7, #7
    da46:	701a      	strb	r2, [r3, #0]
	down_state |= mask;
    da48:	4b05      	ldr	r3, [pc, #20]	; (da60 <add_state+0x24>)
    da4a:	781a      	ldrb	r2, [r3, #0]
    da4c:	1dfb      	adds	r3, r7, #7
    da4e:	781b      	ldrb	r3, [r3, #0]
    da50:	4313      	orrs	r3, r2
    da52:	b2da      	uxtb	r2, r3
    da54:	4b02      	ldr	r3, [pc, #8]	; (da60 <add_state+0x24>)
    da56:	701a      	strb	r2, [r3, #0]
}
    da58:	46c0      	nop			; (mov r8, r8)
    da5a:	46bd      	mov	sp, r7
    da5c:	b002      	add	sp, #8
    da5e:	bd80      	pop	{r7, pc}
    da60:	20000394 	.word	0x20000394

0000da64 <is_state_set>:

static inline bool is_state_set(download_state mask)
{
    da64:	b580      	push	{r7, lr}
    da66:	b082      	sub	sp, #8
    da68:	af00      	add	r7, sp, #0
    da6a:	0002      	movs	r2, r0
    da6c:	1dfb      	adds	r3, r7, #7
    da6e:	701a      	strb	r2, [r3, #0]
	return ((down_state & mask) != 0);
    da70:	4b06      	ldr	r3, [pc, #24]	; (da8c <is_state_set+0x28>)
    da72:	781b      	ldrb	r3, [r3, #0]
    da74:	1dfa      	adds	r2, r7, #7
    da76:	7812      	ldrb	r2, [r2, #0]
    da78:	4013      	ands	r3, r2
    da7a:	b2db      	uxtb	r3, r3
    da7c:	1e5a      	subs	r2, r3, #1
    da7e:	4193      	sbcs	r3, r2
    da80:	b2db      	uxtb	r3, r3
}
    da82:	0018      	movs	r0, r3
    da84:	46bd      	mov	sp, r7
    da86:	b002      	add	sp, #8
    da88:	bd80      	pop	{r7, pc}
    da8a:	46c0      	nop			; (mov r8, r8)
    da8c:	20000394 	.word	0x20000394

0000da90 <write_spi_flash_frm_buf>:

void write_spi_flash_frm_buf(uint32 len){
    da90:	b590      	push	{r4, r7, lr}
    da92:	b083      	sub	sp, #12
    da94:	af00      	add	r7, sp, #0
    da96:	6078      	str	r0, [r7, #4]
	at25dfx_chip_wake(&at25dfx_chip);
    da98:	4b1d      	ldr	r3, [pc, #116]	; (db10 <write_spi_flash_frm_buf+0x80>)
    da9a:	0018      	movs	r0, r3
    da9c:	4b1d      	ldr	r3, [pc, #116]	; (db14 <write_spi_flash_frm_buf+0x84>)
    da9e:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) {
    daa0:	4b1b      	ldr	r3, [pc, #108]	; (db10 <write_spi_flash_frm_buf+0x80>)
    daa2:	0018      	movs	r0, r3
    daa4:	4b1c      	ldr	r3, [pc, #112]	; (db18 <write_spi_flash_frm_buf+0x88>)
    daa6:	4798      	blx	r3
		// Handle missing or non-responsive device
	}
	
	at25dfx_chip_set_sector_protect(&at25dfx_chip, flash_addr, false);				// unprotect sector
    daa8:	4b1c      	ldr	r3, [pc, #112]	; (db1c <write_spi_flash_frm_buf+0x8c>)
    daaa:	6819      	ldr	r1, [r3, #0]
    daac:	4b18      	ldr	r3, [pc, #96]	; (db10 <write_spi_flash_frm_buf+0x80>)
    daae:	2200      	movs	r2, #0
    dab0:	0018      	movs	r0, r3
    dab2:	4b1b      	ldr	r3, [pc, #108]	; (db20 <write_spi_flash_frm_buf+0x90>)
    dab4:	4798      	blx	r3
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr, AT25DFX_BLOCK_SIZE_4KB);	// erase block
    dab6:	4b19      	ldr	r3, [pc, #100]	; (db1c <write_spi_flash_frm_buf+0x8c>)
    dab8:	6819      	ldr	r1, [r3, #0]
    daba:	4b15      	ldr	r3, [pc, #84]	; (db10 <write_spi_flash_frm_buf+0x80>)
    dabc:	2200      	movs	r2, #0
    dabe:	0018      	movs	r0, r3
    dac0:	4b18      	ldr	r3, [pc, #96]	; (db24 <write_spi_flash_frm_buf+0x94>)
    dac2:	4798      	blx	r3
	at25dfx_chip_write_buffer(&at25dfx_chip, flash_addr, http_buf + http_buf_read_ptr, len);	// write buffer
    dac4:	4b15      	ldr	r3, [pc, #84]	; (db1c <write_spi_flash_frm_buf+0x8c>)
    dac6:	6819      	ldr	r1, [r3, #0]
    dac8:	4b17      	ldr	r3, [pc, #92]	; (db28 <write_spi_flash_frm_buf+0x98>)
    daca:	681a      	ldr	r2, [r3, #0]
    dacc:	4b17      	ldr	r3, [pc, #92]	; (db2c <write_spi_flash_frm_buf+0x9c>)
    dace:	18d2      	adds	r2, r2, r3
    dad0:	687b      	ldr	r3, [r7, #4]
    dad2:	b29b      	uxth	r3, r3
    dad4:	480e      	ldr	r0, [pc, #56]	; (db10 <write_spi_flash_frm_buf+0x80>)
    dad6:	4c16      	ldr	r4, [pc, #88]	; (db30 <write_spi_flash_frm_buf+0xa0>)
    dad8:	47a0      	blx	r4
	at25dfx_chip_read_buffer(&at25dfx_chip, flash_addr, read_buffer, len);		// read same location
    dada:	4b10      	ldr	r3, [pc, #64]	; (db1c <write_spi_flash_frm_buf+0x8c>)
    dadc:	6819      	ldr	r1, [r3, #0]
    dade:	687b      	ldr	r3, [r7, #4]
    dae0:	b29b      	uxth	r3, r3
    dae2:	4a14      	ldr	r2, [pc, #80]	; (db34 <write_spi_flash_frm_buf+0xa4>)
    dae4:	480a      	ldr	r0, [pc, #40]	; (db10 <write_spi_flash_frm_buf+0x80>)
    dae6:	4c14      	ldr	r4, [pc, #80]	; (db38 <write_spi_flash_frm_buf+0xa8>)
    dae8:	47a0      	blx	r4
	//at25dfx_chip_read_buffer(&at25dfx_chip, (flash_addr+0x0020), read_buffer, AT25DFX_BUFFER_SIZE);		// read same location
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, true);				// protect sector
    daea:	4b09      	ldr	r3, [pc, #36]	; (db10 <write_spi_flash_frm_buf+0x80>)
    daec:	2101      	movs	r1, #1
    daee:	0018      	movs	r0, r3
    daf0:	4b12      	ldr	r3, [pc, #72]	; (db3c <write_spi_flash_frm_buf+0xac>)
    daf2:	4798      	blx	r3
	at25dfx_chip_sleep(&at25dfx_chip);											// back to sleep
    daf4:	4b06      	ldr	r3, [pc, #24]	; (db10 <write_spi_flash_frm_buf+0x80>)
    daf6:	0018      	movs	r0, r3
    daf8:	4b11      	ldr	r3, [pc, #68]	; (db40 <write_spi_flash_frm_buf+0xb0>)
    dafa:	4798      	blx	r3
	flash_addr = flash_addr + len;
    dafc:	4b07      	ldr	r3, [pc, #28]	; (db1c <write_spi_flash_frm_buf+0x8c>)
    dafe:	681a      	ldr	r2, [r3, #0]
    db00:	687b      	ldr	r3, [r7, #4]
    db02:	18d2      	adds	r2, r2, r3
    db04:	4b05      	ldr	r3, [pc, #20]	; (db1c <write_spi_flash_frm_buf+0x8c>)
    db06:	601a      	str	r2, [r3, #0]
}
    db08:	46c0      	nop			; (mov r8, r8)
    db0a:	46bd      	mov	sp, r7
    db0c:	b003      	add	sp, #12
    db0e:	bd90      	pop	{r4, r7, pc}
    db10:	20000d78 	.word	0x20000d78
    db14:	0000997d 	.word	0x0000997d
    db18:	00009371 	.word	0x00009371
    db1c:	20000388 	.word	0x20000388
    db20:	0000982d 	.word	0x0000982d
    db24:	0000967d 	.word	0x0000967d
    db28:	20000390 	.word	0x20000390
    db2c:	20000578 	.word	0x20000578
    db30:	000094d5 	.word	0x000094d5
    db34:	20000288 	.word	0x20000288
    db38:	0000941d 	.word	0x0000941d
    db3c:	00009779 	.word	0x00009779
    db40:	000098f1 	.word	0x000098f1

0000db44 <start_download>:

static void start_download(void)
{
    db44:	b590      	push	{r4, r7, lr}
    db46:	b083      	sub	sp, #12
    db48:	af02      	add	r7, sp, #8
	if (!is_state_set(STORAGE_READY)) {
		printf("start_download: Flash not initialized.\r\n");
		return;
	}
	*/
	if (!is_state_set(WIFI_CONNECTED)) {
    db4a:	2002      	movs	r0, #2
    db4c:	4b18      	ldr	r3, [pc, #96]	; (dbb0 <start_download+0x6c>)
    db4e:	4798      	blx	r3
    db50:	0003      	movs	r3, r0
    db52:	001a      	movs	r2, r3
    db54:	2301      	movs	r3, #1
    db56:	4053      	eors	r3, r2
    db58:	b2db      	uxtb	r3, r3
    db5a:	2b00      	cmp	r3, #0
    db5c:	d004      	beq.n	db68 <start_download+0x24>
		printf("start_download: Wi-Fi is not connected.\r\n");
    db5e:	4b15      	ldr	r3, [pc, #84]	; (dbb4 <start_download+0x70>)
    db60:	0018      	movs	r0, r3
    db62:	4b15      	ldr	r3, [pc, #84]	; (dbb8 <start_download+0x74>)
    db64:	4798      	blx	r3
		return;
    db66:	e01f      	b.n	dba8 <start_download+0x64>
	}

	if (is_state_set(GET_REQUESTED)) {
    db68:	2004      	movs	r0, #4
    db6a:	4b11      	ldr	r3, [pc, #68]	; (dbb0 <start_download+0x6c>)
    db6c:	4798      	blx	r3
    db6e:	1e03      	subs	r3, r0, #0
    db70:	d004      	beq.n	db7c <start_download+0x38>
		printf("start_download: request is sent already.\r\n");
    db72:	4b12      	ldr	r3, [pc, #72]	; (dbbc <start_download+0x78>)
    db74:	0018      	movs	r0, r3
    db76:	4b10      	ldr	r3, [pc, #64]	; (dbb8 <start_download+0x74>)
    db78:	4798      	blx	r3
		return;
    db7a:	e015      	b.n	dba8 <start_download+0x64>
	}

	if (is_state_set(DOWNLOADING)) {
    db7c:	2008      	movs	r0, #8
    db7e:	4b0c      	ldr	r3, [pc, #48]	; (dbb0 <start_download+0x6c>)
    db80:	4798      	blx	r3
    db82:	1e03      	subs	r3, r0, #0
    db84:	d004      	beq.n	db90 <start_download+0x4c>
		printf("start_download: running download already.\r\n");
    db86:	4b0e      	ldr	r3, [pc, #56]	; (dbc0 <start_download+0x7c>)
    db88:	0018      	movs	r0, r3
    db8a:	4b0b      	ldr	r3, [pc, #44]	; (dbb8 <start_download+0x74>)
    db8c:	4798      	blx	r3
		return;
    db8e:	e00b      	b.n	dba8 <start_download+0x64>
	}

	/* Send the HTTP request. */
	printf("start_download: sending HTTP request...\r\n");
    db90:	4b0c      	ldr	r3, [pc, #48]	; (dbc4 <start_download+0x80>)
    db92:	0018      	movs	r0, r3
    db94:	4b08      	ldr	r3, [pc, #32]	; (dbb8 <start_download+0x74>)
    db96:	4798      	blx	r3
	http_client_send_request(&http_client_module_inst, MAIN_HTTP_FILE_URL, HTTP_METHOD_GET, NULL, NULL);
    db98:	490b      	ldr	r1, [pc, #44]	; (dbc8 <start_download+0x84>)
    db9a:	480c      	ldr	r0, [pc, #48]	; (dbcc <start_download+0x88>)
    db9c:	2300      	movs	r3, #0
    db9e:	9300      	str	r3, [sp, #0]
    dba0:	2300      	movs	r3, #0
    dba2:	2201      	movs	r2, #1
    dba4:	4c0a      	ldr	r4, [pc, #40]	; (dbd0 <start_download+0x8c>)
    dba6:	47a0      	blx	r4
}
    dba8:	46bd      	mov	sp, r7
    dbaa:	b001      	add	sp, #4
    dbac:	bd90      	pop	{r4, r7, pc}
    dbae:	46c0      	nop			; (mov r8, r8)
    dbb0:	0000da65 	.word	0x0000da65
    dbb4:	000111e8 	.word	0x000111e8
    dbb8:	0000e8ed 	.word	0x0000e8ed
    dbbc:	00011214 	.word	0x00011214
    dbc0:	00011240 	.word	0x00011240
    dbc4:	0001126c 	.word	0x0001126c
    dbc8:	00011298 	.word	0x00011298
    dbcc:	20000dd8 	.word	0x20000dd8
    dbd0:	0000728d 	.word	0x0000728d

0000dbd4 <http_client_callback>:

static void http_client_callback(struct http_client_module *module_inst, int type, union http_client_data *data)
{
    dbd4:	b580      	push	{r7, lr}
    dbd6:	b088      	sub	sp, #32
    dbd8:	af00      	add	r7, sp, #0
    dbda:	60f8      	str	r0, [r7, #12]
    dbdc:	60b9      	str	r1, [r7, #8]
    dbde:	607a      	str	r2, [r7, #4]
	switch (type) {
    dbe0:	68bb      	ldr	r3, [r7, #8]
    dbe2:	2b04      	cmp	r3, #4
    dbe4:	d900      	bls.n	dbe8 <http_client_callback+0x14>
    dbe6:	e137      	b.n	de58 <http_client_callback+0x284>
    dbe8:	68bb      	ldr	r3, [r7, #8]
    dbea:	009a      	lsls	r2, r3, #2
    dbec:	4b9c      	ldr	r3, [pc, #624]	; (de60 <http_client_callback+0x28c>)
    dbee:	18d3      	adds	r3, r2, r3
    dbf0:	681b      	ldr	r3, [r3, #0]
    dbf2:	469f      	mov	pc, r3
	case HTTP_CLIENT_CALLBACK_SOCK_CONNECTED:
		printf("http_client_callback: HTTP client socket connected.\r\n");
    dbf4:	4b9b      	ldr	r3, [pc, #620]	; (de64 <http_client_callback+0x290>)
    dbf6:	0018      	movs	r0, r3
    dbf8:	4b9b      	ldr	r3, [pc, #620]	; (de68 <http_client_callback+0x294>)
    dbfa:	4798      	blx	r3
		break;
    dbfc:	e12c      	b.n	de58 <http_client_callback+0x284>

	case HTTP_CLIENT_CALLBACK_REQUESTED:
		printf("http_client_callback: request completed.\r\n");
    dbfe:	4b9b      	ldr	r3, [pc, #620]	; (de6c <http_client_callback+0x298>)
    dc00:	0018      	movs	r0, r3
    dc02:	4b99      	ldr	r3, [pc, #612]	; (de68 <http_client_callback+0x294>)
    dc04:	4798      	blx	r3
		add_state(GET_REQUESTED);
    dc06:	2004      	movs	r0, #4
    dc08:	4b99      	ldr	r3, [pc, #612]	; (de70 <http_client_callback+0x29c>)
    dc0a:	4798      	blx	r3
		break;
    dc0c:	e124      	b.n	de58 <http_client_callback+0x284>

	case HTTP_CLIENT_CALLBACK_RECV_RESPONSE:
		printf("http_client_callback: received response %u data size %u\r\n",
				(unsigned int)data->recv_response.response_code,
    dc0e:	687b      	ldr	r3, [r7, #4]
    dc10:	881b      	ldrh	r3, [r3, #0]
		printf("http_client_callback: received response %u data size %u\r\n",
    dc12:	0019      	movs	r1, r3
				(unsigned int)data->recv_response.content_length);
    dc14:	687b      	ldr	r3, [r7, #4]
    dc16:	685a      	ldr	r2, [r3, #4]
		printf("http_client_callback: received response %u data size %u\r\n",
    dc18:	4b96      	ldr	r3, [pc, #600]	; (de74 <http_client_callback+0x2a0>)
    dc1a:	0018      	movs	r0, r3
    dc1c:	4b96      	ldr	r3, [pc, #600]	; (de78 <http_client_callback+0x2a4>)
    dc1e:	4798      	blx	r3
		if ((unsigned int)data->recv_response.response_code == 200) {
    dc20:	687b      	ldr	r3, [r7, #4]
    dc22:	881b      	ldrh	r3, [r3, #0]
    dc24:	2bc8      	cmp	r3, #200	; 0xc8
    dc26:	d003      	beq.n	dc30 <http_client_callback+0x5c>
		} 
		else {
			add_state(CANCELED);
    dc28:	2020      	movs	r0, #32
    dc2a:	4b91      	ldr	r3, [pc, #580]	; (de70 <http_client_callback+0x29c>)
    dc2c:	4798      	blx	r3
			return;
    dc2e:	e113      	b.n	de58 <http_client_callback+0x284>
		}
		if (data->recv_response.content_length <= MAIN_BUFFER_MAX_SIZE) {
    dc30:	687b      	ldr	r3, [r7, #4]
    dc32:	685a      	ldr	r2, [r3, #4]
    dc34:	2380      	movs	r3, #128	; 0x80
    dc36:	00db      	lsls	r3, r3, #3
    dc38:	429a      	cmp	r2, r3
    dc3a:	d900      	bls.n	dc3e <http_client_callback+0x6a>
    dc3c:	e107      	b.n	de4e <http_client_callback+0x27a>
			//***store_file_packet(data->recv_response.content, data->recv_response.content_length);
			
			//This is run only when file size < MAIN_BUFFER_MAX_SIZE which we assume never happens!
			
			add_state(COMPLETED);
    dc3e:	2010      	movs	r0, #16
    dc40:	4b8b      	ldr	r3, [pc, #556]	; (de70 <http_client_callback+0x29c>)
    dc42:	4798      	blx	r3
		}
		break;
    dc44:	e103      	b.n	de4e <http_client_callback+0x27a>

	case HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA:
		printf("http_client_callback_CHUNKED DATA: received response data size %u\r\n",
				(unsigned int)data->recv_chunked_data.length);
    dc46:	687b      	ldr	r3, [r7, #4]
    dc48:	681a      	ldr	r2, [r3, #0]
		printf("http_client_callback_CHUNKED DATA: received response data size %u\r\n",
    dc4a:	4b8c      	ldr	r3, [pc, #560]	; (de7c <http_client_callback+0x2a8>)
    dc4c:	0011      	movs	r1, r2
    dc4e:	0018      	movs	r0, r3
    dc50:	4b89      	ldr	r3, [pc, #548]	; (de78 <http_client_callback+0x2a4>)
    dc52:	4798      	blx	r3
		//***store_file_packet(data->recv_chunked_data.data, data->recv_chunked_data.length);
		if (http_buf_write_ptr + data->recv_chunked_data.length > 2048){
    dc54:	687b      	ldr	r3, [r7, #4]
    dc56:	681a      	ldr	r2, [r3, #0]
    dc58:	4b89      	ldr	r3, [pc, #548]	; (de80 <http_client_callback+0x2ac>)
    dc5a:	681b      	ldr	r3, [r3, #0]
    dc5c:	18d2      	adds	r2, r2, r3
    dc5e:	2380      	movs	r3, #128	; 0x80
    dc60:	011b      	lsls	r3, r3, #4
    dc62:	429a      	cmp	r2, r3
    dc64:	d92a      	bls.n	dcbc <http_client_callback+0xe8>
			memcpy_ram2ram(http_buf + http_buf_write_ptr,data->recv_chunked_data.data,(2048-http_buf_write_ptr));
    dc66:	4b86      	ldr	r3, [pc, #536]	; (de80 <http_client_callback+0x2ac>)
    dc68:	681a      	ldr	r2, [r3, #0]
    dc6a:	4b86      	ldr	r3, [pc, #536]	; (de84 <http_client_callback+0x2b0>)
    dc6c:	18d0      	adds	r0, r2, r3
    dc6e:	687b      	ldr	r3, [r7, #4]
    dc70:	6859      	ldr	r1, [r3, #4]
    dc72:	4b83      	ldr	r3, [pc, #524]	; (de80 <http_client_callback+0x2ac>)
    dc74:	681b      	ldr	r3, [r3, #0]
    dc76:	2280      	movs	r2, #128	; 0x80
    dc78:	0112      	lsls	r2, r2, #4
    dc7a:	1ad3      	subs	r3, r2, r3
    dc7c:	001a      	movs	r2, r3
    dc7e:	4b82      	ldr	r3, [pc, #520]	; (de88 <http_client_callback+0x2b4>)
    dc80:	4798      	blx	r3
			memcpy_ram2ram(http_buf, data->recv_chunked_data.data + (2048-http_buf_write_ptr), data->recv_chunked_data.length-(2048-http_buf_write_ptr));
    dc82:	687b      	ldr	r3, [r7, #4]
    dc84:	685a      	ldr	r2, [r3, #4]
    dc86:	4b7e      	ldr	r3, [pc, #504]	; (de80 <http_client_callback+0x2ac>)
    dc88:	681b      	ldr	r3, [r3, #0]
    dc8a:	2180      	movs	r1, #128	; 0x80
    dc8c:	0109      	lsls	r1, r1, #4
    dc8e:	1acb      	subs	r3, r1, r3
    dc90:	18d1      	adds	r1, r2, r3
    dc92:	687b      	ldr	r3, [r7, #4]
    dc94:	681a      	ldr	r2, [r3, #0]
    dc96:	4b7a      	ldr	r3, [pc, #488]	; (de80 <http_client_callback+0x2ac>)
    dc98:	681b      	ldr	r3, [r3, #0]
    dc9a:	18d3      	adds	r3, r2, r3
    dc9c:	4a7b      	ldr	r2, [pc, #492]	; (de8c <http_client_callback+0x2b8>)
    dc9e:	189a      	adds	r2, r3, r2
    dca0:	4b78      	ldr	r3, [pc, #480]	; (de84 <http_client_callback+0x2b0>)
    dca2:	0018      	movs	r0, r3
    dca4:	4b78      	ldr	r3, [pc, #480]	; (de88 <http_client_callback+0x2b4>)
    dca6:	4798      	blx	r3
			http_buf_write_ptr = data->recv_chunked_data.length-(2048-http_buf_write_ptr);
    dca8:	687b      	ldr	r3, [r7, #4]
    dcaa:	681a      	ldr	r2, [r3, #0]
    dcac:	4b74      	ldr	r3, [pc, #464]	; (de80 <http_client_callback+0x2ac>)
    dcae:	681b      	ldr	r3, [r3, #0]
    dcb0:	18d3      	adds	r3, r2, r3
    dcb2:	4a76      	ldr	r2, [pc, #472]	; (de8c <http_client_callback+0x2b8>)
    dcb4:	189a      	adds	r2, r3, r2
    dcb6:	4b72      	ldr	r3, [pc, #456]	; (de80 <http_client_callback+0x2ac>)
    dcb8:	601a      	str	r2, [r3, #0]
    dcba:	e011      	b.n	dce0 <http_client_callback+0x10c>
		}
		else {
			memcpy_ram2ram(http_buf + http_buf_write_ptr, data->recv_chunked_data.data, data->recv_chunked_data.length);
    dcbc:	4b70      	ldr	r3, [pc, #448]	; (de80 <http_client_callback+0x2ac>)
    dcbe:	681a      	ldr	r2, [r3, #0]
    dcc0:	4b70      	ldr	r3, [pc, #448]	; (de84 <http_client_callback+0x2b0>)
    dcc2:	18d0      	adds	r0, r2, r3
    dcc4:	687b      	ldr	r3, [r7, #4]
    dcc6:	6859      	ldr	r1, [r3, #4]
    dcc8:	687b      	ldr	r3, [r7, #4]
    dcca:	681b      	ldr	r3, [r3, #0]
    dccc:	001a      	movs	r2, r3
    dcce:	4b6e      	ldr	r3, [pc, #440]	; (de88 <http_client_callback+0x2b4>)
    dcd0:	4798      	blx	r3
			http_buf_write_ptr = http_buf_write_ptr + data->recv_chunked_data.length;
    dcd2:	687b      	ldr	r3, [r7, #4]
    dcd4:	681a      	ldr	r2, [r3, #0]
    dcd6:	4b6a      	ldr	r3, [pc, #424]	; (de80 <http_client_callback+0x2ac>)
    dcd8:	681b      	ldr	r3, [r3, #0]
    dcda:	18d2      	adds	r2, r2, r3
    dcdc:	4b68      	ldr	r3, [pc, #416]	; (de80 <http_client_callback+0x2ac>)
    dcde:	601a      	str	r2, [r3, #0]
		}
		 
		if  (http_buf_write_ptr > http_buf_read_ptr){
    dce0:	4b67      	ldr	r3, [pc, #412]	; (de80 <http_client_callback+0x2ac>)
    dce2:	681a      	ldr	r2, [r3, #0]
    dce4:	4b6a      	ldr	r3, [pc, #424]	; (de90 <http_client_callback+0x2bc>)
    dce6:	681b      	ldr	r3, [r3, #0]
    dce8:	429a      	cmp	r2, r3
    dcea:	d920      	bls.n	dd2e <http_client_callback+0x15a>
			uint8 n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
    dcec:	4b64      	ldr	r3, [pc, #400]	; (de80 <http_client_callback+0x2ac>)
    dcee:	681a      	ldr	r2, [r3, #0]
    dcf0:	4b67      	ldr	r3, [pc, #412]	; (de90 <http_client_callback+0x2bc>)
    dcf2:	681b      	ldr	r3, [r3, #0]
    dcf4:	1ad3      	subs	r3, r2, r3
    dcf6:	0a1a      	lsrs	r2, r3, #8
    dcf8:	2313      	movs	r3, #19
    dcfa:	18fb      	adds	r3, r7, r3
    dcfc:	701a      	strb	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
    dcfe:	2300      	movs	r3, #0
    dd00:	61fb      	str	r3, [r7, #28]
    dd02:	e00d      	b.n	dd20 <http_client_callback+0x14c>
				write_spi_flash_frm_buf(256);
    dd04:	2380      	movs	r3, #128	; 0x80
    dd06:	005b      	lsls	r3, r3, #1
    dd08:	0018      	movs	r0, r3
    dd0a:	4b62      	ldr	r3, [pc, #392]	; (de94 <http_client_callback+0x2c0>)
    dd0c:	4798      	blx	r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
    dd0e:	4b60      	ldr	r3, [pc, #384]	; (de90 <http_client_callback+0x2bc>)
    dd10:	681b      	ldr	r3, [r3, #0]
    dd12:	1c5a      	adds	r2, r3, #1
    dd14:	32ff      	adds	r2, #255	; 0xff
    dd16:	4b5e      	ldr	r3, [pc, #376]	; (de90 <http_client_callback+0x2bc>)
    dd18:	601a      	str	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
    dd1a:	69fb      	ldr	r3, [r7, #28]
    dd1c:	3301      	adds	r3, #1
    dd1e:	61fb      	str	r3, [r7, #28]
    dd20:	2313      	movs	r3, #19
    dd22:	18fb      	adds	r3, r7, r3
    dd24:	781a      	ldrb	r2, [r3, #0]
    dd26:	69fb      	ldr	r3, [r7, #28]
    dd28:	429a      	cmp	r2, r3
    dd2a:	dceb      	bgt.n	dd04 <http_client_callback+0x130>
    dd2c:	e048      	b.n	ddc0 <http_client_callback+0x1ec>
			}
		}
		else if (http_buf_write_ptr < http_buf_read_ptr){
    dd2e:	4b54      	ldr	r3, [pc, #336]	; (de80 <http_client_callback+0x2ac>)
    dd30:	681a      	ldr	r2, [r3, #0]
    dd32:	4b57      	ldr	r3, [pc, #348]	; (de90 <http_client_callback+0x2bc>)
    dd34:	681b      	ldr	r3, [r3, #0]
    dd36:	429a      	cmp	r2, r3
    dd38:	d242      	bcs.n	ddc0 <http_client_callback+0x1ec>
			uint8 n = (2048 - http_buf_read_ptr) / 256;
    dd3a:	4b55      	ldr	r3, [pc, #340]	; (de90 <http_client_callback+0x2bc>)
    dd3c:	681b      	ldr	r3, [r3, #0]
    dd3e:	2280      	movs	r2, #128	; 0x80
    dd40:	0112      	lsls	r2, r2, #4
    dd42:	1ad3      	subs	r3, r2, r3
    dd44:	0a1a      	lsrs	r2, r3, #8
    dd46:	2312      	movs	r3, #18
    dd48:	18fb      	adds	r3, r7, r3
    dd4a:	701a      	strb	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
    dd4c:	2300      	movs	r3, #0
    dd4e:	61bb      	str	r3, [r7, #24]
    dd50:	e00d      	b.n	dd6e <http_client_callback+0x19a>
				write_spi_flash_frm_buf(256);
    dd52:	2380      	movs	r3, #128	; 0x80
    dd54:	005b      	lsls	r3, r3, #1
    dd56:	0018      	movs	r0, r3
    dd58:	4b4e      	ldr	r3, [pc, #312]	; (de94 <http_client_callback+0x2c0>)
    dd5a:	4798      	blx	r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
    dd5c:	4b4c      	ldr	r3, [pc, #304]	; (de90 <http_client_callback+0x2bc>)
    dd5e:	681b      	ldr	r3, [r3, #0]
    dd60:	1c5a      	adds	r2, r3, #1
    dd62:	32ff      	adds	r2, #255	; 0xff
    dd64:	4b4a      	ldr	r3, [pc, #296]	; (de90 <http_client_callback+0x2bc>)
    dd66:	601a      	str	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
    dd68:	69bb      	ldr	r3, [r7, #24]
    dd6a:	3301      	adds	r3, #1
    dd6c:	61bb      	str	r3, [r7, #24]
    dd6e:	2312      	movs	r3, #18
    dd70:	18fb      	adds	r3, r7, r3
    dd72:	781a      	ldrb	r2, [r3, #0]
    dd74:	69bb      	ldr	r3, [r7, #24]
    dd76:	429a      	cmp	r2, r3
    dd78:	dceb      	bgt.n	dd52 <http_client_callback+0x17e>
			}
			http_buf_read_ptr = 0;
    dd7a:	4b45      	ldr	r3, [pc, #276]	; (de90 <http_client_callback+0x2bc>)
    dd7c:	2200      	movs	r2, #0
    dd7e:	601a      	str	r2, [r3, #0]
			n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
    dd80:	4b3f      	ldr	r3, [pc, #252]	; (de80 <http_client_callback+0x2ac>)
    dd82:	681a      	ldr	r2, [r3, #0]
    dd84:	4b42      	ldr	r3, [pc, #264]	; (de90 <http_client_callback+0x2bc>)
    dd86:	681b      	ldr	r3, [r3, #0]
    dd88:	1ad3      	subs	r3, r2, r3
    dd8a:	0a1a      	lsrs	r2, r3, #8
    dd8c:	2312      	movs	r3, #18
    dd8e:	18fb      	adds	r3, r7, r3
    dd90:	701a      	strb	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
    dd92:	2300      	movs	r3, #0
    dd94:	617b      	str	r3, [r7, #20]
    dd96:	e00d      	b.n	ddb4 <http_client_callback+0x1e0>
				write_spi_flash_frm_buf(256);
    dd98:	2380      	movs	r3, #128	; 0x80
    dd9a:	005b      	lsls	r3, r3, #1
    dd9c:	0018      	movs	r0, r3
    dd9e:	4b3d      	ldr	r3, [pc, #244]	; (de94 <http_client_callback+0x2c0>)
    dda0:	4798      	blx	r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
    dda2:	4b3b      	ldr	r3, [pc, #236]	; (de90 <http_client_callback+0x2bc>)
    dda4:	681b      	ldr	r3, [r3, #0]
    dda6:	1c5a      	adds	r2, r3, #1
    dda8:	32ff      	adds	r2, #255	; 0xff
    ddaa:	4b39      	ldr	r3, [pc, #228]	; (de90 <http_client_callback+0x2bc>)
    ddac:	601a      	str	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
    ddae:	697b      	ldr	r3, [r7, #20]
    ddb0:	3301      	adds	r3, #1
    ddb2:	617b      	str	r3, [r7, #20]
    ddb4:	2312      	movs	r3, #18
    ddb6:	18fb      	adds	r3, r7, r3
    ddb8:	781a      	ldrb	r2, [r3, #0]
    ddba:	697b      	ldr	r3, [r7, #20]
    ddbc:	429a      	cmp	r2, r3
    ddbe:	dceb      	bgt.n	dd98 <http_client_callback+0x1c4>
			}
		}
		
		
		if (data->recv_chunked_data.is_complete) {
    ddc0:	687b      	ldr	r3, [r7, #4]
    ddc2:	7a1b      	ldrb	r3, [r3, #8]
    ddc4:	2b00      	cmp	r3, #0
    ddc6:	d044      	beq.n	de52 <http_client_callback+0x27e>
			add_state(COMPLETED);
    ddc8:	2010      	movs	r0, #16
    ddca:	4b29      	ldr	r3, [pc, #164]	; (de70 <http_client_callback+0x29c>)
    ddcc:	4798      	blx	r3
			if  (http_buf_write_ptr < http_buf_read_ptr){
    ddce:	4b2c      	ldr	r3, [pc, #176]	; (de80 <http_client_callback+0x2ac>)
    ddd0:	681a      	ldr	r2, [r3, #0]
    ddd2:	4b2f      	ldr	r3, [pc, #188]	; (de90 <http_client_callback+0x2bc>)
    ddd4:	681b      	ldr	r3, [r3, #0]
    ddd6:	429a      	cmp	r2, r3
    ddd8:	d20b      	bcs.n	ddf2 <http_client_callback+0x21e>
				http_buf_read_ptr =0;
    ddda:	4b2d      	ldr	r3, [pc, #180]	; (de90 <http_client_callback+0x2bc>)
    dddc:	2200      	movs	r2, #0
    ddde:	601a      	str	r2, [r3, #0]
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
    dde0:	4b27      	ldr	r3, [pc, #156]	; (de80 <http_client_callback+0x2ac>)
    dde2:	681a      	ldr	r2, [r3, #0]
    dde4:	4b2a      	ldr	r3, [pc, #168]	; (de90 <http_client_callback+0x2bc>)
    dde6:	681b      	ldr	r3, [r3, #0]
    dde8:	1ad3      	subs	r3, r2, r3
    ddea:	0018      	movs	r0, r3
    ddec:	4b29      	ldr	r3, [pc, #164]	; (de94 <http_client_callback+0x2c0>)
    ddee:	4798      	blx	r3
			else if(http_buf_write_ptr > http_buf_read_ptr){
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
			}
		}

		break;
    ddf0:	e02f      	b.n	de52 <http_client_callback+0x27e>
			else if(http_buf_write_ptr > http_buf_read_ptr){
    ddf2:	4b23      	ldr	r3, [pc, #140]	; (de80 <http_client_callback+0x2ac>)
    ddf4:	681a      	ldr	r2, [r3, #0]
    ddf6:	4b26      	ldr	r3, [pc, #152]	; (de90 <http_client_callback+0x2bc>)
    ddf8:	681b      	ldr	r3, [r3, #0]
    ddfa:	429a      	cmp	r2, r3
    ddfc:	d929      	bls.n	de52 <http_client_callback+0x27e>
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
    ddfe:	4b20      	ldr	r3, [pc, #128]	; (de80 <http_client_callback+0x2ac>)
    de00:	681a      	ldr	r2, [r3, #0]
    de02:	4b23      	ldr	r3, [pc, #140]	; (de90 <http_client_callback+0x2bc>)
    de04:	681b      	ldr	r3, [r3, #0]
    de06:	1ad3      	subs	r3, r2, r3
    de08:	0018      	movs	r0, r3
    de0a:	4b22      	ldr	r3, [pc, #136]	; (de94 <http_client_callback+0x2c0>)
    de0c:	4798      	blx	r3
		break;
    de0e:	e020      	b.n	de52 <http_client_callback+0x27e>

	case HTTP_CLIENT_CALLBACK_DISCONNECTED:
		printf("http_client_callback: disconnection reason:%d\r\n", data->disconnected.reason);
    de10:	687b      	ldr	r3, [r7, #4]
    de12:	681a      	ldr	r2, [r3, #0]
    de14:	4b20      	ldr	r3, [pc, #128]	; (de98 <http_client_callback+0x2c4>)
    de16:	0011      	movs	r1, r2
    de18:	0018      	movs	r0, r3
    de1a:	4b17      	ldr	r3, [pc, #92]	; (de78 <http_client_callback+0x2a4>)
    de1c:	4798      	blx	r3

		/* If disconnect reason is equal to -ECONNRESET(-104),
		 * It means the server has closed the connection (timeout).
		 * This is normal operation.
		 */
		if (data->disconnected.reason == -EAGAIN) {
    de1e:	687b      	ldr	r3, [r7, #4]
    de20:	681b      	ldr	r3, [r3, #0]
    de22:	330b      	adds	r3, #11
    de24:	d117      	bne.n	de56 <http_client_callback+0x282>
			/* Server has not responded. Retry immediately. */
			if (is_state_set(DOWNLOADING)) {
    de26:	2008      	movs	r0, #8
    de28:	4b1c      	ldr	r3, [pc, #112]	; (de9c <http_client_callback+0x2c8>)
    de2a:	4798      	blx	r3
    de2c:	1e03      	subs	r3, r0, #0
    de2e:	d002      	beq.n	de36 <http_client_callback+0x262>
				//f_close(&file_object);
				clear_state(DOWNLOADING);
    de30:	2008      	movs	r0, #8
    de32:	4b1b      	ldr	r3, [pc, #108]	; (dea0 <http_client_callback+0x2cc>)
    de34:	4798      	blx	r3
			}

			if (is_state_set(GET_REQUESTED)) {
    de36:	2004      	movs	r0, #4
    de38:	4b18      	ldr	r3, [pc, #96]	; (de9c <http_client_callback+0x2c8>)
    de3a:	4798      	blx	r3
    de3c:	1e03      	subs	r3, r0, #0
    de3e:	d002      	beq.n	de46 <http_client_callback+0x272>
				clear_state(GET_REQUESTED);
    de40:	2004      	movs	r0, #4
    de42:	4b17      	ldr	r3, [pc, #92]	; (dea0 <http_client_callback+0x2cc>)
    de44:	4798      	blx	r3
			}

			start_download();
    de46:	4b17      	ldr	r3, [pc, #92]	; (dea4 <http_client_callback+0x2d0>)
    de48:	4798      	blx	r3
		}

		break;
    de4a:	46c0      	nop			; (mov r8, r8)
    de4c:	e003      	b.n	de56 <http_client_callback+0x282>
		break;
    de4e:	46c0      	nop			; (mov r8, r8)
    de50:	e002      	b.n	de58 <http_client_callback+0x284>
		break;
    de52:	46c0      	nop			; (mov r8, r8)
    de54:	e000      	b.n	de58 <http_client_callback+0x284>
		break;
    de56:	46c0      	nop			; (mov r8, r8)
	}
}
    de58:	46bd      	mov	sp, r7
    de5a:	b008      	add	sp, #32
    de5c:	bd80      	pop	{r7, pc}
    de5e:	46c0      	nop			; (mov r8, r8)
    de60:	00011554 	.word	0x00011554
    de64:	000112cc 	.word	0x000112cc
    de68:	0000e8ed 	.word	0x0000e8ed
    de6c:	00011304 	.word	0x00011304
    de70:	0000da3d 	.word	0x0000da3d
    de74:	00011330 	.word	0x00011330
    de78:	0000e7d1 	.word	0x0000e7d1
    de7c:	0001136c 	.word	0x0001136c
    de80:	2000038c 	.word	0x2000038c
    de84:	20000578 	.word	0x20000578
    de88:	0000e639 	.word	0x0000e639
    de8c:	fffff800 	.word	0xfffff800
    de90:	20000390 	.word	0x20000390
    de94:	0000da91 	.word	0x0000da91
    de98:	000113b0 	.word	0x000113b0
    de9c:	0000da65 	.word	0x0000da65
    dea0:	0000da09 	.word	0x0000da09
    dea4:	0000db45 	.word	0x0000db45

0000dea8 <socket_cb>:

static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
    dea8:	b580      	push	{r7, lr}
    deaa:	b082      	sub	sp, #8
    deac:	af00      	add	r7, sp, #0
    deae:	603a      	str	r2, [r7, #0]
    deb0:	1dfb      	adds	r3, r7, #7
    deb2:	1c02      	adds	r2, r0, #0
    deb4:	701a      	strb	r2, [r3, #0]
    deb6:	1dbb      	adds	r3, r7, #6
    deb8:	1c0a      	adds	r2, r1, #0
    deba:	701a      	strb	r2, [r3, #0]
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
    debc:	683a      	ldr	r2, [r7, #0]
    debe:	1dbb      	adds	r3, r7, #6
    dec0:	7819      	ldrb	r1, [r3, #0]
    dec2:	1dfb      	adds	r3, r7, #7
    dec4:	781b      	ldrb	r3, [r3, #0]
    dec6:	b25b      	sxtb	r3, r3
    dec8:	0018      	movs	r0, r3
    deca:	4b03      	ldr	r3, [pc, #12]	; (ded8 <socket_cb+0x30>)
    decc:	4798      	blx	r3
}
    dece:	46c0      	nop			; (mov r8, r8)
    ded0:	46bd      	mov	sp, r7
    ded2:	b002      	add	sp, #8
    ded4:	bd80      	pop	{r7, pc}
    ded6:	46c0      	nop			; (mov r8, r8)
    ded8:	00006f9d 	.word	0x00006f9d

0000dedc <resolve_cb>:


static void resolve_cb(uint8_t *pu8DomainName, uint32_t u32ServerIP)
{
    dedc:	b5b0      	push	{r4, r5, r7, lr}
    dede:	b084      	sub	sp, #16
    dee0:	af02      	add	r7, sp, #8
    dee2:	6078      	str	r0, [r7, #4]
    dee4:	6039      	str	r1, [r7, #0]
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
    dee6:	683b      	ldr	r3, [r7, #0]
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
    dee8:	22ff      	movs	r2, #255	; 0xff
    deea:	4013      	ands	r3, r2
    deec:	001c      	movs	r4, r3
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
    deee:	683b      	ldr	r3, [r7, #0]
    def0:	0a1b      	lsrs	r3, r3, #8
    def2:	001a      	movs	r2, r3
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
    def4:	23ff      	movs	r3, #255	; 0xff
    def6:	401a      	ands	r2, r3
    def8:	0015      	movs	r5, r2
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
    defa:	683b      	ldr	r3, [r7, #0]
    defc:	0c1b      	lsrs	r3, r3, #16
    defe:	001a      	movs	r2, r3
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
    df00:	23ff      	movs	r3, #255	; 0xff
    df02:	4013      	ands	r3, r2
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
    df04:	683a      	ldr	r2, [r7, #0]
    df06:	0e12      	lsrs	r2, r2, #24
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
    df08:	6879      	ldr	r1, [r7, #4]
    df0a:	4808      	ldr	r0, [pc, #32]	; (df2c <resolve_cb+0x50>)
    df0c:	9201      	str	r2, [sp, #4]
    df0e:	9300      	str	r3, [sp, #0]
    df10:	002b      	movs	r3, r5
    df12:	0022      	movs	r2, r4
    df14:	4c06      	ldr	r4, [pc, #24]	; (df30 <resolve_cb+0x54>)
    df16:	47a0      	blx	r4
	http_client_socket_resolve_handler(pu8DomainName, u32ServerIP);
    df18:	683a      	ldr	r2, [r7, #0]
    df1a:	687b      	ldr	r3, [r7, #4]
    df1c:	0011      	movs	r1, r2
    df1e:	0018      	movs	r0, r3
    df20:	4b04      	ldr	r3, [pc, #16]	; (df34 <resolve_cb+0x58>)
    df22:	4798      	blx	r3
}
    df24:	46c0      	nop			; (mov r8, r8)
    df26:	46bd      	mov	sp, r7
    df28:	b002      	add	sp, #8
    df2a:	bdb0      	pop	{r4, r5, r7, pc}
    df2c:	000113e0 	.word	0x000113e0
    df30:	0000e7d1 	.word	0x0000e7d1
    df34:	00007101 	.word	0x00007101

0000df38 <wifi_cb>:

static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
    df38:	b590      	push	{r4, r7, lr}
    df3a:	b087      	sub	sp, #28
    df3c:	af02      	add	r7, sp, #8
    df3e:	0002      	movs	r2, r0
    df40:	6039      	str	r1, [r7, #0]
    df42:	1dfb      	adds	r3, r7, #7
    df44:	701a      	strb	r2, [r3, #0]
	switch (u8MsgType) {
    df46:	1dfb      	adds	r3, r7, #7
    df48:	781b      	ldrb	r3, [r3, #0]
    df4a:	2b2c      	cmp	r3, #44	; 0x2c
    df4c:	d002      	beq.n	df54 <wifi_cb+0x1c>
    df4e:	2b32      	cmp	r3, #50	; 0x32
    df50:	d032      	beq.n	dfb8 <wifi_cb+0x80>
			start_download();
			break;
		}

		default:
		break;
    df52:	e04d      	b.n	dff0 <wifi_cb+0xb8>
			tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
    df54:	683b      	ldr	r3, [r7, #0]
    df56:	60fb      	str	r3, [r7, #12]
			if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    df58:	68fb      	ldr	r3, [r7, #12]
    df5a:	781b      	ldrb	r3, [r3, #0]
    df5c:	2b01      	cmp	r3, #1
    df5e:	d106      	bne.n	df6e <wifi_cb+0x36>
				printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
    df60:	4b25      	ldr	r3, [pc, #148]	; (dff8 <wifi_cb+0xc0>)
    df62:	0018      	movs	r0, r3
    df64:	4b25      	ldr	r3, [pc, #148]	; (dffc <wifi_cb+0xc4>)
    df66:	4798      	blx	r3
				m2m_wifi_request_dhcp_client();
    df68:	4b25      	ldr	r3, [pc, #148]	; (e000 <wifi_cb+0xc8>)
    df6a:	4798      	blx	r3
			break;
    df6c:	e03f      	b.n	dfee <wifi_cb+0xb6>
				} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    df6e:	68fb      	ldr	r3, [r7, #12]
    df70:	781b      	ldrb	r3, [r3, #0]
    df72:	2b00      	cmp	r3, #0
    df74:	d13b      	bne.n	dfee <wifi_cb+0xb6>
				printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
    df76:	4b23      	ldr	r3, [pc, #140]	; (e004 <wifi_cb+0xcc>)
    df78:	0018      	movs	r0, r3
    df7a:	4b20      	ldr	r3, [pc, #128]	; (dffc <wifi_cb+0xc4>)
    df7c:	4798      	blx	r3
				clear_state(WIFI_CONNECTED);
    df7e:	2002      	movs	r0, #2
    df80:	4b21      	ldr	r3, [pc, #132]	; (e008 <wifi_cb+0xd0>)
    df82:	4798      	blx	r3
				if (is_state_set(DOWNLOADING)) {
    df84:	2008      	movs	r0, #8
    df86:	4b21      	ldr	r3, [pc, #132]	; (e00c <wifi_cb+0xd4>)
    df88:	4798      	blx	r3
    df8a:	1e03      	subs	r3, r0, #0
    df8c:	d002      	beq.n	df94 <wifi_cb+0x5c>
					clear_state(DOWNLOADING);
    df8e:	2008      	movs	r0, #8
    df90:	4b1d      	ldr	r3, [pc, #116]	; (e008 <wifi_cb+0xd0>)
    df92:	4798      	blx	r3
				if (is_state_set(GET_REQUESTED)) {
    df94:	2004      	movs	r0, #4
    df96:	4b1d      	ldr	r3, [pc, #116]	; (e00c <wifi_cb+0xd4>)
    df98:	4798      	blx	r3
    df9a:	1e03      	subs	r3, r0, #0
    df9c:	d002      	beq.n	dfa4 <wifi_cb+0x6c>
					clear_state(GET_REQUESTED);
    df9e:	2004      	movs	r0, #4
    dfa0:	4b19      	ldr	r3, [pc, #100]	; (e008 <wifi_cb+0xd0>)
    dfa2:	4798      	blx	r3
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    dfa4:	4a1a      	ldr	r2, [pc, #104]	; (e010 <wifi_cb+0xd8>)
    dfa6:	481b      	ldr	r0, [pc, #108]	; (e014 <wifi_cb+0xdc>)
    dfa8:	23ff      	movs	r3, #255	; 0xff
    dfaa:	9300      	str	r3, [sp, #0]
    dfac:	0013      	movs	r3, r2
    dfae:	2202      	movs	r2, #2
    dfb0:	210b      	movs	r1, #11
    dfb2:	4c19      	ldr	r4, [pc, #100]	; (e018 <wifi_cb+0xe0>)
    dfb4:	47a0      	blx	r4
			break;
    dfb6:	e01a      	b.n	dfee <wifi_cb+0xb6>
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
    dfb8:	683b      	ldr	r3, [r7, #0]
    dfba:	60bb      	str	r3, [r7, #8]
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
    dfbc:	68bb      	ldr	r3, [r7, #8]
    dfbe:	781b      	ldrb	r3, [r3, #0]
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
    dfc0:	0019      	movs	r1, r3
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
    dfc2:	68bb      	ldr	r3, [r7, #8]
    dfc4:	3301      	adds	r3, #1
    dfc6:	781b      	ldrb	r3, [r3, #0]
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
    dfc8:	001a      	movs	r2, r3
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
    dfca:	68bb      	ldr	r3, [r7, #8]
    dfcc:	3302      	adds	r3, #2
    dfce:	781b      	ldrb	r3, [r3, #0]
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
    dfd0:	001c      	movs	r4, r3
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
    dfd2:	68bb      	ldr	r3, [r7, #8]
    dfd4:	3303      	adds	r3, #3
    dfd6:	781b      	ldrb	r3, [r3, #0]
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
    dfd8:	4810      	ldr	r0, [pc, #64]	; (e01c <wifi_cb+0xe4>)
    dfda:	9300      	str	r3, [sp, #0]
    dfdc:	0023      	movs	r3, r4
    dfde:	4c10      	ldr	r4, [pc, #64]	; (e020 <wifi_cb+0xe8>)
    dfe0:	47a0      	blx	r4
			add_state(WIFI_CONNECTED);
    dfe2:	2002      	movs	r0, #2
    dfe4:	4b0f      	ldr	r3, [pc, #60]	; (e024 <wifi_cb+0xec>)
    dfe6:	4798      	blx	r3
			start_download();
    dfe8:	4b0f      	ldr	r3, [pc, #60]	; (e028 <wifi_cb+0xf0>)
    dfea:	4798      	blx	r3
			break;
    dfec:	e000      	b.n	dff0 <wifi_cb+0xb8>
			break;
    dfee:	46c0      	nop			; (mov r8, r8)
	}
}
    dff0:	46c0      	nop			; (mov r8, r8)
    dff2:	46bd      	mov	sp, r7
    dff4:	b005      	add	sp, #20
    dff6:	bd90      	pop	{r4, r7, pc}
    dff8:	00011410 	.word	0x00011410
    dffc:	0000e8ed 	.word	0x0000e8ed
    e000:	00002429 	.word	0x00002429
    e004:	00011430 	.word	0x00011430
    e008:	0000da09 	.word	0x0000da09
    e00c:	0000da65 	.word	0x0000da65
    e010:	00011450 	.word	0x00011450
    e014:	0001145c 	.word	0x0001145c
    e018:	00001f61 	.word	0x00001f61
    e01c:	00011468 	.word	0x00011468
    e020:	0000e7d1 	.word	0x0000e7d1
    e024:	0000da3d 	.word	0x0000da3d
    e028:	0000db45 	.word	0x0000db45

0000e02c <configure_http_client>:


static void configure_http_client(void)
{
    e02c:	b580      	push	{r7, lr}
    e02e:	b088      	sub	sp, #32
    e030:	af00      	add	r7, sp, #0
	struct http_client_config httpc_conf;
	int ret;

	http_client_get_config_defaults(&httpc_conf);
    e032:	003b      	movs	r3, r7
    e034:	0018      	movs	r0, r3
    e036:	4b12      	ldr	r3, [pc, #72]	; (e080 <configure_http_client+0x54>)
    e038:	4798      	blx	r3

	httpc_conf.recv_buffer_size = MAIN_BUFFER_MAX_SIZE;
    e03a:	003b      	movs	r3, r7
    e03c:	2280      	movs	r2, #128	; 0x80
    e03e:	00d2      	lsls	r2, r2, #3
    e040:	611a      	str	r2, [r3, #16]
	httpc_conf.timer_inst = &swt_module_inst;
    e042:	003b      	movs	r3, r7
    e044:	4a0f      	ldr	r2, [pc, #60]	; (e084 <configure_http_client+0x58>)
    e046:	605a      	str	r2, [r3, #4]

	ret = http_client_init(&http_client_module_inst, &httpc_conf);
    e048:	003a      	movs	r2, r7
    e04a:	4b0f      	ldr	r3, [pc, #60]	; (e088 <configure_http_client+0x5c>)
    e04c:	0011      	movs	r1, r2
    e04e:	0018      	movs	r0, r3
    e050:	4b0e      	ldr	r3, [pc, #56]	; (e08c <configure_http_client+0x60>)
    e052:	4798      	blx	r3
    e054:	0003      	movs	r3, r0
    e056:	61fb      	str	r3, [r7, #28]
	if (ret < 0) {
    e058:	69fb      	ldr	r3, [r7, #28]
    e05a:	2b00      	cmp	r3, #0
    e05c:	da06      	bge.n	e06c <configure_http_client+0x40>
		printf("configure_http_client: HTTP client initialization failed! (res %d)\r\n", ret);
    e05e:	69fa      	ldr	r2, [r7, #28]
    e060:	4b0b      	ldr	r3, [pc, #44]	; (e090 <configure_http_client+0x64>)
    e062:	0011      	movs	r1, r2
    e064:	0018      	movs	r0, r3
    e066:	4b0b      	ldr	r3, [pc, #44]	; (e094 <configure_http_client+0x68>)
    e068:	4798      	blx	r3
		while (1) {
    e06a:	e7fe      	b.n	e06a <configure_http_client+0x3e>
			} // Loop forever
		}

		http_client_register_callback(&http_client_module_inst, http_client_callback);
    e06c:	4a0a      	ldr	r2, [pc, #40]	; (e098 <configure_http_client+0x6c>)
    e06e:	4b06      	ldr	r3, [pc, #24]	; (e088 <configure_http_client+0x5c>)
    e070:	0011      	movs	r1, r2
    e072:	0018      	movs	r0, r3
    e074:	4b09      	ldr	r3, [pc, #36]	; (e09c <configure_http_client+0x70>)
    e076:	4798      	blx	r3
}
    e078:	46c0      	nop			; (mov r8, r8)
    e07a:	46bd      	mov	sp, r7
    e07c:	b008      	add	sp, #32
    e07e:	bd80      	pop	{r7, pc}
    e080:	00006dc5 	.word	0x00006dc5
    e084:	20000d80 	.word	0x20000d80
    e088:	20000dd8 	.word	0x20000dd8
    e08c:	00006e11 	.word	0x00006e11
    e090:	00011490 	.word	0x00011490
    e094:	0000e7d1 	.word	0x0000e7d1
    e098:	0000dbd5 	.word	0x0000dbd5
    e09c:	00006efd 	.word	0x00006efd

0000e0a0 <download_firmware>:

static void download_firmware()
{
    e0a0:	b590      	push	{r4, r7, lr}
    e0a2:	b083      	sub	sp, #12
    e0a4:	af02      	add	r7, sp, #8
	flash_addr = 0x00000; //Starting addr on flash where downloaded file is stored
    e0a6:	4b1b      	ldr	r3, [pc, #108]	; (e114 <download_firmware+0x74>)
    e0a8:	2200      	movs	r2, #0
    e0aa:	601a      	str	r2, [r3, #0]
	
	/* Connect to router and download stuff and store it in flash */
	printf("download_firmware: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
    e0ac:	4a1a      	ldr	r2, [pc, #104]	; (e118 <download_firmware+0x78>)
    e0ae:	4b1b      	ldr	r3, [pc, #108]	; (e11c <download_firmware+0x7c>)
    e0b0:	0011      	movs	r1, r2
    e0b2:	0018      	movs	r0, r3
    e0b4:	4b1a      	ldr	r3, [pc, #104]	; (e120 <download_firmware+0x80>)
    e0b6:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
    e0b8:	4a1a      	ldr	r2, [pc, #104]	; (e124 <download_firmware+0x84>)
    e0ba:	4817      	ldr	r0, [pc, #92]	; (e118 <download_firmware+0x78>)
    e0bc:	23ff      	movs	r3, #255	; 0xff
    e0be:	9300      	str	r3, [sp, #0]
    e0c0:	0013      	movs	r3, r2
    e0c2:	2202      	movs	r2, #2
    e0c4:	210b      	movs	r1, #11
    e0c6:	4c18      	ldr	r4, [pc, #96]	; (e128 <download_firmware+0x88>)
    e0c8:	47a0      	blx	r4
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
    e0ca:	e006      	b.n	e0da <download_firmware+0x3a>
		m2m_wifi_handle_events(NULL);
    e0cc:	2000      	movs	r0, #0
    e0ce:	4b17      	ldr	r3, [pc, #92]	; (e12c <download_firmware+0x8c>)
    e0d0:	4798      	blx	r3
		sw_timer_task(&swt_module_inst);
    e0d2:	4b17      	ldr	r3, [pc, #92]	; (e130 <download_firmware+0x90>)
    e0d4:	0018      	movs	r0, r3
    e0d6:	4b17      	ldr	r3, [pc, #92]	; (e134 <download_firmware+0x94>)
    e0d8:	4798      	blx	r3
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
    e0da:	2010      	movs	r0, #16
    e0dc:	4b16      	ldr	r3, [pc, #88]	; (e138 <download_firmware+0x98>)
    e0de:	4798      	blx	r3
    e0e0:	0003      	movs	r3, r0
    e0e2:	001a      	movs	r2, r3
    e0e4:	2301      	movs	r3, #1
    e0e6:	4053      	eors	r3, r2
    e0e8:	b2db      	uxtb	r3, r3
    e0ea:	2b00      	cmp	r3, #0
    e0ec:	d009      	beq.n	e102 <download_firmware+0x62>
    e0ee:	2020      	movs	r0, #32
    e0f0:	4b11      	ldr	r3, [pc, #68]	; (e138 <download_firmware+0x98>)
    e0f2:	4798      	blx	r3
    e0f4:	0003      	movs	r3, r0
    e0f6:	001a      	movs	r2, r3
    e0f8:	2301      	movs	r3, #1
    e0fa:	4053      	eors	r3, r2
    e0fc:	b2db      	uxtb	r3, r3
    e0fe:	2b00      	cmp	r3, #0
    e100:	d1e4      	bne.n	e0cc <download_firmware+0x2c>
	}
	printf("download_firmware: done.\r\n");
    e102:	4b0e      	ldr	r3, [pc, #56]	; (e13c <download_firmware+0x9c>)
    e104:	0018      	movs	r0, r3
    e106:	4b0e      	ldr	r3, [pc, #56]	; (e140 <download_firmware+0xa0>)
    e108:	4798      	blx	r3
}
    e10a:	46c0      	nop			; (mov r8, r8)
    e10c:	46bd      	mov	sp, r7
    e10e:	b001      	add	sp, #4
    e110:	bd90      	pop	{r4, r7, pc}
    e112:	46c0      	nop			; (mov r8, r8)
    e114:	20000388 	.word	0x20000388
    e118:	0001145c 	.word	0x0001145c
    e11c:	000114d8 	.word	0x000114d8
    e120:	0000e7d1 	.word	0x0000e7d1
    e124:	00011450 	.word	0x00011450
    e128:	00001f61 	.word	0x00001f61
    e12c:	00001f45 	.word	0x00001f45
    e130:	20000d80 	.word	0x20000d80
    e134:	0000895d 	.word	0x0000895d
    e138:	0000da65 	.word	0x0000da65
    e13c:	0001150c 	.word	0x0001150c
    e140:	0000e8ed 	.word	0x0000e8ed

0000e144 <main>:

int main (void)
{
    e144:	b590      	push	{r4, r7, lr}
    e146:	b08b      	sub	sp, #44	; 0x2c
    e148:	af00      	add	r7, sp, #0
	
	tstrWifiInitParam param;
	int8_t ret;
	init_state();
    e14a:	4b33      	ldr	r3, [pc, #204]	; (e218 <main+0xd4>)
    e14c:	4798      	blx	r3
	
	system_init();
    e14e:	4b33      	ldr	r3, [pc, #204]	; (e21c <main+0xd8>)
    e150:	4798      	blx	r3
	//system_interrupt_enable_global();
	configure_port_pins();
    e152:	4b33      	ldr	r3, [pc, #204]	; (e220 <main+0xdc>)
    e154:	4798      	blx	r3
	//delay_init();
	configure_console();
    e156:	4b33      	ldr	r3, [pc, #204]	; (e224 <main+0xe0>)
    e158:	4798      	blx	r3
	//configure_nvm();
	configure_spi_flash();
    e15a:	4b33      	ldr	r3, [pc, #204]	; (e228 <main+0xe4>)
    e15c:	4798      	blx	r3
	configure_timer();
    e15e:	4b33      	ldr	r3, [pc, #204]	; (e22c <main+0xe8>)
    e160:	4798      	blx	r3
	configure_http_client();
    e162:	4b33      	ldr	r3, [pc, #204]	; (e230 <main+0xec>)
    e164:	4798      	blx	r3
	nm_bsp_init();
    e166:	4b33      	ldr	r3, [pc, #204]	; (e234 <main+0xf0>)
    e168:	4798      	blx	r3
	
	
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
    e16a:	230c      	movs	r3, #12
    e16c:	18fb      	adds	r3, r7, r3
    e16e:	2218      	movs	r2, #24
    e170:	2100      	movs	r1, #0
    e172:	0018      	movs	r0, r3
    e174:	4b30      	ldr	r3, [pc, #192]	; (e238 <main+0xf4>)
    e176:	4798      	blx	r3
	
	param.pfAppWifiCb = wifi_cb;
    e178:	230c      	movs	r3, #12
    e17a:	18fb      	adds	r3, r7, r3
    e17c:	4a2f      	ldr	r2, [pc, #188]	; (e23c <main+0xf8>)
    e17e:	601a      	str	r2, [r3, #0]
	ret = m2m_wifi_init(&param);
    e180:	2327      	movs	r3, #39	; 0x27
    e182:	18fc      	adds	r4, r7, r3
    e184:	230c      	movs	r3, #12
    e186:	18fb      	adds	r3, r7, r3
    e188:	0018      	movs	r0, r3
    e18a:	4b2d      	ldr	r3, [pc, #180]	; (e240 <main+0xfc>)
    e18c:	4798      	blx	r3
    e18e:	0003      	movs	r3, r0
    e190:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    e192:	2327      	movs	r3, #39	; 0x27
    e194:	18fb      	adds	r3, r7, r3
    e196:	781b      	ldrb	r3, [r3, #0]
    e198:	b25b      	sxtb	r3, r3
    e19a:	2b00      	cmp	r3, #0
    e19c:	d009      	beq.n	e1b2 <main+0x6e>
		printf("main: m2m_wifi_init call error! (res %d)\r\n", ret);
    e19e:	2327      	movs	r3, #39	; 0x27
    e1a0:	18fb      	adds	r3, r7, r3
    e1a2:	2200      	movs	r2, #0
    e1a4:	569a      	ldrsb	r2, [r3, r2]
    e1a6:	4b27      	ldr	r3, [pc, #156]	; (e244 <main+0x100>)
    e1a8:	0011      	movs	r1, r2
    e1aa:	0018      	movs	r0, r3
    e1ac:	4b26      	ldr	r3, [pc, #152]	; (e248 <main+0x104>)
    e1ae:	4798      	blx	r3
		while (1) {
    e1b0:	e7fe      	b.n	e1b0 <main+0x6c>
		}
	}
	
	socketInit();
    e1b2:	4b26      	ldr	r3, [pc, #152]	; (e24c <main+0x108>)
    e1b4:	4798      	blx	r3
	registerSocketCallback(socket_cb, resolve_cb);
    e1b6:	4a26      	ldr	r2, [pc, #152]	; (e250 <main+0x10c>)
    e1b8:	4b26      	ldr	r3, [pc, #152]	; (e254 <main+0x110>)
    e1ba:	0011      	movs	r1, r2
    e1bc:	0018      	movs	r0, r3
    e1be:	4b26      	ldr	r3, [pc, #152]	; (e258 <main+0x114>)
    e1c0:	4798      	blx	r3
	
	while (1) 
	{
		if (port_pin_get_input_level(B1) == true) {
    e1c2:	2037      	movs	r0, #55	; 0x37
    e1c4:	4b25      	ldr	r3, [pc, #148]	; (e25c <main+0x118>)
    e1c6:	4798      	blx	r3
    e1c8:	1e03      	subs	r3, r0, #0
    e1ca:	d004      	beq.n	e1d6 <main+0x92>
			port_pin_set_output_level(LED_0_PIN, false);
    e1cc:	2100      	movs	r1, #0
    e1ce:	2017      	movs	r0, #23
    e1d0:	4b23      	ldr	r3, [pc, #140]	; (e260 <main+0x11c>)
    e1d2:	4798      	blx	r3
    e1d4:	e003      	b.n	e1de <main+0x9a>
		}
		else 
		{
			port_pin_set_output_level(LED_0_PIN, true);
    e1d6:	2101      	movs	r1, #1
    e1d8:	2017      	movs	r0, #23
    e1da:	4b21      	ldr	r3, [pc, #132]	; (e260 <main+0x11c>)
    e1dc:	4798      	blx	r3
		}
		
		// receive command from IBM BlueMix
		//....................
		write_firmware = true; //set this to true
    e1de:	4b21      	ldr	r3, [pc, #132]	; (e264 <main+0x120>)
    e1e0:	2201      	movs	r2, #1
    e1e2:	701a      	strb	r2, [r3, #0]
		//write the updated status
		if(write_firmware)
    e1e4:	4b1f      	ldr	r3, [pc, #124]	; (e264 <main+0x120>)
    e1e6:	781b      	ldrb	r3, [r3, #0]
    e1e8:	2b00      	cmp	r3, #0
    e1ea:	d0ea      	beq.n	e1c2 <main+0x7e>
		{
			// download firmware into serial flash and upgrade
			download_firmware();
    e1ec:	4b1e      	ldr	r3, [pc, #120]	; (e268 <main+0x124>)
    e1ee:	4798      	blx	r3
			Firmware_Status_t fw_status = *(Firmware_Status_t*)FW_STAT_ADDRESS;
    e1f0:	23fe      	movs	r3, #254	; 0xfe
    e1f2:	01db      	lsls	r3, r3, #7
    e1f4:	1d3a      	adds	r2, r7, #4
    e1f6:	0010      	movs	r0, r2
    e1f8:	0019      	movs	r1, r3
    e1fa:	2307      	movs	r3, #7
    e1fc:	001a      	movs	r2, r3
    e1fe:	4b1b      	ldr	r3, [pc, #108]	; (e26c <main+0x128>)
    e200:	4798      	blx	r3
			*(uint32_t*)fw_status.signature = 0xEFBEADDE; //replace with checksum of downloaded image
    e202:	1d3b      	adds	r3, r7, #4
    e204:	4a1a      	ldr	r2, [pc, #104]	; (e270 <main+0x12c>)
    e206:	601a      	str	r2, [r3, #0]
// 			fw_status.downloaded_image = fill version for downloaded image
// 			fw_status.writenew_image = 0xFF;  // write image flag
			writeFWStat(fw_status);
    e208:	1d3b      	adds	r3, r7, #4
    e20a:	6818      	ldr	r0, [r3, #0]
    e20c:	6859      	ldr	r1, [r3, #4]
    e20e:	4b19      	ldr	r3, [pc, #100]	; (e274 <main+0x130>)
    e210:	4798      	blx	r3
			// reset to begin writing firmware
			system_reset();
    e212:	4b19      	ldr	r3, [pc, #100]	; (e278 <main+0x134>)
    e214:	4798      	blx	r3
		if (port_pin_get_input_level(B1) == true) {
    e216:	e7d4      	b.n	e1c2 <main+0x7e>
    e218:	0000d9f5 	.word	0x0000d9f5
    e21c:	0000d169 	.word	0x0000d169
    e220:	0000d8dd 	.word	0x0000d8dd
    e224:	0000d7b5 	.word	0x0000d7b5
    e228:	0000d91d 	.word	0x0000d91d
    e22c:	0000d9b9 	.word	0x0000d9b9
    e230:	0000e02d 	.word	0x0000e02d
    e234:	000002a1 	.word	0x000002a1
    e238:	0000e66f 	.word	0x0000e66f
    e23c:	0000df39 	.word	0x0000df39
    e240:	00001d59 	.word	0x00001d59
    e244:	00011528 	.word	0x00011528
    e248:	0000e7d1 	.word	0x0000e7d1
    e24c:	00004f5d 	.word	0x00004f5d
    e250:	0000dedd 	.word	0x0000dedd
    e254:	0000dea9 	.word	0x0000dea9
    e258:	00004fad 	.word	0x00004fad
    e25c:	0000d321 	.word	0x0000d321
    e260:	0000d365 	.word	0x0000d365
    e264:	20000284 	.word	0x20000284
    e268:	0000e0a1 	.word	0x0000e0a1
    e26c:	0000e639 	.word	0x0000e639
    e270:	efbeadde 	.word	0xefbeadde
    e274:	0000d829 	.word	0x0000d829
    e278:	0000d3b9 	.word	0x0000d3b9

0000e27c <__udivsi3>:
    e27c:	2200      	movs	r2, #0
    e27e:	0843      	lsrs	r3, r0, #1
    e280:	428b      	cmp	r3, r1
    e282:	d374      	bcc.n	e36e <__udivsi3+0xf2>
    e284:	0903      	lsrs	r3, r0, #4
    e286:	428b      	cmp	r3, r1
    e288:	d35f      	bcc.n	e34a <__udivsi3+0xce>
    e28a:	0a03      	lsrs	r3, r0, #8
    e28c:	428b      	cmp	r3, r1
    e28e:	d344      	bcc.n	e31a <__udivsi3+0x9e>
    e290:	0b03      	lsrs	r3, r0, #12
    e292:	428b      	cmp	r3, r1
    e294:	d328      	bcc.n	e2e8 <__udivsi3+0x6c>
    e296:	0c03      	lsrs	r3, r0, #16
    e298:	428b      	cmp	r3, r1
    e29a:	d30d      	bcc.n	e2b8 <__udivsi3+0x3c>
    e29c:	22ff      	movs	r2, #255	; 0xff
    e29e:	0209      	lsls	r1, r1, #8
    e2a0:	ba12      	rev	r2, r2
    e2a2:	0c03      	lsrs	r3, r0, #16
    e2a4:	428b      	cmp	r3, r1
    e2a6:	d302      	bcc.n	e2ae <__udivsi3+0x32>
    e2a8:	1212      	asrs	r2, r2, #8
    e2aa:	0209      	lsls	r1, r1, #8
    e2ac:	d065      	beq.n	e37a <__udivsi3+0xfe>
    e2ae:	0b03      	lsrs	r3, r0, #12
    e2b0:	428b      	cmp	r3, r1
    e2b2:	d319      	bcc.n	e2e8 <__udivsi3+0x6c>
    e2b4:	e000      	b.n	e2b8 <__udivsi3+0x3c>
    e2b6:	0a09      	lsrs	r1, r1, #8
    e2b8:	0bc3      	lsrs	r3, r0, #15
    e2ba:	428b      	cmp	r3, r1
    e2bc:	d301      	bcc.n	e2c2 <__udivsi3+0x46>
    e2be:	03cb      	lsls	r3, r1, #15
    e2c0:	1ac0      	subs	r0, r0, r3
    e2c2:	4152      	adcs	r2, r2
    e2c4:	0b83      	lsrs	r3, r0, #14
    e2c6:	428b      	cmp	r3, r1
    e2c8:	d301      	bcc.n	e2ce <__udivsi3+0x52>
    e2ca:	038b      	lsls	r3, r1, #14
    e2cc:	1ac0      	subs	r0, r0, r3
    e2ce:	4152      	adcs	r2, r2
    e2d0:	0b43      	lsrs	r3, r0, #13
    e2d2:	428b      	cmp	r3, r1
    e2d4:	d301      	bcc.n	e2da <__udivsi3+0x5e>
    e2d6:	034b      	lsls	r3, r1, #13
    e2d8:	1ac0      	subs	r0, r0, r3
    e2da:	4152      	adcs	r2, r2
    e2dc:	0b03      	lsrs	r3, r0, #12
    e2de:	428b      	cmp	r3, r1
    e2e0:	d301      	bcc.n	e2e6 <__udivsi3+0x6a>
    e2e2:	030b      	lsls	r3, r1, #12
    e2e4:	1ac0      	subs	r0, r0, r3
    e2e6:	4152      	adcs	r2, r2
    e2e8:	0ac3      	lsrs	r3, r0, #11
    e2ea:	428b      	cmp	r3, r1
    e2ec:	d301      	bcc.n	e2f2 <__udivsi3+0x76>
    e2ee:	02cb      	lsls	r3, r1, #11
    e2f0:	1ac0      	subs	r0, r0, r3
    e2f2:	4152      	adcs	r2, r2
    e2f4:	0a83      	lsrs	r3, r0, #10
    e2f6:	428b      	cmp	r3, r1
    e2f8:	d301      	bcc.n	e2fe <__udivsi3+0x82>
    e2fa:	028b      	lsls	r3, r1, #10
    e2fc:	1ac0      	subs	r0, r0, r3
    e2fe:	4152      	adcs	r2, r2
    e300:	0a43      	lsrs	r3, r0, #9
    e302:	428b      	cmp	r3, r1
    e304:	d301      	bcc.n	e30a <__udivsi3+0x8e>
    e306:	024b      	lsls	r3, r1, #9
    e308:	1ac0      	subs	r0, r0, r3
    e30a:	4152      	adcs	r2, r2
    e30c:	0a03      	lsrs	r3, r0, #8
    e30e:	428b      	cmp	r3, r1
    e310:	d301      	bcc.n	e316 <__udivsi3+0x9a>
    e312:	020b      	lsls	r3, r1, #8
    e314:	1ac0      	subs	r0, r0, r3
    e316:	4152      	adcs	r2, r2
    e318:	d2cd      	bcs.n	e2b6 <__udivsi3+0x3a>
    e31a:	09c3      	lsrs	r3, r0, #7
    e31c:	428b      	cmp	r3, r1
    e31e:	d301      	bcc.n	e324 <__udivsi3+0xa8>
    e320:	01cb      	lsls	r3, r1, #7
    e322:	1ac0      	subs	r0, r0, r3
    e324:	4152      	adcs	r2, r2
    e326:	0983      	lsrs	r3, r0, #6
    e328:	428b      	cmp	r3, r1
    e32a:	d301      	bcc.n	e330 <__udivsi3+0xb4>
    e32c:	018b      	lsls	r3, r1, #6
    e32e:	1ac0      	subs	r0, r0, r3
    e330:	4152      	adcs	r2, r2
    e332:	0943      	lsrs	r3, r0, #5
    e334:	428b      	cmp	r3, r1
    e336:	d301      	bcc.n	e33c <__udivsi3+0xc0>
    e338:	014b      	lsls	r3, r1, #5
    e33a:	1ac0      	subs	r0, r0, r3
    e33c:	4152      	adcs	r2, r2
    e33e:	0903      	lsrs	r3, r0, #4
    e340:	428b      	cmp	r3, r1
    e342:	d301      	bcc.n	e348 <__udivsi3+0xcc>
    e344:	010b      	lsls	r3, r1, #4
    e346:	1ac0      	subs	r0, r0, r3
    e348:	4152      	adcs	r2, r2
    e34a:	08c3      	lsrs	r3, r0, #3
    e34c:	428b      	cmp	r3, r1
    e34e:	d301      	bcc.n	e354 <__udivsi3+0xd8>
    e350:	00cb      	lsls	r3, r1, #3
    e352:	1ac0      	subs	r0, r0, r3
    e354:	4152      	adcs	r2, r2
    e356:	0883      	lsrs	r3, r0, #2
    e358:	428b      	cmp	r3, r1
    e35a:	d301      	bcc.n	e360 <__udivsi3+0xe4>
    e35c:	008b      	lsls	r3, r1, #2
    e35e:	1ac0      	subs	r0, r0, r3
    e360:	4152      	adcs	r2, r2
    e362:	0843      	lsrs	r3, r0, #1
    e364:	428b      	cmp	r3, r1
    e366:	d301      	bcc.n	e36c <__udivsi3+0xf0>
    e368:	004b      	lsls	r3, r1, #1
    e36a:	1ac0      	subs	r0, r0, r3
    e36c:	4152      	adcs	r2, r2
    e36e:	1a41      	subs	r1, r0, r1
    e370:	d200      	bcs.n	e374 <__udivsi3+0xf8>
    e372:	4601      	mov	r1, r0
    e374:	4152      	adcs	r2, r2
    e376:	4610      	mov	r0, r2
    e378:	4770      	bx	lr
    e37a:	e7ff      	b.n	e37c <__udivsi3+0x100>
    e37c:	b501      	push	{r0, lr}
    e37e:	2000      	movs	r0, #0
    e380:	f000 f8f0 	bl	e564 <__aeabi_idiv0>
    e384:	bd02      	pop	{r1, pc}
    e386:	46c0      	nop			; (mov r8, r8)

0000e388 <__aeabi_uidivmod>:
    e388:	2900      	cmp	r1, #0
    e38a:	d0f7      	beq.n	e37c <__udivsi3+0x100>
    e38c:	e776      	b.n	e27c <__udivsi3>
    e38e:	4770      	bx	lr

0000e390 <__divsi3>:
    e390:	4603      	mov	r3, r0
    e392:	430b      	orrs	r3, r1
    e394:	d47f      	bmi.n	e496 <__divsi3+0x106>
    e396:	2200      	movs	r2, #0
    e398:	0843      	lsrs	r3, r0, #1
    e39a:	428b      	cmp	r3, r1
    e39c:	d374      	bcc.n	e488 <__divsi3+0xf8>
    e39e:	0903      	lsrs	r3, r0, #4
    e3a0:	428b      	cmp	r3, r1
    e3a2:	d35f      	bcc.n	e464 <__divsi3+0xd4>
    e3a4:	0a03      	lsrs	r3, r0, #8
    e3a6:	428b      	cmp	r3, r1
    e3a8:	d344      	bcc.n	e434 <__divsi3+0xa4>
    e3aa:	0b03      	lsrs	r3, r0, #12
    e3ac:	428b      	cmp	r3, r1
    e3ae:	d328      	bcc.n	e402 <__divsi3+0x72>
    e3b0:	0c03      	lsrs	r3, r0, #16
    e3b2:	428b      	cmp	r3, r1
    e3b4:	d30d      	bcc.n	e3d2 <__divsi3+0x42>
    e3b6:	22ff      	movs	r2, #255	; 0xff
    e3b8:	0209      	lsls	r1, r1, #8
    e3ba:	ba12      	rev	r2, r2
    e3bc:	0c03      	lsrs	r3, r0, #16
    e3be:	428b      	cmp	r3, r1
    e3c0:	d302      	bcc.n	e3c8 <__divsi3+0x38>
    e3c2:	1212      	asrs	r2, r2, #8
    e3c4:	0209      	lsls	r1, r1, #8
    e3c6:	d065      	beq.n	e494 <__divsi3+0x104>
    e3c8:	0b03      	lsrs	r3, r0, #12
    e3ca:	428b      	cmp	r3, r1
    e3cc:	d319      	bcc.n	e402 <__divsi3+0x72>
    e3ce:	e000      	b.n	e3d2 <__divsi3+0x42>
    e3d0:	0a09      	lsrs	r1, r1, #8
    e3d2:	0bc3      	lsrs	r3, r0, #15
    e3d4:	428b      	cmp	r3, r1
    e3d6:	d301      	bcc.n	e3dc <__divsi3+0x4c>
    e3d8:	03cb      	lsls	r3, r1, #15
    e3da:	1ac0      	subs	r0, r0, r3
    e3dc:	4152      	adcs	r2, r2
    e3de:	0b83      	lsrs	r3, r0, #14
    e3e0:	428b      	cmp	r3, r1
    e3e2:	d301      	bcc.n	e3e8 <__divsi3+0x58>
    e3e4:	038b      	lsls	r3, r1, #14
    e3e6:	1ac0      	subs	r0, r0, r3
    e3e8:	4152      	adcs	r2, r2
    e3ea:	0b43      	lsrs	r3, r0, #13
    e3ec:	428b      	cmp	r3, r1
    e3ee:	d301      	bcc.n	e3f4 <__divsi3+0x64>
    e3f0:	034b      	lsls	r3, r1, #13
    e3f2:	1ac0      	subs	r0, r0, r3
    e3f4:	4152      	adcs	r2, r2
    e3f6:	0b03      	lsrs	r3, r0, #12
    e3f8:	428b      	cmp	r3, r1
    e3fa:	d301      	bcc.n	e400 <__divsi3+0x70>
    e3fc:	030b      	lsls	r3, r1, #12
    e3fe:	1ac0      	subs	r0, r0, r3
    e400:	4152      	adcs	r2, r2
    e402:	0ac3      	lsrs	r3, r0, #11
    e404:	428b      	cmp	r3, r1
    e406:	d301      	bcc.n	e40c <__divsi3+0x7c>
    e408:	02cb      	lsls	r3, r1, #11
    e40a:	1ac0      	subs	r0, r0, r3
    e40c:	4152      	adcs	r2, r2
    e40e:	0a83      	lsrs	r3, r0, #10
    e410:	428b      	cmp	r3, r1
    e412:	d301      	bcc.n	e418 <__divsi3+0x88>
    e414:	028b      	lsls	r3, r1, #10
    e416:	1ac0      	subs	r0, r0, r3
    e418:	4152      	adcs	r2, r2
    e41a:	0a43      	lsrs	r3, r0, #9
    e41c:	428b      	cmp	r3, r1
    e41e:	d301      	bcc.n	e424 <__divsi3+0x94>
    e420:	024b      	lsls	r3, r1, #9
    e422:	1ac0      	subs	r0, r0, r3
    e424:	4152      	adcs	r2, r2
    e426:	0a03      	lsrs	r3, r0, #8
    e428:	428b      	cmp	r3, r1
    e42a:	d301      	bcc.n	e430 <__divsi3+0xa0>
    e42c:	020b      	lsls	r3, r1, #8
    e42e:	1ac0      	subs	r0, r0, r3
    e430:	4152      	adcs	r2, r2
    e432:	d2cd      	bcs.n	e3d0 <__divsi3+0x40>
    e434:	09c3      	lsrs	r3, r0, #7
    e436:	428b      	cmp	r3, r1
    e438:	d301      	bcc.n	e43e <__divsi3+0xae>
    e43a:	01cb      	lsls	r3, r1, #7
    e43c:	1ac0      	subs	r0, r0, r3
    e43e:	4152      	adcs	r2, r2
    e440:	0983      	lsrs	r3, r0, #6
    e442:	428b      	cmp	r3, r1
    e444:	d301      	bcc.n	e44a <__divsi3+0xba>
    e446:	018b      	lsls	r3, r1, #6
    e448:	1ac0      	subs	r0, r0, r3
    e44a:	4152      	adcs	r2, r2
    e44c:	0943      	lsrs	r3, r0, #5
    e44e:	428b      	cmp	r3, r1
    e450:	d301      	bcc.n	e456 <__divsi3+0xc6>
    e452:	014b      	lsls	r3, r1, #5
    e454:	1ac0      	subs	r0, r0, r3
    e456:	4152      	adcs	r2, r2
    e458:	0903      	lsrs	r3, r0, #4
    e45a:	428b      	cmp	r3, r1
    e45c:	d301      	bcc.n	e462 <__divsi3+0xd2>
    e45e:	010b      	lsls	r3, r1, #4
    e460:	1ac0      	subs	r0, r0, r3
    e462:	4152      	adcs	r2, r2
    e464:	08c3      	lsrs	r3, r0, #3
    e466:	428b      	cmp	r3, r1
    e468:	d301      	bcc.n	e46e <__divsi3+0xde>
    e46a:	00cb      	lsls	r3, r1, #3
    e46c:	1ac0      	subs	r0, r0, r3
    e46e:	4152      	adcs	r2, r2
    e470:	0883      	lsrs	r3, r0, #2
    e472:	428b      	cmp	r3, r1
    e474:	d301      	bcc.n	e47a <__divsi3+0xea>
    e476:	008b      	lsls	r3, r1, #2
    e478:	1ac0      	subs	r0, r0, r3
    e47a:	4152      	adcs	r2, r2
    e47c:	0843      	lsrs	r3, r0, #1
    e47e:	428b      	cmp	r3, r1
    e480:	d301      	bcc.n	e486 <__divsi3+0xf6>
    e482:	004b      	lsls	r3, r1, #1
    e484:	1ac0      	subs	r0, r0, r3
    e486:	4152      	adcs	r2, r2
    e488:	1a41      	subs	r1, r0, r1
    e48a:	d200      	bcs.n	e48e <__divsi3+0xfe>
    e48c:	4601      	mov	r1, r0
    e48e:	4152      	adcs	r2, r2
    e490:	4610      	mov	r0, r2
    e492:	4770      	bx	lr
    e494:	e05d      	b.n	e552 <__divsi3+0x1c2>
    e496:	0fca      	lsrs	r2, r1, #31
    e498:	d000      	beq.n	e49c <__divsi3+0x10c>
    e49a:	4249      	negs	r1, r1
    e49c:	1003      	asrs	r3, r0, #32
    e49e:	d300      	bcc.n	e4a2 <__divsi3+0x112>
    e4a0:	4240      	negs	r0, r0
    e4a2:	4053      	eors	r3, r2
    e4a4:	2200      	movs	r2, #0
    e4a6:	469c      	mov	ip, r3
    e4a8:	0903      	lsrs	r3, r0, #4
    e4aa:	428b      	cmp	r3, r1
    e4ac:	d32d      	bcc.n	e50a <__divsi3+0x17a>
    e4ae:	0a03      	lsrs	r3, r0, #8
    e4b0:	428b      	cmp	r3, r1
    e4b2:	d312      	bcc.n	e4da <__divsi3+0x14a>
    e4b4:	22fc      	movs	r2, #252	; 0xfc
    e4b6:	0189      	lsls	r1, r1, #6
    e4b8:	ba12      	rev	r2, r2
    e4ba:	0a03      	lsrs	r3, r0, #8
    e4bc:	428b      	cmp	r3, r1
    e4be:	d30c      	bcc.n	e4da <__divsi3+0x14a>
    e4c0:	0189      	lsls	r1, r1, #6
    e4c2:	1192      	asrs	r2, r2, #6
    e4c4:	428b      	cmp	r3, r1
    e4c6:	d308      	bcc.n	e4da <__divsi3+0x14a>
    e4c8:	0189      	lsls	r1, r1, #6
    e4ca:	1192      	asrs	r2, r2, #6
    e4cc:	428b      	cmp	r3, r1
    e4ce:	d304      	bcc.n	e4da <__divsi3+0x14a>
    e4d0:	0189      	lsls	r1, r1, #6
    e4d2:	d03a      	beq.n	e54a <__divsi3+0x1ba>
    e4d4:	1192      	asrs	r2, r2, #6
    e4d6:	e000      	b.n	e4da <__divsi3+0x14a>
    e4d8:	0989      	lsrs	r1, r1, #6
    e4da:	09c3      	lsrs	r3, r0, #7
    e4dc:	428b      	cmp	r3, r1
    e4de:	d301      	bcc.n	e4e4 <__divsi3+0x154>
    e4e0:	01cb      	lsls	r3, r1, #7
    e4e2:	1ac0      	subs	r0, r0, r3
    e4e4:	4152      	adcs	r2, r2
    e4e6:	0983      	lsrs	r3, r0, #6
    e4e8:	428b      	cmp	r3, r1
    e4ea:	d301      	bcc.n	e4f0 <__divsi3+0x160>
    e4ec:	018b      	lsls	r3, r1, #6
    e4ee:	1ac0      	subs	r0, r0, r3
    e4f0:	4152      	adcs	r2, r2
    e4f2:	0943      	lsrs	r3, r0, #5
    e4f4:	428b      	cmp	r3, r1
    e4f6:	d301      	bcc.n	e4fc <__divsi3+0x16c>
    e4f8:	014b      	lsls	r3, r1, #5
    e4fa:	1ac0      	subs	r0, r0, r3
    e4fc:	4152      	adcs	r2, r2
    e4fe:	0903      	lsrs	r3, r0, #4
    e500:	428b      	cmp	r3, r1
    e502:	d301      	bcc.n	e508 <__divsi3+0x178>
    e504:	010b      	lsls	r3, r1, #4
    e506:	1ac0      	subs	r0, r0, r3
    e508:	4152      	adcs	r2, r2
    e50a:	08c3      	lsrs	r3, r0, #3
    e50c:	428b      	cmp	r3, r1
    e50e:	d301      	bcc.n	e514 <__divsi3+0x184>
    e510:	00cb      	lsls	r3, r1, #3
    e512:	1ac0      	subs	r0, r0, r3
    e514:	4152      	adcs	r2, r2
    e516:	0883      	lsrs	r3, r0, #2
    e518:	428b      	cmp	r3, r1
    e51a:	d301      	bcc.n	e520 <__divsi3+0x190>
    e51c:	008b      	lsls	r3, r1, #2
    e51e:	1ac0      	subs	r0, r0, r3
    e520:	4152      	adcs	r2, r2
    e522:	d2d9      	bcs.n	e4d8 <__divsi3+0x148>
    e524:	0843      	lsrs	r3, r0, #1
    e526:	428b      	cmp	r3, r1
    e528:	d301      	bcc.n	e52e <__divsi3+0x19e>
    e52a:	004b      	lsls	r3, r1, #1
    e52c:	1ac0      	subs	r0, r0, r3
    e52e:	4152      	adcs	r2, r2
    e530:	1a41      	subs	r1, r0, r1
    e532:	d200      	bcs.n	e536 <__divsi3+0x1a6>
    e534:	4601      	mov	r1, r0
    e536:	4663      	mov	r3, ip
    e538:	4152      	adcs	r2, r2
    e53a:	105b      	asrs	r3, r3, #1
    e53c:	4610      	mov	r0, r2
    e53e:	d301      	bcc.n	e544 <__divsi3+0x1b4>
    e540:	4240      	negs	r0, r0
    e542:	2b00      	cmp	r3, #0
    e544:	d500      	bpl.n	e548 <__divsi3+0x1b8>
    e546:	4249      	negs	r1, r1
    e548:	4770      	bx	lr
    e54a:	4663      	mov	r3, ip
    e54c:	105b      	asrs	r3, r3, #1
    e54e:	d300      	bcc.n	e552 <__divsi3+0x1c2>
    e550:	4240      	negs	r0, r0
    e552:	b501      	push	{r0, lr}
    e554:	2000      	movs	r0, #0
    e556:	f000 f805 	bl	e564 <__aeabi_idiv0>
    e55a:	bd02      	pop	{r1, pc}

0000e55c <__aeabi_idivmod>:
    e55c:	2900      	cmp	r1, #0
    e55e:	d0f8      	beq.n	e552 <__divsi3+0x1c2>
    e560:	e716      	b.n	e390 <__divsi3>
    e562:	4770      	bx	lr

0000e564 <__aeabi_idiv0>:
    e564:	4770      	bx	lr
    e566:	46c0      	nop			; (mov r8, r8)

0000e568 <__aeabi_lmul>:
    e568:	b5f0      	push	{r4, r5, r6, r7, lr}
    e56a:	46ce      	mov	lr, r9
    e56c:	4647      	mov	r7, r8
    e56e:	0415      	lsls	r5, r2, #16
    e570:	0c2d      	lsrs	r5, r5, #16
    e572:	002e      	movs	r6, r5
    e574:	b580      	push	{r7, lr}
    e576:	0407      	lsls	r7, r0, #16
    e578:	0c14      	lsrs	r4, r2, #16
    e57a:	0c3f      	lsrs	r7, r7, #16
    e57c:	4699      	mov	r9, r3
    e57e:	0c03      	lsrs	r3, r0, #16
    e580:	437e      	muls	r6, r7
    e582:	435d      	muls	r5, r3
    e584:	4367      	muls	r7, r4
    e586:	4363      	muls	r3, r4
    e588:	197f      	adds	r7, r7, r5
    e58a:	0c34      	lsrs	r4, r6, #16
    e58c:	19e4      	adds	r4, r4, r7
    e58e:	469c      	mov	ip, r3
    e590:	42a5      	cmp	r5, r4
    e592:	d903      	bls.n	e59c <__aeabi_lmul+0x34>
    e594:	2380      	movs	r3, #128	; 0x80
    e596:	025b      	lsls	r3, r3, #9
    e598:	4698      	mov	r8, r3
    e59a:	44c4      	add	ip, r8
    e59c:	464b      	mov	r3, r9
    e59e:	4351      	muls	r1, r2
    e5a0:	4343      	muls	r3, r0
    e5a2:	0436      	lsls	r6, r6, #16
    e5a4:	0c36      	lsrs	r6, r6, #16
    e5a6:	0c25      	lsrs	r5, r4, #16
    e5a8:	0424      	lsls	r4, r4, #16
    e5aa:	4465      	add	r5, ip
    e5ac:	19a4      	adds	r4, r4, r6
    e5ae:	1859      	adds	r1, r3, r1
    e5b0:	1949      	adds	r1, r1, r5
    e5b2:	0020      	movs	r0, r4
    e5b4:	bc0c      	pop	{r2, r3}
    e5b6:	4690      	mov	r8, r2
    e5b8:	4699      	mov	r9, r3
    e5ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000e5bc <atoi>:
    e5bc:	b510      	push	{r4, lr}
    e5be:	220a      	movs	r2, #10
    e5c0:	2100      	movs	r1, #0
    e5c2:	f000 fb6d 	bl	eca0 <strtol>
    e5c6:	bd10      	pop	{r4, pc}

0000e5c8 <__libc_init_array>:
    e5c8:	b570      	push	{r4, r5, r6, lr}
    e5ca:	2600      	movs	r6, #0
    e5cc:	4d0c      	ldr	r5, [pc, #48]	; (e600 <__libc_init_array+0x38>)
    e5ce:	4c0d      	ldr	r4, [pc, #52]	; (e604 <__libc_init_array+0x3c>)
    e5d0:	1b64      	subs	r4, r4, r5
    e5d2:	10a4      	asrs	r4, r4, #2
    e5d4:	42a6      	cmp	r6, r4
    e5d6:	d109      	bne.n	e5ec <__libc_init_array+0x24>
    e5d8:	2600      	movs	r6, #0
    e5da:	f003 f897 	bl	1170c <_init>
    e5de:	4d0a      	ldr	r5, [pc, #40]	; (e608 <__libc_init_array+0x40>)
    e5e0:	4c0a      	ldr	r4, [pc, #40]	; (e60c <__libc_init_array+0x44>)
    e5e2:	1b64      	subs	r4, r4, r5
    e5e4:	10a4      	asrs	r4, r4, #2
    e5e6:	42a6      	cmp	r6, r4
    e5e8:	d105      	bne.n	e5f6 <__libc_init_array+0x2e>
    e5ea:	bd70      	pop	{r4, r5, r6, pc}
    e5ec:	00b3      	lsls	r3, r6, #2
    e5ee:	58eb      	ldr	r3, [r5, r3]
    e5f0:	4798      	blx	r3
    e5f2:	3601      	adds	r6, #1
    e5f4:	e7ee      	b.n	e5d4 <__libc_init_array+0xc>
    e5f6:	00b3      	lsls	r3, r6, #2
    e5f8:	58eb      	ldr	r3, [r5, r3]
    e5fa:	4798      	blx	r3
    e5fc:	3601      	adds	r6, #1
    e5fe:	e7f2      	b.n	e5e6 <__libc_init_array+0x1e>
    e600:	00011718 	.word	0x00011718
    e604:	00011718 	.word	0x00011718
    e608:	00011718 	.word	0x00011718
    e60c:	0001171c 	.word	0x0001171c

0000e610 <malloc>:
    e610:	b510      	push	{r4, lr}
    e612:	4b03      	ldr	r3, [pc, #12]	; (e620 <malloc+0x10>)
    e614:	0001      	movs	r1, r0
    e616:	6818      	ldr	r0, [r3, #0]
    e618:	f000 f87c 	bl	e714 <_malloc_r>
    e61c:	bd10      	pop	{r4, pc}
    e61e:	46c0      	nop			; (mov r8, r8)
    e620:	20000018 	.word	0x20000018

0000e624 <free>:
    e624:	b510      	push	{r4, lr}
    e626:	4b03      	ldr	r3, [pc, #12]	; (e634 <free+0x10>)
    e628:	0001      	movs	r1, r0
    e62a:	6818      	ldr	r0, [r3, #0]
    e62c:	f000 f828 	bl	e680 <_free_r>
    e630:	bd10      	pop	{r4, pc}
    e632:	46c0      	nop			; (mov r8, r8)
    e634:	20000018 	.word	0x20000018

0000e638 <memcpy>:
    e638:	2300      	movs	r3, #0
    e63a:	b510      	push	{r4, lr}
    e63c:	429a      	cmp	r2, r3
    e63e:	d100      	bne.n	e642 <memcpy+0xa>
    e640:	bd10      	pop	{r4, pc}
    e642:	5ccc      	ldrb	r4, [r1, r3]
    e644:	54c4      	strb	r4, [r0, r3]
    e646:	3301      	adds	r3, #1
    e648:	e7f8      	b.n	e63c <memcpy+0x4>

0000e64a <memmove>:
    e64a:	b510      	push	{r4, lr}
    e64c:	4288      	cmp	r0, r1
    e64e:	d902      	bls.n	e656 <memmove+0xc>
    e650:	188b      	adds	r3, r1, r2
    e652:	4298      	cmp	r0, r3
    e654:	d308      	bcc.n	e668 <memmove+0x1e>
    e656:	2300      	movs	r3, #0
    e658:	429a      	cmp	r2, r3
    e65a:	d007      	beq.n	e66c <memmove+0x22>
    e65c:	5ccc      	ldrb	r4, [r1, r3]
    e65e:	54c4      	strb	r4, [r0, r3]
    e660:	3301      	adds	r3, #1
    e662:	e7f9      	b.n	e658 <memmove+0xe>
    e664:	5c8b      	ldrb	r3, [r1, r2]
    e666:	5483      	strb	r3, [r0, r2]
    e668:	3a01      	subs	r2, #1
    e66a:	d2fb      	bcs.n	e664 <memmove+0x1a>
    e66c:	bd10      	pop	{r4, pc}

0000e66e <memset>:
    e66e:	0003      	movs	r3, r0
    e670:	1882      	adds	r2, r0, r2
    e672:	4293      	cmp	r3, r2
    e674:	d100      	bne.n	e678 <memset+0xa>
    e676:	4770      	bx	lr
    e678:	7019      	strb	r1, [r3, #0]
    e67a:	3301      	adds	r3, #1
    e67c:	e7f9      	b.n	e672 <memset+0x4>
	...

0000e680 <_free_r>:
    e680:	b570      	push	{r4, r5, r6, lr}
    e682:	0005      	movs	r5, r0
    e684:	2900      	cmp	r1, #0
    e686:	d010      	beq.n	e6aa <_free_r+0x2a>
    e688:	1f0c      	subs	r4, r1, #4
    e68a:	6823      	ldr	r3, [r4, #0]
    e68c:	2b00      	cmp	r3, #0
    e68e:	da00      	bge.n	e692 <_free_r+0x12>
    e690:	18e4      	adds	r4, r4, r3
    e692:	0028      	movs	r0, r5
    e694:	f000 fdec 	bl	f270 <__malloc_lock>
    e698:	4a1d      	ldr	r2, [pc, #116]	; (e710 <_free_r+0x90>)
    e69a:	6813      	ldr	r3, [r2, #0]
    e69c:	2b00      	cmp	r3, #0
    e69e:	d105      	bne.n	e6ac <_free_r+0x2c>
    e6a0:	6063      	str	r3, [r4, #4]
    e6a2:	6014      	str	r4, [r2, #0]
    e6a4:	0028      	movs	r0, r5
    e6a6:	f000 fde4 	bl	f272 <__malloc_unlock>
    e6aa:	bd70      	pop	{r4, r5, r6, pc}
    e6ac:	42a3      	cmp	r3, r4
    e6ae:	d909      	bls.n	e6c4 <_free_r+0x44>
    e6b0:	6821      	ldr	r1, [r4, #0]
    e6b2:	1860      	adds	r0, r4, r1
    e6b4:	4283      	cmp	r3, r0
    e6b6:	d1f3      	bne.n	e6a0 <_free_r+0x20>
    e6b8:	6818      	ldr	r0, [r3, #0]
    e6ba:	685b      	ldr	r3, [r3, #4]
    e6bc:	1841      	adds	r1, r0, r1
    e6be:	6021      	str	r1, [r4, #0]
    e6c0:	e7ee      	b.n	e6a0 <_free_r+0x20>
    e6c2:	0013      	movs	r3, r2
    e6c4:	685a      	ldr	r2, [r3, #4]
    e6c6:	2a00      	cmp	r2, #0
    e6c8:	d001      	beq.n	e6ce <_free_r+0x4e>
    e6ca:	42a2      	cmp	r2, r4
    e6cc:	d9f9      	bls.n	e6c2 <_free_r+0x42>
    e6ce:	6819      	ldr	r1, [r3, #0]
    e6d0:	1858      	adds	r0, r3, r1
    e6d2:	42a0      	cmp	r0, r4
    e6d4:	d10b      	bne.n	e6ee <_free_r+0x6e>
    e6d6:	6820      	ldr	r0, [r4, #0]
    e6d8:	1809      	adds	r1, r1, r0
    e6da:	1858      	adds	r0, r3, r1
    e6dc:	6019      	str	r1, [r3, #0]
    e6de:	4282      	cmp	r2, r0
    e6e0:	d1e0      	bne.n	e6a4 <_free_r+0x24>
    e6e2:	6810      	ldr	r0, [r2, #0]
    e6e4:	6852      	ldr	r2, [r2, #4]
    e6e6:	1841      	adds	r1, r0, r1
    e6e8:	6019      	str	r1, [r3, #0]
    e6ea:	605a      	str	r2, [r3, #4]
    e6ec:	e7da      	b.n	e6a4 <_free_r+0x24>
    e6ee:	42a0      	cmp	r0, r4
    e6f0:	d902      	bls.n	e6f8 <_free_r+0x78>
    e6f2:	230c      	movs	r3, #12
    e6f4:	602b      	str	r3, [r5, #0]
    e6f6:	e7d5      	b.n	e6a4 <_free_r+0x24>
    e6f8:	6821      	ldr	r1, [r4, #0]
    e6fa:	1860      	adds	r0, r4, r1
    e6fc:	4282      	cmp	r2, r0
    e6fe:	d103      	bne.n	e708 <_free_r+0x88>
    e700:	6810      	ldr	r0, [r2, #0]
    e702:	6852      	ldr	r2, [r2, #4]
    e704:	1841      	adds	r1, r0, r1
    e706:	6021      	str	r1, [r4, #0]
    e708:	6062      	str	r2, [r4, #4]
    e70a:	605c      	str	r4, [r3, #4]
    e70c:	e7ca      	b.n	e6a4 <_free_r+0x24>
    e70e:	46c0      	nop			; (mov r8, r8)
    e710:	20000398 	.word	0x20000398

0000e714 <_malloc_r>:
    e714:	2303      	movs	r3, #3
    e716:	b570      	push	{r4, r5, r6, lr}
    e718:	1ccd      	adds	r5, r1, #3
    e71a:	439d      	bics	r5, r3
    e71c:	3508      	adds	r5, #8
    e71e:	0006      	movs	r6, r0
    e720:	2d0c      	cmp	r5, #12
    e722:	d21e      	bcs.n	e762 <_malloc_r+0x4e>
    e724:	250c      	movs	r5, #12
    e726:	42a9      	cmp	r1, r5
    e728:	d81d      	bhi.n	e766 <_malloc_r+0x52>
    e72a:	0030      	movs	r0, r6
    e72c:	f000 fda0 	bl	f270 <__malloc_lock>
    e730:	4a25      	ldr	r2, [pc, #148]	; (e7c8 <_malloc_r+0xb4>)
    e732:	6814      	ldr	r4, [r2, #0]
    e734:	0021      	movs	r1, r4
    e736:	2900      	cmp	r1, #0
    e738:	d119      	bne.n	e76e <_malloc_r+0x5a>
    e73a:	4c24      	ldr	r4, [pc, #144]	; (e7cc <_malloc_r+0xb8>)
    e73c:	6823      	ldr	r3, [r4, #0]
    e73e:	2b00      	cmp	r3, #0
    e740:	d103      	bne.n	e74a <_malloc_r+0x36>
    e742:	0030      	movs	r0, r6
    e744:	f000 f8dc 	bl	e900 <_sbrk_r>
    e748:	6020      	str	r0, [r4, #0]
    e74a:	0029      	movs	r1, r5
    e74c:	0030      	movs	r0, r6
    e74e:	f000 f8d7 	bl	e900 <_sbrk_r>
    e752:	1c43      	adds	r3, r0, #1
    e754:	d12c      	bne.n	e7b0 <_malloc_r+0x9c>
    e756:	230c      	movs	r3, #12
    e758:	0030      	movs	r0, r6
    e75a:	6033      	str	r3, [r6, #0]
    e75c:	f000 fd89 	bl	f272 <__malloc_unlock>
    e760:	e003      	b.n	e76a <_malloc_r+0x56>
    e762:	2d00      	cmp	r5, #0
    e764:	dadf      	bge.n	e726 <_malloc_r+0x12>
    e766:	230c      	movs	r3, #12
    e768:	6033      	str	r3, [r6, #0]
    e76a:	2000      	movs	r0, #0
    e76c:	bd70      	pop	{r4, r5, r6, pc}
    e76e:	680b      	ldr	r3, [r1, #0]
    e770:	1b5b      	subs	r3, r3, r5
    e772:	d41a      	bmi.n	e7aa <_malloc_r+0x96>
    e774:	2b0b      	cmp	r3, #11
    e776:	d903      	bls.n	e780 <_malloc_r+0x6c>
    e778:	600b      	str	r3, [r1, #0]
    e77a:	18cc      	adds	r4, r1, r3
    e77c:	6025      	str	r5, [r4, #0]
    e77e:	e003      	b.n	e788 <_malloc_r+0x74>
    e780:	428c      	cmp	r4, r1
    e782:	d10e      	bne.n	e7a2 <_malloc_r+0x8e>
    e784:	6863      	ldr	r3, [r4, #4]
    e786:	6013      	str	r3, [r2, #0]
    e788:	0030      	movs	r0, r6
    e78a:	f000 fd72 	bl	f272 <__malloc_unlock>
    e78e:	0020      	movs	r0, r4
    e790:	2207      	movs	r2, #7
    e792:	300b      	adds	r0, #11
    e794:	1d23      	adds	r3, r4, #4
    e796:	4390      	bics	r0, r2
    e798:	1ac3      	subs	r3, r0, r3
    e79a:	d0e7      	beq.n	e76c <_malloc_r+0x58>
    e79c:	425a      	negs	r2, r3
    e79e:	50e2      	str	r2, [r4, r3]
    e7a0:	e7e4      	b.n	e76c <_malloc_r+0x58>
    e7a2:	684b      	ldr	r3, [r1, #4]
    e7a4:	6063      	str	r3, [r4, #4]
    e7a6:	000c      	movs	r4, r1
    e7a8:	e7ee      	b.n	e788 <_malloc_r+0x74>
    e7aa:	000c      	movs	r4, r1
    e7ac:	6849      	ldr	r1, [r1, #4]
    e7ae:	e7c2      	b.n	e736 <_malloc_r+0x22>
    e7b0:	2303      	movs	r3, #3
    e7b2:	1cc4      	adds	r4, r0, #3
    e7b4:	439c      	bics	r4, r3
    e7b6:	42a0      	cmp	r0, r4
    e7b8:	d0e0      	beq.n	e77c <_malloc_r+0x68>
    e7ba:	1a21      	subs	r1, r4, r0
    e7bc:	0030      	movs	r0, r6
    e7be:	f000 f89f 	bl	e900 <_sbrk_r>
    e7c2:	1c43      	adds	r3, r0, #1
    e7c4:	d1da      	bne.n	e77c <_malloc_r+0x68>
    e7c6:	e7c6      	b.n	e756 <_malloc_r+0x42>
    e7c8:	20000398 	.word	0x20000398
    e7cc:	2000039c 	.word	0x2000039c

0000e7d0 <iprintf>:
    e7d0:	b40f      	push	{r0, r1, r2, r3}
    e7d2:	4b0b      	ldr	r3, [pc, #44]	; (e800 <iprintf+0x30>)
    e7d4:	b513      	push	{r0, r1, r4, lr}
    e7d6:	681c      	ldr	r4, [r3, #0]
    e7d8:	2c00      	cmp	r4, #0
    e7da:	d005      	beq.n	e7e8 <iprintf+0x18>
    e7dc:	69a3      	ldr	r3, [r4, #24]
    e7de:	2b00      	cmp	r3, #0
    e7e0:	d102      	bne.n	e7e8 <iprintf+0x18>
    e7e2:	0020      	movs	r0, r4
    e7e4:	f000 fc34 	bl	f050 <__sinit>
    e7e8:	ab05      	add	r3, sp, #20
    e7ea:	9a04      	ldr	r2, [sp, #16]
    e7ec:	68a1      	ldr	r1, [r4, #8]
    e7ee:	0020      	movs	r0, r4
    e7f0:	9301      	str	r3, [sp, #4]
    e7f2:	f000 fecd 	bl	f590 <_vfiprintf_r>
    e7f6:	bc16      	pop	{r1, r2, r4}
    e7f8:	bc08      	pop	{r3}
    e7fa:	b004      	add	sp, #16
    e7fc:	4718      	bx	r3
    e7fe:	46c0      	nop			; (mov r8, r8)
    e800:	20000018 	.word	0x20000018

0000e804 <putchar>:
    e804:	4b08      	ldr	r3, [pc, #32]	; (e828 <putchar+0x24>)
    e806:	b570      	push	{r4, r5, r6, lr}
    e808:	681c      	ldr	r4, [r3, #0]
    e80a:	0005      	movs	r5, r0
    e80c:	2c00      	cmp	r4, #0
    e80e:	d005      	beq.n	e81c <putchar+0x18>
    e810:	69a3      	ldr	r3, [r4, #24]
    e812:	2b00      	cmp	r3, #0
    e814:	d102      	bne.n	e81c <putchar+0x18>
    e816:	0020      	movs	r0, r4
    e818:	f000 fc1a 	bl	f050 <__sinit>
    e81c:	0029      	movs	r1, r5
    e81e:	68a2      	ldr	r2, [r4, #8]
    e820:	0020      	movs	r0, r4
    e822:	f001 f959 	bl	fad8 <_putc_r>
    e826:	bd70      	pop	{r4, r5, r6, pc}
    e828:	20000018 	.word	0x20000018

0000e82c <_puts_r>:
    e82c:	b570      	push	{r4, r5, r6, lr}
    e82e:	0005      	movs	r5, r0
    e830:	000e      	movs	r6, r1
    e832:	2800      	cmp	r0, #0
    e834:	d004      	beq.n	e840 <_puts_r+0x14>
    e836:	6983      	ldr	r3, [r0, #24]
    e838:	2b00      	cmp	r3, #0
    e83a:	d101      	bne.n	e840 <_puts_r+0x14>
    e83c:	f000 fc08 	bl	f050 <__sinit>
    e840:	69ab      	ldr	r3, [r5, #24]
    e842:	68ac      	ldr	r4, [r5, #8]
    e844:	2b00      	cmp	r3, #0
    e846:	d102      	bne.n	e84e <_puts_r+0x22>
    e848:	0028      	movs	r0, r5
    e84a:	f000 fc01 	bl	f050 <__sinit>
    e84e:	4b24      	ldr	r3, [pc, #144]	; (e8e0 <_puts_r+0xb4>)
    e850:	429c      	cmp	r4, r3
    e852:	d10f      	bne.n	e874 <_puts_r+0x48>
    e854:	686c      	ldr	r4, [r5, #4]
    e856:	89a3      	ldrh	r3, [r4, #12]
    e858:	071b      	lsls	r3, r3, #28
    e85a:	d502      	bpl.n	e862 <_puts_r+0x36>
    e85c:	6923      	ldr	r3, [r4, #16]
    e85e:	2b00      	cmp	r3, #0
    e860:	d120      	bne.n	e8a4 <_puts_r+0x78>
    e862:	0021      	movs	r1, r4
    e864:	0028      	movs	r0, r5
    e866:	f000 fa85 	bl	ed74 <__swsetup_r>
    e86a:	2800      	cmp	r0, #0
    e86c:	d01a      	beq.n	e8a4 <_puts_r+0x78>
    e86e:	2001      	movs	r0, #1
    e870:	4240      	negs	r0, r0
    e872:	bd70      	pop	{r4, r5, r6, pc}
    e874:	4b1b      	ldr	r3, [pc, #108]	; (e8e4 <_puts_r+0xb8>)
    e876:	429c      	cmp	r4, r3
    e878:	d101      	bne.n	e87e <_puts_r+0x52>
    e87a:	68ac      	ldr	r4, [r5, #8]
    e87c:	e7eb      	b.n	e856 <_puts_r+0x2a>
    e87e:	4b1a      	ldr	r3, [pc, #104]	; (e8e8 <_puts_r+0xbc>)
    e880:	429c      	cmp	r4, r3
    e882:	d1e8      	bne.n	e856 <_puts_r+0x2a>
    e884:	68ec      	ldr	r4, [r5, #12]
    e886:	e7e6      	b.n	e856 <_puts_r+0x2a>
    e888:	3b01      	subs	r3, #1
    e88a:	3601      	adds	r6, #1
    e88c:	60a3      	str	r3, [r4, #8]
    e88e:	2b00      	cmp	r3, #0
    e890:	da04      	bge.n	e89c <_puts_r+0x70>
    e892:	69a2      	ldr	r2, [r4, #24]
    e894:	4293      	cmp	r3, r2
    e896:	db16      	blt.n	e8c6 <_puts_r+0x9a>
    e898:	290a      	cmp	r1, #10
    e89a:	d014      	beq.n	e8c6 <_puts_r+0x9a>
    e89c:	6823      	ldr	r3, [r4, #0]
    e89e:	1c5a      	adds	r2, r3, #1
    e8a0:	6022      	str	r2, [r4, #0]
    e8a2:	7019      	strb	r1, [r3, #0]
    e8a4:	7831      	ldrb	r1, [r6, #0]
    e8a6:	68a3      	ldr	r3, [r4, #8]
    e8a8:	2900      	cmp	r1, #0
    e8aa:	d1ed      	bne.n	e888 <_puts_r+0x5c>
    e8ac:	3b01      	subs	r3, #1
    e8ae:	60a3      	str	r3, [r4, #8]
    e8b0:	2b00      	cmp	r3, #0
    e8b2:	da0f      	bge.n	e8d4 <_puts_r+0xa8>
    e8b4:	0022      	movs	r2, r4
    e8b6:	310a      	adds	r1, #10
    e8b8:	0028      	movs	r0, r5
    e8ba:	f000 fa05 	bl	ecc8 <__swbuf_r>
    e8be:	1c43      	adds	r3, r0, #1
    e8c0:	d0d5      	beq.n	e86e <_puts_r+0x42>
    e8c2:	200a      	movs	r0, #10
    e8c4:	e7d5      	b.n	e872 <_puts_r+0x46>
    e8c6:	0022      	movs	r2, r4
    e8c8:	0028      	movs	r0, r5
    e8ca:	f000 f9fd 	bl	ecc8 <__swbuf_r>
    e8ce:	1c43      	adds	r3, r0, #1
    e8d0:	d1e8      	bne.n	e8a4 <_puts_r+0x78>
    e8d2:	e7cc      	b.n	e86e <_puts_r+0x42>
    e8d4:	200a      	movs	r0, #10
    e8d6:	6823      	ldr	r3, [r4, #0]
    e8d8:	1c5a      	adds	r2, r3, #1
    e8da:	6022      	str	r2, [r4, #0]
    e8dc:	7018      	strb	r0, [r3, #0]
    e8de:	e7c8      	b.n	e872 <_puts_r+0x46>
    e8e0:	0001158c 	.word	0x0001158c
    e8e4:	000115ac 	.word	0x000115ac
    e8e8:	0001156c 	.word	0x0001156c

0000e8ec <puts>:
    e8ec:	b510      	push	{r4, lr}
    e8ee:	4b03      	ldr	r3, [pc, #12]	; (e8fc <puts+0x10>)
    e8f0:	0001      	movs	r1, r0
    e8f2:	6818      	ldr	r0, [r3, #0]
    e8f4:	f7ff ff9a 	bl	e82c <_puts_r>
    e8f8:	bd10      	pop	{r4, pc}
    e8fa:	46c0      	nop			; (mov r8, r8)
    e8fc:	20000018 	.word	0x20000018

0000e900 <_sbrk_r>:
    e900:	2300      	movs	r3, #0
    e902:	b570      	push	{r4, r5, r6, lr}
    e904:	4c06      	ldr	r4, [pc, #24]	; (e920 <_sbrk_r+0x20>)
    e906:	0005      	movs	r5, r0
    e908:	0008      	movs	r0, r1
    e90a:	6023      	str	r3, [r4, #0]
    e90c:	f7fa f954 	bl	8bb8 <_sbrk>
    e910:	1c43      	adds	r3, r0, #1
    e912:	d103      	bne.n	e91c <_sbrk_r+0x1c>
    e914:	6823      	ldr	r3, [r4, #0]
    e916:	2b00      	cmp	r3, #0
    e918:	d000      	beq.n	e91c <_sbrk_r+0x1c>
    e91a:	602b      	str	r3, [r5, #0]
    e91c:	bd70      	pop	{r4, r5, r6, pc}
    e91e:	46c0      	nop			; (mov r8, r8)
    e920:	20000efc 	.word	0x20000efc

0000e924 <setbuf>:
    e924:	424a      	negs	r2, r1
    e926:	414a      	adcs	r2, r1
    e928:	2380      	movs	r3, #128	; 0x80
    e92a:	b510      	push	{r4, lr}
    e92c:	0052      	lsls	r2, r2, #1
    e92e:	00db      	lsls	r3, r3, #3
    e930:	f000 f802 	bl	e938 <setvbuf>
    e934:	bd10      	pop	{r4, pc}
	...

0000e938 <setvbuf>:
    e938:	b5f0      	push	{r4, r5, r6, r7, lr}
    e93a:	001d      	movs	r5, r3
    e93c:	4b4f      	ldr	r3, [pc, #316]	; (ea7c <setvbuf+0x144>)
    e93e:	b085      	sub	sp, #20
    e940:	681e      	ldr	r6, [r3, #0]
    e942:	0004      	movs	r4, r0
    e944:	000f      	movs	r7, r1
    e946:	9200      	str	r2, [sp, #0]
    e948:	2e00      	cmp	r6, #0
    e94a:	d005      	beq.n	e958 <setvbuf+0x20>
    e94c:	69b3      	ldr	r3, [r6, #24]
    e94e:	2b00      	cmp	r3, #0
    e950:	d102      	bne.n	e958 <setvbuf+0x20>
    e952:	0030      	movs	r0, r6
    e954:	f000 fb7c 	bl	f050 <__sinit>
    e958:	4b49      	ldr	r3, [pc, #292]	; (ea80 <setvbuf+0x148>)
    e95a:	429c      	cmp	r4, r3
    e95c:	d150      	bne.n	ea00 <setvbuf+0xc8>
    e95e:	6874      	ldr	r4, [r6, #4]
    e960:	9b00      	ldr	r3, [sp, #0]
    e962:	2b02      	cmp	r3, #2
    e964:	d005      	beq.n	e972 <setvbuf+0x3a>
    e966:	2b01      	cmp	r3, #1
    e968:	d900      	bls.n	e96c <setvbuf+0x34>
    e96a:	e084      	b.n	ea76 <setvbuf+0x13e>
    e96c:	2d00      	cmp	r5, #0
    e96e:	da00      	bge.n	e972 <setvbuf+0x3a>
    e970:	e081      	b.n	ea76 <setvbuf+0x13e>
    e972:	0021      	movs	r1, r4
    e974:	0030      	movs	r0, r6
    e976:	f000 fafd 	bl	ef74 <_fflush_r>
    e97a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    e97c:	2900      	cmp	r1, #0
    e97e:	d008      	beq.n	e992 <setvbuf+0x5a>
    e980:	0023      	movs	r3, r4
    e982:	3344      	adds	r3, #68	; 0x44
    e984:	4299      	cmp	r1, r3
    e986:	d002      	beq.n	e98e <setvbuf+0x56>
    e988:	0030      	movs	r0, r6
    e98a:	f7ff fe79 	bl	e680 <_free_r>
    e98e:	2300      	movs	r3, #0
    e990:	6363      	str	r3, [r4, #52]	; 0x34
    e992:	2300      	movs	r3, #0
    e994:	61a3      	str	r3, [r4, #24]
    e996:	6063      	str	r3, [r4, #4]
    e998:	89a3      	ldrh	r3, [r4, #12]
    e99a:	061b      	lsls	r3, r3, #24
    e99c:	d503      	bpl.n	e9a6 <setvbuf+0x6e>
    e99e:	6921      	ldr	r1, [r4, #16]
    e9a0:	0030      	movs	r0, r6
    e9a2:	f7ff fe6d 	bl	e680 <_free_r>
    e9a6:	89a3      	ldrh	r3, [r4, #12]
    e9a8:	4a36      	ldr	r2, [pc, #216]	; (ea84 <setvbuf+0x14c>)
    e9aa:	4013      	ands	r3, r2
    e9ac:	81a3      	strh	r3, [r4, #12]
    e9ae:	9b00      	ldr	r3, [sp, #0]
    e9b0:	2b02      	cmp	r3, #2
    e9b2:	d05a      	beq.n	ea6a <setvbuf+0x132>
    e9b4:	ab03      	add	r3, sp, #12
    e9b6:	aa02      	add	r2, sp, #8
    e9b8:	0021      	movs	r1, r4
    e9ba:	0030      	movs	r0, r6
    e9bc:	f000 fbe0 	bl	f180 <__swhatbuf_r>
    e9c0:	89a3      	ldrh	r3, [r4, #12]
    e9c2:	4318      	orrs	r0, r3
    e9c4:	81a0      	strh	r0, [r4, #12]
    e9c6:	2d00      	cmp	r5, #0
    e9c8:	d124      	bne.n	ea14 <setvbuf+0xdc>
    e9ca:	9d02      	ldr	r5, [sp, #8]
    e9cc:	0028      	movs	r0, r5
    e9ce:	f7ff fe1f 	bl	e610 <malloc>
    e9d2:	9501      	str	r5, [sp, #4]
    e9d4:	1e07      	subs	r7, r0, #0
    e9d6:	d142      	bne.n	ea5e <setvbuf+0x126>
    e9d8:	9b02      	ldr	r3, [sp, #8]
    e9da:	9301      	str	r3, [sp, #4]
    e9dc:	42ab      	cmp	r3, r5
    e9de:	d139      	bne.n	ea54 <setvbuf+0x11c>
    e9e0:	2001      	movs	r0, #1
    e9e2:	4240      	negs	r0, r0
    e9e4:	2302      	movs	r3, #2
    e9e6:	89a2      	ldrh	r2, [r4, #12]
    e9e8:	4313      	orrs	r3, r2
    e9ea:	81a3      	strh	r3, [r4, #12]
    e9ec:	2300      	movs	r3, #0
    e9ee:	60a3      	str	r3, [r4, #8]
    e9f0:	0023      	movs	r3, r4
    e9f2:	3347      	adds	r3, #71	; 0x47
    e9f4:	6023      	str	r3, [r4, #0]
    e9f6:	6123      	str	r3, [r4, #16]
    e9f8:	2301      	movs	r3, #1
    e9fa:	6163      	str	r3, [r4, #20]
    e9fc:	b005      	add	sp, #20
    e9fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ea00:	4b21      	ldr	r3, [pc, #132]	; (ea88 <setvbuf+0x150>)
    ea02:	429c      	cmp	r4, r3
    ea04:	d101      	bne.n	ea0a <setvbuf+0xd2>
    ea06:	68b4      	ldr	r4, [r6, #8]
    ea08:	e7aa      	b.n	e960 <setvbuf+0x28>
    ea0a:	4b20      	ldr	r3, [pc, #128]	; (ea8c <setvbuf+0x154>)
    ea0c:	429c      	cmp	r4, r3
    ea0e:	d1a7      	bne.n	e960 <setvbuf+0x28>
    ea10:	68f4      	ldr	r4, [r6, #12]
    ea12:	e7a5      	b.n	e960 <setvbuf+0x28>
    ea14:	2f00      	cmp	r7, #0
    ea16:	d0d9      	beq.n	e9cc <setvbuf+0x94>
    ea18:	69b3      	ldr	r3, [r6, #24]
    ea1a:	2b00      	cmp	r3, #0
    ea1c:	d102      	bne.n	ea24 <setvbuf+0xec>
    ea1e:	0030      	movs	r0, r6
    ea20:	f000 fb16 	bl	f050 <__sinit>
    ea24:	9b00      	ldr	r3, [sp, #0]
    ea26:	2b01      	cmp	r3, #1
    ea28:	d103      	bne.n	ea32 <setvbuf+0xfa>
    ea2a:	89a3      	ldrh	r3, [r4, #12]
    ea2c:	9a00      	ldr	r2, [sp, #0]
    ea2e:	431a      	orrs	r2, r3
    ea30:	81a2      	strh	r2, [r4, #12]
    ea32:	2008      	movs	r0, #8
    ea34:	89a3      	ldrh	r3, [r4, #12]
    ea36:	6027      	str	r7, [r4, #0]
    ea38:	6127      	str	r7, [r4, #16]
    ea3a:	6165      	str	r5, [r4, #20]
    ea3c:	4018      	ands	r0, r3
    ea3e:	d018      	beq.n	ea72 <setvbuf+0x13a>
    ea40:	2001      	movs	r0, #1
    ea42:	4018      	ands	r0, r3
    ea44:	2300      	movs	r3, #0
    ea46:	4298      	cmp	r0, r3
    ea48:	d011      	beq.n	ea6e <setvbuf+0x136>
    ea4a:	426d      	negs	r5, r5
    ea4c:	60a3      	str	r3, [r4, #8]
    ea4e:	61a5      	str	r5, [r4, #24]
    ea50:	0018      	movs	r0, r3
    ea52:	e7d3      	b.n	e9fc <setvbuf+0xc4>
    ea54:	9801      	ldr	r0, [sp, #4]
    ea56:	f7ff fddb 	bl	e610 <malloc>
    ea5a:	1e07      	subs	r7, r0, #0
    ea5c:	d0c0      	beq.n	e9e0 <setvbuf+0xa8>
    ea5e:	2380      	movs	r3, #128	; 0x80
    ea60:	89a2      	ldrh	r2, [r4, #12]
    ea62:	9d01      	ldr	r5, [sp, #4]
    ea64:	4313      	orrs	r3, r2
    ea66:	81a3      	strh	r3, [r4, #12]
    ea68:	e7d6      	b.n	ea18 <setvbuf+0xe0>
    ea6a:	2000      	movs	r0, #0
    ea6c:	e7ba      	b.n	e9e4 <setvbuf+0xac>
    ea6e:	60a5      	str	r5, [r4, #8]
    ea70:	e7c4      	b.n	e9fc <setvbuf+0xc4>
    ea72:	60a0      	str	r0, [r4, #8]
    ea74:	e7c2      	b.n	e9fc <setvbuf+0xc4>
    ea76:	2001      	movs	r0, #1
    ea78:	4240      	negs	r0, r0
    ea7a:	e7bf      	b.n	e9fc <setvbuf+0xc4>
    ea7c:	20000018 	.word	0x20000018
    ea80:	0001158c 	.word	0x0001158c
    ea84:	fffff35c 	.word	0xfffff35c
    ea88:	000115ac 	.word	0x000115ac
    ea8c:	0001156c 	.word	0x0001156c

0000ea90 <siprintf>:
    ea90:	b40e      	push	{r1, r2, r3}
    ea92:	b510      	push	{r4, lr}
    ea94:	b09d      	sub	sp, #116	; 0x74
    ea96:	a902      	add	r1, sp, #8
    ea98:	9002      	str	r0, [sp, #8]
    ea9a:	6108      	str	r0, [r1, #16]
    ea9c:	480b      	ldr	r0, [pc, #44]	; (eacc <siprintf+0x3c>)
    ea9e:	2482      	movs	r4, #130	; 0x82
    eaa0:	6088      	str	r0, [r1, #8]
    eaa2:	6148      	str	r0, [r1, #20]
    eaa4:	2001      	movs	r0, #1
    eaa6:	4240      	negs	r0, r0
    eaa8:	ab1f      	add	r3, sp, #124	; 0x7c
    eaaa:	81c8      	strh	r0, [r1, #14]
    eaac:	4808      	ldr	r0, [pc, #32]	; (ead0 <siprintf+0x40>)
    eaae:	cb04      	ldmia	r3!, {r2}
    eab0:	00a4      	lsls	r4, r4, #2
    eab2:	6800      	ldr	r0, [r0, #0]
    eab4:	9301      	str	r3, [sp, #4]
    eab6:	818c      	strh	r4, [r1, #12]
    eab8:	f000 fc3e 	bl	f338 <_svfiprintf_r>
    eabc:	2300      	movs	r3, #0
    eabe:	9a02      	ldr	r2, [sp, #8]
    eac0:	7013      	strb	r3, [r2, #0]
    eac2:	b01d      	add	sp, #116	; 0x74
    eac4:	bc10      	pop	{r4}
    eac6:	bc08      	pop	{r3}
    eac8:	b003      	add	sp, #12
    eaca:	4718      	bx	r3
    eacc:	7fffffff 	.word	0x7fffffff
    ead0:	20000018 	.word	0x20000018

0000ead4 <strcmp>:
    ead4:	7802      	ldrb	r2, [r0, #0]
    ead6:	780b      	ldrb	r3, [r1, #0]
    ead8:	2a00      	cmp	r2, #0
    eada:	d003      	beq.n	eae4 <strcmp+0x10>
    eadc:	3001      	adds	r0, #1
    eade:	3101      	adds	r1, #1
    eae0:	429a      	cmp	r2, r3
    eae2:	d0f7      	beq.n	ead4 <strcmp>
    eae4:	1ad0      	subs	r0, r2, r3
    eae6:	4770      	bx	lr

0000eae8 <strcpy>:
    eae8:	1c03      	adds	r3, r0, #0
    eaea:	780a      	ldrb	r2, [r1, #0]
    eaec:	3101      	adds	r1, #1
    eaee:	701a      	strb	r2, [r3, #0]
    eaf0:	3301      	adds	r3, #1
    eaf2:	2a00      	cmp	r2, #0
    eaf4:	d1f9      	bne.n	eaea <strcpy+0x2>
    eaf6:	4770      	bx	lr

0000eaf8 <strdup>:
    eaf8:	b510      	push	{r4, lr}
    eafa:	4b03      	ldr	r3, [pc, #12]	; (eb08 <strdup+0x10>)
    eafc:	0001      	movs	r1, r0
    eafe:	6818      	ldr	r0, [r3, #0]
    eb00:	f000 f804 	bl	eb0c <_strdup_r>
    eb04:	bd10      	pop	{r4, pc}
    eb06:	46c0      	nop			; (mov r8, r8)
    eb08:	20000018 	.word	0x20000018

0000eb0c <_strdup_r>:
    eb0c:	b570      	push	{r4, r5, r6, lr}
    eb0e:	0005      	movs	r5, r0
    eb10:	0008      	movs	r0, r1
    eb12:	000e      	movs	r6, r1
    eb14:	f000 f80d 	bl	eb32 <strlen>
    eb18:	1c44      	adds	r4, r0, #1
    eb1a:	0021      	movs	r1, r4
    eb1c:	0028      	movs	r0, r5
    eb1e:	f7ff fdf9 	bl	e714 <_malloc_r>
    eb22:	1e05      	subs	r5, r0, #0
    eb24:	d003      	beq.n	eb2e <_strdup_r+0x22>
    eb26:	0022      	movs	r2, r4
    eb28:	0031      	movs	r1, r6
    eb2a:	f7ff fd85 	bl	e638 <memcpy>
    eb2e:	0028      	movs	r0, r5
    eb30:	bd70      	pop	{r4, r5, r6, pc}

0000eb32 <strlen>:
    eb32:	2300      	movs	r3, #0
    eb34:	5cc2      	ldrb	r2, [r0, r3]
    eb36:	3301      	adds	r3, #1
    eb38:	2a00      	cmp	r2, #0
    eb3a:	d1fb      	bne.n	eb34 <strlen+0x2>
    eb3c:	1e58      	subs	r0, r3, #1
    eb3e:	4770      	bx	lr

0000eb40 <strncmp>:
    eb40:	2300      	movs	r3, #0
    eb42:	b530      	push	{r4, r5, lr}
    eb44:	429a      	cmp	r2, r3
    eb46:	d00a      	beq.n	eb5e <strncmp+0x1e>
    eb48:	3a01      	subs	r2, #1
    eb4a:	5cc4      	ldrb	r4, [r0, r3]
    eb4c:	5ccd      	ldrb	r5, [r1, r3]
    eb4e:	42ac      	cmp	r4, r5
    eb50:	d104      	bne.n	eb5c <strncmp+0x1c>
    eb52:	429a      	cmp	r2, r3
    eb54:	d002      	beq.n	eb5c <strncmp+0x1c>
    eb56:	3301      	adds	r3, #1
    eb58:	2c00      	cmp	r4, #0
    eb5a:	d1f6      	bne.n	eb4a <strncmp+0xa>
    eb5c:	1b63      	subs	r3, r4, r5
    eb5e:	0018      	movs	r0, r3
    eb60:	bd30      	pop	{r4, r5, pc}

0000eb62 <strstr>:
    eb62:	b510      	push	{r4, lr}
    eb64:	0002      	movs	r2, r0
    eb66:	7800      	ldrb	r0, [r0, #0]
    eb68:	2800      	cmp	r0, #0
    eb6a:	d104      	bne.n	eb76 <strstr+0x14>
    eb6c:	7809      	ldrb	r1, [r1, #0]
    eb6e:	2900      	cmp	r1, #0
    eb70:	d00d      	beq.n	eb8e <strstr+0x2c>
    eb72:	bd10      	pop	{r4, pc}
    eb74:	3201      	adds	r2, #1
    eb76:	7810      	ldrb	r0, [r2, #0]
    eb78:	2800      	cmp	r0, #0
    eb7a:	d0fa      	beq.n	eb72 <strstr+0x10>
    eb7c:	2300      	movs	r3, #0
    eb7e:	5cc8      	ldrb	r0, [r1, r3]
    eb80:	2800      	cmp	r0, #0
    eb82:	d004      	beq.n	eb8e <strstr+0x2c>
    eb84:	5cd4      	ldrb	r4, [r2, r3]
    eb86:	4284      	cmp	r4, r0
    eb88:	d1f4      	bne.n	eb74 <strstr+0x12>
    eb8a:	3301      	adds	r3, #1
    eb8c:	e7f7      	b.n	eb7e <strstr+0x1c>
    eb8e:	0010      	movs	r0, r2
    eb90:	e7ef      	b.n	eb72 <strstr+0x10>
	...

0000eb94 <_strtol_l.isra.0>:
    eb94:	b5f0      	push	{r4, r5, r6, r7, lr}
    eb96:	001f      	movs	r7, r3
    eb98:	000e      	movs	r6, r1
    eb9a:	b087      	sub	sp, #28
    eb9c:	9005      	str	r0, [sp, #20]
    eb9e:	9103      	str	r1, [sp, #12]
    eba0:	9202      	str	r2, [sp, #8]
    eba2:	980c      	ldr	r0, [sp, #48]	; 0x30
    eba4:	7834      	ldrb	r4, [r6, #0]
    eba6:	f000 fae8 	bl	f17a <__locale_ctype_ptr_l>
    ebaa:	2208      	movs	r2, #8
    ebac:	1900      	adds	r0, r0, r4
    ebae:	7843      	ldrb	r3, [r0, #1]
    ebb0:	1c75      	adds	r5, r6, #1
    ebb2:	4013      	ands	r3, r2
    ebb4:	d10c      	bne.n	ebd0 <_strtol_l.isra.0+0x3c>
    ebb6:	2c2d      	cmp	r4, #45	; 0x2d
    ebb8:	d10c      	bne.n	ebd4 <_strtol_l.isra.0+0x40>
    ebba:	3301      	adds	r3, #1
    ebbc:	782c      	ldrb	r4, [r5, #0]
    ebbe:	9301      	str	r3, [sp, #4]
    ebc0:	1cb5      	adds	r5, r6, #2
    ebc2:	2f00      	cmp	r7, #0
    ebc4:	d00c      	beq.n	ebe0 <_strtol_l.isra.0+0x4c>
    ebc6:	2f10      	cmp	r7, #16
    ebc8:	d114      	bne.n	ebf4 <_strtol_l.isra.0+0x60>
    ebca:	2c30      	cmp	r4, #48	; 0x30
    ebcc:	d00a      	beq.n	ebe4 <_strtol_l.isra.0+0x50>
    ebce:	e011      	b.n	ebf4 <_strtol_l.isra.0+0x60>
    ebd0:	002e      	movs	r6, r5
    ebd2:	e7e6      	b.n	eba2 <_strtol_l.isra.0+0xe>
    ebd4:	9301      	str	r3, [sp, #4]
    ebd6:	2c2b      	cmp	r4, #43	; 0x2b
    ebd8:	d1f3      	bne.n	ebc2 <_strtol_l.isra.0+0x2e>
    ebda:	782c      	ldrb	r4, [r5, #0]
    ebdc:	1cb5      	adds	r5, r6, #2
    ebde:	e7f0      	b.n	ebc2 <_strtol_l.isra.0+0x2e>
    ebe0:	2c30      	cmp	r4, #48	; 0x30
    ebe2:	d12f      	bne.n	ec44 <_strtol_l.isra.0+0xb0>
    ebe4:	2220      	movs	r2, #32
    ebe6:	782b      	ldrb	r3, [r5, #0]
    ebe8:	4393      	bics	r3, r2
    ebea:	2b58      	cmp	r3, #88	; 0x58
    ebec:	d151      	bne.n	ec92 <_strtol_l.isra.0+0xfe>
    ebee:	2710      	movs	r7, #16
    ebf0:	786c      	ldrb	r4, [r5, #1]
    ebf2:	3502      	adds	r5, #2
    ebf4:	9b01      	ldr	r3, [sp, #4]
    ebf6:	4a29      	ldr	r2, [pc, #164]	; (ec9c <_strtol_l.isra.0+0x108>)
    ebf8:	0039      	movs	r1, r7
    ebfa:	189e      	adds	r6, r3, r2
    ebfc:	0030      	movs	r0, r6
    ebfe:	f7ff fbc3 	bl	e388 <__aeabi_uidivmod>
    ec02:	0030      	movs	r0, r6
    ec04:	9104      	str	r1, [sp, #16]
    ec06:	0039      	movs	r1, r7
    ec08:	f7ff fb38 	bl	e27c <__udivsi3>
    ec0c:	2101      	movs	r1, #1
    ec0e:	2300      	movs	r3, #0
    ec10:	4249      	negs	r1, r1
    ec12:	0002      	movs	r2, r0
    ec14:	468c      	mov	ip, r1
    ec16:	0018      	movs	r0, r3
    ec18:	0021      	movs	r1, r4
    ec1a:	3930      	subs	r1, #48	; 0x30
    ec1c:	2909      	cmp	r1, #9
    ec1e:	d813      	bhi.n	ec48 <_strtol_l.isra.0+0xb4>
    ec20:	000c      	movs	r4, r1
    ec22:	42a7      	cmp	r7, r4
    ec24:	dd1c      	ble.n	ec60 <_strtol_l.isra.0+0xcc>
    ec26:	1c59      	adds	r1, r3, #1
    ec28:	d009      	beq.n	ec3e <_strtol_l.isra.0+0xaa>
    ec2a:	4663      	mov	r3, ip
    ec2c:	4282      	cmp	r2, r0
    ec2e:	d306      	bcc.n	ec3e <_strtol_l.isra.0+0xaa>
    ec30:	d102      	bne.n	ec38 <_strtol_l.isra.0+0xa4>
    ec32:	9904      	ldr	r1, [sp, #16]
    ec34:	42a1      	cmp	r1, r4
    ec36:	db02      	blt.n	ec3e <_strtol_l.isra.0+0xaa>
    ec38:	2301      	movs	r3, #1
    ec3a:	4378      	muls	r0, r7
    ec3c:	1820      	adds	r0, r4, r0
    ec3e:	782c      	ldrb	r4, [r5, #0]
    ec40:	3501      	adds	r5, #1
    ec42:	e7e9      	b.n	ec18 <_strtol_l.isra.0+0x84>
    ec44:	270a      	movs	r7, #10
    ec46:	e7d5      	b.n	ebf4 <_strtol_l.isra.0+0x60>
    ec48:	0021      	movs	r1, r4
    ec4a:	3941      	subs	r1, #65	; 0x41
    ec4c:	2919      	cmp	r1, #25
    ec4e:	d801      	bhi.n	ec54 <_strtol_l.isra.0+0xc0>
    ec50:	3c37      	subs	r4, #55	; 0x37
    ec52:	e7e6      	b.n	ec22 <_strtol_l.isra.0+0x8e>
    ec54:	0021      	movs	r1, r4
    ec56:	3961      	subs	r1, #97	; 0x61
    ec58:	2919      	cmp	r1, #25
    ec5a:	d801      	bhi.n	ec60 <_strtol_l.isra.0+0xcc>
    ec5c:	3c57      	subs	r4, #87	; 0x57
    ec5e:	e7e0      	b.n	ec22 <_strtol_l.isra.0+0x8e>
    ec60:	1c5a      	adds	r2, r3, #1
    ec62:	d108      	bne.n	ec76 <_strtol_l.isra.0+0xe2>
    ec64:	9a05      	ldr	r2, [sp, #20]
    ec66:	3323      	adds	r3, #35	; 0x23
    ec68:	6013      	str	r3, [r2, #0]
    ec6a:	9b02      	ldr	r3, [sp, #8]
    ec6c:	0030      	movs	r0, r6
    ec6e:	2b00      	cmp	r3, #0
    ec70:	d10b      	bne.n	ec8a <_strtol_l.isra.0+0xf6>
    ec72:	b007      	add	sp, #28
    ec74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ec76:	9a01      	ldr	r2, [sp, #4]
    ec78:	2a00      	cmp	r2, #0
    ec7a:	d000      	beq.n	ec7e <_strtol_l.isra.0+0xea>
    ec7c:	4240      	negs	r0, r0
    ec7e:	9a02      	ldr	r2, [sp, #8]
    ec80:	2a00      	cmp	r2, #0
    ec82:	d0f6      	beq.n	ec72 <_strtol_l.isra.0+0xde>
    ec84:	9a03      	ldr	r2, [sp, #12]
    ec86:	2b00      	cmp	r3, #0
    ec88:	d000      	beq.n	ec8c <_strtol_l.isra.0+0xf8>
    ec8a:	1e6a      	subs	r2, r5, #1
    ec8c:	9b02      	ldr	r3, [sp, #8]
    ec8e:	601a      	str	r2, [r3, #0]
    ec90:	e7ef      	b.n	ec72 <_strtol_l.isra.0+0xde>
    ec92:	2430      	movs	r4, #48	; 0x30
    ec94:	2f00      	cmp	r7, #0
    ec96:	d1ad      	bne.n	ebf4 <_strtol_l.isra.0+0x60>
    ec98:	3708      	adds	r7, #8
    ec9a:	e7ab      	b.n	ebf4 <_strtol_l.isra.0+0x60>
    ec9c:	7fffffff 	.word	0x7fffffff

0000eca0 <strtol>:
    eca0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    eca2:	0013      	movs	r3, r2
    eca4:	4a06      	ldr	r2, [pc, #24]	; (ecc0 <strtol+0x20>)
    eca6:	0005      	movs	r5, r0
    eca8:	6810      	ldr	r0, [r2, #0]
    ecaa:	6a04      	ldr	r4, [r0, #32]
    ecac:	2c00      	cmp	r4, #0
    ecae:	d100      	bne.n	ecb2 <strtol+0x12>
    ecb0:	4c04      	ldr	r4, [pc, #16]	; (ecc4 <strtol+0x24>)
    ecb2:	000a      	movs	r2, r1
    ecb4:	9400      	str	r4, [sp, #0]
    ecb6:	0029      	movs	r1, r5
    ecb8:	f7ff ff6c 	bl	eb94 <_strtol_l.isra.0>
    ecbc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    ecbe:	46c0      	nop			; (mov r8, r8)
    ecc0:	20000018 	.word	0x20000018
    ecc4:	2000007c 	.word	0x2000007c

0000ecc8 <__swbuf_r>:
    ecc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ecca:	0005      	movs	r5, r0
    eccc:	000e      	movs	r6, r1
    ecce:	0014      	movs	r4, r2
    ecd0:	2800      	cmp	r0, #0
    ecd2:	d004      	beq.n	ecde <__swbuf_r+0x16>
    ecd4:	6983      	ldr	r3, [r0, #24]
    ecd6:	2b00      	cmp	r3, #0
    ecd8:	d101      	bne.n	ecde <__swbuf_r+0x16>
    ecda:	f000 f9b9 	bl	f050 <__sinit>
    ecde:	4b22      	ldr	r3, [pc, #136]	; (ed68 <__swbuf_r+0xa0>)
    ece0:	429c      	cmp	r4, r3
    ece2:	d12d      	bne.n	ed40 <__swbuf_r+0x78>
    ece4:	686c      	ldr	r4, [r5, #4]
    ece6:	69a3      	ldr	r3, [r4, #24]
    ece8:	60a3      	str	r3, [r4, #8]
    ecea:	89a3      	ldrh	r3, [r4, #12]
    ecec:	071b      	lsls	r3, r3, #28
    ecee:	d531      	bpl.n	ed54 <__swbuf_r+0x8c>
    ecf0:	6923      	ldr	r3, [r4, #16]
    ecf2:	2b00      	cmp	r3, #0
    ecf4:	d02e      	beq.n	ed54 <__swbuf_r+0x8c>
    ecf6:	6823      	ldr	r3, [r4, #0]
    ecf8:	6922      	ldr	r2, [r4, #16]
    ecfa:	b2f7      	uxtb	r7, r6
    ecfc:	1a98      	subs	r0, r3, r2
    ecfe:	6963      	ldr	r3, [r4, #20]
    ed00:	b2f6      	uxtb	r6, r6
    ed02:	4298      	cmp	r0, r3
    ed04:	db05      	blt.n	ed12 <__swbuf_r+0x4a>
    ed06:	0021      	movs	r1, r4
    ed08:	0028      	movs	r0, r5
    ed0a:	f000 f933 	bl	ef74 <_fflush_r>
    ed0e:	2800      	cmp	r0, #0
    ed10:	d126      	bne.n	ed60 <__swbuf_r+0x98>
    ed12:	68a3      	ldr	r3, [r4, #8]
    ed14:	3001      	adds	r0, #1
    ed16:	3b01      	subs	r3, #1
    ed18:	60a3      	str	r3, [r4, #8]
    ed1a:	6823      	ldr	r3, [r4, #0]
    ed1c:	1c5a      	adds	r2, r3, #1
    ed1e:	6022      	str	r2, [r4, #0]
    ed20:	701f      	strb	r7, [r3, #0]
    ed22:	6963      	ldr	r3, [r4, #20]
    ed24:	4298      	cmp	r0, r3
    ed26:	d004      	beq.n	ed32 <__swbuf_r+0x6a>
    ed28:	89a3      	ldrh	r3, [r4, #12]
    ed2a:	07db      	lsls	r3, r3, #31
    ed2c:	d51a      	bpl.n	ed64 <__swbuf_r+0x9c>
    ed2e:	2e0a      	cmp	r6, #10
    ed30:	d118      	bne.n	ed64 <__swbuf_r+0x9c>
    ed32:	0021      	movs	r1, r4
    ed34:	0028      	movs	r0, r5
    ed36:	f000 f91d 	bl	ef74 <_fflush_r>
    ed3a:	2800      	cmp	r0, #0
    ed3c:	d012      	beq.n	ed64 <__swbuf_r+0x9c>
    ed3e:	e00f      	b.n	ed60 <__swbuf_r+0x98>
    ed40:	4b0a      	ldr	r3, [pc, #40]	; (ed6c <__swbuf_r+0xa4>)
    ed42:	429c      	cmp	r4, r3
    ed44:	d101      	bne.n	ed4a <__swbuf_r+0x82>
    ed46:	68ac      	ldr	r4, [r5, #8]
    ed48:	e7cd      	b.n	ece6 <__swbuf_r+0x1e>
    ed4a:	4b09      	ldr	r3, [pc, #36]	; (ed70 <__swbuf_r+0xa8>)
    ed4c:	429c      	cmp	r4, r3
    ed4e:	d1ca      	bne.n	ece6 <__swbuf_r+0x1e>
    ed50:	68ec      	ldr	r4, [r5, #12]
    ed52:	e7c8      	b.n	ece6 <__swbuf_r+0x1e>
    ed54:	0021      	movs	r1, r4
    ed56:	0028      	movs	r0, r5
    ed58:	f000 f80c 	bl	ed74 <__swsetup_r>
    ed5c:	2800      	cmp	r0, #0
    ed5e:	d0ca      	beq.n	ecf6 <__swbuf_r+0x2e>
    ed60:	2601      	movs	r6, #1
    ed62:	4276      	negs	r6, r6
    ed64:	0030      	movs	r0, r6
    ed66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ed68:	0001158c 	.word	0x0001158c
    ed6c:	000115ac 	.word	0x000115ac
    ed70:	0001156c 	.word	0x0001156c

0000ed74 <__swsetup_r>:
    ed74:	4b36      	ldr	r3, [pc, #216]	; (ee50 <__swsetup_r+0xdc>)
    ed76:	b570      	push	{r4, r5, r6, lr}
    ed78:	681d      	ldr	r5, [r3, #0]
    ed7a:	0006      	movs	r6, r0
    ed7c:	000c      	movs	r4, r1
    ed7e:	2d00      	cmp	r5, #0
    ed80:	d005      	beq.n	ed8e <__swsetup_r+0x1a>
    ed82:	69ab      	ldr	r3, [r5, #24]
    ed84:	2b00      	cmp	r3, #0
    ed86:	d102      	bne.n	ed8e <__swsetup_r+0x1a>
    ed88:	0028      	movs	r0, r5
    ed8a:	f000 f961 	bl	f050 <__sinit>
    ed8e:	4b31      	ldr	r3, [pc, #196]	; (ee54 <__swsetup_r+0xe0>)
    ed90:	429c      	cmp	r4, r3
    ed92:	d10f      	bne.n	edb4 <__swsetup_r+0x40>
    ed94:	686c      	ldr	r4, [r5, #4]
    ed96:	230c      	movs	r3, #12
    ed98:	5ee2      	ldrsh	r2, [r4, r3]
    ed9a:	b293      	uxth	r3, r2
    ed9c:	0719      	lsls	r1, r3, #28
    ed9e:	d42d      	bmi.n	edfc <__swsetup_r+0x88>
    eda0:	06d9      	lsls	r1, r3, #27
    eda2:	d411      	bmi.n	edc8 <__swsetup_r+0x54>
    eda4:	2309      	movs	r3, #9
    eda6:	2001      	movs	r0, #1
    eda8:	6033      	str	r3, [r6, #0]
    edaa:	3337      	adds	r3, #55	; 0x37
    edac:	4313      	orrs	r3, r2
    edae:	81a3      	strh	r3, [r4, #12]
    edb0:	4240      	negs	r0, r0
    edb2:	bd70      	pop	{r4, r5, r6, pc}
    edb4:	4b28      	ldr	r3, [pc, #160]	; (ee58 <__swsetup_r+0xe4>)
    edb6:	429c      	cmp	r4, r3
    edb8:	d101      	bne.n	edbe <__swsetup_r+0x4a>
    edba:	68ac      	ldr	r4, [r5, #8]
    edbc:	e7eb      	b.n	ed96 <__swsetup_r+0x22>
    edbe:	4b27      	ldr	r3, [pc, #156]	; (ee5c <__swsetup_r+0xe8>)
    edc0:	429c      	cmp	r4, r3
    edc2:	d1e8      	bne.n	ed96 <__swsetup_r+0x22>
    edc4:	68ec      	ldr	r4, [r5, #12]
    edc6:	e7e6      	b.n	ed96 <__swsetup_r+0x22>
    edc8:	075b      	lsls	r3, r3, #29
    edca:	d513      	bpl.n	edf4 <__swsetup_r+0x80>
    edcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    edce:	2900      	cmp	r1, #0
    edd0:	d008      	beq.n	ede4 <__swsetup_r+0x70>
    edd2:	0023      	movs	r3, r4
    edd4:	3344      	adds	r3, #68	; 0x44
    edd6:	4299      	cmp	r1, r3
    edd8:	d002      	beq.n	ede0 <__swsetup_r+0x6c>
    edda:	0030      	movs	r0, r6
    eddc:	f7ff fc50 	bl	e680 <_free_r>
    ede0:	2300      	movs	r3, #0
    ede2:	6363      	str	r3, [r4, #52]	; 0x34
    ede4:	2224      	movs	r2, #36	; 0x24
    ede6:	89a3      	ldrh	r3, [r4, #12]
    ede8:	4393      	bics	r3, r2
    edea:	81a3      	strh	r3, [r4, #12]
    edec:	2300      	movs	r3, #0
    edee:	6063      	str	r3, [r4, #4]
    edf0:	6923      	ldr	r3, [r4, #16]
    edf2:	6023      	str	r3, [r4, #0]
    edf4:	2308      	movs	r3, #8
    edf6:	89a2      	ldrh	r2, [r4, #12]
    edf8:	4313      	orrs	r3, r2
    edfa:	81a3      	strh	r3, [r4, #12]
    edfc:	6923      	ldr	r3, [r4, #16]
    edfe:	2b00      	cmp	r3, #0
    ee00:	d10b      	bne.n	ee1a <__swsetup_r+0xa6>
    ee02:	21a0      	movs	r1, #160	; 0xa0
    ee04:	2280      	movs	r2, #128	; 0x80
    ee06:	89a3      	ldrh	r3, [r4, #12]
    ee08:	0089      	lsls	r1, r1, #2
    ee0a:	0092      	lsls	r2, r2, #2
    ee0c:	400b      	ands	r3, r1
    ee0e:	4293      	cmp	r3, r2
    ee10:	d003      	beq.n	ee1a <__swsetup_r+0xa6>
    ee12:	0021      	movs	r1, r4
    ee14:	0030      	movs	r0, r6
    ee16:	f000 f9db 	bl	f1d0 <__smakebuf_r>
    ee1a:	2301      	movs	r3, #1
    ee1c:	89a2      	ldrh	r2, [r4, #12]
    ee1e:	4013      	ands	r3, r2
    ee20:	d011      	beq.n	ee46 <__swsetup_r+0xd2>
    ee22:	2300      	movs	r3, #0
    ee24:	60a3      	str	r3, [r4, #8]
    ee26:	6963      	ldr	r3, [r4, #20]
    ee28:	425b      	negs	r3, r3
    ee2a:	61a3      	str	r3, [r4, #24]
    ee2c:	2000      	movs	r0, #0
    ee2e:	6923      	ldr	r3, [r4, #16]
    ee30:	4283      	cmp	r3, r0
    ee32:	d1be      	bne.n	edb2 <__swsetup_r+0x3e>
    ee34:	230c      	movs	r3, #12
    ee36:	5ee2      	ldrsh	r2, [r4, r3]
    ee38:	0613      	lsls	r3, r2, #24
    ee3a:	d5ba      	bpl.n	edb2 <__swsetup_r+0x3e>
    ee3c:	2340      	movs	r3, #64	; 0x40
    ee3e:	4313      	orrs	r3, r2
    ee40:	81a3      	strh	r3, [r4, #12]
    ee42:	3801      	subs	r0, #1
    ee44:	e7b5      	b.n	edb2 <__swsetup_r+0x3e>
    ee46:	0792      	lsls	r2, r2, #30
    ee48:	d400      	bmi.n	ee4c <__swsetup_r+0xd8>
    ee4a:	6963      	ldr	r3, [r4, #20]
    ee4c:	60a3      	str	r3, [r4, #8]
    ee4e:	e7ed      	b.n	ee2c <__swsetup_r+0xb8>
    ee50:	20000018 	.word	0x20000018
    ee54:	0001158c 	.word	0x0001158c
    ee58:	000115ac 	.word	0x000115ac
    ee5c:	0001156c 	.word	0x0001156c

0000ee60 <__sflush_r>:
    ee60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ee62:	898a      	ldrh	r2, [r1, #12]
    ee64:	0005      	movs	r5, r0
    ee66:	000c      	movs	r4, r1
    ee68:	0713      	lsls	r3, r2, #28
    ee6a:	d460      	bmi.n	ef2e <__sflush_r+0xce>
    ee6c:	684b      	ldr	r3, [r1, #4]
    ee6e:	2b00      	cmp	r3, #0
    ee70:	dc04      	bgt.n	ee7c <__sflush_r+0x1c>
    ee72:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    ee74:	2b00      	cmp	r3, #0
    ee76:	dc01      	bgt.n	ee7c <__sflush_r+0x1c>
    ee78:	2000      	movs	r0, #0
    ee7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    ee7c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    ee7e:	2f00      	cmp	r7, #0
    ee80:	d0fa      	beq.n	ee78 <__sflush_r+0x18>
    ee82:	2300      	movs	r3, #0
    ee84:	682e      	ldr	r6, [r5, #0]
    ee86:	602b      	str	r3, [r5, #0]
    ee88:	2380      	movs	r3, #128	; 0x80
    ee8a:	015b      	lsls	r3, r3, #5
    ee8c:	401a      	ands	r2, r3
    ee8e:	d034      	beq.n	eefa <__sflush_r+0x9a>
    ee90:	6d60      	ldr	r0, [r4, #84]	; 0x54
    ee92:	89a3      	ldrh	r3, [r4, #12]
    ee94:	075b      	lsls	r3, r3, #29
    ee96:	d506      	bpl.n	eea6 <__sflush_r+0x46>
    ee98:	6863      	ldr	r3, [r4, #4]
    ee9a:	1ac0      	subs	r0, r0, r3
    ee9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    ee9e:	2b00      	cmp	r3, #0
    eea0:	d001      	beq.n	eea6 <__sflush_r+0x46>
    eea2:	6c23      	ldr	r3, [r4, #64]	; 0x40
    eea4:	1ac0      	subs	r0, r0, r3
    eea6:	0002      	movs	r2, r0
    eea8:	6a21      	ldr	r1, [r4, #32]
    eeaa:	2300      	movs	r3, #0
    eeac:	0028      	movs	r0, r5
    eeae:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    eeb0:	47b8      	blx	r7
    eeb2:	89a1      	ldrh	r1, [r4, #12]
    eeb4:	1c43      	adds	r3, r0, #1
    eeb6:	d106      	bne.n	eec6 <__sflush_r+0x66>
    eeb8:	682b      	ldr	r3, [r5, #0]
    eeba:	2b1d      	cmp	r3, #29
    eebc:	d831      	bhi.n	ef22 <__sflush_r+0xc2>
    eebe:	4a2c      	ldr	r2, [pc, #176]	; (ef70 <__sflush_r+0x110>)
    eec0:	40da      	lsrs	r2, r3
    eec2:	07d3      	lsls	r3, r2, #31
    eec4:	d52d      	bpl.n	ef22 <__sflush_r+0xc2>
    eec6:	2300      	movs	r3, #0
    eec8:	6063      	str	r3, [r4, #4]
    eeca:	6923      	ldr	r3, [r4, #16]
    eecc:	6023      	str	r3, [r4, #0]
    eece:	04cb      	lsls	r3, r1, #19
    eed0:	d505      	bpl.n	eede <__sflush_r+0x7e>
    eed2:	1c43      	adds	r3, r0, #1
    eed4:	d102      	bne.n	eedc <__sflush_r+0x7c>
    eed6:	682b      	ldr	r3, [r5, #0]
    eed8:	2b00      	cmp	r3, #0
    eeda:	d100      	bne.n	eede <__sflush_r+0x7e>
    eedc:	6560      	str	r0, [r4, #84]	; 0x54
    eede:	6b61      	ldr	r1, [r4, #52]	; 0x34
    eee0:	602e      	str	r6, [r5, #0]
    eee2:	2900      	cmp	r1, #0
    eee4:	d0c8      	beq.n	ee78 <__sflush_r+0x18>
    eee6:	0023      	movs	r3, r4
    eee8:	3344      	adds	r3, #68	; 0x44
    eeea:	4299      	cmp	r1, r3
    eeec:	d002      	beq.n	eef4 <__sflush_r+0x94>
    eeee:	0028      	movs	r0, r5
    eef0:	f7ff fbc6 	bl	e680 <_free_r>
    eef4:	2000      	movs	r0, #0
    eef6:	6360      	str	r0, [r4, #52]	; 0x34
    eef8:	e7bf      	b.n	ee7a <__sflush_r+0x1a>
    eefa:	2301      	movs	r3, #1
    eefc:	6a21      	ldr	r1, [r4, #32]
    eefe:	0028      	movs	r0, r5
    ef00:	47b8      	blx	r7
    ef02:	1c43      	adds	r3, r0, #1
    ef04:	d1c5      	bne.n	ee92 <__sflush_r+0x32>
    ef06:	682b      	ldr	r3, [r5, #0]
    ef08:	2b00      	cmp	r3, #0
    ef0a:	d0c2      	beq.n	ee92 <__sflush_r+0x32>
    ef0c:	2b1d      	cmp	r3, #29
    ef0e:	d001      	beq.n	ef14 <__sflush_r+0xb4>
    ef10:	2b16      	cmp	r3, #22
    ef12:	d101      	bne.n	ef18 <__sflush_r+0xb8>
    ef14:	602e      	str	r6, [r5, #0]
    ef16:	e7af      	b.n	ee78 <__sflush_r+0x18>
    ef18:	2340      	movs	r3, #64	; 0x40
    ef1a:	89a2      	ldrh	r2, [r4, #12]
    ef1c:	4313      	orrs	r3, r2
    ef1e:	81a3      	strh	r3, [r4, #12]
    ef20:	e7ab      	b.n	ee7a <__sflush_r+0x1a>
    ef22:	2340      	movs	r3, #64	; 0x40
    ef24:	430b      	orrs	r3, r1
    ef26:	2001      	movs	r0, #1
    ef28:	81a3      	strh	r3, [r4, #12]
    ef2a:	4240      	negs	r0, r0
    ef2c:	e7a5      	b.n	ee7a <__sflush_r+0x1a>
    ef2e:	690f      	ldr	r7, [r1, #16]
    ef30:	2f00      	cmp	r7, #0
    ef32:	d0a1      	beq.n	ee78 <__sflush_r+0x18>
    ef34:	680b      	ldr	r3, [r1, #0]
    ef36:	600f      	str	r7, [r1, #0]
    ef38:	1bdb      	subs	r3, r3, r7
    ef3a:	9301      	str	r3, [sp, #4]
    ef3c:	2300      	movs	r3, #0
    ef3e:	0792      	lsls	r2, r2, #30
    ef40:	d100      	bne.n	ef44 <__sflush_r+0xe4>
    ef42:	694b      	ldr	r3, [r1, #20]
    ef44:	60a3      	str	r3, [r4, #8]
    ef46:	9b01      	ldr	r3, [sp, #4]
    ef48:	2b00      	cmp	r3, #0
    ef4a:	dc00      	bgt.n	ef4e <__sflush_r+0xee>
    ef4c:	e794      	b.n	ee78 <__sflush_r+0x18>
    ef4e:	9b01      	ldr	r3, [sp, #4]
    ef50:	003a      	movs	r2, r7
    ef52:	6a21      	ldr	r1, [r4, #32]
    ef54:	0028      	movs	r0, r5
    ef56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    ef58:	47b0      	blx	r6
    ef5a:	2800      	cmp	r0, #0
    ef5c:	dc03      	bgt.n	ef66 <__sflush_r+0x106>
    ef5e:	2340      	movs	r3, #64	; 0x40
    ef60:	89a2      	ldrh	r2, [r4, #12]
    ef62:	4313      	orrs	r3, r2
    ef64:	e7df      	b.n	ef26 <__sflush_r+0xc6>
    ef66:	9b01      	ldr	r3, [sp, #4]
    ef68:	183f      	adds	r7, r7, r0
    ef6a:	1a1b      	subs	r3, r3, r0
    ef6c:	9301      	str	r3, [sp, #4]
    ef6e:	e7ea      	b.n	ef46 <__sflush_r+0xe6>
    ef70:	20400001 	.word	0x20400001

0000ef74 <_fflush_r>:
    ef74:	690b      	ldr	r3, [r1, #16]
    ef76:	b570      	push	{r4, r5, r6, lr}
    ef78:	0005      	movs	r5, r0
    ef7a:	000c      	movs	r4, r1
    ef7c:	2b00      	cmp	r3, #0
    ef7e:	d101      	bne.n	ef84 <_fflush_r+0x10>
    ef80:	2000      	movs	r0, #0
    ef82:	bd70      	pop	{r4, r5, r6, pc}
    ef84:	2800      	cmp	r0, #0
    ef86:	d004      	beq.n	ef92 <_fflush_r+0x1e>
    ef88:	6983      	ldr	r3, [r0, #24]
    ef8a:	2b00      	cmp	r3, #0
    ef8c:	d101      	bne.n	ef92 <_fflush_r+0x1e>
    ef8e:	f000 f85f 	bl	f050 <__sinit>
    ef92:	4b0b      	ldr	r3, [pc, #44]	; (efc0 <_fflush_r+0x4c>)
    ef94:	429c      	cmp	r4, r3
    ef96:	d109      	bne.n	efac <_fflush_r+0x38>
    ef98:	686c      	ldr	r4, [r5, #4]
    ef9a:	220c      	movs	r2, #12
    ef9c:	5ea3      	ldrsh	r3, [r4, r2]
    ef9e:	2b00      	cmp	r3, #0
    efa0:	d0ee      	beq.n	ef80 <_fflush_r+0xc>
    efa2:	0021      	movs	r1, r4
    efa4:	0028      	movs	r0, r5
    efa6:	f7ff ff5b 	bl	ee60 <__sflush_r>
    efaa:	e7ea      	b.n	ef82 <_fflush_r+0xe>
    efac:	4b05      	ldr	r3, [pc, #20]	; (efc4 <_fflush_r+0x50>)
    efae:	429c      	cmp	r4, r3
    efb0:	d101      	bne.n	efb6 <_fflush_r+0x42>
    efb2:	68ac      	ldr	r4, [r5, #8]
    efb4:	e7f1      	b.n	ef9a <_fflush_r+0x26>
    efb6:	4b04      	ldr	r3, [pc, #16]	; (efc8 <_fflush_r+0x54>)
    efb8:	429c      	cmp	r4, r3
    efba:	d1ee      	bne.n	ef9a <_fflush_r+0x26>
    efbc:	68ec      	ldr	r4, [r5, #12]
    efbe:	e7ec      	b.n	ef9a <_fflush_r+0x26>
    efc0:	0001158c 	.word	0x0001158c
    efc4:	000115ac 	.word	0x000115ac
    efc8:	0001156c 	.word	0x0001156c

0000efcc <_cleanup_r>:
    efcc:	b510      	push	{r4, lr}
    efce:	4902      	ldr	r1, [pc, #8]	; (efd8 <_cleanup_r+0xc>)
    efd0:	f000 f8b2 	bl	f138 <_fwalk_reent>
    efd4:	bd10      	pop	{r4, pc}
    efd6:	46c0      	nop			; (mov r8, r8)
    efd8:	0000ef75 	.word	0x0000ef75

0000efdc <std.isra.0>:
    efdc:	2300      	movs	r3, #0
    efde:	b510      	push	{r4, lr}
    efe0:	0004      	movs	r4, r0
    efe2:	6003      	str	r3, [r0, #0]
    efe4:	6043      	str	r3, [r0, #4]
    efe6:	6083      	str	r3, [r0, #8]
    efe8:	8181      	strh	r1, [r0, #12]
    efea:	6643      	str	r3, [r0, #100]	; 0x64
    efec:	81c2      	strh	r2, [r0, #14]
    efee:	6103      	str	r3, [r0, #16]
    eff0:	6143      	str	r3, [r0, #20]
    eff2:	6183      	str	r3, [r0, #24]
    eff4:	0019      	movs	r1, r3
    eff6:	2208      	movs	r2, #8
    eff8:	305c      	adds	r0, #92	; 0x5c
    effa:	f7ff fb38 	bl	e66e <memset>
    effe:	4b05      	ldr	r3, [pc, #20]	; (f014 <std.isra.0+0x38>)
    f000:	6224      	str	r4, [r4, #32]
    f002:	6263      	str	r3, [r4, #36]	; 0x24
    f004:	4b04      	ldr	r3, [pc, #16]	; (f018 <std.isra.0+0x3c>)
    f006:	62a3      	str	r3, [r4, #40]	; 0x28
    f008:	4b04      	ldr	r3, [pc, #16]	; (f01c <std.isra.0+0x40>)
    f00a:	62e3      	str	r3, [r4, #44]	; 0x2c
    f00c:	4b04      	ldr	r3, [pc, #16]	; (f020 <std.isra.0+0x44>)
    f00e:	6323      	str	r3, [r4, #48]	; 0x30
    f010:	bd10      	pop	{r4, pc}
    f012:	46c0      	nop			; (mov r8, r8)
    f014:	0000fb45 	.word	0x0000fb45
    f018:	0000fb6d 	.word	0x0000fb6d
    f01c:	0000fba5 	.word	0x0000fba5
    f020:	0000fbd1 	.word	0x0000fbd1

0000f024 <__sfmoreglue>:
    f024:	b570      	push	{r4, r5, r6, lr}
    f026:	2568      	movs	r5, #104	; 0x68
    f028:	1e4a      	subs	r2, r1, #1
    f02a:	4355      	muls	r5, r2
    f02c:	000e      	movs	r6, r1
    f02e:	0029      	movs	r1, r5
    f030:	3174      	adds	r1, #116	; 0x74
    f032:	f7ff fb6f 	bl	e714 <_malloc_r>
    f036:	1e04      	subs	r4, r0, #0
    f038:	d008      	beq.n	f04c <__sfmoreglue+0x28>
    f03a:	2100      	movs	r1, #0
    f03c:	002a      	movs	r2, r5
    f03e:	6001      	str	r1, [r0, #0]
    f040:	6046      	str	r6, [r0, #4]
    f042:	300c      	adds	r0, #12
    f044:	60a0      	str	r0, [r4, #8]
    f046:	3268      	adds	r2, #104	; 0x68
    f048:	f7ff fb11 	bl	e66e <memset>
    f04c:	0020      	movs	r0, r4
    f04e:	bd70      	pop	{r4, r5, r6, pc}

0000f050 <__sinit>:
    f050:	6983      	ldr	r3, [r0, #24]
    f052:	b513      	push	{r0, r1, r4, lr}
    f054:	0004      	movs	r4, r0
    f056:	2b00      	cmp	r3, #0
    f058:	d128      	bne.n	f0ac <__sinit+0x5c>
    f05a:	6483      	str	r3, [r0, #72]	; 0x48
    f05c:	64c3      	str	r3, [r0, #76]	; 0x4c
    f05e:	6503      	str	r3, [r0, #80]	; 0x50
    f060:	4b13      	ldr	r3, [pc, #76]	; (f0b0 <__sinit+0x60>)
    f062:	4a14      	ldr	r2, [pc, #80]	; (f0b4 <__sinit+0x64>)
    f064:	681b      	ldr	r3, [r3, #0]
    f066:	6282      	str	r2, [r0, #40]	; 0x28
    f068:	9301      	str	r3, [sp, #4]
    f06a:	4298      	cmp	r0, r3
    f06c:	d101      	bne.n	f072 <__sinit+0x22>
    f06e:	2301      	movs	r3, #1
    f070:	6183      	str	r3, [r0, #24]
    f072:	0020      	movs	r0, r4
    f074:	f000 f820 	bl	f0b8 <__sfp>
    f078:	6060      	str	r0, [r4, #4]
    f07a:	0020      	movs	r0, r4
    f07c:	f000 f81c 	bl	f0b8 <__sfp>
    f080:	60a0      	str	r0, [r4, #8]
    f082:	0020      	movs	r0, r4
    f084:	f000 f818 	bl	f0b8 <__sfp>
    f088:	2200      	movs	r2, #0
    f08a:	60e0      	str	r0, [r4, #12]
    f08c:	2104      	movs	r1, #4
    f08e:	6860      	ldr	r0, [r4, #4]
    f090:	f7ff ffa4 	bl	efdc <std.isra.0>
    f094:	2201      	movs	r2, #1
    f096:	2109      	movs	r1, #9
    f098:	68a0      	ldr	r0, [r4, #8]
    f09a:	f7ff ff9f 	bl	efdc <std.isra.0>
    f09e:	2202      	movs	r2, #2
    f0a0:	2112      	movs	r1, #18
    f0a2:	68e0      	ldr	r0, [r4, #12]
    f0a4:	f7ff ff9a 	bl	efdc <std.isra.0>
    f0a8:	2301      	movs	r3, #1
    f0aa:	61a3      	str	r3, [r4, #24]
    f0ac:	bd13      	pop	{r0, r1, r4, pc}
    f0ae:	46c0      	nop			; (mov r8, r8)
    f0b0:	00011568 	.word	0x00011568
    f0b4:	0000efcd 	.word	0x0000efcd

0000f0b8 <__sfp>:
    f0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f0ba:	4b1e      	ldr	r3, [pc, #120]	; (f134 <__sfp+0x7c>)
    f0bc:	0007      	movs	r7, r0
    f0be:	681e      	ldr	r6, [r3, #0]
    f0c0:	69b3      	ldr	r3, [r6, #24]
    f0c2:	2b00      	cmp	r3, #0
    f0c4:	d102      	bne.n	f0cc <__sfp+0x14>
    f0c6:	0030      	movs	r0, r6
    f0c8:	f7ff ffc2 	bl	f050 <__sinit>
    f0cc:	3648      	adds	r6, #72	; 0x48
    f0ce:	68b4      	ldr	r4, [r6, #8]
    f0d0:	6873      	ldr	r3, [r6, #4]
    f0d2:	3b01      	subs	r3, #1
    f0d4:	d504      	bpl.n	f0e0 <__sfp+0x28>
    f0d6:	6833      	ldr	r3, [r6, #0]
    f0d8:	2b00      	cmp	r3, #0
    f0da:	d007      	beq.n	f0ec <__sfp+0x34>
    f0dc:	6836      	ldr	r6, [r6, #0]
    f0de:	e7f6      	b.n	f0ce <__sfp+0x16>
    f0e0:	220c      	movs	r2, #12
    f0e2:	5ea5      	ldrsh	r5, [r4, r2]
    f0e4:	2d00      	cmp	r5, #0
    f0e6:	d00d      	beq.n	f104 <__sfp+0x4c>
    f0e8:	3468      	adds	r4, #104	; 0x68
    f0ea:	e7f2      	b.n	f0d2 <__sfp+0x1a>
    f0ec:	2104      	movs	r1, #4
    f0ee:	0038      	movs	r0, r7
    f0f0:	f7ff ff98 	bl	f024 <__sfmoreglue>
    f0f4:	6030      	str	r0, [r6, #0]
    f0f6:	2800      	cmp	r0, #0
    f0f8:	d1f0      	bne.n	f0dc <__sfp+0x24>
    f0fa:	230c      	movs	r3, #12
    f0fc:	0004      	movs	r4, r0
    f0fe:	603b      	str	r3, [r7, #0]
    f100:	0020      	movs	r0, r4
    f102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f104:	2301      	movs	r3, #1
    f106:	0020      	movs	r0, r4
    f108:	425b      	negs	r3, r3
    f10a:	81e3      	strh	r3, [r4, #14]
    f10c:	3302      	adds	r3, #2
    f10e:	81a3      	strh	r3, [r4, #12]
    f110:	6665      	str	r5, [r4, #100]	; 0x64
    f112:	6025      	str	r5, [r4, #0]
    f114:	60a5      	str	r5, [r4, #8]
    f116:	6065      	str	r5, [r4, #4]
    f118:	6125      	str	r5, [r4, #16]
    f11a:	6165      	str	r5, [r4, #20]
    f11c:	61a5      	str	r5, [r4, #24]
    f11e:	2208      	movs	r2, #8
    f120:	0029      	movs	r1, r5
    f122:	305c      	adds	r0, #92	; 0x5c
    f124:	f7ff faa3 	bl	e66e <memset>
    f128:	6365      	str	r5, [r4, #52]	; 0x34
    f12a:	63a5      	str	r5, [r4, #56]	; 0x38
    f12c:	64a5      	str	r5, [r4, #72]	; 0x48
    f12e:	64e5      	str	r5, [r4, #76]	; 0x4c
    f130:	e7e6      	b.n	f100 <__sfp+0x48>
    f132:	46c0      	nop			; (mov r8, r8)
    f134:	00011568 	.word	0x00011568

0000f138 <_fwalk_reent>:
    f138:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f13a:	0004      	movs	r4, r0
    f13c:	0007      	movs	r7, r0
    f13e:	2600      	movs	r6, #0
    f140:	9101      	str	r1, [sp, #4]
    f142:	3448      	adds	r4, #72	; 0x48
    f144:	2c00      	cmp	r4, #0
    f146:	d101      	bne.n	f14c <_fwalk_reent+0x14>
    f148:	0030      	movs	r0, r6
    f14a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    f14c:	6863      	ldr	r3, [r4, #4]
    f14e:	68a5      	ldr	r5, [r4, #8]
    f150:	9300      	str	r3, [sp, #0]
    f152:	9b00      	ldr	r3, [sp, #0]
    f154:	3b01      	subs	r3, #1
    f156:	9300      	str	r3, [sp, #0]
    f158:	d501      	bpl.n	f15e <_fwalk_reent+0x26>
    f15a:	6824      	ldr	r4, [r4, #0]
    f15c:	e7f2      	b.n	f144 <_fwalk_reent+0xc>
    f15e:	89ab      	ldrh	r3, [r5, #12]
    f160:	2b01      	cmp	r3, #1
    f162:	d908      	bls.n	f176 <_fwalk_reent+0x3e>
    f164:	220e      	movs	r2, #14
    f166:	5eab      	ldrsh	r3, [r5, r2]
    f168:	3301      	adds	r3, #1
    f16a:	d004      	beq.n	f176 <_fwalk_reent+0x3e>
    f16c:	0029      	movs	r1, r5
    f16e:	0038      	movs	r0, r7
    f170:	9b01      	ldr	r3, [sp, #4]
    f172:	4798      	blx	r3
    f174:	4306      	orrs	r6, r0
    f176:	3568      	adds	r5, #104	; 0x68
    f178:	e7eb      	b.n	f152 <_fwalk_reent+0x1a>

0000f17a <__locale_ctype_ptr_l>:
    f17a:	30ec      	adds	r0, #236	; 0xec
    f17c:	6800      	ldr	r0, [r0, #0]
    f17e:	4770      	bx	lr

0000f180 <__swhatbuf_r>:
    f180:	b570      	push	{r4, r5, r6, lr}
    f182:	000e      	movs	r6, r1
    f184:	001d      	movs	r5, r3
    f186:	230e      	movs	r3, #14
    f188:	5ec9      	ldrsh	r1, [r1, r3]
    f18a:	b090      	sub	sp, #64	; 0x40
    f18c:	0014      	movs	r4, r2
    f18e:	2900      	cmp	r1, #0
    f190:	da07      	bge.n	f1a2 <__swhatbuf_r+0x22>
    f192:	2300      	movs	r3, #0
    f194:	602b      	str	r3, [r5, #0]
    f196:	89b3      	ldrh	r3, [r6, #12]
    f198:	061b      	lsls	r3, r3, #24
    f19a:	d411      	bmi.n	f1c0 <__swhatbuf_r+0x40>
    f19c:	2380      	movs	r3, #128	; 0x80
    f19e:	00db      	lsls	r3, r3, #3
    f1a0:	e00f      	b.n	f1c2 <__swhatbuf_r+0x42>
    f1a2:	aa01      	add	r2, sp, #4
    f1a4:	f000 fd4c 	bl	fc40 <_fstat_r>
    f1a8:	2800      	cmp	r0, #0
    f1aa:	dbf2      	blt.n	f192 <__swhatbuf_r+0x12>
    f1ac:	22f0      	movs	r2, #240	; 0xf0
    f1ae:	9b02      	ldr	r3, [sp, #8]
    f1b0:	0212      	lsls	r2, r2, #8
    f1b2:	4013      	ands	r3, r2
    f1b4:	4a05      	ldr	r2, [pc, #20]	; (f1cc <__swhatbuf_r+0x4c>)
    f1b6:	189b      	adds	r3, r3, r2
    f1b8:	425a      	negs	r2, r3
    f1ba:	4153      	adcs	r3, r2
    f1bc:	602b      	str	r3, [r5, #0]
    f1be:	e7ed      	b.n	f19c <__swhatbuf_r+0x1c>
    f1c0:	2340      	movs	r3, #64	; 0x40
    f1c2:	2000      	movs	r0, #0
    f1c4:	6023      	str	r3, [r4, #0]
    f1c6:	b010      	add	sp, #64	; 0x40
    f1c8:	bd70      	pop	{r4, r5, r6, pc}
    f1ca:	46c0      	nop			; (mov r8, r8)
    f1cc:	ffffe000 	.word	0xffffe000

0000f1d0 <__smakebuf_r>:
    f1d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f1d2:	2602      	movs	r6, #2
    f1d4:	898b      	ldrh	r3, [r1, #12]
    f1d6:	0005      	movs	r5, r0
    f1d8:	000c      	movs	r4, r1
    f1da:	4233      	tst	r3, r6
    f1dc:	d006      	beq.n	f1ec <__smakebuf_r+0x1c>
    f1de:	0023      	movs	r3, r4
    f1e0:	3347      	adds	r3, #71	; 0x47
    f1e2:	6023      	str	r3, [r4, #0]
    f1e4:	6123      	str	r3, [r4, #16]
    f1e6:	2301      	movs	r3, #1
    f1e8:	6163      	str	r3, [r4, #20]
    f1ea:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    f1ec:	ab01      	add	r3, sp, #4
    f1ee:	466a      	mov	r2, sp
    f1f0:	f7ff ffc6 	bl	f180 <__swhatbuf_r>
    f1f4:	9900      	ldr	r1, [sp, #0]
    f1f6:	0007      	movs	r7, r0
    f1f8:	0028      	movs	r0, r5
    f1fa:	f7ff fa8b 	bl	e714 <_malloc_r>
    f1fe:	2800      	cmp	r0, #0
    f200:	d106      	bne.n	f210 <__smakebuf_r+0x40>
    f202:	220c      	movs	r2, #12
    f204:	5ea3      	ldrsh	r3, [r4, r2]
    f206:	059a      	lsls	r2, r3, #22
    f208:	d4ef      	bmi.n	f1ea <__smakebuf_r+0x1a>
    f20a:	431e      	orrs	r6, r3
    f20c:	81a6      	strh	r6, [r4, #12]
    f20e:	e7e6      	b.n	f1de <__smakebuf_r+0xe>
    f210:	4b0d      	ldr	r3, [pc, #52]	; (f248 <__smakebuf_r+0x78>)
    f212:	62ab      	str	r3, [r5, #40]	; 0x28
    f214:	2380      	movs	r3, #128	; 0x80
    f216:	89a2      	ldrh	r2, [r4, #12]
    f218:	6020      	str	r0, [r4, #0]
    f21a:	4313      	orrs	r3, r2
    f21c:	81a3      	strh	r3, [r4, #12]
    f21e:	9b00      	ldr	r3, [sp, #0]
    f220:	6120      	str	r0, [r4, #16]
    f222:	6163      	str	r3, [r4, #20]
    f224:	9b01      	ldr	r3, [sp, #4]
    f226:	2b00      	cmp	r3, #0
    f228:	d00a      	beq.n	f240 <__smakebuf_r+0x70>
    f22a:	230e      	movs	r3, #14
    f22c:	5ee1      	ldrsh	r1, [r4, r3]
    f22e:	0028      	movs	r0, r5
    f230:	f000 fd18 	bl	fc64 <_isatty_r>
    f234:	2800      	cmp	r0, #0
    f236:	d003      	beq.n	f240 <__smakebuf_r+0x70>
    f238:	2301      	movs	r3, #1
    f23a:	89a2      	ldrh	r2, [r4, #12]
    f23c:	4313      	orrs	r3, r2
    f23e:	81a3      	strh	r3, [r4, #12]
    f240:	89a0      	ldrh	r0, [r4, #12]
    f242:	4338      	orrs	r0, r7
    f244:	81a0      	strh	r0, [r4, #12]
    f246:	e7d0      	b.n	f1ea <__smakebuf_r+0x1a>
    f248:	0000efcd 	.word	0x0000efcd

0000f24c <__ascii_mbtowc>:
    f24c:	b082      	sub	sp, #8
    f24e:	2900      	cmp	r1, #0
    f250:	d100      	bne.n	f254 <__ascii_mbtowc+0x8>
    f252:	a901      	add	r1, sp, #4
    f254:	1e10      	subs	r0, r2, #0
    f256:	d006      	beq.n	f266 <__ascii_mbtowc+0x1a>
    f258:	2b00      	cmp	r3, #0
    f25a:	d006      	beq.n	f26a <__ascii_mbtowc+0x1e>
    f25c:	7813      	ldrb	r3, [r2, #0]
    f25e:	600b      	str	r3, [r1, #0]
    f260:	7810      	ldrb	r0, [r2, #0]
    f262:	1e43      	subs	r3, r0, #1
    f264:	4198      	sbcs	r0, r3
    f266:	b002      	add	sp, #8
    f268:	4770      	bx	lr
    f26a:	2002      	movs	r0, #2
    f26c:	4240      	negs	r0, r0
    f26e:	e7fa      	b.n	f266 <__ascii_mbtowc+0x1a>

0000f270 <__malloc_lock>:
    f270:	4770      	bx	lr

0000f272 <__malloc_unlock>:
    f272:	4770      	bx	lr

0000f274 <__ssputs_r>:
    f274:	b5f0      	push	{r4, r5, r6, r7, lr}
    f276:	688e      	ldr	r6, [r1, #8]
    f278:	b085      	sub	sp, #20
    f27a:	0007      	movs	r7, r0
    f27c:	000c      	movs	r4, r1
    f27e:	9203      	str	r2, [sp, #12]
    f280:	9301      	str	r3, [sp, #4]
    f282:	429e      	cmp	r6, r3
    f284:	d839      	bhi.n	f2fa <__ssputs_r+0x86>
    f286:	2390      	movs	r3, #144	; 0x90
    f288:	898a      	ldrh	r2, [r1, #12]
    f28a:	00db      	lsls	r3, r3, #3
    f28c:	421a      	tst	r2, r3
    f28e:	d034      	beq.n	f2fa <__ssputs_r+0x86>
    f290:	2503      	movs	r5, #3
    f292:	6909      	ldr	r1, [r1, #16]
    f294:	6823      	ldr	r3, [r4, #0]
    f296:	1a5b      	subs	r3, r3, r1
    f298:	9302      	str	r3, [sp, #8]
    f29a:	6963      	ldr	r3, [r4, #20]
    f29c:	9802      	ldr	r0, [sp, #8]
    f29e:	435d      	muls	r5, r3
    f2a0:	0feb      	lsrs	r3, r5, #31
    f2a2:	195d      	adds	r5, r3, r5
    f2a4:	9b01      	ldr	r3, [sp, #4]
    f2a6:	106d      	asrs	r5, r5, #1
    f2a8:	3301      	adds	r3, #1
    f2aa:	181b      	adds	r3, r3, r0
    f2ac:	42ab      	cmp	r3, r5
    f2ae:	d900      	bls.n	f2b2 <__ssputs_r+0x3e>
    f2b0:	001d      	movs	r5, r3
    f2b2:	0553      	lsls	r3, r2, #21
    f2b4:	d532      	bpl.n	f31c <__ssputs_r+0xa8>
    f2b6:	0029      	movs	r1, r5
    f2b8:	0038      	movs	r0, r7
    f2ba:	f7ff fa2b 	bl	e714 <_malloc_r>
    f2be:	1e06      	subs	r6, r0, #0
    f2c0:	d109      	bne.n	f2d6 <__ssputs_r+0x62>
    f2c2:	230c      	movs	r3, #12
    f2c4:	603b      	str	r3, [r7, #0]
    f2c6:	2340      	movs	r3, #64	; 0x40
    f2c8:	2001      	movs	r0, #1
    f2ca:	89a2      	ldrh	r2, [r4, #12]
    f2cc:	4240      	negs	r0, r0
    f2ce:	4313      	orrs	r3, r2
    f2d0:	81a3      	strh	r3, [r4, #12]
    f2d2:	b005      	add	sp, #20
    f2d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f2d6:	9a02      	ldr	r2, [sp, #8]
    f2d8:	6921      	ldr	r1, [r4, #16]
    f2da:	f7ff f9ad 	bl	e638 <memcpy>
    f2de:	89a3      	ldrh	r3, [r4, #12]
    f2e0:	4a14      	ldr	r2, [pc, #80]	; (f334 <__ssputs_r+0xc0>)
    f2e2:	401a      	ands	r2, r3
    f2e4:	2380      	movs	r3, #128	; 0x80
    f2e6:	4313      	orrs	r3, r2
    f2e8:	81a3      	strh	r3, [r4, #12]
    f2ea:	9b02      	ldr	r3, [sp, #8]
    f2ec:	6126      	str	r6, [r4, #16]
    f2ee:	18f6      	adds	r6, r6, r3
    f2f0:	6026      	str	r6, [r4, #0]
    f2f2:	6165      	str	r5, [r4, #20]
    f2f4:	9e01      	ldr	r6, [sp, #4]
    f2f6:	1aed      	subs	r5, r5, r3
    f2f8:	60a5      	str	r5, [r4, #8]
    f2fa:	9b01      	ldr	r3, [sp, #4]
    f2fc:	42b3      	cmp	r3, r6
    f2fe:	d200      	bcs.n	f302 <__ssputs_r+0x8e>
    f300:	001e      	movs	r6, r3
    f302:	0032      	movs	r2, r6
    f304:	9903      	ldr	r1, [sp, #12]
    f306:	6820      	ldr	r0, [r4, #0]
    f308:	f7ff f99f 	bl	e64a <memmove>
    f30c:	68a3      	ldr	r3, [r4, #8]
    f30e:	2000      	movs	r0, #0
    f310:	1b9b      	subs	r3, r3, r6
    f312:	60a3      	str	r3, [r4, #8]
    f314:	6823      	ldr	r3, [r4, #0]
    f316:	199e      	adds	r6, r3, r6
    f318:	6026      	str	r6, [r4, #0]
    f31a:	e7da      	b.n	f2d2 <__ssputs_r+0x5e>
    f31c:	002a      	movs	r2, r5
    f31e:	0038      	movs	r0, r7
    f320:	f000 fcd1 	bl	fcc6 <_realloc_r>
    f324:	1e06      	subs	r6, r0, #0
    f326:	d1e0      	bne.n	f2ea <__ssputs_r+0x76>
    f328:	6921      	ldr	r1, [r4, #16]
    f32a:	0038      	movs	r0, r7
    f32c:	f7ff f9a8 	bl	e680 <_free_r>
    f330:	e7c7      	b.n	f2c2 <__ssputs_r+0x4e>
    f332:	46c0      	nop			; (mov r8, r8)
    f334:	fffffb7f 	.word	0xfffffb7f

0000f338 <_svfiprintf_r>:
    f338:	b5f0      	push	{r4, r5, r6, r7, lr}
    f33a:	b09f      	sub	sp, #124	; 0x7c
    f33c:	9002      	str	r0, [sp, #8]
    f33e:	9305      	str	r3, [sp, #20]
    f340:	898b      	ldrh	r3, [r1, #12]
    f342:	000f      	movs	r7, r1
    f344:	0016      	movs	r6, r2
    f346:	061b      	lsls	r3, r3, #24
    f348:	d511      	bpl.n	f36e <_svfiprintf_r+0x36>
    f34a:	690b      	ldr	r3, [r1, #16]
    f34c:	2b00      	cmp	r3, #0
    f34e:	d10e      	bne.n	f36e <_svfiprintf_r+0x36>
    f350:	2140      	movs	r1, #64	; 0x40
    f352:	f7ff f9df 	bl	e714 <_malloc_r>
    f356:	6038      	str	r0, [r7, #0]
    f358:	6138      	str	r0, [r7, #16]
    f35a:	2800      	cmp	r0, #0
    f35c:	d105      	bne.n	f36a <_svfiprintf_r+0x32>
    f35e:	230c      	movs	r3, #12
    f360:	9a02      	ldr	r2, [sp, #8]
    f362:	3801      	subs	r0, #1
    f364:	6013      	str	r3, [r2, #0]
    f366:	b01f      	add	sp, #124	; 0x7c
    f368:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f36a:	2340      	movs	r3, #64	; 0x40
    f36c:	617b      	str	r3, [r7, #20]
    f36e:	2300      	movs	r3, #0
    f370:	ad06      	add	r5, sp, #24
    f372:	616b      	str	r3, [r5, #20]
    f374:	3320      	adds	r3, #32
    f376:	766b      	strb	r3, [r5, #25]
    f378:	3310      	adds	r3, #16
    f37a:	76ab      	strb	r3, [r5, #26]
    f37c:	0034      	movs	r4, r6
    f37e:	7823      	ldrb	r3, [r4, #0]
    f380:	2b00      	cmp	r3, #0
    f382:	d147      	bne.n	f414 <_svfiprintf_r+0xdc>
    f384:	1ba3      	subs	r3, r4, r6
    f386:	9304      	str	r3, [sp, #16]
    f388:	d00d      	beq.n	f3a6 <_svfiprintf_r+0x6e>
    f38a:	1ba3      	subs	r3, r4, r6
    f38c:	0032      	movs	r2, r6
    f38e:	0039      	movs	r1, r7
    f390:	9802      	ldr	r0, [sp, #8]
    f392:	f7ff ff6f 	bl	f274 <__ssputs_r>
    f396:	1c43      	adds	r3, r0, #1
    f398:	d100      	bne.n	f39c <_svfiprintf_r+0x64>
    f39a:	e0b5      	b.n	f508 <_svfiprintf_r+0x1d0>
    f39c:	696a      	ldr	r2, [r5, #20]
    f39e:	9b04      	ldr	r3, [sp, #16]
    f3a0:	4694      	mov	ip, r2
    f3a2:	4463      	add	r3, ip
    f3a4:	616b      	str	r3, [r5, #20]
    f3a6:	7823      	ldrb	r3, [r4, #0]
    f3a8:	2b00      	cmp	r3, #0
    f3aa:	d100      	bne.n	f3ae <_svfiprintf_r+0x76>
    f3ac:	e0ac      	b.n	f508 <_svfiprintf_r+0x1d0>
    f3ae:	2201      	movs	r2, #1
    f3b0:	2300      	movs	r3, #0
    f3b2:	4252      	negs	r2, r2
    f3b4:	606a      	str	r2, [r5, #4]
    f3b6:	a902      	add	r1, sp, #8
    f3b8:	3254      	adds	r2, #84	; 0x54
    f3ba:	1852      	adds	r2, r2, r1
    f3bc:	3401      	adds	r4, #1
    f3be:	602b      	str	r3, [r5, #0]
    f3c0:	60eb      	str	r3, [r5, #12]
    f3c2:	60ab      	str	r3, [r5, #8]
    f3c4:	7013      	strb	r3, [r2, #0]
    f3c6:	65ab      	str	r3, [r5, #88]	; 0x58
    f3c8:	4e58      	ldr	r6, [pc, #352]	; (f52c <_svfiprintf_r+0x1f4>)
    f3ca:	2205      	movs	r2, #5
    f3cc:	7821      	ldrb	r1, [r4, #0]
    f3ce:	0030      	movs	r0, r6
    f3d0:	f000 fc6e 	bl	fcb0 <memchr>
    f3d4:	1c62      	adds	r2, r4, #1
    f3d6:	2800      	cmp	r0, #0
    f3d8:	d120      	bne.n	f41c <_svfiprintf_r+0xe4>
    f3da:	6829      	ldr	r1, [r5, #0]
    f3dc:	06cb      	lsls	r3, r1, #27
    f3de:	d504      	bpl.n	f3ea <_svfiprintf_r+0xb2>
    f3e0:	2353      	movs	r3, #83	; 0x53
    f3e2:	ae02      	add	r6, sp, #8
    f3e4:	3020      	adds	r0, #32
    f3e6:	199b      	adds	r3, r3, r6
    f3e8:	7018      	strb	r0, [r3, #0]
    f3ea:	070b      	lsls	r3, r1, #28
    f3ec:	d504      	bpl.n	f3f8 <_svfiprintf_r+0xc0>
    f3ee:	2353      	movs	r3, #83	; 0x53
    f3f0:	202b      	movs	r0, #43	; 0x2b
    f3f2:	ae02      	add	r6, sp, #8
    f3f4:	199b      	adds	r3, r3, r6
    f3f6:	7018      	strb	r0, [r3, #0]
    f3f8:	7823      	ldrb	r3, [r4, #0]
    f3fa:	2b2a      	cmp	r3, #42	; 0x2a
    f3fc:	d016      	beq.n	f42c <_svfiprintf_r+0xf4>
    f3fe:	2000      	movs	r0, #0
    f400:	210a      	movs	r1, #10
    f402:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f404:	7822      	ldrb	r2, [r4, #0]
    f406:	3a30      	subs	r2, #48	; 0x30
    f408:	2a09      	cmp	r2, #9
    f40a:	d955      	bls.n	f4b8 <_svfiprintf_r+0x180>
    f40c:	2800      	cmp	r0, #0
    f40e:	d015      	beq.n	f43c <_svfiprintf_r+0x104>
    f410:	9309      	str	r3, [sp, #36]	; 0x24
    f412:	e013      	b.n	f43c <_svfiprintf_r+0x104>
    f414:	2b25      	cmp	r3, #37	; 0x25
    f416:	d0b5      	beq.n	f384 <_svfiprintf_r+0x4c>
    f418:	3401      	adds	r4, #1
    f41a:	e7b0      	b.n	f37e <_svfiprintf_r+0x46>
    f41c:	2301      	movs	r3, #1
    f41e:	1b80      	subs	r0, r0, r6
    f420:	4083      	lsls	r3, r0
    f422:	6829      	ldr	r1, [r5, #0]
    f424:	0014      	movs	r4, r2
    f426:	430b      	orrs	r3, r1
    f428:	602b      	str	r3, [r5, #0]
    f42a:	e7cd      	b.n	f3c8 <_svfiprintf_r+0x90>
    f42c:	9b05      	ldr	r3, [sp, #20]
    f42e:	1d18      	adds	r0, r3, #4
    f430:	681b      	ldr	r3, [r3, #0]
    f432:	9005      	str	r0, [sp, #20]
    f434:	2b00      	cmp	r3, #0
    f436:	db39      	blt.n	f4ac <_svfiprintf_r+0x174>
    f438:	9309      	str	r3, [sp, #36]	; 0x24
    f43a:	0014      	movs	r4, r2
    f43c:	7823      	ldrb	r3, [r4, #0]
    f43e:	2b2e      	cmp	r3, #46	; 0x2e
    f440:	d10b      	bne.n	f45a <_svfiprintf_r+0x122>
    f442:	7863      	ldrb	r3, [r4, #1]
    f444:	1c62      	adds	r2, r4, #1
    f446:	2b2a      	cmp	r3, #42	; 0x2a
    f448:	d13e      	bne.n	f4c8 <_svfiprintf_r+0x190>
    f44a:	9b05      	ldr	r3, [sp, #20]
    f44c:	3402      	adds	r4, #2
    f44e:	1d1a      	adds	r2, r3, #4
    f450:	681b      	ldr	r3, [r3, #0]
    f452:	9205      	str	r2, [sp, #20]
    f454:	2b00      	cmp	r3, #0
    f456:	db34      	blt.n	f4c2 <_svfiprintf_r+0x18a>
    f458:	9307      	str	r3, [sp, #28]
    f45a:	4e35      	ldr	r6, [pc, #212]	; (f530 <_svfiprintf_r+0x1f8>)
    f45c:	7821      	ldrb	r1, [r4, #0]
    f45e:	2203      	movs	r2, #3
    f460:	0030      	movs	r0, r6
    f462:	f000 fc25 	bl	fcb0 <memchr>
    f466:	2800      	cmp	r0, #0
    f468:	d006      	beq.n	f478 <_svfiprintf_r+0x140>
    f46a:	2340      	movs	r3, #64	; 0x40
    f46c:	1b80      	subs	r0, r0, r6
    f46e:	4083      	lsls	r3, r0
    f470:	682a      	ldr	r2, [r5, #0]
    f472:	3401      	adds	r4, #1
    f474:	4313      	orrs	r3, r2
    f476:	602b      	str	r3, [r5, #0]
    f478:	7821      	ldrb	r1, [r4, #0]
    f47a:	2206      	movs	r2, #6
    f47c:	482d      	ldr	r0, [pc, #180]	; (f534 <_svfiprintf_r+0x1fc>)
    f47e:	1c66      	adds	r6, r4, #1
    f480:	7629      	strb	r1, [r5, #24]
    f482:	f000 fc15 	bl	fcb0 <memchr>
    f486:	2800      	cmp	r0, #0
    f488:	d046      	beq.n	f518 <_svfiprintf_r+0x1e0>
    f48a:	4b2b      	ldr	r3, [pc, #172]	; (f538 <_svfiprintf_r+0x200>)
    f48c:	2b00      	cmp	r3, #0
    f48e:	d12f      	bne.n	f4f0 <_svfiprintf_r+0x1b8>
    f490:	6829      	ldr	r1, [r5, #0]
    f492:	9b05      	ldr	r3, [sp, #20]
    f494:	2207      	movs	r2, #7
    f496:	05c9      	lsls	r1, r1, #23
    f498:	d528      	bpl.n	f4ec <_svfiprintf_r+0x1b4>
    f49a:	189b      	adds	r3, r3, r2
    f49c:	4393      	bics	r3, r2
    f49e:	3308      	adds	r3, #8
    f4a0:	9305      	str	r3, [sp, #20]
    f4a2:	696b      	ldr	r3, [r5, #20]
    f4a4:	9a03      	ldr	r2, [sp, #12]
    f4a6:	189b      	adds	r3, r3, r2
    f4a8:	616b      	str	r3, [r5, #20]
    f4aa:	e767      	b.n	f37c <_svfiprintf_r+0x44>
    f4ac:	425b      	negs	r3, r3
    f4ae:	60eb      	str	r3, [r5, #12]
    f4b0:	2302      	movs	r3, #2
    f4b2:	430b      	orrs	r3, r1
    f4b4:	602b      	str	r3, [r5, #0]
    f4b6:	e7c0      	b.n	f43a <_svfiprintf_r+0x102>
    f4b8:	434b      	muls	r3, r1
    f4ba:	3401      	adds	r4, #1
    f4bc:	189b      	adds	r3, r3, r2
    f4be:	2001      	movs	r0, #1
    f4c0:	e7a0      	b.n	f404 <_svfiprintf_r+0xcc>
    f4c2:	2301      	movs	r3, #1
    f4c4:	425b      	negs	r3, r3
    f4c6:	e7c7      	b.n	f458 <_svfiprintf_r+0x120>
    f4c8:	2300      	movs	r3, #0
    f4ca:	0014      	movs	r4, r2
    f4cc:	200a      	movs	r0, #10
    f4ce:	001a      	movs	r2, r3
    f4d0:	606b      	str	r3, [r5, #4]
    f4d2:	7821      	ldrb	r1, [r4, #0]
    f4d4:	3930      	subs	r1, #48	; 0x30
    f4d6:	2909      	cmp	r1, #9
    f4d8:	d903      	bls.n	f4e2 <_svfiprintf_r+0x1aa>
    f4da:	2b00      	cmp	r3, #0
    f4dc:	d0bd      	beq.n	f45a <_svfiprintf_r+0x122>
    f4de:	9207      	str	r2, [sp, #28]
    f4e0:	e7bb      	b.n	f45a <_svfiprintf_r+0x122>
    f4e2:	4342      	muls	r2, r0
    f4e4:	3401      	adds	r4, #1
    f4e6:	1852      	adds	r2, r2, r1
    f4e8:	2301      	movs	r3, #1
    f4ea:	e7f2      	b.n	f4d2 <_svfiprintf_r+0x19a>
    f4ec:	3307      	adds	r3, #7
    f4ee:	e7d5      	b.n	f49c <_svfiprintf_r+0x164>
    f4f0:	ab05      	add	r3, sp, #20
    f4f2:	9300      	str	r3, [sp, #0]
    f4f4:	003a      	movs	r2, r7
    f4f6:	4b11      	ldr	r3, [pc, #68]	; (f53c <_svfiprintf_r+0x204>)
    f4f8:	0029      	movs	r1, r5
    f4fa:	9802      	ldr	r0, [sp, #8]
    f4fc:	e000      	b.n	f500 <_svfiprintf_r+0x1c8>
    f4fe:	bf00      	nop
    f500:	9003      	str	r0, [sp, #12]
    f502:	9b03      	ldr	r3, [sp, #12]
    f504:	3301      	adds	r3, #1
    f506:	d1cc      	bne.n	f4a2 <_svfiprintf_r+0x16a>
    f508:	89bb      	ldrh	r3, [r7, #12]
    f50a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    f50c:	065b      	lsls	r3, r3, #25
    f50e:	d400      	bmi.n	f512 <_svfiprintf_r+0x1da>
    f510:	e729      	b.n	f366 <_svfiprintf_r+0x2e>
    f512:	2001      	movs	r0, #1
    f514:	4240      	negs	r0, r0
    f516:	e726      	b.n	f366 <_svfiprintf_r+0x2e>
    f518:	ab05      	add	r3, sp, #20
    f51a:	9300      	str	r3, [sp, #0]
    f51c:	003a      	movs	r2, r7
    f51e:	4b07      	ldr	r3, [pc, #28]	; (f53c <_svfiprintf_r+0x204>)
    f520:	0029      	movs	r1, r5
    f522:	9802      	ldr	r0, [sp, #8]
    f524:	f000 f9be 	bl	f8a4 <_printf_i>
    f528:	e7ea      	b.n	f500 <_svfiprintf_r+0x1c8>
    f52a:	46c0      	nop			; (mov r8, r8)
    f52c:	000115d6 	.word	0x000115d6
    f530:	000115dc 	.word	0x000115dc
    f534:	000115e0 	.word	0x000115e0
    f538:	00000000 	.word	0x00000000
    f53c:	0000f275 	.word	0x0000f275

0000f540 <__sfputc_r>:
    f540:	6893      	ldr	r3, [r2, #8]
    f542:	b510      	push	{r4, lr}
    f544:	3b01      	subs	r3, #1
    f546:	6093      	str	r3, [r2, #8]
    f548:	2b00      	cmp	r3, #0
    f54a:	da05      	bge.n	f558 <__sfputc_r+0x18>
    f54c:	6994      	ldr	r4, [r2, #24]
    f54e:	42a3      	cmp	r3, r4
    f550:	db08      	blt.n	f564 <__sfputc_r+0x24>
    f552:	b2cb      	uxtb	r3, r1
    f554:	2b0a      	cmp	r3, #10
    f556:	d005      	beq.n	f564 <__sfputc_r+0x24>
    f558:	6813      	ldr	r3, [r2, #0]
    f55a:	1c58      	adds	r0, r3, #1
    f55c:	6010      	str	r0, [r2, #0]
    f55e:	7019      	strb	r1, [r3, #0]
    f560:	b2c8      	uxtb	r0, r1
    f562:	bd10      	pop	{r4, pc}
    f564:	f7ff fbb0 	bl	ecc8 <__swbuf_r>
    f568:	e7fb      	b.n	f562 <__sfputc_r+0x22>

0000f56a <__sfputs_r>:
    f56a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f56c:	0006      	movs	r6, r0
    f56e:	000f      	movs	r7, r1
    f570:	0014      	movs	r4, r2
    f572:	18d5      	adds	r5, r2, r3
    f574:	42ac      	cmp	r4, r5
    f576:	d101      	bne.n	f57c <__sfputs_r+0x12>
    f578:	2000      	movs	r0, #0
    f57a:	e007      	b.n	f58c <__sfputs_r+0x22>
    f57c:	7821      	ldrb	r1, [r4, #0]
    f57e:	003a      	movs	r2, r7
    f580:	0030      	movs	r0, r6
    f582:	f7ff ffdd 	bl	f540 <__sfputc_r>
    f586:	3401      	adds	r4, #1
    f588:	1c43      	adds	r3, r0, #1
    f58a:	d1f3      	bne.n	f574 <__sfputs_r+0xa>
    f58c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000f590 <_vfiprintf_r>:
    f590:	b5f0      	push	{r4, r5, r6, r7, lr}
    f592:	b09f      	sub	sp, #124	; 0x7c
    f594:	0006      	movs	r6, r0
    f596:	000f      	movs	r7, r1
    f598:	0014      	movs	r4, r2
    f59a:	9305      	str	r3, [sp, #20]
    f59c:	2800      	cmp	r0, #0
    f59e:	d004      	beq.n	f5aa <_vfiprintf_r+0x1a>
    f5a0:	6983      	ldr	r3, [r0, #24]
    f5a2:	2b00      	cmp	r3, #0
    f5a4:	d101      	bne.n	f5aa <_vfiprintf_r+0x1a>
    f5a6:	f7ff fd53 	bl	f050 <__sinit>
    f5aa:	4b7f      	ldr	r3, [pc, #508]	; (f7a8 <_vfiprintf_r+0x218>)
    f5ac:	429f      	cmp	r7, r3
    f5ae:	d15c      	bne.n	f66a <_vfiprintf_r+0xda>
    f5b0:	6877      	ldr	r7, [r6, #4]
    f5b2:	89bb      	ldrh	r3, [r7, #12]
    f5b4:	071b      	lsls	r3, r3, #28
    f5b6:	d562      	bpl.n	f67e <_vfiprintf_r+0xee>
    f5b8:	693b      	ldr	r3, [r7, #16]
    f5ba:	2b00      	cmp	r3, #0
    f5bc:	d05f      	beq.n	f67e <_vfiprintf_r+0xee>
    f5be:	2300      	movs	r3, #0
    f5c0:	ad06      	add	r5, sp, #24
    f5c2:	616b      	str	r3, [r5, #20]
    f5c4:	3320      	adds	r3, #32
    f5c6:	766b      	strb	r3, [r5, #25]
    f5c8:	3310      	adds	r3, #16
    f5ca:	76ab      	strb	r3, [r5, #26]
    f5cc:	9402      	str	r4, [sp, #8]
    f5ce:	9c02      	ldr	r4, [sp, #8]
    f5d0:	7823      	ldrb	r3, [r4, #0]
    f5d2:	2b00      	cmp	r3, #0
    f5d4:	d15d      	bne.n	f692 <_vfiprintf_r+0x102>
    f5d6:	9b02      	ldr	r3, [sp, #8]
    f5d8:	1ae3      	subs	r3, r4, r3
    f5da:	9304      	str	r3, [sp, #16]
    f5dc:	d00d      	beq.n	f5fa <_vfiprintf_r+0x6a>
    f5de:	9b04      	ldr	r3, [sp, #16]
    f5e0:	9a02      	ldr	r2, [sp, #8]
    f5e2:	0039      	movs	r1, r7
    f5e4:	0030      	movs	r0, r6
    f5e6:	f7ff ffc0 	bl	f56a <__sfputs_r>
    f5ea:	1c43      	adds	r3, r0, #1
    f5ec:	d100      	bne.n	f5f0 <_vfiprintf_r+0x60>
    f5ee:	e0cc      	b.n	f78a <_vfiprintf_r+0x1fa>
    f5f0:	696a      	ldr	r2, [r5, #20]
    f5f2:	9b04      	ldr	r3, [sp, #16]
    f5f4:	4694      	mov	ip, r2
    f5f6:	4463      	add	r3, ip
    f5f8:	616b      	str	r3, [r5, #20]
    f5fa:	7823      	ldrb	r3, [r4, #0]
    f5fc:	2b00      	cmp	r3, #0
    f5fe:	d100      	bne.n	f602 <_vfiprintf_r+0x72>
    f600:	e0c3      	b.n	f78a <_vfiprintf_r+0x1fa>
    f602:	2201      	movs	r2, #1
    f604:	2300      	movs	r3, #0
    f606:	4252      	negs	r2, r2
    f608:	606a      	str	r2, [r5, #4]
    f60a:	a902      	add	r1, sp, #8
    f60c:	3254      	adds	r2, #84	; 0x54
    f60e:	1852      	adds	r2, r2, r1
    f610:	3401      	adds	r4, #1
    f612:	602b      	str	r3, [r5, #0]
    f614:	60eb      	str	r3, [r5, #12]
    f616:	60ab      	str	r3, [r5, #8]
    f618:	7013      	strb	r3, [r2, #0]
    f61a:	65ab      	str	r3, [r5, #88]	; 0x58
    f61c:	7821      	ldrb	r1, [r4, #0]
    f61e:	2205      	movs	r2, #5
    f620:	4862      	ldr	r0, [pc, #392]	; (f7ac <_vfiprintf_r+0x21c>)
    f622:	f000 fb45 	bl	fcb0 <memchr>
    f626:	1c63      	adds	r3, r4, #1
    f628:	469c      	mov	ip, r3
    f62a:	2800      	cmp	r0, #0
    f62c:	d135      	bne.n	f69a <_vfiprintf_r+0x10a>
    f62e:	6829      	ldr	r1, [r5, #0]
    f630:	06cb      	lsls	r3, r1, #27
    f632:	d504      	bpl.n	f63e <_vfiprintf_r+0xae>
    f634:	2353      	movs	r3, #83	; 0x53
    f636:	aa02      	add	r2, sp, #8
    f638:	3020      	adds	r0, #32
    f63a:	189b      	adds	r3, r3, r2
    f63c:	7018      	strb	r0, [r3, #0]
    f63e:	070b      	lsls	r3, r1, #28
    f640:	d504      	bpl.n	f64c <_vfiprintf_r+0xbc>
    f642:	2353      	movs	r3, #83	; 0x53
    f644:	202b      	movs	r0, #43	; 0x2b
    f646:	aa02      	add	r2, sp, #8
    f648:	189b      	adds	r3, r3, r2
    f64a:	7018      	strb	r0, [r3, #0]
    f64c:	7823      	ldrb	r3, [r4, #0]
    f64e:	2b2a      	cmp	r3, #42	; 0x2a
    f650:	d02c      	beq.n	f6ac <_vfiprintf_r+0x11c>
    f652:	2000      	movs	r0, #0
    f654:	210a      	movs	r1, #10
    f656:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f658:	7822      	ldrb	r2, [r4, #0]
    f65a:	3a30      	subs	r2, #48	; 0x30
    f65c:	2a09      	cmp	r2, #9
    f65e:	d800      	bhi.n	f662 <_vfiprintf_r+0xd2>
    f660:	e06b      	b.n	f73a <_vfiprintf_r+0x1aa>
    f662:	2800      	cmp	r0, #0
    f664:	d02a      	beq.n	f6bc <_vfiprintf_r+0x12c>
    f666:	9309      	str	r3, [sp, #36]	; 0x24
    f668:	e028      	b.n	f6bc <_vfiprintf_r+0x12c>
    f66a:	4b51      	ldr	r3, [pc, #324]	; (f7b0 <_vfiprintf_r+0x220>)
    f66c:	429f      	cmp	r7, r3
    f66e:	d101      	bne.n	f674 <_vfiprintf_r+0xe4>
    f670:	68b7      	ldr	r7, [r6, #8]
    f672:	e79e      	b.n	f5b2 <_vfiprintf_r+0x22>
    f674:	4b4f      	ldr	r3, [pc, #316]	; (f7b4 <_vfiprintf_r+0x224>)
    f676:	429f      	cmp	r7, r3
    f678:	d19b      	bne.n	f5b2 <_vfiprintf_r+0x22>
    f67a:	68f7      	ldr	r7, [r6, #12]
    f67c:	e799      	b.n	f5b2 <_vfiprintf_r+0x22>
    f67e:	0039      	movs	r1, r7
    f680:	0030      	movs	r0, r6
    f682:	f7ff fb77 	bl	ed74 <__swsetup_r>
    f686:	2800      	cmp	r0, #0
    f688:	d099      	beq.n	f5be <_vfiprintf_r+0x2e>
    f68a:	2001      	movs	r0, #1
    f68c:	4240      	negs	r0, r0
    f68e:	b01f      	add	sp, #124	; 0x7c
    f690:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f692:	2b25      	cmp	r3, #37	; 0x25
    f694:	d09f      	beq.n	f5d6 <_vfiprintf_r+0x46>
    f696:	3401      	adds	r4, #1
    f698:	e79a      	b.n	f5d0 <_vfiprintf_r+0x40>
    f69a:	4b44      	ldr	r3, [pc, #272]	; (f7ac <_vfiprintf_r+0x21c>)
    f69c:	6829      	ldr	r1, [r5, #0]
    f69e:	1ac0      	subs	r0, r0, r3
    f6a0:	2301      	movs	r3, #1
    f6a2:	4083      	lsls	r3, r0
    f6a4:	430b      	orrs	r3, r1
    f6a6:	602b      	str	r3, [r5, #0]
    f6a8:	4664      	mov	r4, ip
    f6aa:	e7b7      	b.n	f61c <_vfiprintf_r+0x8c>
    f6ac:	9b05      	ldr	r3, [sp, #20]
    f6ae:	1d18      	adds	r0, r3, #4
    f6b0:	681b      	ldr	r3, [r3, #0]
    f6b2:	9005      	str	r0, [sp, #20]
    f6b4:	2b00      	cmp	r3, #0
    f6b6:	db3a      	blt.n	f72e <_vfiprintf_r+0x19e>
    f6b8:	9309      	str	r3, [sp, #36]	; 0x24
    f6ba:	4664      	mov	r4, ip
    f6bc:	7823      	ldrb	r3, [r4, #0]
    f6be:	2b2e      	cmp	r3, #46	; 0x2e
    f6c0:	d10b      	bne.n	f6da <_vfiprintf_r+0x14a>
    f6c2:	7863      	ldrb	r3, [r4, #1]
    f6c4:	1c62      	adds	r2, r4, #1
    f6c6:	2b2a      	cmp	r3, #42	; 0x2a
    f6c8:	d13f      	bne.n	f74a <_vfiprintf_r+0x1ba>
    f6ca:	9b05      	ldr	r3, [sp, #20]
    f6cc:	3402      	adds	r4, #2
    f6ce:	1d1a      	adds	r2, r3, #4
    f6d0:	681b      	ldr	r3, [r3, #0]
    f6d2:	9205      	str	r2, [sp, #20]
    f6d4:	2b00      	cmp	r3, #0
    f6d6:	db35      	blt.n	f744 <_vfiprintf_r+0x1b4>
    f6d8:	9307      	str	r3, [sp, #28]
    f6da:	7821      	ldrb	r1, [r4, #0]
    f6dc:	2203      	movs	r2, #3
    f6de:	4836      	ldr	r0, [pc, #216]	; (f7b8 <_vfiprintf_r+0x228>)
    f6e0:	f000 fae6 	bl	fcb0 <memchr>
    f6e4:	2800      	cmp	r0, #0
    f6e6:	d007      	beq.n	f6f8 <_vfiprintf_r+0x168>
    f6e8:	4b33      	ldr	r3, [pc, #204]	; (f7b8 <_vfiprintf_r+0x228>)
    f6ea:	682a      	ldr	r2, [r5, #0]
    f6ec:	1ac0      	subs	r0, r0, r3
    f6ee:	2340      	movs	r3, #64	; 0x40
    f6f0:	4083      	lsls	r3, r0
    f6f2:	4313      	orrs	r3, r2
    f6f4:	602b      	str	r3, [r5, #0]
    f6f6:	3401      	adds	r4, #1
    f6f8:	7821      	ldrb	r1, [r4, #0]
    f6fa:	1c63      	adds	r3, r4, #1
    f6fc:	2206      	movs	r2, #6
    f6fe:	482f      	ldr	r0, [pc, #188]	; (f7bc <_vfiprintf_r+0x22c>)
    f700:	9302      	str	r3, [sp, #8]
    f702:	7629      	strb	r1, [r5, #24]
    f704:	f000 fad4 	bl	fcb0 <memchr>
    f708:	2800      	cmp	r0, #0
    f70a:	d044      	beq.n	f796 <_vfiprintf_r+0x206>
    f70c:	4b2c      	ldr	r3, [pc, #176]	; (f7c0 <_vfiprintf_r+0x230>)
    f70e:	2b00      	cmp	r3, #0
    f710:	d12f      	bne.n	f772 <_vfiprintf_r+0x1e2>
    f712:	6829      	ldr	r1, [r5, #0]
    f714:	9b05      	ldr	r3, [sp, #20]
    f716:	2207      	movs	r2, #7
    f718:	05c9      	lsls	r1, r1, #23
    f71a:	d528      	bpl.n	f76e <_vfiprintf_r+0x1de>
    f71c:	189b      	adds	r3, r3, r2
    f71e:	4393      	bics	r3, r2
    f720:	3308      	adds	r3, #8
    f722:	9305      	str	r3, [sp, #20]
    f724:	696b      	ldr	r3, [r5, #20]
    f726:	9a03      	ldr	r2, [sp, #12]
    f728:	189b      	adds	r3, r3, r2
    f72a:	616b      	str	r3, [r5, #20]
    f72c:	e74f      	b.n	f5ce <_vfiprintf_r+0x3e>
    f72e:	425b      	negs	r3, r3
    f730:	60eb      	str	r3, [r5, #12]
    f732:	2302      	movs	r3, #2
    f734:	430b      	orrs	r3, r1
    f736:	602b      	str	r3, [r5, #0]
    f738:	e7bf      	b.n	f6ba <_vfiprintf_r+0x12a>
    f73a:	434b      	muls	r3, r1
    f73c:	3401      	adds	r4, #1
    f73e:	189b      	adds	r3, r3, r2
    f740:	2001      	movs	r0, #1
    f742:	e789      	b.n	f658 <_vfiprintf_r+0xc8>
    f744:	2301      	movs	r3, #1
    f746:	425b      	negs	r3, r3
    f748:	e7c6      	b.n	f6d8 <_vfiprintf_r+0x148>
    f74a:	2300      	movs	r3, #0
    f74c:	0014      	movs	r4, r2
    f74e:	200a      	movs	r0, #10
    f750:	001a      	movs	r2, r3
    f752:	606b      	str	r3, [r5, #4]
    f754:	7821      	ldrb	r1, [r4, #0]
    f756:	3930      	subs	r1, #48	; 0x30
    f758:	2909      	cmp	r1, #9
    f75a:	d903      	bls.n	f764 <_vfiprintf_r+0x1d4>
    f75c:	2b00      	cmp	r3, #0
    f75e:	d0bc      	beq.n	f6da <_vfiprintf_r+0x14a>
    f760:	9207      	str	r2, [sp, #28]
    f762:	e7ba      	b.n	f6da <_vfiprintf_r+0x14a>
    f764:	4342      	muls	r2, r0
    f766:	3401      	adds	r4, #1
    f768:	1852      	adds	r2, r2, r1
    f76a:	2301      	movs	r3, #1
    f76c:	e7f2      	b.n	f754 <_vfiprintf_r+0x1c4>
    f76e:	3307      	adds	r3, #7
    f770:	e7d5      	b.n	f71e <_vfiprintf_r+0x18e>
    f772:	ab05      	add	r3, sp, #20
    f774:	9300      	str	r3, [sp, #0]
    f776:	003a      	movs	r2, r7
    f778:	4b12      	ldr	r3, [pc, #72]	; (f7c4 <_vfiprintf_r+0x234>)
    f77a:	0029      	movs	r1, r5
    f77c:	0030      	movs	r0, r6
    f77e:	e000      	b.n	f782 <_vfiprintf_r+0x1f2>
    f780:	bf00      	nop
    f782:	9003      	str	r0, [sp, #12]
    f784:	9b03      	ldr	r3, [sp, #12]
    f786:	3301      	adds	r3, #1
    f788:	d1cc      	bne.n	f724 <_vfiprintf_r+0x194>
    f78a:	89bb      	ldrh	r3, [r7, #12]
    f78c:	065b      	lsls	r3, r3, #25
    f78e:	d500      	bpl.n	f792 <_vfiprintf_r+0x202>
    f790:	e77b      	b.n	f68a <_vfiprintf_r+0xfa>
    f792:	980b      	ldr	r0, [sp, #44]	; 0x2c
    f794:	e77b      	b.n	f68e <_vfiprintf_r+0xfe>
    f796:	ab05      	add	r3, sp, #20
    f798:	9300      	str	r3, [sp, #0]
    f79a:	003a      	movs	r2, r7
    f79c:	4b09      	ldr	r3, [pc, #36]	; (f7c4 <_vfiprintf_r+0x234>)
    f79e:	0029      	movs	r1, r5
    f7a0:	0030      	movs	r0, r6
    f7a2:	f000 f87f 	bl	f8a4 <_printf_i>
    f7a6:	e7ec      	b.n	f782 <_vfiprintf_r+0x1f2>
    f7a8:	0001158c 	.word	0x0001158c
    f7ac:	000115d6 	.word	0x000115d6
    f7b0:	000115ac 	.word	0x000115ac
    f7b4:	0001156c 	.word	0x0001156c
    f7b8:	000115dc 	.word	0x000115dc
    f7bc:	000115e0 	.word	0x000115e0
    f7c0:	00000000 	.word	0x00000000
    f7c4:	0000f56b 	.word	0x0000f56b

0000f7c8 <_printf_common>:
    f7c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f7ca:	0015      	movs	r5, r2
    f7cc:	9301      	str	r3, [sp, #4]
    f7ce:	688a      	ldr	r2, [r1, #8]
    f7d0:	690b      	ldr	r3, [r1, #16]
    f7d2:	9000      	str	r0, [sp, #0]
    f7d4:	000c      	movs	r4, r1
    f7d6:	4293      	cmp	r3, r2
    f7d8:	da00      	bge.n	f7dc <_printf_common+0x14>
    f7da:	0013      	movs	r3, r2
    f7dc:	0022      	movs	r2, r4
    f7de:	602b      	str	r3, [r5, #0]
    f7e0:	3243      	adds	r2, #67	; 0x43
    f7e2:	7812      	ldrb	r2, [r2, #0]
    f7e4:	2a00      	cmp	r2, #0
    f7e6:	d001      	beq.n	f7ec <_printf_common+0x24>
    f7e8:	3301      	adds	r3, #1
    f7ea:	602b      	str	r3, [r5, #0]
    f7ec:	6823      	ldr	r3, [r4, #0]
    f7ee:	069b      	lsls	r3, r3, #26
    f7f0:	d502      	bpl.n	f7f8 <_printf_common+0x30>
    f7f2:	682b      	ldr	r3, [r5, #0]
    f7f4:	3302      	adds	r3, #2
    f7f6:	602b      	str	r3, [r5, #0]
    f7f8:	2706      	movs	r7, #6
    f7fa:	6823      	ldr	r3, [r4, #0]
    f7fc:	401f      	ands	r7, r3
    f7fe:	d027      	beq.n	f850 <_printf_common+0x88>
    f800:	0023      	movs	r3, r4
    f802:	3343      	adds	r3, #67	; 0x43
    f804:	781b      	ldrb	r3, [r3, #0]
    f806:	1e5a      	subs	r2, r3, #1
    f808:	4193      	sbcs	r3, r2
    f80a:	6822      	ldr	r2, [r4, #0]
    f80c:	0692      	lsls	r2, r2, #26
    f80e:	d430      	bmi.n	f872 <_printf_common+0xaa>
    f810:	0022      	movs	r2, r4
    f812:	9901      	ldr	r1, [sp, #4]
    f814:	3243      	adds	r2, #67	; 0x43
    f816:	9800      	ldr	r0, [sp, #0]
    f818:	9e08      	ldr	r6, [sp, #32]
    f81a:	47b0      	blx	r6
    f81c:	1c43      	adds	r3, r0, #1
    f81e:	d025      	beq.n	f86c <_printf_common+0xa4>
    f820:	2306      	movs	r3, #6
    f822:	6820      	ldr	r0, [r4, #0]
    f824:	682a      	ldr	r2, [r5, #0]
    f826:	68e1      	ldr	r1, [r4, #12]
    f828:	4003      	ands	r3, r0
    f82a:	2500      	movs	r5, #0
    f82c:	2b04      	cmp	r3, #4
    f82e:	d103      	bne.n	f838 <_printf_common+0x70>
    f830:	1a8d      	subs	r5, r1, r2
    f832:	43eb      	mvns	r3, r5
    f834:	17db      	asrs	r3, r3, #31
    f836:	401d      	ands	r5, r3
    f838:	68a3      	ldr	r3, [r4, #8]
    f83a:	6922      	ldr	r2, [r4, #16]
    f83c:	4293      	cmp	r3, r2
    f83e:	dd01      	ble.n	f844 <_printf_common+0x7c>
    f840:	1a9b      	subs	r3, r3, r2
    f842:	18ed      	adds	r5, r5, r3
    f844:	2700      	movs	r7, #0
    f846:	42bd      	cmp	r5, r7
    f848:	d120      	bne.n	f88c <_printf_common+0xc4>
    f84a:	2000      	movs	r0, #0
    f84c:	e010      	b.n	f870 <_printf_common+0xa8>
    f84e:	3701      	adds	r7, #1
    f850:	68e3      	ldr	r3, [r4, #12]
    f852:	682a      	ldr	r2, [r5, #0]
    f854:	1a9b      	subs	r3, r3, r2
    f856:	429f      	cmp	r7, r3
    f858:	dad2      	bge.n	f800 <_printf_common+0x38>
    f85a:	0022      	movs	r2, r4
    f85c:	2301      	movs	r3, #1
    f85e:	3219      	adds	r2, #25
    f860:	9901      	ldr	r1, [sp, #4]
    f862:	9800      	ldr	r0, [sp, #0]
    f864:	9e08      	ldr	r6, [sp, #32]
    f866:	47b0      	blx	r6
    f868:	1c43      	adds	r3, r0, #1
    f86a:	d1f0      	bne.n	f84e <_printf_common+0x86>
    f86c:	2001      	movs	r0, #1
    f86e:	4240      	negs	r0, r0
    f870:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    f872:	2030      	movs	r0, #48	; 0x30
    f874:	18e1      	adds	r1, r4, r3
    f876:	3143      	adds	r1, #67	; 0x43
    f878:	7008      	strb	r0, [r1, #0]
    f87a:	0021      	movs	r1, r4
    f87c:	1c5a      	adds	r2, r3, #1
    f87e:	3145      	adds	r1, #69	; 0x45
    f880:	7809      	ldrb	r1, [r1, #0]
    f882:	18a2      	adds	r2, r4, r2
    f884:	3243      	adds	r2, #67	; 0x43
    f886:	3302      	adds	r3, #2
    f888:	7011      	strb	r1, [r2, #0]
    f88a:	e7c1      	b.n	f810 <_printf_common+0x48>
    f88c:	0022      	movs	r2, r4
    f88e:	2301      	movs	r3, #1
    f890:	321a      	adds	r2, #26
    f892:	9901      	ldr	r1, [sp, #4]
    f894:	9800      	ldr	r0, [sp, #0]
    f896:	9e08      	ldr	r6, [sp, #32]
    f898:	47b0      	blx	r6
    f89a:	1c43      	adds	r3, r0, #1
    f89c:	d0e6      	beq.n	f86c <_printf_common+0xa4>
    f89e:	3701      	adds	r7, #1
    f8a0:	e7d1      	b.n	f846 <_printf_common+0x7e>
	...

0000f8a4 <_printf_i>:
    f8a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    f8a6:	b08b      	sub	sp, #44	; 0x2c
    f8a8:	9206      	str	r2, [sp, #24]
    f8aa:	000a      	movs	r2, r1
    f8ac:	3243      	adds	r2, #67	; 0x43
    f8ae:	9307      	str	r3, [sp, #28]
    f8b0:	9005      	str	r0, [sp, #20]
    f8b2:	9204      	str	r2, [sp, #16]
    f8b4:	7e0a      	ldrb	r2, [r1, #24]
    f8b6:	000c      	movs	r4, r1
    f8b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    f8ba:	2a6e      	cmp	r2, #110	; 0x6e
    f8bc:	d100      	bne.n	f8c0 <_printf_i+0x1c>
    f8be:	e08f      	b.n	f9e0 <_printf_i+0x13c>
    f8c0:	d817      	bhi.n	f8f2 <_printf_i+0x4e>
    f8c2:	2a63      	cmp	r2, #99	; 0x63
    f8c4:	d02c      	beq.n	f920 <_printf_i+0x7c>
    f8c6:	d808      	bhi.n	f8da <_printf_i+0x36>
    f8c8:	2a00      	cmp	r2, #0
    f8ca:	d100      	bne.n	f8ce <_printf_i+0x2a>
    f8cc:	e099      	b.n	fa02 <_printf_i+0x15e>
    f8ce:	2a58      	cmp	r2, #88	; 0x58
    f8d0:	d054      	beq.n	f97c <_printf_i+0xd8>
    f8d2:	0026      	movs	r6, r4
    f8d4:	3642      	adds	r6, #66	; 0x42
    f8d6:	7032      	strb	r2, [r6, #0]
    f8d8:	e029      	b.n	f92e <_printf_i+0x8a>
    f8da:	2a64      	cmp	r2, #100	; 0x64
    f8dc:	d001      	beq.n	f8e2 <_printf_i+0x3e>
    f8de:	2a69      	cmp	r2, #105	; 0x69
    f8e0:	d1f7      	bne.n	f8d2 <_printf_i+0x2e>
    f8e2:	6821      	ldr	r1, [r4, #0]
    f8e4:	681a      	ldr	r2, [r3, #0]
    f8e6:	0608      	lsls	r0, r1, #24
    f8e8:	d523      	bpl.n	f932 <_printf_i+0x8e>
    f8ea:	1d11      	adds	r1, r2, #4
    f8ec:	6019      	str	r1, [r3, #0]
    f8ee:	6815      	ldr	r5, [r2, #0]
    f8f0:	e025      	b.n	f93e <_printf_i+0x9a>
    f8f2:	2a73      	cmp	r2, #115	; 0x73
    f8f4:	d100      	bne.n	f8f8 <_printf_i+0x54>
    f8f6:	e088      	b.n	fa0a <_printf_i+0x166>
    f8f8:	d808      	bhi.n	f90c <_printf_i+0x68>
    f8fa:	2a6f      	cmp	r2, #111	; 0x6f
    f8fc:	d029      	beq.n	f952 <_printf_i+0xae>
    f8fe:	2a70      	cmp	r2, #112	; 0x70
    f900:	d1e7      	bne.n	f8d2 <_printf_i+0x2e>
    f902:	2220      	movs	r2, #32
    f904:	6809      	ldr	r1, [r1, #0]
    f906:	430a      	orrs	r2, r1
    f908:	6022      	str	r2, [r4, #0]
    f90a:	e003      	b.n	f914 <_printf_i+0x70>
    f90c:	2a75      	cmp	r2, #117	; 0x75
    f90e:	d020      	beq.n	f952 <_printf_i+0xae>
    f910:	2a78      	cmp	r2, #120	; 0x78
    f912:	d1de      	bne.n	f8d2 <_printf_i+0x2e>
    f914:	0022      	movs	r2, r4
    f916:	2178      	movs	r1, #120	; 0x78
    f918:	3245      	adds	r2, #69	; 0x45
    f91a:	7011      	strb	r1, [r2, #0]
    f91c:	4a6c      	ldr	r2, [pc, #432]	; (fad0 <_printf_i+0x22c>)
    f91e:	e030      	b.n	f982 <_printf_i+0xde>
    f920:	000e      	movs	r6, r1
    f922:	681a      	ldr	r2, [r3, #0]
    f924:	3642      	adds	r6, #66	; 0x42
    f926:	1d11      	adds	r1, r2, #4
    f928:	6019      	str	r1, [r3, #0]
    f92a:	6813      	ldr	r3, [r2, #0]
    f92c:	7033      	strb	r3, [r6, #0]
    f92e:	2301      	movs	r3, #1
    f930:	e079      	b.n	fa26 <_printf_i+0x182>
    f932:	0649      	lsls	r1, r1, #25
    f934:	d5d9      	bpl.n	f8ea <_printf_i+0x46>
    f936:	1d11      	adds	r1, r2, #4
    f938:	6019      	str	r1, [r3, #0]
    f93a:	2300      	movs	r3, #0
    f93c:	5ed5      	ldrsh	r5, [r2, r3]
    f93e:	2d00      	cmp	r5, #0
    f940:	da03      	bge.n	f94a <_printf_i+0xa6>
    f942:	232d      	movs	r3, #45	; 0x2d
    f944:	9a04      	ldr	r2, [sp, #16]
    f946:	426d      	negs	r5, r5
    f948:	7013      	strb	r3, [r2, #0]
    f94a:	4b62      	ldr	r3, [pc, #392]	; (fad4 <_printf_i+0x230>)
    f94c:	270a      	movs	r7, #10
    f94e:	9303      	str	r3, [sp, #12]
    f950:	e02f      	b.n	f9b2 <_printf_i+0x10e>
    f952:	6820      	ldr	r0, [r4, #0]
    f954:	6819      	ldr	r1, [r3, #0]
    f956:	0605      	lsls	r5, r0, #24
    f958:	d503      	bpl.n	f962 <_printf_i+0xbe>
    f95a:	1d08      	adds	r0, r1, #4
    f95c:	6018      	str	r0, [r3, #0]
    f95e:	680d      	ldr	r5, [r1, #0]
    f960:	e005      	b.n	f96e <_printf_i+0xca>
    f962:	0640      	lsls	r0, r0, #25
    f964:	d5f9      	bpl.n	f95a <_printf_i+0xb6>
    f966:	680d      	ldr	r5, [r1, #0]
    f968:	1d08      	adds	r0, r1, #4
    f96a:	6018      	str	r0, [r3, #0]
    f96c:	b2ad      	uxth	r5, r5
    f96e:	4b59      	ldr	r3, [pc, #356]	; (fad4 <_printf_i+0x230>)
    f970:	2708      	movs	r7, #8
    f972:	9303      	str	r3, [sp, #12]
    f974:	2a6f      	cmp	r2, #111	; 0x6f
    f976:	d018      	beq.n	f9aa <_printf_i+0x106>
    f978:	270a      	movs	r7, #10
    f97a:	e016      	b.n	f9aa <_printf_i+0x106>
    f97c:	3145      	adds	r1, #69	; 0x45
    f97e:	700a      	strb	r2, [r1, #0]
    f980:	4a54      	ldr	r2, [pc, #336]	; (fad4 <_printf_i+0x230>)
    f982:	9203      	str	r2, [sp, #12]
    f984:	681a      	ldr	r2, [r3, #0]
    f986:	6821      	ldr	r1, [r4, #0]
    f988:	1d10      	adds	r0, r2, #4
    f98a:	6018      	str	r0, [r3, #0]
    f98c:	6815      	ldr	r5, [r2, #0]
    f98e:	0608      	lsls	r0, r1, #24
    f990:	d522      	bpl.n	f9d8 <_printf_i+0x134>
    f992:	07cb      	lsls	r3, r1, #31
    f994:	d502      	bpl.n	f99c <_printf_i+0xf8>
    f996:	2320      	movs	r3, #32
    f998:	4319      	orrs	r1, r3
    f99a:	6021      	str	r1, [r4, #0]
    f99c:	2710      	movs	r7, #16
    f99e:	2d00      	cmp	r5, #0
    f9a0:	d103      	bne.n	f9aa <_printf_i+0x106>
    f9a2:	2320      	movs	r3, #32
    f9a4:	6822      	ldr	r2, [r4, #0]
    f9a6:	439a      	bics	r2, r3
    f9a8:	6022      	str	r2, [r4, #0]
    f9aa:	0023      	movs	r3, r4
    f9ac:	2200      	movs	r2, #0
    f9ae:	3343      	adds	r3, #67	; 0x43
    f9b0:	701a      	strb	r2, [r3, #0]
    f9b2:	6863      	ldr	r3, [r4, #4]
    f9b4:	60a3      	str	r3, [r4, #8]
    f9b6:	2b00      	cmp	r3, #0
    f9b8:	db5c      	blt.n	fa74 <_printf_i+0x1d0>
    f9ba:	2204      	movs	r2, #4
    f9bc:	6821      	ldr	r1, [r4, #0]
    f9be:	4391      	bics	r1, r2
    f9c0:	6021      	str	r1, [r4, #0]
    f9c2:	2d00      	cmp	r5, #0
    f9c4:	d158      	bne.n	fa78 <_printf_i+0x1d4>
    f9c6:	9e04      	ldr	r6, [sp, #16]
    f9c8:	2b00      	cmp	r3, #0
    f9ca:	d064      	beq.n	fa96 <_printf_i+0x1f2>
    f9cc:	0026      	movs	r6, r4
    f9ce:	9b03      	ldr	r3, [sp, #12]
    f9d0:	3642      	adds	r6, #66	; 0x42
    f9d2:	781b      	ldrb	r3, [r3, #0]
    f9d4:	7033      	strb	r3, [r6, #0]
    f9d6:	e05e      	b.n	fa96 <_printf_i+0x1f2>
    f9d8:	0648      	lsls	r0, r1, #25
    f9da:	d5da      	bpl.n	f992 <_printf_i+0xee>
    f9dc:	b2ad      	uxth	r5, r5
    f9de:	e7d8      	b.n	f992 <_printf_i+0xee>
    f9e0:	6809      	ldr	r1, [r1, #0]
    f9e2:	681a      	ldr	r2, [r3, #0]
    f9e4:	0608      	lsls	r0, r1, #24
    f9e6:	d505      	bpl.n	f9f4 <_printf_i+0x150>
    f9e8:	1d11      	adds	r1, r2, #4
    f9ea:	6019      	str	r1, [r3, #0]
    f9ec:	6813      	ldr	r3, [r2, #0]
    f9ee:	6962      	ldr	r2, [r4, #20]
    f9f0:	601a      	str	r2, [r3, #0]
    f9f2:	e006      	b.n	fa02 <_printf_i+0x15e>
    f9f4:	0649      	lsls	r1, r1, #25
    f9f6:	d5f7      	bpl.n	f9e8 <_printf_i+0x144>
    f9f8:	1d11      	adds	r1, r2, #4
    f9fa:	6019      	str	r1, [r3, #0]
    f9fc:	6813      	ldr	r3, [r2, #0]
    f9fe:	8aa2      	ldrh	r2, [r4, #20]
    fa00:	801a      	strh	r2, [r3, #0]
    fa02:	2300      	movs	r3, #0
    fa04:	9e04      	ldr	r6, [sp, #16]
    fa06:	6123      	str	r3, [r4, #16]
    fa08:	e054      	b.n	fab4 <_printf_i+0x210>
    fa0a:	681a      	ldr	r2, [r3, #0]
    fa0c:	1d11      	adds	r1, r2, #4
    fa0e:	6019      	str	r1, [r3, #0]
    fa10:	6816      	ldr	r6, [r2, #0]
    fa12:	2100      	movs	r1, #0
    fa14:	6862      	ldr	r2, [r4, #4]
    fa16:	0030      	movs	r0, r6
    fa18:	f000 f94a 	bl	fcb0 <memchr>
    fa1c:	2800      	cmp	r0, #0
    fa1e:	d001      	beq.n	fa24 <_printf_i+0x180>
    fa20:	1b80      	subs	r0, r0, r6
    fa22:	6060      	str	r0, [r4, #4]
    fa24:	6863      	ldr	r3, [r4, #4]
    fa26:	6123      	str	r3, [r4, #16]
    fa28:	2300      	movs	r3, #0
    fa2a:	9a04      	ldr	r2, [sp, #16]
    fa2c:	7013      	strb	r3, [r2, #0]
    fa2e:	e041      	b.n	fab4 <_printf_i+0x210>
    fa30:	6923      	ldr	r3, [r4, #16]
    fa32:	0032      	movs	r2, r6
    fa34:	9906      	ldr	r1, [sp, #24]
    fa36:	9805      	ldr	r0, [sp, #20]
    fa38:	9d07      	ldr	r5, [sp, #28]
    fa3a:	47a8      	blx	r5
    fa3c:	1c43      	adds	r3, r0, #1
    fa3e:	d043      	beq.n	fac8 <_printf_i+0x224>
    fa40:	6823      	ldr	r3, [r4, #0]
    fa42:	2500      	movs	r5, #0
    fa44:	079b      	lsls	r3, r3, #30
    fa46:	d40f      	bmi.n	fa68 <_printf_i+0x1c4>
    fa48:	9b09      	ldr	r3, [sp, #36]	; 0x24
    fa4a:	68e0      	ldr	r0, [r4, #12]
    fa4c:	4298      	cmp	r0, r3
    fa4e:	da3d      	bge.n	facc <_printf_i+0x228>
    fa50:	0018      	movs	r0, r3
    fa52:	e03b      	b.n	facc <_printf_i+0x228>
    fa54:	0022      	movs	r2, r4
    fa56:	2301      	movs	r3, #1
    fa58:	3219      	adds	r2, #25
    fa5a:	9906      	ldr	r1, [sp, #24]
    fa5c:	9805      	ldr	r0, [sp, #20]
    fa5e:	9e07      	ldr	r6, [sp, #28]
    fa60:	47b0      	blx	r6
    fa62:	1c43      	adds	r3, r0, #1
    fa64:	d030      	beq.n	fac8 <_printf_i+0x224>
    fa66:	3501      	adds	r5, #1
    fa68:	68e3      	ldr	r3, [r4, #12]
    fa6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fa6c:	1a9b      	subs	r3, r3, r2
    fa6e:	429d      	cmp	r5, r3
    fa70:	dbf0      	blt.n	fa54 <_printf_i+0x1b0>
    fa72:	e7e9      	b.n	fa48 <_printf_i+0x1a4>
    fa74:	2d00      	cmp	r5, #0
    fa76:	d0a9      	beq.n	f9cc <_printf_i+0x128>
    fa78:	9e04      	ldr	r6, [sp, #16]
    fa7a:	0028      	movs	r0, r5
    fa7c:	0039      	movs	r1, r7
    fa7e:	f7fe fc83 	bl	e388 <__aeabi_uidivmod>
    fa82:	9b03      	ldr	r3, [sp, #12]
    fa84:	3e01      	subs	r6, #1
    fa86:	5c5b      	ldrb	r3, [r3, r1]
    fa88:	0028      	movs	r0, r5
    fa8a:	7033      	strb	r3, [r6, #0]
    fa8c:	0039      	movs	r1, r7
    fa8e:	f7fe fbf5 	bl	e27c <__udivsi3>
    fa92:	1e05      	subs	r5, r0, #0
    fa94:	d1f1      	bne.n	fa7a <_printf_i+0x1d6>
    fa96:	2f08      	cmp	r7, #8
    fa98:	d109      	bne.n	faae <_printf_i+0x20a>
    fa9a:	6823      	ldr	r3, [r4, #0]
    fa9c:	07db      	lsls	r3, r3, #31
    fa9e:	d506      	bpl.n	faae <_printf_i+0x20a>
    faa0:	6863      	ldr	r3, [r4, #4]
    faa2:	6922      	ldr	r2, [r4, #16]
    faa4:	4293      	cmp	r3, r2
    faa6:	dc02      	bgt.n	faae <_printf_i+0x20a>
    faa8:	2330      	movs	r3, #48	; 0x30
    faaa:	3e01      	subs	r6, #1
    faac:	7033      	strb	r3, [r6, #0]
    faae:	9b04      	ldr	r3, [sp, #16]
    fab0:	1b9b      	subs	r3, r3, r6
    fab2:	6123      	str	r3, [r4, #16]
    fab4:	9b07      	ldr	r3, [sp, #28]
    fab6:	aa09      	add	r2, sp, #36	; 0x24
    fab8:	9300      	str	r3, [sp, #0]
    faba:	0021      	movs	r1, r4
    fabc:	9b06      	ldr	r3, [sp, #24]
    fabe:	9805      	ldr	r0, [sp, #20]
    fac0:	f7ff fe82 	bl	f7c8 <_printf_common>
    fac4:	1c43      	adds	r3, r0, #1
    fac6:	d1b3      	bne.n	fa30 <_printf_i+0x18c>
    fac8:	2001      	movs	r0, #1
    faca:	4240      	negs	r0, r0
    facc:	b00b      	add	sp, #44	; 0x2c
    face:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fad0:	000115f8 	.word	0x000115f8
    fad4:	000115e7 	.word	0x000115e7

0000fad8 <_putc_r>:
    fad8:	b570      	push	{r4, r5, r6, lr}
    fada:	0006      	movs	r6, r0
    fadc:	000d      	movs	r5, r1
    fade:	0014      	movs	r4, r2
    fae0:	2800      	cmp	r0, #0
    fae2:	d004      	beq.n	faee <_putc_r+0x16>
    fae4:	6983      	ldr	r3, [r0, #24]
    fae6:	2b00      	cmp	r3, #0
    fae8:	d101      	bne.n	faee <_putc_r+0x16>
    faea:	f7ff fab1 	bl	f050 <__sinit>
    faee:	4b12      	ldr	r3, [pc, #72]	; (fb38 <_putc_r+0x60>)
    faf0:	429c      	cmp	r4, r3
    faf2:	d111      	bne.n	fb18 <_putc_r+0x40>
    faf4:	6874      	ldr	r4, [r6, #4]
    faf6:	68a3      	ldr	r3, [r4, #8]
    faf8:	3b01      	subs	r3, #1
    fafa:	60a3      	str	r3, [r4, #8]
    fafc:	2b00      	cmp	r3, #0
    fafe:	da05      	bge.n	fb0c <_putc_r+0x34>
    fb00:	69a2      	ldr	r2, [r4, #24]
    fb02:	4293      	cmp	r3, r2
    fb04:	db12      	blt.n	fb2c <_putc_r+0x54>
    fb06:	b2eb      	uxtb	r3, r5
    fb08:	2b0a      	cmp	r3, #10
    fb0a:	d00f      	beq.n	fb2c <_putc_r+0x54>
    fb0c:	6823      	ldr	r3, [r4, #0]
    fb0e:	b2e8      	uxtb	r0, r5
    fb10:	1c5a      	adds	r2, r3, #1
    fb12:	6022      	str	r2, [r4, #0]
    fb14:	701d      	strb	r5, [r3, #0]
    fb16:	bd70      	pop	{r4, r5, r6, pc}
    fb18:	4b08      	ldr	r3, [pc, #32]	; (fb3c <_putc_r+0x64>)
    fb1a:	429c      	cmp	r4, r3
    fb1c:	d101      	bne.n	fb22 <_putc_r+0x4a>
    fb1e:	68b4      	ldr	r4, [r6, #8]
    fb20:	e7e9      	b.n	faf6 <_putc_r+0x1e>
    fb22:	4b07      	ldr	r3, [pc, #28]	; (fb40 <_putc_r+0x68>)
    fb24:	429c      	cmp	r4, r3
    fb26:	d1e6      	bne.n	faf6 <_putc_r+0x1e>
    fb28:	68f4      	ldr	r4, [r6, #12]
    fb2a:	e7e4      	b.n	faf6 <_putc_r+0x1e>
    fb2c:	0022      	movs	r2, r4
    fb2e:	0029      	movs	r1, r5
    fb30:	0030      	movs	r0, r6
    fb32:	f7ff f8c9 	bl	ecc8 <__swbuf_r>
    fb36:	e7ee      	b.n	fb16 <_putc_r+0x3e>
    fb38:	0001158c 	.word	0x0001158c
    fb3c:	000115ac 	.word	0x000115ac
    fb40:	0001156c 	.word	0x0001156c

0000fb44 <__sread>:
    fb44:	b570      	push	{r4, r5, r6, lr}
    fb46:	000c      	movs	r4, r1
    fb48:	250e      	movs	r5, #14
    fb4a:	5f49      	ldrsh	r1, [r1, r5]
    fb4c:	f000 f8e2 	bl	fd14 <_read_r>
    fb50:	2800      	cmp	r0, #0
    fb52:	db03      	blt.n	fb5c <__sread+0x18>
    fb54:	6d63      	ldr	r3, [r4, #84]	; 0x54
    fb56:	181b      	adds	r3, r3, r0
    fb58:	6563      	str	r3, [r4, #84]	; 0x54
    fb5a:	bd70      	pop	{r4, r5, r6, pc}
    fb5c:	89a3      	ldrh	r3, [r4, #12]
    fb5e:	4a02      	ldr	r2, [pc, #8]	; (fb68 <__sread+0x24>)
    fb60:	4013      	ands	r3, r2
    fb62:	81a3      	strh	r3, [r4, #12]
    fb64:	e7f9      	b.n	fb5a <__sread+0x16>
    fb66:	46c0      	nop			; (mov r8, r8)
    fb68:	ffffefff 	.word	0xffffefff

0000fb6c <__swrite>:
    fb6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fb6e:	001f      	movs	r7, r3
    fb70:	898b      	ldrh	r3, [r1, #12]
    fb72:	0005      	movs	r5, r0
    fb74:	000c      	movs	r4, r1
    fb76:	0016      	movs	r6, r2
    fb78:	05db      	lsls	r3, r3, #23
    fb7a:	d505      	bpl.n	fb88 <__swrite+0x1c>
    fb7c:	230e      	movs	r3, #14
    fb7e:	5ec9      	ldrsh	r1, [r1, r3]
    fb80:	2200      	movs	r2, #0
    fb82:	2302      	movs	r3, #2
    fb84:	f000 f880 	bl	fc88 <_lseek_r>
    fb88:	89a3      	ldrh	r3, [r4, #12]
    fb8a:	4a05      	ldr	r2, [pc, #20]	; (fba0 <__swrite+0x34>)
    fb8c:	0028      	movs	r0, r5
    fb8e:	4013      	ands	r3, r2
    fb90:	81a3      	strh	r3, [r4, #12]
    fb92:	0032      	movs	r2, r6
    fb94:	230e      	movs	r3, #14
    fb96:	5ee1      	ldrsh	r1, [r4, r3]
    fb98:	003b      	movs	r3, r7
    fb9a:	f000 f82b 	bl	fbf4 <_write_r>
    fb9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fba0:	ffffefff 	.word	0xffffefff

0000fba4 <__sseek>:
    fba4:	b570      	push	{r4, r5, r6, lr}
    fba6:	000c      	movs	r4, r1
    fba8:	250e      	movs	r5, #14
    fbaa:	5f49      	ldrsh	r1, [r1, r5]
    fbac:	f000 f86c 	bl	fc88 <_lseek_r>
    fbb0:	89a3      	ldrh	r3, [r4, #12]
    fbb2:	1c42      	adds	r2, r0, #1
    fbb4:	d103      	bne.n	fbbe <__sseek+0x1a>
    fbb6:	4a05      	ldr	r2, [pc, #20]	; (fbcc <__sseek+0x28>)
    fbb8:	4013      	ands	r3, r2
    fbba:	81a3      	strh	r3, [r4, #12]
    fbbc:	bd70      	pop	{r4, r5, r6, pc}
    fbbe:	2280      	movs	r2, #128	; 0x80
    fbc0:	0152      	lsls	r2, r2, #5
    fbc2:	4313      	orrs	r3, r2
    fbc4:	81a3      	strh	r3, [r4, #12]
    fbc6:	6560      	str	r0, [r4, #84]	; 0x54
    fbc8:	e7f8      	b.n	fbbc <__sseek+0x18>
    fbca:	46c0      	nop			; (mov r8, r8)
    fbcc:	ffffefff 	.word	0xffffefff

0000fbd0 <__sclose>:
    fbd0:	b510      	push	{r4, lr}
    fbd2:	230e      	movs	r3, #14
    fbd4:	5ec9      	ldrsh	r1, [r1, r3]
    fbd6:	f000 f821 	bl	fc1c <_close_r>
    fbda:	bd10      	pop	{r4, pc}

0000fbdc <__ascii_wctomb>:
    fbdc:	1e0b      	subs	r3, r1, #0
    fbde:	d004      	beq.n	fbea <__ascii_wctomb+0xe>
    fbe0:	2aff      	cmp	r2, #255	; 0xff
    fbe2:	d904      	bls.n	fbee <__ascii_wctomb+0x12>
    fbe4:	238a      	movs	r3, #138	; 0x8a
    fbe6:	6003      	str	r3, [r0, #0]
    fbe8:	3b8b      	subs	r3, #139	; 0x8b
    fbea:	0018      	movs	r0, r3
    fbec:	4770      	bx	lr
    fbee:	700a      	strb	r2, [r1, #0]
    fbf0:	2301      	movs	r3, #1
    fbf2:	e7fa      	b.n	fbea <__ascii_wctomb+0xe>

0000fbf4 <_write_r>:
    fbf4:	b570      	push	{r4, r5, r6, lr}
    fbf6:	0005      	movs	r5, r0
    fbf8:	0008      	movs	r0, r1
    fbfa:	0011      	movs	r1, r2
    fbfc:	2200      	movs	r2, #0
    fbfe:	4c06      	ldr	r4, [pc, #24]	; (fc18 <_write_r+0x24>)
    fc00:	6022      	str	r2, [r4, #0]
    fc02:	001a      	movs	r2, r3
    fc04:	f7fd faf4 	bl	d1f0 <_write>
    fc08:	1c43      	adds	r3, r0, #1
    fc0a:	d103      	bne.n	fc14 <_write_r+0x20>
    fc0c:	6823      	ldr	r3, [r4, #0]
    fc0e:	2b00      	cmp	r3, #0
    fc10:	d000      	beq.n	fc14 <_write_r+0x20>
    fc12:	602b      	str	r3, [r5, #0]
    fc14:	bd70      	pop	{r4, r5, r6, pc}
    fc16:	46c0      	nop			; (mov r8, r8)
    fc18:	20000efc 	.word	0x20000efc

0000fc1c <_close_r>:
    fc1c:	2300      	movs	r3, #0
    fc1e:	b570      	push	{r4, r5, r6, lr}
    fc20:	4c06      	ldr	r4, [pc, #24]	; (fc3c <_close_r+0x20>)
    fc22:	0005      	movs	r5, r0
    fc24:	0008      	movs	r0, r1
    fc26:	6023      	str	r3, [r4, #0]
    fc28:	f7f8 ffe4 	bl	8bf4 <_close>
    fc2c:	1c43      	adds	r3, r0, #1
    fc2e:	d103      	bne.n	fc38 <_close_r+0x1c>
    fc30:	6823      	ldr	r3, [r4, #0]
    fc32:	2b00      	cmp	r3, #0
    fc34:	d000      	beq.n	fc38 <_close_r+0x1c>
    fc36:	602b      	str	r3, [r5, #0]
    fc38:	bd70      	pop	{r4, r5, r6, pc}
    fc3a:	46c0      	nop			; (mov r8, r8)
    fc3c:	20000efc 	.word	0x20000efc

0000fc40 <_fstat_r>:
    fc40:	2300      	movs	r3, #0
    fc42:	b570      	push	{r4, r5, r6, lr}
    fc44:	4c06      	ldr	r4, [pc, #24]	; (fc60 <_fstat_r+0x20>)
    fc46:	0005      	movs	r5, r0
    fc48:	0008      	movs	r0, r1
    fc4a:	0011      	movs	r1, r2
    fc4c:	6023      	str	r3, [r4, #0]
    fc4e:	f7f8 ffdb 	bl	8c08 <_fstat>
    fc52:	1c43      	adds	r3, r0, #1
    fc54:	d103      	bne.n	fc5e <_fstat_r+0x1e>
    fc56:	6823      	ldr	r3, [r4, #0]
    fc58:	2b00      	cmp	r3, #0
    fc5a:	d000      	beq.n	fc5e <_fstat_r+0x1e>
    fc5c:	602b      	str	r3, [r5, #0]
    fc5e:	bd70      	pop	{r4, r5, r6, pc}
    fc60:	20000efc 	.word	0x20000efc

0000fc64 <_isatty_r>:
    fc64:	2300      	movs	r3, #0
    fc66:	b570      	push	{r4, r5, r6, lr}
    fc68:	4c06      	ldr	r4, [pc, #24]	; (fc84 <_isatty_r+0x20>)
    fc6a:	0005      	movs	r5, r0
    fc6c:	0008      	movs	r0, r1
    fc6e:	6023      	str	r3, [r4, #0]
    fc70:	f7f8 ffd8 	bl	8c24 <_isatty>
    fc74:	1c43      	adds	r3, r0, #1
    fc76:	d103      	bne.n	fc80 <_isatty_r+0x1c>
    fc78:	6823      	ldr	r3, [r4, #0]
    fc7a:	2b00      	cmp	r3, #0
    fc7c:	d000      	beq.n	fc80 <_isatty_r+0x1c>
    fc7e:	602b      	str	r3, [r5, #0]
    fc80:	bd70      	pop	{r4, r5, r6, pc}
    fc82:	46c0      	nop			; (mov r8, r8)
    fc84:	20000efc 	.word	0x20000efc

0000fc88 <_lseek_r>:
    fc88:	b570      	push	{r4, r5, r6, lr}
    fc8a:	0005      	movs	r5, r0
    fc8c:	0008      	movs	r0, r1
    fc8e:	0011      	movs	r1, r2
    fc90:	2200      	movs	r2, #0
    fc92:	4c06      	ldr	r4, [pc, #24]	; (fcac <_lseek_r+0x24>)
    fc94:	6022      	str	r2, [r4, #0]
    fc96:	001a      	movs	r2, r3
    fc98:	f7f8 ffcd 	bl	8c36 <_lseek>
    fc9c:	1c43      	adds	r3, r0, #1
    fc9e:	d103      	bne.n	fca8 <_lseek_r+0x20>
    fca0:	6823      	ldr	r3, [r4, #0]
    fca2:	2b00      	cmp	r3, #0
    fca4:	d000      	beq.n	fca8 <_lseek_r+0x20>
    fca6:	602b      	str	r3, [r5, #0]
    fca8:	bd70      	pop	{r4, r5, r6, pc}
    fcaa:	46c0      	nop			; (mov r8, r8)
    fcac:	20000efc 	.word	0x20000efc

0000fcb0 <memchr>:
    fcb0:	b2c9      	uxtb	r1, r1
    fcb2:	1882      	adds	r2, r0, r2
    fcb4:	4290      	cmp	r0, r2
    fcb6:	d101      	bne.n	fcbc <memchr+0xc>
    fcb8:	2000      	movs	r0, #0
    fcba:	4770      	bx	lr
    fcbc:	7803      	ldrb	r3, [r0, #0]
    fcbe:	428b      	cmp	r3, r1
    fcc0:	d0fb      	beq.n	fcba <memchr+0xa>
    fcc2:	3001      	adds	r0, #1
    fcc4:	e7f6      	b.n	fcb4 <memchr+0x4>

0000fcc6 <_realloc_r>:
    fcc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fcc8:	0007      	movs	r7, r0
    fcca:	000d      	movs	r5, r1
    fccc:	0016      	movs	r6, r2
    fcce:	2900      	cmp	r1, #0
    fcd0:	d105      	bne.n	fcde <_realloc_r+0x18>
    fcd2:	0011      	movs	r1, r2
    fcd4:	f7fe fd1e 	bl	e714 <_malloc_r>
    fcd8:	0004      	movs	r4, r0
    fcda:	0020      	movs	r0, r4
    fcdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fcde:	2a00      	cmp	r2, #0
    fce0:	d103      	bne.n	fcea <_realloc_r+0x24>
    fce2:	f7fe fccd 	bl	e680 <_free_r>
    fce6:	0034      	movs	r4, r6
    fce8:	e7f7      	b.n	fcda <_realloc_r+0x14>
    fcea:	f000 f827 	bl	fd3c <_malloc_usable_size_r>
    fcee:	002c      	movs	r4, r5
    fcf0:	4286      	cmp	r6, r0
    fcf2:	d9f2      	bls.n	fcda <_realloc_r+0x14>
    fcf4:	0031      	movs	r1, r6
    fcf6:	0038      	movs	r0, r7
    fcf8:	f7fe fd0c 	bl	e714 <_malloc_r>
    fcfc:	1e04      	subs	r4, r0, #0
    fcfe:	d0ec      	beq.n	fcda <_realloc_r+0x14>
    fd00:	0029      	movs	r1, r5
    fd02:	0032      	movs	r2, r6
    fd04:	f7fe fc98 	bl	e638 <memcpy>
    fd08:	0029      	movs	r1, r5
    fd0a:	0038      	movs	r0, r7
    fd0c:	f7fe fcb8 	bl	e680 <_free_r>
    fd10:	e7e3      	b.n	fcda <_realloc_r+0x14>
	...

0000fd14 <_read_r>:
    fd14:	b570      	push	{r4, r5, r6, lr}
    fd16:	0005      	movs	r5, r0
    fd18:	0008      	movs	r0, r1
    fd1a:	0011      	movs	r1, r2
    fd1c:	2200      	movs	r2, #0
    fd1e:	4c06      	ldr	r4, [pc, #24]	; (fd38 <_read_r+0x24>)
    fd20:	6022      	str	r2, [r4, #0]
    fd22:	001a      	movs	r2, r3
    fd24:	f7fd fa3a 	bl	d19c <_read>
    fd28:	1c43      	adds	r3, r0, #1
    fd2a:	d103      	bne.n	fd34 <_read_r+0x20>
    fd2c:	6823      	ldr	r3, [r4, #0]
    fd2e:	2b00      	cmp	r3, #0
    fd30:	d000      	beq.n	fd34 <_read_r+0x20>
    fd32:	602b      	str	r3, [r5, #0]
    fd34:	bd70      	pop	{r4, r5, r6, pc}
    fd36:	46c0      	nop			; (mov r8, r8)
    fd38:	20000efc 	.word	0x20000efc

0000fd3c <_malloc_usable_size_r>:
    fd3c:	1f0b      	subs	r3, r1, #4
    fd3e:	681b      	ldr	r3, [r3, #0]
    fd40:	1f18      	subs	r0, r3, #4
    fd42:	2b00      	cmp	r3, #0
    fd44:	da01      	bge.n	fd4a <_malloc_usable_size_r+0xe>
    fd46:	580b      	ldr	r3, [r1, r0]
    fd48:	18c0      	adds	r0, r0, r3
    fd4a:	4770      	bx	lr
    fd4c:	50504128 	.word	0x50504128
    fd50:	52452829 	.word	0x52452829
    fd54:	255b2952 	.word	0x255b2952
    fd58:	255b5d73 	.word	0x255b5d73
    fd5c:	00005d64 	.word	0x00005d64
    fd60:	61766e69 	.word	0x61766e69
    fd64:	6564696c 	.word	0x6564696c
    fd68:	636f6920 	.word	0x636f6920
    fd6c:	6320746c 	.word	0x6320746c
    fd70:	0000646d 	.word	0x0000646d

0000fd74 <__FUNCTION__.14445>:
    fd74:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
    fd84:	50504128 4e492829 00294f46 776f6c53     (APP)(INFO).Slow
    fd94:	20676e69 6e776f64 002e2e2e 50504128     ing down....(APP
    fda4:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
    fdb4:	46494828 69614629 6f74206c 6b617720     (HIF)Fail to wak
    fdc4:	74207075 63206568 00706968 66696828     up the chip.(hif
    fdd4:	49572029 485f4946 5f54534f 5f564352     ) WIFI_HOST_RCV_
    fde4:	4c525443 6220315f 66207375 006c6961     CTRL_1 bus fail.
    fdf4:	66696828 64612029 73657264 75622073     (hif) address bu
    fe04:	61662073 00006c69 66696828 6f432029     s fail..(hif) Co
    fe14:	70757272 20646574 6b636170 53207465     rrupted packet S
    fe24:	20657a69 7525203d 204c3c20 7525203d     ize = %u <L = %u
    fe34:	2047202c 7525203d 504f202c 25203d20     , G = %u, OP = %
    fe44:	3e583230 0000000a 49464957 6c616320     02X>....WIFI cal
    fe54:	6361626c 7369206b 746f6e20 67657220     lback is not reg
    fe64:	65747369 00646572 6b6f6353 63207465     istered.Scoket c
    fe74:	626c6c61 206b6361 6e207369 7220746f     allback is not r
    fe84:	73696765 65726574 00000064 2061744f     egistered...Ota 
    fe94:	6c6c6163 6b636162 20736920 20746f6e     callback is not 
    fea4:	69676572 72657473 00006465 70797243     registered..Cryp
    feb4:	63206f74 626c6c61 206b6361 6e207369     to callback is n
    fec4:	7220746f 73696765 65726574 00000064     ot registered...
    fed4:	6d676953 61632061 61626c6c 69206b63     Sigma callback i
    fee4:	6f6e2073 65722074 74736967 64657265     s not registered
    fef4:	00000000 66696828 6e692029 696c6176     ....(hif) invali
    ff04:	72672064 2070756f 00004449 66696828     d group ID..(hif
    ff14:	6f682029 61207473 64207070 276e6469     ) host app didn'
    ff24:	65732074 58522074 6e6f4420 253c2065     t set RX Done <%
    ff34:	253c3e75 000a3e58 66696828 72572029     u><%X>..(hif) Wr
    ff44:	20676e6f 657a6953 00000000 66696828     ong Size....(hif
    ff54:	61462029 2065736c 65746e69 70757272     ) False interrup
    ff64:	6c252074 00000078 66696828 61462029     t %lx...(hif) Fa
    ff74:	74206c69 6552206f 69206461 7265746e     il to Read inter
    ff84:	74707572 67657220 00000000 46494828     rupt reg....(HIF
    ff94:	61462029 74206c69 6168206f 656c646e     ) Fail to handle
    ffa4:	746e6920 75727265 25207470 72742064      interrupt %d tr
    ffb4:	67412079 2e6e6961 00000a2e 66696820     y Again..... hif
    ffc4:	6365725f 65766965 6e49203a 696c6176     _receive: Invali
    ffd4:	72612064 656d7567 0000746e 20505041     d argument..APP 
    ffe4:	75716552 65747365 69532064 6920657a     Requested Size i
    fff4:	616c2073 72656772 61687420 6874206e     s larger than th
   10004:	65722065 65766963 75622064 72656666     e recived buffer
   10014:	7a697320 253c2065 253c3e75 0a3e756c      size <%u><%lu>.
   10024:	00000000 20505041 75716552 65747365     ....APP Requeste
   10034:	64412064 73657264 65622073 646e6f79     d Address beyond
   10044:	65687420 63657220 64657669 66756220      the recived buf
   10054:	20726566 72646461 20737365 20646e61     fer address and 
   10064:	676e656c 00006874 20705247 6425203f     length..GRp ? %d
   10074:	0000000a 00001958 00001928 00001920     ....X...(... ...
   10084:	00001938 00001930 00001950 00001940     8...0...P...@...
   10094:	00001948                                H...

00010098 <__FUNCTION__.13058>:
   10098:	5f666968 646e6573 00000000              hif_send....

000100a4 <__FUNCTION__.13068>:
   100a4:	5f666968 00727369                       hif_isr.

000100ac <__FUNCTION__.13074>:
   100ac:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

000100bc <__FUNCTION__.13086>:
   100bc:	5f666968 65636572 00657669              hif_receive.

000100c8 <__FUNCTION__.13102>:
   100c8:	5f666968 69676572 72657473 0062635f     hif_register_cb.
   100d8:	50504128 4e492829 00294f46 666e6f43     (APP)(INFO).Conf
   100e8:	7463696c 49206465 20222050 252e7525     licted IP " %u.%
   100f8:	75252e75 2075252e 000a2022 50504128     u.%u.%u " ..(APP
   10108:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   10118:	20514552 20746f4e 69666564 2064656e     REQ Not defined 
   10128:	000a6425 41564e49 2044494c 4e494f50     %d..INVALID POIN
   10138:	00524554 41564e49 2044494c 44495353     TER.INVALID SSID
   10148:	00000000 41564e49 2044494c 00004843     ....INVALID CH..
   10158:	41564e49 2044494c 50434844 52455320     INVALID DHCP SER
   10168:	20524556 00005049 41564e49 2044494c     VER IP..INVALID 
   10178:	2059454b 45444e49 00000058 41564e49     KEY INDEX...INVA
   10188:	2044494c 2059454b 49525453 5320474e     LID KEY STRING S
   10198:	00455a49 41564e49 2044494c 2059454b     IZE.INVALID KEY 
   101a8:	455a4953 00000000 41564e49 2044494c     SIZE....INVALID 
   101b8:	20415057 2059454b 455a4953 00000000     WPA KEY SIZE....
   101c8:	41564e49 2044494c 48545541 49544e45     INVALID AUTHENTI
   101d8:	49544143 4d204e4f 0045444f 41564e49     CATION MODE.INVA
   101e8:	2044494c 6f206f4e 63732066 73206e61     LID No of scan s
   101f8:	73746f6c 64252021 0000000a 41564e49     lots! %d....INVA
   10208:	2044494c 6e616373 6f6c7320 69742074     LID scan slot ti
   10218:	2021656d 000a6425 41564e49 2044494c     me! %d..INVALID 
   10228:	6f206f4e 72702066 2065626f 75716572     No of probe requ
   10238:	73747365 72657020 61637320 6c73206e     ests per scan sl
   10248:	2520746f 00000a64 41564e49 2044494c     ot %d...INVALID 
   10258:	49535352 72687420 6f687365 2520646c     RSSI threshold %
   10268:	000a2064 6d726946 65726177 72657620     d ..Firmware ver
   10278:	3a202020 2e752520 252e7525 76532075        : %u.%u.%u Sv
   10288:	7665726e 0a752520 00000000 6d726946     nrev %u.....Firm
   10298:	65726177 69754220 2520646c 69542073     ware Build %s Ti
   102a8:	2520656d 00000a73 6d726946 65726177     me %s...Firmware
   102b8:	6e694d20 69726420 20726576 20726576      Min driver ver 
   102c8:	7525203a 2e75252e 000a7525 76697244     : %u.%u.%u..Driv
   102d8:	76207265 203a7265 252e7525 75252e75     er ver: %u.%u.%u
   102e8:	0000000a 353a3831 37353a33 00000000     ....18:53:57....
   102f8:	20727041 32203231 00373130 76697244     Apr 12 2017.Driv
   10308:	62207265 746c6975 20746120 25097325     er built at %s.%
   10318:	00000a73 6d73694d 68637461 72694620     s...Mismatch Fir
   10328:	7277616d 65562065 6f697372 0000006e     mawre Version...
   10338:	2079654b 6e207369 7620746f 64696c61     Key is not valid
   10348:	00000000 61766e49 2064696c 0079654b     ....Invalid Key.
   10358:	44495353 4e454c20 564e4920 44494c41     SSID LEN INVALID
   10368:	00000000 49204843 4c41564e 00004449     ....CH INVALID..
   10378:	61766e49 2064696c 20706557 2079656b     Invalid Wep key 
   10388:	65646e69 64252078 0000000a 61766e49     index %d....Inva
   10398:	2064696c 20706557 2079656b 676e656c     lid Wep key leng
   103a8:	25206874 00000a64 6f636e49 63657272     th %d...Incorrec
   103b8:	53502074 656b204b 656c2079 6874676e     t PSK key length
   103c8:	00000000 65646e75 656e6966 65732064     ....undefined se
   103d8:	79742063 00006570 5f53505f 56524553     c type.._PS_SERV
   103e8:	205f5245 6e207369 6420746f 6e696665     ER_ is not defin
   103f8:	00006465 7473694c 63206e65 6e6e6168     ed..Listen chann
   10408:	73206c65 6c756f68 6e6f2064 6220796c     el should only b
   10418:	324d2065 49575f4d 435f4946 2f315f48     e M2M_WIFI_CH_1/
   10428:	31312f36 00000020 45574f50 41532052     6/11 ...POWER SA
   10438:	25204556 00000a64 41564e49 2044494c     VE %d...INVALID 
   10448:	414d4f44 4e204e49 00454d41 474e5250     DOMAIN NAME.PRNG
   10458:	66754220 20726566 65637865 64656465      Buffer exceeded
   10468:	78616d20 6d756d69 7a697320 64252065      maximum size %d
   10478:	20726f20 4c4c554e 66754220 0a726566      or NULL Buffer.
   10488:	00000000                                ....

0001048c <__FUNCTION__.13037>:
   1048c:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

00010498 <__FUNCTION__.13066>:
   10498:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

000104a8 <__FUNCTION__.13094>:
   104a8:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
   104b8:	0063735f 50504128 52452829 255b2952     _sc.(APP)(ERR)[%
   104c8:	255b5d73 00005d64 20737542 6f727265     s][%d]..Bus erro
   104d8:	35282072 64252e29 786c2520 0000000a     r (5).%d %lx....
   104e8:	6c696146 74206465 6177206f 2070756b     Failed to wakup 
   104f8:	20656874 70696863 00000000 50504128     the chip....(APP
   10508:	4e492829 00294f46 76697244 65567265     )(INFO).DriverVe
   10518:	666e4972 30203a6f 38302578 000a786c     rInfo: 0x%08lx..
   10528:	6c696166 74206465 6564206f 696e692d     failed to de-ini
   10538:	6c616974 00657a69                       tialize.

00010540 <__FUNCTION__.12900>:
   10540:	70696863 6b61775f 00000065              chip_wake...

0001054c <__FUNCTION__.12949>:
   1054c:	70696863 6965645f 0074696e 50504128     chip_deinit.(APP
   1055c:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   1056c:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
   1057c:	6e69206c 62207469 00007375 50504128     l init bus..(APP
   1058c:	4e492829 00294f46 70696843 20444920     )(INFO).Chip ID 
   1059c:	0a786c25 00000000 6c696166 74206465     %lx.....failed t
   105ac:	6e65206f 656c6261 746e6920 75727265     o enable interru
   105bc:	2e737470 0000002e 696d6e5b 6f747320     pts.....[nmi sto
   105cc:	203a5d70 70696863 6965645f 2074696e     p]: chip_deinit 
   105dc:	6c696166 00000000 696d6e5b 6f747320     fail....[nmi sto
   105ec:	203a5d70 20495053 73616c66 69642068     p]: SPI flash di
   105fc:	6c626173 61662065 00006c69 696d6e5b     sable fail..[nmi
   1060c:	6f747320 203a5d70 6c696166 696e6920      stop]: fail ini
   1061c:	75622074 00000073                       t bus...

00010624 <__FUNCTION__.12947>:
   10624:	645f6d6e 695f7672 0074696e              nm_drv_init.

00010630 <__FUNCTION__.12954>:
   10630:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...

00010640 <crc7_syndrome_table>:
   10640:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
   10650:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
   10660:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
   10670:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
   10680:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
   10690:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
   106a0:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
   106b0:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
   106c0:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
   106d0:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
   106e0:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
   106f0:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
   10700:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
   10710:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
   10720:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
   10730:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy
   10740:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   10750:	00005d64 696d6e5b 69707320 46203a5d     d]..[nmi spi]: F
   10760:	656c6961 6d632064 72772064 2c657469     ailed cmd write,
   10770:	73756220 72726520 2e2e726f 0000002e      bus error......
   10780:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   10790:	75622064 72652073 2e726f72 00002e2e     d bus error.....
   107a0:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   107b0:	61642064 72206174 6f707365 2065736e     d data response 
   107c0:	64616572 7825202c 20782520 000a7825     read, %x %x %x..
   107d0:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   107e0:	6d632064 65722064 6e6f7073 72206573     d cmd response r
   107f0:	2c646165 73756220 72726520 2e2e726f     ead, bus error..
   10800:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   10810:	656c6961 61642064 72206174 6f707365     ailed data respo
   10820:	2065736e 64616572 7562202c 72652073     nse read, bus er
   10830:	2e726f72 00002e2e 696d6e5b 69707320     ror.....[nmi spi
   10840:	46203a5d 656c6961 61642064 72206174     ]: Failed data r
   10850:	6f707365 2065736e 64616572 282e2e2e     esponse read...(
   10860:	78323025 00000a29 696d6e5b 69707320     %02x)...[nmi spi
   10870:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   10880:	6b636f6c 61657220 62202c64 65207375     lock read, bus e
   10890:	726f7272 002e2e2e 696d6e5b 69707320     rror....[nmi spi
   108a0:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   108b0:	6b636f6c 63726320 61657220 62202c64     lock crc read, b
   108c0:	65207375 726f7272 002e2e2e 696d6e5b     us error....[nmi
   108d0:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   108e0:	62206174 6b636f6c 646d6320 69727720     ta block cmd wri
   108f0:	202c6574 20737562 6f727265 2e2e2e72     te, bus error...
   10900:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   10910:	656c6961 61642064 62206174 6b636f6c     ailed data block
   10920:	69727720 202c6574 20737562 6f727265      write, bus erro
   10930:	2e2e2e72 00000000 696d6e5b 69707320     r.......[nmi spi
   10940:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   10950:	6b636f6c 63726320 69727720 202c6574     lock crc write, 
   10960:	20737562 6f727265 2e2e2e72 00000000     bus error.......
   10970:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   10980:	6d632064 77202c64 65746972 67657220     d cmd, write reg
   10990:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   109a0:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   109b0:	65722064 6e6f7073 202c6573 74697277     d response, writ
   109c0:	65722065 25282067 29783830 0a2e2e2e     e reg (%08x)....
   109d0:	00000000 65736552 6e612074 65722064     ....Reset and re
   109e0:	20797274 25206425 2520786c 000a786c     try %d %lx %lx..
   109f0:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   10a00:	6d632064 77202c64 65746972 6f6c6220     d cmd, write blo
   10a10:	28206b63 78383025 2e2e2e29 0000000a     ck (%08x).......
   10a20:	696d6e5b 69707320 203a5d20 6c696146     [nmi spi ]: Fail
   10a30:	63206465 7220646d 6f707365 2c65736e     ed cmd response,
   10a40:	69727720 62206574 6b636f6c 30252820      write block (%0
   10a50:	2e297838 000a2e2e 696d6e5b 69707320     8x).....[nmi spi
   10a60:	46203a5d 656c6961 6c622064 206b636f     ]: Failed block 
   10a70:	61746164 69727720 2e2e6574 0000002e     data write......
   10a80:	65736552 6e612074 65722064 20797274     Reset and retry 
   10a90:	25206425 2520786c 00000a64 696d6e5b     %d %lx %d...[nmi
   10aa0:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   10ab0:	72202c64 20646165 20676572 38302528     d, read reg (%08
   10ac0:	2e2e2978 00000a2e 696d6e5b 69707320     x)......[nmi spi
   10ad0:	46203a5d 656c6961 6d632064 65722064     ]: Failed cmd re
   10ae0:	6e6f7073 202c6573 64616572 67657220     sponse, read reg
   10af0:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   10b00:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   10b10:	72206174 2e646165 00002e2e 65736552     ta read.....Rese
   10b20:	6e612074 65722064 20797274 25206425     t and retry %d %
   10b30:	000a786c 696d6e5b 69707320 46203a5d     lx..[nmi spi]: F
   10b40:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
   10b50:	636f6c62 2528206b 29783830 0a2e2e2e     block (%08x)....
   10b60:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   10b70:	656c6961 6d632064 65722064 6e6f7073     ailed cmd respon
   10b80:	202c6573 64616572 6f6c6220 28206b63     se, read block (
   10b90:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
   10ba0:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
   10bb0:	206b636f 61746164 61657220 2e2e2e64     ock data read...
   10bc0:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   10bd0:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   10be0:	20646165 746f7270 6c6f636f 74697720     ead protocol wit
   10bf0:	52432068 6e6f2043 6572202c 69727974     h CRC on, retyri
   10c00:	7720676e 20687469 20435243 2e66666f     ng with CRC off.
   10c10:	00002e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   10c20:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   10c30:	20646165 746f7270 6c6f636f 002e2e2e     ead protocol....
   10c40:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   10c50:	6e692064 6e726574 77206c61 65746972     d internal write
   10c60:	6f727020 6f636f74 6572206c 2e2e2e67      protocol reg...
   10c70:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   10c80:	206c6961 20646d63 64616572 69686320     ail cmd read chi
   10c90:	64692070 002e2e2e 00003514 00003514     p id.....5...5..
   10ca0:	000035a4 00003468 000034ae 000034d0     .5..h4...4...4..
   10cb0:	00003556 00003556 00003610 0000343c     V5..V5...6..<4..
   10cc0:	0000366a 0000366a 0000366a 0000366a     j6..j6..j6..j6..
   10cd0:	000034f2                                .4..

00010cd4 <__FUNCTION__.12253>:
   10cd4:	5f697073 00646d63                       spi_cmd.

00010cdc <__FUNCTION__.12260>:
   10cdc:	5f697073 61746164 7073725f 00000000     spi_data_rsp....

00010cec <__FUNCTION__.12269>:
   10cec:	5f697073 5f646d63 00707372              spi_cmd_rsp.

00010cf8 <__FUNCTION__.12285>:
   10cf8:	5f697073 61746164 6165725f 00000064     spi_data_read...

00010d08 <__FUNCTION__.12300>:
   10d08:	5f697073 61746164 6972775f 00006574     spi_data_write..

00010d18 <__FUNCTION__.12312>:
   10d18:	5f697073 74697277 65725f65 00000067     spi_write_reg...

00010d28 <__FUNCTION__.12323>:
   10d28:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

00010d38 <__FUNCTION__.12335>:
   10d38:	5f697073 64616572 6765725f 00000000     spi_read_reg....

00010d48 <__FUNCTION__.12348>:
   10d48:	735f6d6e 725f6970 00646165              nm_spi_read.

00010d54 <__FUNCTION__.12369>:
   10d54:	735f6d6e 695f6970 0074696e 50504128     nm_spi_init.(APP
   10d64:	4e492829 00294f46 52524528 75432952     )(INFO).(ERRR)Cu
   10d74:	6e657272 253c2074 000a3e64 6b636f53     rrent <%d>..Sock
   10d84:	25207465 65732064 6f697373 4449206e     et %d session ID
   10d94:	25203d20 000a0d64 6b636f53 206f7420      = %d...Sock to 
   10da4:	656c6564 3c206574 0a3e6425 00000000     delete <%d>.....
   10db4:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   10dc4:	00005d64 20494e53 65637845 20736465     d]..SNI Exceeds 
   10dd4:	2078614d 676e654c 00006874 6e6b6e55     Max Length..Unkn
   10de4:	206e776f 204c5353 6b636f53 4f207465     own SSL Socket O
   10df4:	6f697470 6425206e 0000000a 20746f4e     ption %d....Not 
   10e04:	204c5353 6b636f53 00007465              SSL Socket..

00010e10 <tcc_modules>:
   10e10:	42002000 42002400 42002800              . .B.$.B.(.B

00010e1c <_tcc_gclk_ids>:
   10e1c:	001b1a1a                                ....

00010e20 <_tcc_apbcmasks>:
   10e20:	00000100 00000200 00000400              ............

00010e2c <_tcc_maxs>:
   10e2c:	00ffffff 00ffffff 0000ffff              ............

00010e38 <_tcc_cc_nums>:
   10e38:	00020204                                ....

00010e3c <_tcc_ow_nums>:
   10e3c:	00020408                                ....

00010e40 <_tcc_intflag>:
   10e40:	00000001 00000002 00000004 00000008     ................
   10e50:	00001000 00002000 00004000 00008000     ..... ...@......
   10e60:	00010000 00020000 00040000 00080000     ................
   10e70:	656d7461 2e312f6c 00322e30 70747468     atmel/1.0.2.http
   10e80:	002f2f3a 70747468 2f2f3a73 00000000     ://.https://....
   10e90:	20544547 00000000 54534f50 00000020     GET ....POST ...
   10ea0:	454c4544 00204554 20545550 00000000     DELETE .PUT ....
   10eb0:	4954504f 20534e4f 00000000 44414548     OPTIONS ....HEAD
   10ec0:	00000020 54544820 2e312f50 000a0d31      ... HTTP/1.1...
   10ed0:	72657355 6567412d 203a746e 00000000     User-Agent: ....
   10ee0:	00000a0d 74736f48 0000203a 6e6e6f43     ....Host: ..Conn
   10ef0:	69746365 203a6e6f 7065654b 696c412d     ection: Keep-Ali
   10f00:	0a0d6576 00000000 65636341 452d7470     ve......Accept-E
   10f10:	646f636e 3a676e69 000a0d20 65636341     ncoding: ...Acce
   10f20:	432d7470 73726168 203a7465 2d667475     pt-Charset: utf-
   10f30:	000a0d38 6e617254 72656673 636e452d     8...Transfer-Enc
   10f40:	6e69646f 63203a67 6b6e7568 0a0d6465     oding: chunked..
   10f50:	00000000 00007525 746e6f43 2d746e65     ....%u..Content-
   10f60:	676e654c 203a6874 00000000 33323130     Length: ....0123
   10f70:	37363534 62613938 66656463 6e617254     456789abcdefTran
   10f80:	72656673 636e452d 6e69646f 00203a67     sfer-Encoding: .
   10f90:	6e6e6f43 69746365 203a6e6f 00000000     Connection: ....
   10fa0:	50545448 0000002f 00000d31 00006f7a     HTTP/...1...zo..
   10fb0:	00006f74 00006f6e 00006f68 00006f80     to..no..ho...o..
   10fc0:	00006f62 00006f80 00006f5c 00006f56     bo...o..\o..Vo..
   10fd0:	00006f80 00006f50 00006f50 00006f4a     .o..Po..Po..Jo..
   10fe0:	00006f44 00006f3e 42002000 42002400     Do..>o... .B.$.B
   10ff0:	42002800 00008ef6 00008efa 00008efe     .(.B............
   11000:	00008f02 00008f06 00008f0a 00008f0e     ................
   11010:	00008f12 00008f16 00008f1a 00008f72     ............r...
   11020:	00008f78 00008f7e 00008f84 00008f84     x...~...........
   11030:	00008f8a 00008f8a 00008f8a 00008f90     ................
   11040:	00008f96 00009ba4 00009ba4 00009b98     ................
   11050:	00009ba4 00009b98 00009b72 00009b72     ........r...r...
   11060:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   11070:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   11080:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   11090:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   110a0:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   110b0:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   110c0:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   110d0:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   110e0:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   110f0:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   11100:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   11110:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   11120:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   11130:	00009ba4 00009ba4 00009ba4 00009ba4     ................
   11140:	00009ba4 00009b98 00009b98 00009bae     ................
   11150:	00009bae 00009bae 00009bae 42000800     ...............B
   11160:	42000c00 42001000 42001400 42001800     ...B...B...B...B
   11170:	42001c00 0c0b0a09 00000e0d 0000c412     ...B............
   11180:	0000c48a 0000c48a 0000c430 0000c42a     ........0...*...
   11190:	0000c436 0000c418 0000c43c 0000c470     6.......<...p...
   111a0:	0000c754 0000c7a4 0000c7a4 0000c7a0     T...............
   111b0:	0000c746 0000c766 0000c736 0000c778     F...f...6...x...
   111c0:	0000c78a 0000c7f2 0000c820 0000c820     ........ ... ...
   111d0:	0000c81c 0000c7ec 0000c7f8 0000c7e6     ................
   111e0:	0000c7fe 0000c804 72617473 6f645f74     ........start_do
   111f0:	6f6c6e77 203a6461 462d6957 73692069     wnload: Wi-Fi is
   11200:	746f6e20 6e6f6320 7463656e 0d2e6465      not connected..
   11210:	00000000 72617473 6f645f74 6f6c6e77     ....start_downlo
   11220:	203a6461 75716572 20747365 73207369     ad: request is s
   11230:	20746e65 65726c61 2e796461 0000000d     ent already.....
   11240:	72617473 6f645f74 6f6c6e77 203a6461     start_download: 
   11250:	6e6e7572 20676e69 6e776f64 64616f6c     running download
   11260:	726c6120 79646165 00000d2e 72617473      already....star
   11270:	6f645f74 6f6c6e77 203a6461 646e6573     t_download: send
   11280:	20676e69 50545448 71657220 74736575     ing HTTP request
   11290:	0d2e2e2e 00000000 70747468 2f2f3a73     ........https://
   112a0:	2e777777 73616573 6570752e 652e6e6e     www.seas.upenn.e
   112b0:	7e2f7564 6863696e 2f736e69 74736574     du/~nichins/test
   112c0:	426b3132 7478742e 00000000 70747468     21kB.txt....http
   112d0:	696c635f 5f746e65 6c6c6163 6b636162     _client_callback
   112e0:	5448203a 63205054 6e65696c 6f732074     : HTTP client so
   112f0:	74656b63 6e6f6320 7463656e 0d2e6465     cket connected..
   11300:	00000000 70747468 696c635f 5f746e65     ....http_client_
   11310:	6c6c6163 6b636162 6572203a 73657571     callback: reques
   11320:	6f632074 656c706d 2e646574 0000000d     t completed.....
   11330:	70747468 696c635f 5f746e65 6c6c6163     http_client_call
   11340:	6b636162 6572203a 76696563 72206465     back: received r
   11350:	6f707365 2065736e 64207525 20617461     esponse %u data 
   11360:	657a6973 0d752520 0000000a 70747468     size %u.....http
   11370:	696c635f 5f746e65 6c6c6163 6b636162     _client_callback
   11380:	5548435f 44454b4e 54414420 72203a41     _CHUNKED DATA: r
   11390:	69656365 20646576 70736572 65736e6f     eceived response
   113a0:	74616420 69732061 2520657a 000a0d75      data size %u...
   113b0:	70747468 696c635f 5f746e65 6c6c6163     http_client_call
   113c0:	6b636162 6964203a 6e6f6373 7463656e     back: disconnect
   113d0:	206e6f69 73616572 253a6e6f 000a0d64     ion reason:%d...
   113e0:	6f736572 5f65766c 203a6263 49207325     resolve_cb: %s I
   113f0:	64612050 73657264 73692073 2e642520     P address is %d.
   11400:	252e6425 64252e64 0a0d0a0d 00000000     %d.%d.%d........
   11410:	69666977 3a62635f 4d324d20 4649575f     wifi_cb: M2M_WIF
   11420:	4f435f49 43454e4e 0d444554 00000000     I_CONNECTED.....
   11430:	69666977 3a62635f 4d324d20 4649575f     wifi_cb: M2M_WIF
   11440:	49445f49 4e4f4353 5443454e 000d4445     I_DISCONNECTED..
   11450:	636c6557 48656d6f 00006c61 732d7068     WelcomeHal..hp-s
   11460:	70757465 0000312d 69666977 3a62635f     etup-1..wifi_cb:
   11470:	20504920 72646461 20737365 25207369      IP address is %
   11480:	75252e75 2e75252e 0a0d7525 00000000     u.%u.%u.%u......
   11490:	666e6f63 72756769 74685f65 635f7074     configure_http_c
   114a0:	6e65696c 48203a74 20505454 65696c63     lient: HTTP clie
   114b0:	6920746e 6974696e 7a696c61 6f697461     nt initializatio
   114c0:	6166206e 64656c69 72282021 25207365     n failed! (res %
   114d0:	0a0d2964 00000000 6e776f64 64616f6c     d)......download
   114e0:	7269665f 7261776d 63203a65 656e6e6f     _firmware: conne
   114f0:	6e697463 6f742067 46695720 50412069     cting to WiFi AP
   11500:	2e732520 0a0d2e2e 00000000 6e776f64      %s.........down
   11510:	64616f6c 7269665f 7261776d 64203a65     load_firmware: d
   11520:	2e656e6f 0000000d 6e69616d 326d203a     one.....main: m2
   11530:	69775f6d 695f6966 2074696e 6c6c6163     m_wifi_init call
   11540:	72726520 2021726f 73657228 29642520      error! (res %d)
   11550:	00000a0d 0000dbf4 0000dbfe 0000dc0e     ................
   11560:	0000dc46 0000de10                       F.......

00011568 <_global_impure_ptr>:
   11568:	2000001c                                ... 

0001156c <__sf_fake_stderr>:
	...

0001158c <__sf_fake_stdin>:
	...

000115ac <__sf_fake_stdout>:
	...
   115cc:	4f500043 00584953 2d23002e 00202b30     C.POSIX...#-0+ .
   115dc:	004c6c68 45676665 30004746 34333231     hlL.efgEFG.01234
   115ec:	38373635 43424139 00464544 33323130     56789ABCDEF.0123
   115fc:	37363534 62613938 66656463 20200000              456789abcdef.

00011609 <_ctype_>:
   11609:	20202000 20202020 28282020 20282828     .         ((((( 
   11619:	20202020 20202020 20202020 20202020                     
   11629:	10108820 10101010 10101010 10101010      ...............
   11639:	04040410 04040404 10040404 10101010     ................
   11649:	41411010 41414141 01010101 01010101     ..AAAAAA........
   11659:	01010101 01010101 01010101 10101010     ................
   11669:	42421010 42424242 02020202 02020202     ..BBBBBB........
   11679:	02020202 02020202 02020202 10101010     ................
   11689:	00000020 00000000 00000000 00000000      ...............
	...

0001170c <_init>:
   1170c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1170e:	46c0      	nop			; (mov r8, r8)
   11710:	bcf8      	pop	{r3, r4, r5, r6, r7}
   11712:	bc08      	pop	{r3}
   11714:	469e      	mov	lr, r3
   11716:	4770      	bx	lr

00011718 <__init_array_start>:
   11718:	000000dd 	.word	0x000000dd

0001171c <_fini>:
   1171c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1171e:	46c0      	nop			; (mov r8, r8)
   11720:	bcf8      	pop	{r3, r4, r5, r6, r7}
   11722:	bc08      	pop	{r3}
   11724:	469e      	mov	lr, r3
   11726:	4770      	bx	lr

00011728 <__fini_array_start>:
   11728:	000000b5 	.word	0x000000b5
