#BLIF generated by VPR  from post-place-and-route implementation
.model design1_5_5_top
.inputs clk rst in[0] in[1] in[2] in[3] in[4] in[5] in[6] in[7] in[8] in[9] in[10] in[11] in[12] in[13] in[14] in[15] in[16] in[17] in[18] in[19] in[20] in[21] in[22] in[23] in[24] in[25] in[26] in[27] in[28] in[29] in[30] in[31] 
.outputs out[8] out[0] out[1] out[2] out[3] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[10] out[7] out[9] out[11] out[12] out[13] out[14] out[31] out[15] out[4] out[5] out[6] 

#IO assignments
.names out[8]_input_0_0 out[8]
1 1
.names out[0]_input_0_0 out[0]
1 1
.names out[1]_input_0_0 out[1]
1 1
.names out[2]_input_0_0 out[2]
1 1
.names out[3]_input_0_0 out[3]
1 1
.names out[16]_input_0_0 out[16]
1 1
.names out[17]_input_0_0 out[17]
1 1
.names out[18]_input_0_0 out[18]
1 1
.names out[19]_input_0_0 out[19]
1 1
.names out[20]_input_0_0 out[20]
1 1
.names out[21]_input_0_0 out[21]
1 1
.names out[22]_input_0_0 out[22]
1 1
.names out[23]_input_0_0 out[23]
1 1
.names out[24]_input_0_0 out[24]
1 1
.names out[25]_input_0_0 out[25]
1 1
.names out[26]_input_0_0 out[26]
1 1
.names out[27]_input_0_0 out[27]
1 1
.names out[28]_input_0_0 out[28]
1 1
.names out[29]_input_0_0 out[29]
1 1
.names out[30]_input_0_0 out[30]
1 1
.names out[10]_input_0_0 out[10]
1 1
.names out[7]_input_0_0 out[7]
1 1
.names out[9]_input_0_0 out[9]
1 1
.names out[11]_input_0_0 out[11]
1 1
.names out[12]_input_0_0 out[12]
1 1
.names out[13]_input_0_0 out[13]
1 1
.names out[14]_input_0_0 out[14]
1 1
.names out[31]_input_0_0 out[31]
1 1
.names out[15]_input_0_0 out[15]
1 1
.names out[4]_input_0_0 out[4]
1 1
.names out[5]_input_0_0 out[5]
1 1
.names out[6]_input_0_0 out[6]
1 1
.names clk clk_output_0_0
1 1
.names rst rst_output_0_0
1 1
.names in[0] in[0]_output_0_0
1 1
.names in[1] in[1]_output_0_0
1 1
.names in[2] in[2]_output_0_0
1 1
.names in[3] in[3]_output_0_0
1 1
.names in[4] in[4]_output_0_0
1 1
.names in[5] in[5]_output_0_0
1 1
.names in[6] in[6]_output_0_0
1 1
.names in[7] in[7]_output_0_0
1 1
.names in[8] in[8]_output_0_0
1 1
.names in[9] in[9]_output_0_0
1 1
.names in[10] in[10]_output_0_0
1 1
.names in[11] in[11]_output_0_0
1 1
.names in[12] in[12]_output_0_0
1 1
.names in[13] in[13]_output_0_0
1 1
.names in[14] in[14]_output_0_0
1 1
.names in[15] in[15]_output_0_0
1 1
.names in[16] in[16]_output_0_0
1 1
.names in[17] in[17]_output_0_0
1 1
.names in[18] in[18]_output_0_0
1 1
.names in[19] in[19]_output_0_0
1 1
.names in[20] in[20]_output_0_0
1 1
.names in[21] in[21]_output_0_0
1 1
.names in[22] in[22]_output_0_0
1 1
.names in[23] in[23]_output_0_0
1 1
.names in[24] in[24]_output_0_0
1 1
.names in[25] in[25]_output_0_0
1 1
.names in[26] in[26]_output_0_0
1 1
.names in[27] in[27]_output_0_0
1 1
.names in[28] in[28]_output_0_0
1 1
.names in[29] in[29]_output_0_0
1 1
.names in[30] in[30]_output_0_0
1 1
.names in[31] in[31]_output_0_0
1 1

#Interconnect
.names clk_output_0_0 dffre_d_in3[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.encoder_instance31.data_out[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.encoder_instance20.data_out[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.encoder_instance20.data_out[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.encoder_instance11.data_out[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.encoder_instance11.data_out[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.encoder_instance31.data_out[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.encoder_instance14.data_out[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_design1_5_5_inst.encoder_instance24.data_out[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_out[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[47]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[77]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[45]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[79]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[111]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[114]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[82]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[50]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[109]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[96]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[64]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[105]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[73]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[41]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[43]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[106]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[74]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[75]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[107]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[42]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[97]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[65]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[99]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[67]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[49]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[112]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[80]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[81]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[113]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[48]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[98]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[66]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[55]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[119]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[87]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[53]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[116]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[84]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[85]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[117]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[52]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[100]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[68]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[101]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[69]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[95]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[127]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[102]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[63]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[38]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[70]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[39]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[103]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[71]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[123]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[91]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[59]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[61]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[124]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[92]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[93]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[125]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[60]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[40]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[104]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[72]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[108]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[76]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[44]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[54]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[115]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[83]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[86]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[118]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[51]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[46]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[110]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[78]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[120]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[88]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[56]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[90]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[122]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[126]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[58]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[62]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[94]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[57]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[121]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[89]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in3[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in2[11]_clock_0_0
1 1
.names rst_output_0_0 lut_$abc$22564$li186_li186_input_0_0
1 1
.names rst_output_0_0 lut_$abc$30802$new_new_n316___input_0_0
1 1
.names rst_output_0_0 lut_$abc$22564$li199_li199_input_0_0
1 1
.names rst_output_0_0 lut_$abc$22564$li192_li192_input_0_0
1 1
.names rst_output_0_0 lut_$abc$22564$li198_li198_input_0_0
1 1
.names rst_output_0_0 lut_$abc$22564$li196_li196_input_0_0
1 1
.names rst_output_0_0 lut_$abc$22564$li195_li195_input_0_2
1 1
.names rst_output_0_0 lut_$abc$22564$li193_li193_input_0_2
1 1
.names rst_output_0_0 lut_$abc$22564$li194_li194_input_0_2
1 1
.names rst_output_0_0 lut_$abc$30802$new_new_n354___input_0_0
1 1
.names rst_output_0_0 lut_$abc$22564$li197_li197_input_0_2
1 1
.names rst_output_0_0 lut_$abc$22564$li176_li176_input_0_4
1 1
.names rst_output_0_0 lut_$abc$22564$li185_li185_input_0_2
1 1
.names rst_output_0_0 lut_$abc$22564$li200_li200_input_0_2
1 1
.names rst_output_0_0 lut_$abc$30802$new_new_n289___input_0_3
1 1
.names rst_output_0_0 lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_input_0_1
1 1
.names in[0]_output_0_0 dffre_tmp[0]_input_0_0
1 1
.names in[1]_output_0_0 dffre_tmp[1]_input_0_0
1 1
.names in[2]_output_0_0 dffre_tmp[2]_input_0_0
1 1
.names in[3]_output_0_0 dffre_tmp[3]_input_0_0
1 1
.names in[4]_output_0_0 dffre_tmp[4]_input_0_0
1 1
.names in[5]_output_0_0 dffre_tmp[5]_input_0_0
1 1
.names in[6]_output_0_0 dffre_tmp[6]_input_0_0
1 1
.names in[7]_output_0_0 dffre_tmp[7]_input_0_0
1 1
.names in[8]_output_0_0 dffre_tmp[8]_input_0_0
1 1
.names in[9]_output_0_0 dffre_tmp[9]_input_0_0
1 1
.names in[10]_output_0_0 dffre_tmp[10]_input_0_0
1 1
.names in[11]_output_0_0 dffre_tmp[11]_input_0_0
1 1
.names in[12]_output_0_0 dffre_tmp[12]_input_0_0
1 1
.names in[13]_output_0_0 dffre_tmp[13]_input_0_0
1 1
.names in[14]_output_0_0 dffre_tmp[14]_input_0_0
1 1
.names in[15]_output_0_0 dffre_tmp[15]_input_0_0
1 1
.names in[16]_output_0_0 dffre_tmp[16]_input_0_0
1 1
.names in[17]_output_0_0 dffre_tmp[17]_input_0_0
1 1
.names in[18]_output_0_0 dffre_tmp[18]_input_0_0
1 1
.names in[19]_output_0_0 dffre_tmp[19]_input_0_0
1 1
.names in[20]_output_0_0 dffre_tmp[20]_input_0_0
1 1
.names in[21]_output_0_0 dffre_tmp[21]_input_0_0
1 1
.names in[22]_output_0_0 dffre_tmp[22]_input_0_0
1 1
.names in[23]_output_0_0 dffre_tmp[23]_input_0_0
1 1
.names in[24]_output_0_0 dffre_tmp[24]_input_0_0
1 1
.names in[25]_output_0_0 dffre_tmp[25]_input_0_0
1 1
.names in[26]_output_0_0 dffre_tmp[26]_input_0_0
1 1
.names in[27]_output_0_0 dffre_tmp[27]_input_0_0
1 1
.names in[28]_output_0_0 dffre_tmp[28]_input_0_0
1 1
.names in[29]_output_0_0 dffre_tmp[29]_input_0_0
1 1
.names in[30]_output_0_0 dffre_tmp[30]_input_0_0
1 1
.names in[31]_output_0_0 dffre_tmp[31]_input_0_0
1 1
.names lut_out[0]_output_0_0 out[0]_input_0_0
1 1
.names lut_out[1]_output_0_0 out[1]_input_0_0
1 1
.names lut_out[2]_output_0_0 out[2]_input_0_0
1 1
.names lut_out[3]_output_0_0 out[3]_input_0_0
1 1
.names lut_out[4]_output_0_0 out[4]_input_0_0
1 1
.names lut_out[5]_output_0_0 out[5]_input_0_0
1 1
.names lut_out[6]_output_0_0 out[6]_input_0_0
1 1
.names lut_out[7]_output_0_0 lut_out[10]_input_0_0
1 1
.names lut_out[7]_output_0_0 lut_out[1]_input_0_0
1 1
.names lut_out[7]_output_0_0 lut_out[2]_input_0_0
1 1
.names lut_out[7]_output_0_0 lut_out[3]_input_0_2
1 1
.names lut_out[7]_output_0_0 lut_out[0]_input_0_0
1 1
.names lut_out[7]_output_0_0 out[7]_input_0_0
1 1
.names lut_out[8]_output_0_0 out[8]_input_0_0
1 1
.names lut_out[9]_output_0_0 out[9]_input_0_0
1 1
.names lut_out[10]_output_0_0 lut_out[8]_input_0_0
1 1
.names lut_out[10]_output_0_0 out[10]_input_0_0
1 1
.names lut_out[11]_output_0_0 out[11]_input_0_0
1 1
.names lut_out[12]_output_0_0 out[12]_input_0_0
1 1
.names lut_out[13]_output_0_0 out[13]_input_0_0
1 1
.names lut_out[14]_output_0_0 out[14]_input_0_0
1 1
.names dffre_out[15]_output_0_0 lut_out[10]_input_0_4
1 1
.names dffre_out[15]_output_0_0 lut_out[14]_input_0_2
1 1
.names dffre_out[15]_output_0_0 lut_out[9]_input_0_2
1 1
.names dffre_out[15]_output_0_0 lut_out[11]_input_0_0
1 1
.names dffre_out[15]_output_0_0 lut_out[13]_input_0_0
1 1
.names dffre_out[15]_output_0_0 lut_out[12]_input_0_0
1 1
.names dffre_out[15]_output_0_0 out[15]_input_0_0
1 1
.names lut_out[16]_output_0_0 out[16]_input_0_0
1 1
.names lut_out[17]_output_0_0 out[17]_input_0_0
1 1
.names lut_out[18]_output_0_0 out[18]_input_0_0
1 1
.names lut_out[19]_output_0_0 out[19]_input_0_0
1 1
.names lut_out[20]_output_0_0 out[20]_input_0_0
1 1
.names lut_out[21]_output_0_0 out[21]_input_0_0
1 1
.names lut_out[22]_output_0_0 out[22]_input_0_0
1 1
.names lut_out[23]_output_0_0 out[23]_input_0_0
1 1
.names lut_out[24]_output_0_0 out[24]_input_0_0
1 1
.names lut_out[25]_output_0_0 out[25]_input_0_0
1 1
.names lut_out[26]_output_0_0 out[26]_input_0_0
1 1
.names lut_out[27]_output_0_0 out[27]_input_0_0
1 1
.names lut_out[28]_output_0_0 out[28]_input_0_0
1 1
.names lut_out[29]_output_0_0 out[29]_input_0_0
1 1
.names lut_out[30]_output_0_0 out[30]_input_0_0
1 1
.names lut_out[31]_output_0_0 lut_out[30]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[28]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[29]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_$abc$22564$li200_li200_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[27]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[26]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[16]_input_0_3
1 1
.names lut_out[31]_output_0_0 lut_out[25]_input_0_3
1 1
.names lut_out[31]_output_0_0 lut_out[17]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[18]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[20]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[19]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[23]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[24]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[22]_input_0_1
1 1
.names lut_out[31]_output_0_0 lut_out[21]_input_0_1
1 1
.names lut_out[31]_output_0_0 out[31]_input_0_0
1 1
.names lut_$false_output_0_0 lut_out[5]_input_0_2
1 1
.names lut_$false_output_0_0 lut_out[6]_input_0_2
1 1
.names lut_$false_output_0_0 lut_out[4]_input_0_4
1 1
.names lut_$true_output_0_0 dffre_d_in3[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance31.data_out[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance31.data_out[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance20.data_out[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance20.data_out[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance20.data_out[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance20.data_out[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance11.data_out[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance11.data_out[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance11.data_out[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance11.data_out[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance31.data_out[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance31.data_out[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance14.data_out[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance14.data_out[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance24.data_out[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design1_5_5_inst.encoder_instance24.data_out[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_out[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_out[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[77]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[79]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[111]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[114]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[82]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[109]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[96]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[105]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[73]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[106]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[74]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[75]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[107]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[97]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[65]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[99]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[67]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[112]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[80]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[81]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[113]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[98]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[66]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[119]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[87]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[116]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[84]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[85]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[117]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[100]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[68]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[101]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[69]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[95]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[127]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[102]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[63]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[70]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[103]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[71]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[123]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[91]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[59]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[61]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[124]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[92]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[93]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[125]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[60]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[104]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[72]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[108]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[76]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[115]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[83]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[86]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[118]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[110]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[78]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[120]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[88]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[56]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[90]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[122]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[126]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[58]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[62]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[94]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[57]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[121]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[89]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[11]_input_2_0
1 1
.names dffre_tmp[0]_output_0_0 dffre_tmp[32]_input_0_0
1 1
.names dffre_tmp[1]_output_0_0 dffre_tmp[33]_input_0_0
1 1
.names dffre_tmp[2]_output_0_0 dffre_tmp[34]_input_0_0
1 1
.names dffre_tmp[3]_output_0_0 dffre_tmp[35]_input_0_0
1 1
.names dffre_tmp[4]_output_0_0 dffre_tmp[36]_input_0_0
1 1
.names dffre_tmp[5]_output_0_0 dffre_tmp[37]_input_0_0
1 1
.names dffre_tmp[6]_output_0_0 dffre_tmp[38]_input_0_0
1 1
.names dffre_tmp[7]_output_0_0 dffre_tmp[39]_input_0_0
1 1
.names dffre_tmp[8]_output_0_0 dffre_tmp[40]_input_0_0
1 1
.names dffre_tmp[9]_output_0_0 dffre_tmp[41]_input_0_0
1 1
.names dffre_tmp[10]_output_0_0 dffre_tmp[42]_input_0_0
1 1
.names dffre_tmp[11]_output_0_0 dffre_tmp[43]_input_0_0
1 1
.names dffre_tmp[12]_output_0_0 dffre_tmp[44]_input_0_0
1 1
.names dffre_tmp[13]_output_0_0 dffre_tmp[45]_input_0_0
1 1
.names dffre_tmp[14]_output_0_0 dffre_tmp[46]_input_0_0
1 1
.names dffre_tmp[15]_output_0_0 dffre_tmp[47]_input_0_0
1 1
.names dffre_tmp[16]_output_0_0 dffre_tmp[48]_input_0_0
1 1
.names dffre_tmp[17]_output_0_0 dffre_tmp[49]_input_0_0
1 1
.names dffre_tmp[18]_output_0_0 dffre_tmp[50]_input_0_0
1 1
.names dffre_tmp[19]_output_0_0 dffre_tmp[51]_input_0_0
1 1
.names dffre_tmp[20]_output_0_0 dffre_tmp[52]_input_0_0
1 1
.names dffre_tmp[21]_output_0_0 dffre_tmp[53]_input_0_0
1 1
.names dffre_tmp[22]_output_0_0 dffre_tmp[54]_input_0_0
1 1
.names dffre_tmp[23]_output_0_0 dffre_tmp[55]_input_0_0
1 1
.names dffre_tmp[24]_output_0_0 dffre_tmp[56]_input_0_0
1 1
.names dffre_tmp[25]_output_0_0 dffre_tmp[57]_input_0_0
1 1
.names dffre_tmp[26]_output_0_0 dffre_tmp[58]_input_0_0
1 1
.names dffre_tmp[27]_output_0_0 dffre_tmp[59]_input_0_0
1 1
.names dffre_tmp[28]_output_0_0 dffre_tmp[60]_input_0_0
1 1
.names dffre_tmp[29]_output_0_0 dffre_tmp[61]_input_0_0
1 1
.names dffre_tmp[30]_output_0_0 dffre_tmp[62]_input_0_0
1 1
.names dffre_tmp[31]_output_0_0 dffre_tmp[63]_input_0_0
1 1
.names dffre_tmp[32]_output_0_0 dffre_d_in1[0]_input_0_0
1 1
.names dffre_tmp[32]_output_0_0 dffre_tmp[64]_input_0_0
1 1
.names dffre_d_in1[0]_output_0_0 lut_$abc$30802$new_new_n336___input_0_1
1 1
.names dffre_d_in1[0]_output_0_0 lut_$abc$30802$new_new_n347___input_0_1
1 1
.names dffre_d_in1[0]_output_0_0 lut_$abc$30802$new_new_n352___input_0_1
1 1
.names dffre_tmp[33]_output_0_0 dffre_d_in1[1]_input_0_0
1 1
.names dffre_tmp[33]_output_0_0 dffre_tmp[65]_input_0_0
1 1
.names dffre_d_in1[1]_output_0_0 lut_$abc$30802$new_new_n350___input_0_5
1 1
.names dffre_d_in1[1]_output_0_0 lut_$abc$30802$new_new_n336___input_0_4
1 1
.names dffre_d_in1[1]_output_0_0 lut_$abc$30802$new_new_n352___input_0_4
1 1
.names dffre_tmp[34]_output_0_0 dffre_d_in1[2]_input_0_0
1 1
.names dffre_tmp[34]_output_0_0 dffre_tmp[66]_input_0_0
1 1
.names dffre_d_in1[2]_output_0_0 lut_$abc$30802$new_new_n337___input_0_4
1 1
.names dffre_d_in1[2]_output_0_0 lut_$abc$30802$new_new_n355___input_0_4
1 1
.names dffre_d_in1[2]_output_0_0 lut_$abc$30802$new_new_n345___input_0_3
1 1
.names dffre_tmp[35]_output_0_0 dffre_tmp[67]_input_0_0
1 1
.names dffre_tmp[35]_output_0_0 dffre_d_in1[3]_input_0_0
1 1
.names dffre_d_in1[3]_output_0_0 lut_$abc$30802$new_new_n346___input_0_1
1 1
.names dffre_d_in1[3]_output_0_0 lut_$abc$30802$new_new_n339___input_0_0
1 1
.names dffre_d_in1[3]_output_0_0 lut_$abc$30802$new_new_n353___input_0_2
1 1
.names dffre_tmp[36]_output_0_0 dffre_d_in1[4]_input_0_0
1 1
.names dffre_tmp[36]_output_0_0 dffre_tmp[68]_input_0_0
1 1
.names dffre_d_in1[4]_output_0_0 lut_$abc$30802$new_new_n339___input_0_5
1 1
.names dffre_d_in1[4]_output_0_0 lut_$abc$30802$new_new_n348___input_0_5
1 1
.names dffre_d_in1[4]_output_0_0 lut_$abc$30802$new_new_n353___input_0_5
1 1
.names dffre_tmp[37]_output_0_0 dffre_d_in1[5]_input_0_0
1 1
.names dffre_tmp[37]_output_0_0 dffre_tmp[69]_input_0_0
1 1
.names dffre_d_in1[5]_output_0_0 lut_$abc$30802$new_new_n349___input_0_1
1 1
.names dffre_d_in1[5]_output_0_0 lut_$abc$30802$new_new_n336___input_0_2
1 1
.names dffre_d_in1[5]_output_0_0 lut_$abc$30802$new_new_n352___input_0_2
1 1
.names dffre_tmp[38]_output_0_0 dffre_d_in1[6]_input_0_0
1 1
.names dffre_tmp[38]_output_0_0 dffre_tmp[70]_input_0_0
1 1
.names dffre_d_in1[6]_output_0_0 lut_$abc$30802$new_new_n339___input_0_2
1 1
.names dffre_d_in1[6]_output_0_0 lut_$abc$30802$new_new_n348___input_0_3
1 1
.names dffre_d_in1[6]_output_0_0 lut_$abc$30802$new_new_n353___input_0_0
1 1
.names dffre_tmp[39]_output_0_0 dffre_tmp[71]_input_0_0
1 1
.names dffre_tmp[39]_output_0_0 dffre_d_in1[7]_input_0_0
1 1
.names dffre_d_in1[7]_output_0_0 lut_$abc$30802$new_new_n340___input_0_1
1 1
.names dffre_d_in1[7]_output_0_0 lut_$abc$30802$new_new_n361___input_0_3
1 1
.names dffre_d_in1[7]_output_0_0 lut_$abc$30802$new_new_n355___input_0_1
1 1
.names dffre_d_in1[7]_output_0_0 lut_$abc$30802$new_new_n350___input_0_4
1 1
.names dffre_tmp[40]_output_0_0 dffre_d_in1[8]_input_0_0
1 1
.names dffre_tmp[40]_output_0_0 dffre_tmp[72]_input_0_0
1 1
.names dffre_d_in1[8]_output_0_0 lut_$abc$30802$new_new_n345___input_0_2
1 1
.names dffre_d_in1[8]_output_0_0 lut_$abc$30802$new_new_n336___input_0_0
1 1
.names dffre_d_in1[8]_output_0_0 lut_$abc$30802$new_new_n352___input_0_0
1 1
.names dffre_tmp[41]_output_0_0 dffre_d_in1[9]_input_0_0
1 1
.names dffre_tmp[41]_output_0_0 dffre_tmp[73]_input_0_0
1 1
.names dffre_d_in1[9]_output_0_0 lut_$abc$30802$new_new_n348___input_0_4
1 1
.names dffre_d_in1[9]_output_0_0 lut_$abc$30802$new_new_n336___input_0_5
1 1
.names dffre_d_in1[9]_output_0_0 lut_$abc$30802$new_new_n352___input_0_5
1 1
.names dffre_tmp[42]_output_0_0 dffre_d_in1[10]_input_0_0
1 1
.names dffre_tmp[42]_output_0_0 dffre_tmp[74]_input_0_0
1 1
.names dffre_d_in1[10]_output_0_0 lut_$abc$30802$new_new_n337___input_0_0
1 1
.names dffre_d_in1[10]_output_0_0 lut_$abc$30802$new_new_n355___input_0_2
1 1
.names dffre_d_in1[10]_output_0_0 lut_$abc$30802$new_new_n347___input_0_4
1 1
.names dffre_tmp[43]_output_0_0 dffre_d_in1[11]_input_0_0
1 1
.names dffre_tmp[43]_output_0_0 dffre_tmp[75]_input_0_0
1 1
.names dffre_d_in1[11]_output_0_0 lut_$abc$30802$new_new_n339___input_0_3
1 1
.names dffre_d_in1[11]_output_0_0 lut_$abc$30802$new_new_n353___input_0_3
1 1
.names dffre_d_in1[11]_output_0_0 lut_$abc$30802$new_new_n347___input_0_0
1 1
.names dffre_tmp[44]_output_0_0 dffre_tmp[76]_input_0_0
1 1
.names dffre_tmp[44]_output_0_0 dffre_d_in1[12]_input_0_0
1 1
.names dffre_d_in1[12]_output_0_0 lut_$abc$30802$new_new_n349___input_0_3
1 1
.names dffre_d_in1[12]_output_0_0 lut_$abc$30802$new_new_n339___input_0_1
1 1
.names dffre_d_in1[12]_output_0_0 lut_$abc$30802$new_new_n353___input_0_1
1 1
.names dffre_tmp[45]_output_0_0 dffre_d_in1[13]_input_0_0
1 1
.names dffre_tmp[45]_output_0_0 dffre_tmp[77]_input_0_0
1 1
.names dffre_d_in1[13]_output_0_0 lut_$abc$30802$new_new_n350___input_0_3
1 1
.names dffre_d_in1[13]_output_0_0 lut_$abc$30802$new_new_n336___input_0_3
1 1
.names dffre_d_in1[13]_output_0_0 lut_$abc$30802$new_new_n352___input_0_3
1 1
.names dffre_tmp[46]_output_0_0 dffre_tmp[78]_input_0_0
1 1
.names dffre_tmp[46]_output_0_0 dffre_d_in1[14]_input_0_0
1 1
.names dffre_d_in1[14]_output_0_0 lut_$abc$30802$new_new_n346___input_0_4
1 1
.names dffre_d_in1[14]_output_0_0 lut_$abc$30802$new_new_n339___input_0_4
1 1
.names dffre_d_in1[14]_output_0_0 lut_$abc$30802$new_new_n353___input_0_4
1 1
.names dffre_tmp[47]_output_0_0 dffre_d_in1[15]_input_0_0
1 1
.names dffre_tmp[47]_output_0_0 dffre_tmp[79]_input_0_0
1 1
.names dffre_d_in1[15]_output_0_0 lut_$abc$30802$new_new_n340___input_0_3
1 1
.names dffre_d_in1[15]_output_0_0 lut_$abc$30802$new_new_n361___input_0_0
1 1
.names dffre_d_in1[15]_output_0_0 lut_$abc$30802$new_new_n355___input_0_0
1 1
.names dffre_d_in1[15]_output_0_0 lut_$abc$30802$new_new_n349___input_0_0
1 1
.names dffre_tmp[48]_output_0_0 dffre_d_in1[16]_input_0_0
1 1
.names dffre_tmp[48]_output_0_0 dffre_tmp[80]_input_0_0
1 1
.names dffre_d_in1[16]_output_0_0 lut_$abc$22564$li192_li192_input_0_2
1 1
.names dffre_d_in1[16]_output_0_0 lut_$abc$30802$new_new_n343___input_0_4
1 1
.names dffre_d_in1[16]_output_0_0 lut_$abc$30802$new_new_n347___input_0_3
1 1
.names dffre_tmp[49]_output_0_0 dffre_d_in1[17]_input_0_0
1 1
.names dffre_tmp[49]_output_0_0 dffre_tmp[81]_input_0_0
1 1
.names dffre_d_in1[17]_output_0_0 lut_$abc$22564$li193_li193_input_0_1
1 1
.names dffre_d_in1[17]_output_0_0 lut_$abc$30802$new_new_n350___input_0_1
1 1
.names dffre_d_in1[17]_output_0_0 lut_$abc$30802$new_new_n343___input_0_0
1 1
.names dffre_tmp[50]_output_0_0 dffre_d_in1[18]_input_0_0
1 1
.names dffre_tmp[50]_output_0_0 dffre_tmp[82]_input_0_0
1 1
.names dffre_d_in1[18]_output_0_0 lut_$abc$30802$new_new_n341___input_0_5
1 1
.names dffre_d_in1[18]_output_0_0 lut_$abc$22564$li194_li194_input_0_0
1 1
.names dffre_d_in1[18]_output_0_0 lut_$abc$30802$new_new_n345___input_0_0
1 1
.names dffre_tmp[51]_output_0_0 dffre_d_in1[19]_input_0_0
1 1
.names dffre_tmp[51]_output_0_0 dffre_tmp[83]_input_0_0
1 1
.names dffre_d_in1[19]_output_0_0 lut_$abc$22564$li195_li195_input_0_3
1 1
.names dffre_d_in1[19]_output_0_0 lut_$abc$30802$new_new_n341___input_0_3
1 1
.names dffre_d_in1[19]_output_0_0 lut_$abc$30802$new_new_n346___input_0_3
1 1
.names dffre_tmp[52]_output_0_0 dffre_d_in1[20]_input_0_0
1 1
.names dffre_tmp[52]_output_0_0 dffre_tmp[84]_input_0_0
1 1
.names dffre_d_in1[20]_output_0_0 lut_$abc$22564$li196_li196_input_0_2
1 1
.names dffre_d_in1[20]_output_0_0 lut_$abc$30802$new_new_n343___input_0_2
1 1
.names dffre_d_in1[20]_output_0_0 lut_$abc$30802$new_new_n348___input_0_2
1 1
.names dffre_tmp[53]_output_0_0 dffre_d_in1[21]_input_0_0
1 1
.names dffre_tmp[53]_output_0_0 dffre_tmp[85]_input_0_0
1 1
.names dffre_d_in1[21]_output_0_0 lut_$abc$30802$new_new_n349___input_0_5
1 1
.names dffre_d_in1[21]_output_0_0 lut_$abc$22564$li197_li197_input_0_0
1 1
.names dffre_d_in1[21]_output_0_0 lut_$abc$30802$new_new_n343___input_0_3
1 1
.names dffre_tmp[54]_output_0_0 dffre_d_in1[22]_input_0_0
1 1
.names dffre_tmp[54]_output_0_0 dffre_tmp[86]_input_0_0
1 1
.names dffre_d_in1[22]_output_0_0 lut_$abc$22564$li198_li198_input_0_4
1 1
.names dffre_d_in1[22]_output_0_0 lut_$abc$30802$new_new_n341___input_0_2
1 1
.names dffre_d_in1[22]_output_0_0 lut_$abc$30802$new_new_n348___input_0_0
1 1
.names dffre_tmp[55]_output_0_0 dffre_d_in1[23]_input_0_0
1 1
.names dffre_tmp[55]_output_0_0 dffre_tmp[87]_input_0_0
1 1
.names dffre_d_in1[23]_output_0_0 lut_$abc$22564$li199_li199_input_0_1
1 1
.names dffre_d_in1[23]_output_0_0 lut_$abc$30802$new_new_n342___input_0_0
1 1
.names dffre_d_in1[23]_output_0_0 lut_$abc$30802$new_new_n350___input_0_0
1 1
.names dffre_tmp[56]_output_0_0 dffre_tmp[88]_input_0_0
1 1
.names dffre_tmp[56]_output_0_0 dffre_d_in1[24]_input_0_0
1 1
.names dffre_d_in1[24]_output_0_0 lut_$abc$22564$li192_li192_input_0_3
1 1
.names dffre_d_in1[24]_output_0_0 lut_$abc$30802$new_new_n345___input_0_1
1 1
.names dffre_d_in1[24]_output_0_0 lut_$abc$30802$new_new_n344___input_0_1
1 1
.names dffre_tmp[57]_output_0_0 dffre_d_in1[25]_input_0_0
1 1
.names dffre_tmp[57]_output_0_0 dffre_tmp[89]_input_0_0
1 1
.names dffre_d_in1[25]_output_0_0 lut_$abc$22564$li193_li193_input_0_0
1 1
.names dffre_d_in1[25]_output_0_0 lut_$abc$30802$new_new_n343___input_0_1
1 1
.names dffre_d_in1[25]_output_0_0 lut_$abc$30802$new_new_n348___input_0_1
1 1
.names dffre_tmp[58]_output_0_0 dffre_d_in1[26]_input_0_0
1 1
.names dffre_tmp[58]_output_0_0 dffre_tmp[90]_input_0_0
1 1
.names dffre_d_in1[26]_output_0_0 lut_$abc$30802$new_new_n341___input_0_1
1 1
.names dffre_d_in1[26]_output_0_0 lut_$abc$22564$li194_li194_input_0_3
1 1
.names dffre_d_in1[26]_output_0_0 lut_$abc$30802$new_new_n347___input_0_5
1 1
.names dffre_tmp[59]_output_0_0 dffre_d_in1[27]_input_0_0
1 1
.names dffre_tmp[59]_output_0_0 dffre_tmp[91]_input_0_0
1 1
.names dffre_d_in1[27]_output_0_0 lut_$abc$22564$li195_li195_input_0_4
1 1
.names dffre_d_in1[27]_output_0_0 lut_$abc$30802$new_new_n341___input_0_0
1 1
.names dffre_d_in1[27]_output_0_0 lut_$abc$30802$new_new_n347___input_0_2
1 1
.names dffre_tmp[60]_output_0_0 dffre_d_in1[28]_input_0_0
1 1
.names dffre_tmp[60]_output_0_0 dffre_tmp[92]_input_0_0
1 1
.names dffre_d_in1[28]_output_0_0 lut_$abc$22564$li196_li196_input_0_1
1 1
.names dffre_d_in1[28]_output_0_0 lut_$abc$30802$new_new_n349___input_0_4
1 1
.names dffre_d_in1[28]_output_0_0 lut_$abc$30802$new_new_n343___input_0_5
1 1
.names dffre_tmp[61]_output_0_0 dffre_d_in1[29]_input_0_0
1 1
.names dffre_tmp[61]_output_0_0 dffre_tmp[93]_input_0_0
1 1
.names dffre_d_in1[29]_output_0_0 lut_$abc$30802$new_new_n344___input_0_2
1 1
.names dffre_d_in1[29]_output_0_0 lut_$abc$30802$new_new_n350___input_0_2
1 1
.names dffre_d_in1[29]_output_0_0 lut_$abc$22564$li197_li197_input_0_4
1 1
.names dffre_tmp[62]_output_0_0 dffre_tmp[94]_input_0_0
1 1
.names dffre_tmp[62]_output_0_0 dffre_d_in1[30]_input_0_0
1 1
.names dffre_d_in1[30]_output_0_0 lut_$abc$22564$li198_li198_input_0_3
1 1
.names dffre_d_in1[30]_output_0_0 lut_$abc$30802$new_new_n342___input_0_3
1 1
.names dffre_d_in1[30]_output_0_0 lut_$abc$30802$new_new_n346___input_0_0
1 1
.names dffre_tmp[63]_output_0_0 dffre_d_in1[31]_input_0_0
1 1
.names dffre_tmp[63]_output_0_0 dffre_tmp[95]_input_0_0
1 1
.names dffre_d_in1[31]_output_0_0 lut_$abc$22564$li199_li199_input_0_4
1 1
.names dffre_d_in1[31]_output_0_0 lut_$abc$30802$new_new_n341___input_0_4
1 1
.names dffre_d_in1[31]_output_0_0 lut_$abc$30802$new_new_n349___input_0_2
1 1
.names dffre_tmp[64]_output_0_0 dffre_d_in2[0]_input_0_0
1 1
.names dffre_tmp[64]_output_0_0 dffre_tmp[96]_input_0_0
1 1
.names dffre_d_in2[0]_output_0_0 lut_$abc$30802$new_new_n312___input_0_1
1 1
.names dffre_d_in2[0]_output_0_0 lut_$abc$30802$new_new_n322___input_0_5
1 1
.names dffre_d_in2[0]_output_0_0 lut_$abc$30802$new_new_n314___input_0_5
1 1
.names dffre_tmp[65]_output_0_0 dffre_d_in2[1]_input_0_0
1 1
.names dffre_tmp[65]_output_0_0 dffre_tmp[97]_input_0_0
1 1
.names dffre_d_in2[1]_output_0_0 lut_$abc$30802$new_new_n312___input_0_4
1 1
.names dffre_d_in2[1]_output_0_0 lut_$abc$30802$new_new_n322___input_0_4
1 1
.names dffre_d_in2[1]_output_0_0 lut_$abc$30802$new_new_n314___input_0_4
1 1
.names dffre_tmp[66]_output_0_0 dffre_d_in2[2]_input_0_0
1 1
.names dffre_tmp[66]_output_0_0 dffre_tmp[98]_input_0_0
1 1
.names dffre_d_in2[2]_output_0_0 lut_$abc$30802$new_new_n312___input_0_3
1 1
.names dffre_d_in2[2]_output_0_0 lut_$abc$30802$new_new_n322___input_0_3
1 1
.names dffre_d_in2[2]_output_0_0 lut_$abc$30802$new_new_n314___input_0_3
1 1
.names dffre_tmp[67]_output_0_0 dffre_d_in2[3]_input_0_0
1 1
.names dffre_tmp[67]_output_0_0 dffre_tmp[99]_input_0_0
1 1
.names dffre_d_in2[3]_output_0_0 lut_$abc$30802$new_new_n321___input_0_3
1 1
.names dffre_d_in2[3]_output_0_0 lut_$abc$30802$new_new_n326___input_0_2
1 1
.names dffre_tmp[68]_output_0_0 dffre_d_in2[4]_input_0_0
1 1
.names dffre_tmp[68]_output_0_0 dffre_tmp[100]_input_0_0
1 1
.names dffre_d_in2[4]_output_0_0 lut_$abc$30802$new_new_n321___input_0_0
1 1
.names dffre_d_in2[4]_output_0_0 lut_$abc$30802$new_new_n326___input_0_0
1 1
.names dffre_tmp[69]_output_0_0 dffre_d_in2[5]_input_0_0
1 1
.names dffre_tmp[69]_output_0_0 dffre_tmp[101]_input_0_0
1 1
.names dffre_d_in2[5]_output_0_0 lut_$abc$30802$new_new_n312___input_0_0
1 1
.names dffre_d_in2[5]_output_0_0 lut_$abc$30802$new_new_n322___input_0_2
1 1
.names dffre_d_in2[5]_output_0_0 lut_$abc$30802$new_new_n314___input_0_2
1 1
.names dffre_tmp[70]_output_0_0 dffre_d_in2[6]_input_0_0
1 1
.names dffre_tmp[70]_output_0_0 dffre_tmp[102]_input_0_0
1 1
.names dffre_d_in2[6]_output_0_0 lut_$abc$30802$new_new_n321___input_0_4
1 1
.names dffre_d_in2[6]_output_0_0 lut_$abc$30802$new_new_n326___input_0_1
1 1
.names dffre_tmp[71]_output_0_0 dffre_tmp[103]_input_0_0
1 1
.names dffre_tmp[71]_output_0_0 dffre_d_in2[7]_input_0_0
1 1
.names dffre_d_in2[7]_output_0_0 lut_$abc$30802$new_new_n323___input_0_0
1 1
.names dffre_d_in2[7]_output_0_0 lut_$abc$30802$new_new_n315___input_0_0
1 1
.names dffre_d_in2[7]_output_0_0 lut_$abc$30802$new_new_n313___input_0_4
1 1
.names dffre_d_in2[7]_output_0_0 lut_$abc$30802$new_new_n326___input_0_4
1 1
.names dffre_tmp[72]_output_0_0 dffre_tmp[104]_input_0_0
1 1
.names dffre_tmp[72]_output_0_0 dffre_d_in2[8]_input_0_0
1 1
.names dffre_d_in2[8]_output_0_0 lut_$abc$30802$new_new_n313___input_0_5
1 1
.names dffre_d_in2[8]_output_0_0 lut_$abc$30802$new_new_n322___input_0_1
1 1
.names dffre_d_in2[8]_output_0_0 lut_$abc$30802$new_new_n331___input_0_3
1 1
.names dffre_d_in2[8]_output_0_0 lut_$abc$30802$new_new_n314___input_0_1
1 1
.names dffre_tmp[73]_output_0_0 dffre_tmp[105]_input_0_0
1 1
.names dffre_tmp[73]_output_0_0 dffre_d_in2[9]_input_0_0
1 1
.names dffre_d_in2[9]_output_0_0 lut_$abc$30802$new_new_n313___input_0_1
1 1
.names dffre_d_in2[9]_output_0_0 lut_$abc$30802$new_new_n322___input_0_0
1 1
.names dffre_d_in2[9]_output_0_0 lut_$abc$30802$new_new_n331___input_0_2
1 1
.names dffre_d_in2[9]_output_0_0 lut_$abc$30802$new_new_n314___input_0_0
1 1
.names dffre_tmp[74]_output_0_0 dffre_d_in2[10]_input_0_0
1 1
.names dffre_tmp[74]_output_0_0 dffre_tmp[106]_input_0_0
1 1
.names dffre_d_in2[10]_output_0_0 lut_$abc$30802$new_new_n320___input_0_2
1 1
.names dffre_d_in2[10]_output_0_0 lut_$abc$30802$new_new_n327___input_0_4
1 1
.names dffre_tmp[75]_output_0_0 dffre_tmp[107]_input_0_0
1 1
.names dffre_tmp[75]_output_0_0 dffre_d_in2[11]_input_0_0
1 1
.names dffre_d_in2[11]_output_0_0 lut_$abc$30802$new_new_n323___input_0_1
1 1
.names dffre_d_in2[11]_output_0_0 lut_$abc$30802$new_new_n315___input_0_1
1 1
.names dffre_d_in2[11]_output_0_0 lut_$abc$30802$new_new_n313___input_0_2
1 1
.names dffre_d_in2[11]_output_0_0 lut_$abc$30802$new_new_n326___input_0_3
1 1
.names dffre_tmp[76]_output_0_0 dffre_tmp[108]_input_0_0
1 1
.names dffre_tmp[76]_output_0_0 dffre_d_in2[12]_input_0_0
1 1
.names dffre_d_in2[12]_output_0_0 lut_$abc$30802$new_new_n323___input_0_3
1 1
.names dffre_d_in2[12]_output_0_0 lut_$abc$30802$new_new_n315___input_0_3
1 1
.names dffre_d_in2[12]_output_0_0 lut_$abc$30802$new_new_n313___input_0_0
1 1
.names dffre_d_in2[12]_output_0_0 lut_$abc$30802$new_new_n326___input_0_5
1 1
.names dffre_tmp[77]_output_0_0 dffre_d_in2[13]_input_0_0
1 1
.names dffre_tmp[77]_output_0_0 dffre_tmp[109]_input_0_0
1 1
.names dffre_d_in2[13]_output_0_0 lut_$abc$30802$new_new_n320___input_0_3
1 1
.names dffre_d_in2[13]_output_0_0 lut_$abc$30802$new_new_n327___input_0_3
1 1
.names dffre_tmp[78]_output_0_0 dffre_d_in2[14]_input_0_0
1 1
.names dffre_tmp[78]_output_0_0 dffre_tmp[110]_input_0_0
1 1
.names dffre_d_in2[14]_output_0_0 lut_$abc$30802$new_new_n320___input_0_1
1 1
.names dffre_d_in2[14]_output_0_0 lut_$abc$30802$new_new_n327___input_0_2
1 1
.names dffre_tmp[79]_output_0_0 dffre_d_in2[15]_input_0_0
1 1
.names dffre_tmp[79]_output_0_0 dffre_tmp[111]_input_0_0
1 1
.names dffre_d_in2[15]_output_0_0 lut_$abc$30802$new_new_n320___input_0_4
1 1
.names dffre_d_in2[15]_output_0_0 lut_$abc$30802$new_new_n327___input_0_1
1 1
.names dffre_tmp[80]_output_0_0 dffre_tmp[112]_input_0_0
1 1
.names dffre_tmp[80]_output_0_0 dffre_d_in2[16]_input_0_0
1 1
.names dffre_d_in2[16]_output_0_0 lut_$abc$30802$new_new_n319___input_0_2
1 1
.names dffre_tmp[81]_output_0_0 dffre_d_in2[17]_input_0_0
1 1
.names dffre_tmp[81]_output_0_0 dffre_tmp[113]_input_0_0
1 1
.names dffre_d_in2[17]_output_0_0 lut_$abc$30802$new_new_n317___input_0_0
1 1
.names dffre_tmp[82]_output_0_0 dffre_tmp[114]_input_0_0
1 1
.names dffre_tmp[82]_output_0_0 dffre_d_in2[18]_input_0_0
1 1
.names dffre_d_in2[18]_output_0_0 lut_$abc$30802$new_new_n318___input_0_0
1 1
.names dffre_tmp[83]_output_0_0 dffre_tmp[115]_input_0_0
1 1
.names dffre_tmp[83]_output_0_0 dffre_d_in2[19]_input_0_0
1 1
.names dffre_d_in2[19]_output_0_0 lut_$abc$30802$new_new_n319___input_0_0
1 1
.names dffre_tmp[84]_output_0_0 dffre_d_in2[20]_input_0_0
1 1
.names dffre_tmp[84]_output_0_0 dffre_tmp[116]_input_0_0
1 1
.names dffre_d_in2[20]_output_0_0 lut_$abc$30802$new_new_n317___input_0_3
1 1
.names dffre_tmp[85]_output_0_0 dffre_tmp[117]_input_0_0
1 1
.names dffre_tmp[85]_output_0_0 dffre_d_in2[21]_input_0_0
1 1
.names dffre_d_in2[21]_output_0_0 lut_$abc$30802$new_new_n319___input_0_3
1 1
.names dffre_tmp[86]_output_0_0 dffre_tmp[118]_input_0_0
1 1
.names dffre_tmp[86]_output_0_0 dffre_d_in2[22]_input_0_0
1 1
.names dffre_d_in2[22]_output_0_0 lut_$abc$30802$new_new_n318___input_0_4
1 1
.names dffre_tmp[87]_output_0_0 dffre_tmp[119]_input_0_0
1 1
.names dffre_tmp[87]_output_0_0 dffre_d_in2[23]_input_0_0
1 1
.names dffre_d_in2[23]_output_0_0 lut_$abc$30802$new_new_n318___input_0_2
1 1
.names dffre_tmp[88]_output_0_0 dffre_d_in2[24]_input_0_0
1 1
.names dffre_tmp[88]_output_0_0 dffre_tmp[120]_input_0_0
1 1
.names dffre_d_in2[24]_output_0_0 lut_$abc$30802$new_new_n316___input_0_5
1 1
.names dffre_tmp[89]_output_0_0 dffre_tmp[121]_input_0_0
1 1
.names dffre_tmp[89]_output_0_0 dffre_d_in2[25]_input_0_0
1 1
.names dffre_d_in2[25]_output_0_0 lut_$abc$30802$new_new_n316___input_0_1
1 1
.names dffre_tmp[90]_output_0_0 dffre_tmp[122]_input_0_0
1 1
.names dffre_tmp[90]_output_0_0 dffre_d_in2[26]_input_0_0
1 1
.names dffre_d_in2[26]_output_0_0 lut_$abc$30802$new_new_n316___input_0_3
1 1
.names dffre_tmp[91]_output_0_0 dffre_d_in2[27]_input_0_0
1 1
.names dffre_tmp[91]_output_0_0 dffre_tmp[123]_input_0_0
1 1
.names dffre_d_in2[27]_output_0_0 lut_$abc$30802$new_new_n317___input_0_4
1 1
.names dffre_tmp[92]_output_0_0 dffre_d_in2[28]_input_0_0
1 1
.names dffre_tmp[92]_output_0_0 dffre_tmp[124]_input_0_0
1 1
.names dffre_d_in2[28]_output_0_0 lut_$abc$30802$new_new_n316___input_0_4
1 1
.names dffre_tmp[93]_output_0_0 dffre_d_in2[29]_input_0_0
1 1
.names dffre_tmp[93]_output_0_0 dffre_tmp[125]_input_0_0
1 1
.names dffre_d_in2[29]_output_0_0 lut_$abc$30802$new_new_n316___input_0_2
1 1
.names dffre_tmp[94]_output_0_0 dffre_d_in2[30]_input_0_0
1 1
.names dffre_tmp[94]_output_0_0 dffre_tmp[126]_input_0_0
1 1
.names dffre_d_in2[30]_output_0_0 lut_$abc$30802$new_new_n317___input_0_2
1 1
.names dffre_tmp[95]_output_0_0 dffre_tmp[127]_input_0_0
1 1
.names dffre_tmp[95]_output_0_0 dffre_d_in2[31]_input_0_0
1 1
.names dffre_d_in2[31]_output_0_0 lut_$abc$30802$new_new_n319___input_0_4
1 1
.names dffre_tmp[96]_output_0_0 dffre_d_in3[0]_input_0_0
1 1
.names dffre_d_in3[0]_output_0_0 lut_$abc$30802$new_new_n309___input_0_1
1 1
.names dffre_d_in3[0]_output_0_0 lut_$abc$30802$new_new_n291___input_0_1
1 1
.names dffre_tmp[97]_output_0_0 dffre_d_in3[1]_input_0_0
1 1
.names dffre_d_in3[1]_output_0_0 lut_$abc$30802$new_new_n309___input_0_3
1 1
.names dffre_d_in3[1]_output_0_0 lut_$abc$30802$new_new_n289___input_0_0
1 1
.names dffre_tmp[98]_output_0_0 dffre_d_in3[2]_input_0_0
1 1
.names dffre_d_in3[2]_output_0_0 lut_$abc$22564$li186_li186_input_0_4
1 1
.names dffre_d_in3[2]_output_0_0 lut_$abc$30802$new_new_n289___input_0_2
1 1
.names dffre_tmp[99]_output_0_0 dffre_d_in3[3]_input_0_0
1 1
.names dffre_d_in3[3]_output_0_0 lut_$abc$22564$li186_li186_input_0_3
1 1
.names dffre_d_in3[3]_output_0_0 lut_$abc$30802$new_new_n289___input_0_1
1 1
.names dffre_tmp[100]_output_0_0 dffre_d_in3[4]_input_0_0
1 1
.names dffre_d_in3[4]_output_0_0 lut_$abc$30802$new_new_n297___input_0_4
1 1
.names dffre_d_in3[4]_output_0_0 lut_$abc$30802$new_new_n307___input_0_5
1 1
.names dffre_d_in3[4]_output_0_0 lut_$abc$30802$new_new_n306___input_0_2
1 1
.names dffre_d_in3[4]_output_0_0 lut_$abc$30802$new_new_n291___input_0_4
1 1
.names dffre_tmp[101]_output_0_0 dffre_d_in3[5]_input_0_0
1 1
.names dffre_d_in3[5]_output_0_0 lut_$abc$30802$new_new_n297___input_0_1
1 1
.names dffre_d_in3[5]_output_0_0 lut_$abc$30802$new_new_n306___input_0_3
1 1
.names dffre_d_in3[5]_output_0_0 lut_$abc$30802$new_new_n291___input_0_2
1 1
.names dffre_tmp[102]_output_0_0 dffre_d_in3[6]_input_0_0
1 1
.names dffre_d_in3[6]_output_0_0 lut_$abc$30802$new_new_n296___input_0_2
1 1
.names dffre_d_in3[6]_output_0_0 lut_$abc$30802$new_new_n289___input_0_5
1 1
.names dffre_tmp[103]_output_0_0 dffre_d_in3[7]_input_0_0
1 1
.names dffre_d_in3[7]_output_0_0 lut_$abc$30802$new_new_n296___input_0_0
1 1
.names dffre_d_in3[7]_output_0_0 lut_$abc$30802$new_new_n289___input_0_4
1 1
.names dffre_tmp[104]_output_0_0 dffre_d_in3[8]_input_0_0
1 1
.names dffre_d_in3[8]_output_0_0 lut_$abc$30802$new_new_n295___input_0_5
1 1
.names dffre_d_in3[8]_output_0_0 lut_$abc$22564$li187_li187_input_0_4
1 1
.names dffre_d_in3[8]_output_0_0 lut_$abc$30802$new_new_n301___input_0_4
1 1
.names dffre_d_in3[8]_output_0_0 lut_$abc$30802$new_new_n305___input_0_1
1 1
.names dffre_tmp[105]_output_0_0 dffre_d_in3[9]_input_0_0
1 1
.names dffre_d_in3[9]_output_0_0 lut_$abc$30802$new_new_n290___input_0_1
1 1
.names dffre_d_in3[9]_output_0_0 lut_$abc$30802$new_new_n298___input_0_5
1 1
.names dffre_tmp[106]_output_0_0 dffre_d_in3[10]_input_0_0
1 1
.names dffre_d_in3[10]_output_0_0 lut_$abc$30802$new_new_n290___input_0_4
1 1
.names dffre_d_in3[10]_output_0_0 lut_$abc$30802$new_new_n292___input_0_1
1 1
.names dffre_d_in3[10]_output_0_0 lut_$abc$30802$new_new_n293___input_0_1
1 1
.names dffre_d_in3[10]_output_0_0 lut_$abc$30802$new_new_n301___input_0_1
1 1
.names dffre_tmp[107]_output_0_0 dffre_d_in3[11]_input_0_0
1 1
.names dffre_d_in3[11]_output_0_0 lut_$abc$30802$new_new_n290___input_0_2
1 1
.names dffre_d_in3[11]_output_0_0 lut_$abc$30802$new_new_n292___input_0_4
1 1
.names dffre_d_in3[11]_output_0_0 lut_$abc$30802$new_new_n293___input_0_4
1 1
.names dffre_d_in3[11]_output_0_0 lut_$abc$30802$new_new_n301___input_0_3
1 1
.names dffre_tmp[108]_output_0_0 dffre_d_in3[12]_input_0_0
1 1
.names dffre_d_in3[12]_output_0_0 lut_$abc$30802$new_new_n298___input_0_0
1 1
.names dffre_d_in3[12]_output_0_0 lut_$abc$30802$new_new_n295___input_0_1
1 1
.names dffre_d_in3[12]_output_0_0 lut_$abc$22564$li187_li187_input_0_3
1 1
.names dffre_d_in3[12]_output_0_0 lut_$abc$30802$new_new_n302___input_0_5
1 1
.names dffre_tmp[109]_output_0_0 dffre_d_in3[13]_input_0_0
1 1
.names dffre_d_in3[13]_output_0_0 lut_$abc$30802$new_new_n298___input_0_3
1 1
.names dffre_d_in3[13]_output_0_0 lut_$abc$30802$new_new_n295___input_0_3
1 1
.names dffre_d_in3[13]_output_0_0 lut_$abc$30802$new_new_n293___input_0_2
1 1
.names dffre_d_in3[13]_output_0_0 lut_$abc$30802$new_new_n305___input_0_4
1 1
.names dffre_tmp[110]_output_0_0 dffre_d_in3[14]_input_0_0
1 1
.names dffre_d_in3[14]_output_0_0 lut_$abc$30802$new_new_n298___input_0_2
1 1
.names dffre_d_in3[14]_output_0_0 lut_$abc$30802$new_new_n295___input_0_2
1 1
.names dffre_d_in3[14]_output_0_0 lut_$abc$30802$new_new_n293___input_0_0
1 1
.names dffre_d_in3[14]_output_0_0 lut_$abc$30802$new_new_n305___input_0_3
1 1
.names dffre_tmp[111]_output_0_0 dffre_d_in3[15]_input_0_0
1 1
.names dffre_d_in3[15]_output_0_0 lut_$abc$30802$new_new_n298___input_0_4
1 1
.names dffre_d_in3[15]_output_0_0 lut_$abc$30802$new_new_n295___input_0_4
1 1
.names dffre_d_in3[15]_output_0_0 lut_$abc$30802$new_new_n293___input_0_3
1 1
.names dffre_d_in3[15]_output_0_0 lut_$abc$30802$new_new_n305___input_0_2
1 1
.names dffre_tmp[112]_output_0_0 dffre_d_in3[16]_input_0_0
1 1
.names dffre_d_in3[16]_output_0_0 lut_$abc$30802$new_new_n304___input_0_0
1 1
.names dffre_tmp[113]_output_0_0 dffre_d_in3[17]_input_0_0
1 1
.names dffre_d_in3[17]_output_0_0 lut_$abc$30802$new_new_n303___input_0_0
1 1
.names dffre_tmp[114]_output_0_0 dffre_d_in3[18]_input_0_0
1 1
.names dffre_d_in3[18]_output_0_0 lut_$abc$30802$new_new_n303___input_0_1
1 1
.names dffre_tmp[115]_output_0_0 dffre_d_in3[19]_input_0_0
1 1
.names dffre_d_in3[19]_output_0_0 lut_$abc$30802$new_new_n304___input_0_4
1 1
.names dffre_tmp[116]_output_0_0 dffre_d_in3[20]_input_0_0
1 1
.names dffre_d_in3[20]_output_0_0 lut_$abc$30802$new_new_n303___input_0_4
1 1
.names dffre_tmp[117]_output_0_0 dffre_d_in3[21]_input_0_0
1 1
.names dffre_d_in3[21]_output_0_0 lut_$abc$30802$new_new_n304___input_0_2
1 1
.names dffre_tmp[118]_output_0_0 dffre_d_in3[22]_input_0_0
1 1
.names dffre_d_in3[22]_output_0_0 lut_$abc$30802$new_new_n304___input_0_3
1 1
.names dffre_tmp[119]_output_0_0 dffre_d_in3[23]_input_0_0
1 1
.names dffre_d_in3[23]_output_0_0 lut_$abc$30802$new_new_n303___input_0_3
1 1
.names dffre_tmp[120]_output_0_0 dffre_d_in3[24]_input_0_0
1 1
.names dffre_d_in3[24]_output_0_0 lut_$abc$30802$new_new_n300___input_0_4
1 1
.names dffre_tmp[121]_output_0_0 dffre_d_in3[25]_input_0_0
1 1
.names dffre_d_in3[25]_output_0_0 lut_$abc$30802$new_new_n300___input_0_3
1 1
.names dffre_tmp[122]_output_0_0 dffre_d_in3[26]_input_0_0
1 1
.names dffre_d_in3[26]_output_0_0 lut_$abc$30802$new_new_n300___input_0_5
1 1
.names dffre_tmp[123]_output_0_0 dffre_d_in3[27]_input_0_0
1 1
.names dffre_d_in3[27]_output_0_0 lut_$abc$30802$new_new_n300___input_0_2
1 1
.names dffre_tmp[124]_output_0_0 dffre_d_in3[28]_input_0_0
1 1
.names dffre_d_in3[28]_output_0_0 lut_$abc$30802$new_new_n302___input_0_4
1 1
.names dffre_d_in3[28]_output_0_0 lut_$abc$30802$new_new_n306___input_0_4
1 1
.names dffre_d_in3[28]_output_0_0 lut_$abc$30802$new_new_n308___input_0_4
1 1
.names dffre_tmp[125]_output_0_0 dffre_d_in3[29]_input_0_0
1 1
.names dffre_d_in3[29]_output_0_0 lut_$abc$30802$new_new_n300___input_0_0
1 1
.names dffre_tmp[126]_output_0_0 dffre_d_in3[30]_input_0_0
1 1
.names dffre_d_in3[30]_output_0_0 lut_$abc$30802$new_new_n300___input_0_1
1 1
.names dffre_tmp[127]_output_0_0 dffre_d_in3[31]_input_0_0
1 1
.names dffre_d_in3[31]_output_0_0 lut_$abc$30802$new_new_n302___input_0_2
1 1
.names dffre_d_in3[31]_output_0_0 lut_$abc$30802$new_new_n306___input_0_5
1 1
.names dffre_d_in3[31]_output_0_0 lut_$abc$30802$new_new_n308___input_0_3
1 1
.names lut_$abc$22564$li168_li168_output_0_0 dffre_design1_5_5_inst.encoder_instance11.data_out[2]_input_0_0
1 1
.names dffre_design1_5_5_inst.encoder_instance11.data_out[2]_output_0_0 lut_$abc$22564$li176_li176_input_0_3
1 1
.names lut_$abc$22564$li174_li174_output_0_0 dffre_design1_5_5_inst.encoder_instance11.data_out[22]_input_0_0
1 1
.names dffre_design1_5_5_inst.encoder_instance11.data_out[22]_output_0_0 lut_$abc$22564$li176_li176_input_0_2
1 1
.names lut_$abc$22564$li176_li176_output_0_0 dffre_design1_5_5_inst.encoder_instance14.data_out[10]_input_0_0
1 1
.names dffre_design1_5_5_inst.encoder_instance14.data_out[10]_output_0_0 lut_out[7]_input_0_0
1 1
.names lut_$abc$22564$li177_li177_output_0_0 dffre_design1_5_5_inst.encoder_instance20.data_out[2]_input_0_0
1 1
.names dffre_design1_5_5_inst.encoder_instance20.data_out[2]_output_0_0 lut_$abc$22564$li185_li185_input_0_1
1 1
.names lut_$abc$22564$li183_li183_output_0_0 dffre_design1_5_5_inst.encoder_instance20.data_out[22]_input_0_0
1 1
.names dffre_design1_5_5_inst.encoder_instance20.data_out[22]_output_0_0 lut_$abc$22564$li185_li185_input_0_3
1 1
.names lut_$abc$22564$li185_li185_output_0_0 dffre_design1_5_5_inst.encoder_instance24.data_out[10]_input_0_0
1 1
.names dffre_design1_5_5_inst.encoder_instance24.data_out[10]_output_0_0 lut_out[7]_input_0_1
1 1
.names lut_$abc$22564$li186_li186_output_0_0 dffre_design1_5_5_inst.encoder_instance31.data_out[10]_input_0_0
1 1
.names dffre_design1_5_5_inst.encoder_instance31.data_out[10]_output_0_0 lut_out[31]_input_0_0
1 1
.names lut_$abc$22564$li187_li187_output_0_0 dffre_design1_5_5_inst.encoder_instance31.data_out[31]_input_0_0
1 1
.names dffre_design1_5_5_inst.encoder_instance31.data_out[31]_output_0_0 lut_out[31]_input_0_2
1 1
.names lut_$abc$22564$li192_li192_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_output_0_0 lut_$abc$30802$new_new_n338___input_0_2
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_output_0_0 lut_$abc$30802$new_new_n356___input_0_2
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_output_0_0 lut_$abc$30802$new_new_n357___input_0_2
1 1
.names lut_$abc$22564$li193_li193_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_output_0_0 lut_$abc$30802$new_new_n338___input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_output_0_0 lut_$abc$30802$new_new_n356___input_0_4
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_output_0_0 lut_$abc$30802$new_new_n357___input_0_4
1 1
.names lut_$abc$22564$li194_li194_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_output_0_0 lut_$abc$30802$new_new_n340___input_0_2
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_output_0_0 lut_$abc$30802$new_new_n361___input_0_4
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_output_0_0 lut_$abc$30802$new_new_n355___input_0_5
1 1
.names lut_$abc$22564$li195_li195_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_output_0_0 lut_$abc$30802$new_new_n337___input_0_1
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_output_0_0 lut_$abc$30802$new_new_n356___input_0_3
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_output_0_0 lut_$abc$30802$new_new_n357___input_0_3
1 1
.names lut_$abc$22564$li196_li196_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_output_0_0 lut_$abc$30802$new_new_n337___input_0_5
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_output_0_0 lut_$abc$30802$new_new_n356___input_0_1
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_output_0_0 lut_$abc$30802$new_new_n357___input_0_1
1 1
.names lut_$abc$22564$li197_li197_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_output_0_0 lut_$abc$30802$new_new_n340___input_0_4
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_output_0_0 lut_$abc$30802$new_new_n361___input_0_2
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_output_0_0 lut_$abc$30802$new_new_n355___input_0_3
1 1
.names lut_$abc$22564$li198_li198_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_output_0_0 lut_$abc$30802$new_new_n337___input_0_3
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_output_0_0 lut_$abc$30802$new_new_n356___input_0_5
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_output_0_0 lut_$abc$30802$new_new_n357___input_0_5
1 1
.names lut_$abc$22564$li199_li199_output_0_0 dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_output_0_0 lut_$abc$30802$new_new_n337___input_0_2
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_output_0_0 lut_$abc$30802$new_new_n356___input_0_0
1 1
.names dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_output_0_0 lut_$abc$30802$new_new_n357___input_0_0
1 1
.names lut_$abc$22564$li200_li200_output_0_0 dffre_out[15]_input_0_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[15]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[47]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[77]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[45]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[79]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[111]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[114]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[82]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[18]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[50]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[109]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[13]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[0]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[32]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[96]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[64]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[105]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[73]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[9]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[41]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[43]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[11]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[106]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[74]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[75]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[107]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[42]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[10]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[1]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[33]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[97]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[65]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[3]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[35]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[99]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[67]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[49]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[17]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[112]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[80]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[81]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[113]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[48]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[16]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[2]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[34]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[98]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[66]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[23]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[55]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[119]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[87]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[53]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[21]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[116]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[84]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[85]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[117]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[52]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[20]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[4]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[36]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[100]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[68]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[5]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[37]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[101]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[69]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[95]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[127]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[102]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[6]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[63]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[31]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[38]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[70]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[7]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[39]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[103]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[71]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[123]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[91]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[27]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[59]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[61]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[29]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[124]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[92]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[93]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[125]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[60]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[28]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[8]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[40]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[104]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[72]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[108]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[76]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[44]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[12]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[22]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[54]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[115]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[83]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[86]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[118]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[19]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[51]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[14]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[46]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[110]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[78]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[120]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[24]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[88]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[56]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[90]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[122]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[126]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[30]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[58]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[26]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[62]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[94]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[25]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[57]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[121]_input_1_0
1 1
.names lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 dffre_tmp[89]_input_1_0
1 1
.names lut_$abc$30802$new_new_n289___output_0_0 lut_$abc$30802$new_new_n291___input_0_3
1 1
.names lut_$abc$30802$new_new_n290___output_0_0 lut_$abc$30802$new_new_n295___input_0_0
1 1
.names lut_$abc$30802$new_new_n290___output_0_0 lut_$abc$30802$new_new_n291___input_0_0
1 1
.names lut_$abc$30802$new_new_n291___output_0_0 lut_$abc$22564$li187_li187_input_0_2
1 1
.names lut_$abc$30802$new_new_n292___output_0_0 lut_$abc$30802$new_new_n298___input_0_1
1 1
.names lut_$abc$30802$new_new_n292___output_0_0 lut_$abc$22564$li187_li187_input_0_0
1 1
.names lut_$abc$30802$new_new_n292___output_0_0 lut_$abc$30802$new_new_n305___input_0_0
1 1
.names lut_$abc$30802$new_new_n293___output_0_0 lut_$abc$22564$li187_li187_input_0_1
1 1
.names lut_$abc$30802$new_new_n293___output_0_0 lut_$abc$30802$new_new_n302___input_0_1
1 1
.names lut_$abc$30802$new_new_n295___output_0_0 lut_$abc$30802$new_new_n299___input_0_1
1 1
.names lut_$abc$30802$new_new_n295___output_0_0 lut_$abc$30802$new_new_n309___input_0_2
1 1
.names lut_$abc$30802$new_new_n296___output_0_0 lut_$abc$30802$new_new_n299___input_0_3
1 1
.names lut_$abc$30802$new_new_n296___output_0_0 lut_$abc$30802$new_new_n297___input_0_3
1 1
.names lut_$abc$30802$new_new_n296___output_0_0 lut_$abc$30802$new_new_n307___input_0_3
1 1
.names lut_$abc$30802$new_new_n296___output_0_0 lut_$abc$30802$new_new_n306___input_0_1
1 1
.names lut_$abc$30802$new_new_n297___output_0_0 lut_$abc$30802$new_new_n299___input_0_4
1 1
.names lut_$abc$30802$new_new_n297___output_0_0 lut_$abc$30802$new_new_n309___input_0_4
1 1
.names lut_$abc$30802$new_new_n298___output_0_0 lut_$abc$30802$new_new_n299___input_0_0
1 1
.names lut_$abc$30802$new_new_n299___output_0_0 lut_$abc$22564$li186_li186_input_0_1
1 1
.names lut_$abc$30802$new_new_n300___output_0_0 lut_$abc$30802$new_new_n302___input_0_0
1 1
.names lut_$abc$30802$new_new_n300___output_0_0 lut_$abc$30802$new_new_n306___input_0_0
1 1
.names lut_$abc$30802$new_new_n300___output_0_0 lut_$abc$30802$new_new_n308___input_0_0
1 1
.names lut_$abc$30802$new_new_n301___output_0_0 lut_$abc$30802$new_new_n302___input_0_3
1 1
.names lut_$abc$30802$new_new_n302___output_0_0 lut_$abc$30802$new_new_n307___input_0_2
1 1
.names lut_$abc$30802$new_new_n303___output_0_0 lut_$abc$30802$new_new_n304___input_0_1
1 1
.names lut_$abc$30802$new_new_n304___output_0_0 lut_$abc$30802$new_new_n309___input_0_0
1 1
.names lut_$abc$30802$new_new_n304___output_0_0 lut_$abc$30802$new_new_n307___input_0_0
1 1
.names lut_$abc$30802$new_new_n305___output_0_0 lut_$abc$30802$new_new_n307___input_0_1
1 1
.names lut_$abc$30802$new_new_n306___output_0_0 lut_$abc$30802$new_new_n307___input_0_4
1 1
.names lut_$abc$30802$new_new_n307___output_0_0 lut_$abc$22564$li186_li186_input_0_5
1 1
.names lut_$abc$30802$new_new_n308___output_0_0 lut_$abc$30802$new_new_n309___input_0_5
1 1
.names lut_$abc$30802$new_new_n309___output_0_0 lut_$abc$22564$li186_li186_input_0_2
1 1
.names lut_$abc$30802$new_new_n312___output_0_0 lut_$abc$30802$new_new_n313___input_0_3
1 1
.names lut_$abc$30802$new_new_n312___output_0_0 lut_$abc$30802$new_new_n331___input_0_4
1 1
.names lut_$abc$30802$new_new_n313___output_0_0 lut_$abc$30802$new_new_n315___input_0_4
1 1
.names lut_$abc$30802$new_new_n313___output_0_0 lut_$abc$22564$li183_li183_input_0_4
1 1
.names lut_$abc$30802$new_new_n314___output_0_0 lut_$abc$30802$new_new_n315___input_0_2
1 1
.names lut_$abc$30802$new_new_n314___output_0_0 lut_$abc$30802$new_new_n327___input_0_5
1 1
.names lut_$abc$30802$new_new_n315___output_0_0 lut_$abc$22564$li177_li177_input_0_4
1 1
.names lut_$abc$30802$new_new_n316___output_0_0 lut_$abc$30802$new_new_n318___input_0_1
1 1
.names lut_$abc$30802$new_new_n317___output_0_0 lut_$abc$30802$new_new_n318___input_0_3
1 1
.names lut_$abc$30802$new_new_n318___output_0_0 lut_$abc$30802$new_new_n319___input_0_1
1 1
.names lut_$abc$30802$new_new_n319___output_0_0 lut_$abc$22564$li177_li177_input_0_0
1 1
.names lut_$abc$30802$new_new_n319___output_0_0 lut_$abc$22564$li183_li183_input_0_3
1 1
.names lut_$abc$30802$new_new_n320___output_0_0 lut_$abc$30802$new_new_n321___input_0_1
1 1
.names lut_$abc$30802$new_new_n320___output_0_0 lut_$abc$30802$new_new_n331___input_0_1
1 1
.names lut_$abc$30802$new_new_n321___output_0_0 lut_$abc$22564$li177_li177_input_0_3
1 1
.names lut_$abc$30802$new_new_n321___output_0_0 lut_$abc$30802$new_new_n323___input_0_4
1 1
.names lut_$abc$30802$new_new_n321___output_0_0 lut_$abc$22564$li183_li183_input_0_0
1 1
.names lut_$abc$30802$new_new_n322___output_0_0 lut_$abc$30802$new_new_n323___input_0_2
1 1
.names lut_$abc$30802$new_new_n323___output_0_0 lut_$abc$22564$li183_li183_input_0_2
1 1
.names lut_$abc$30802$new_new_n326___output_0_0 lut_$abc$30802$new_new_n327___input_0_0
1 1
.names lut_$abc$30802$new_new_n326___output_0_0 lut_$abc$30802$new_new_n331___input_0_0
1 1
.names lut_$abc$30802$new_new_n327___output_0_0 lut_$abc$22564$li177_li177_input_0_2
1 1
.names lut_$abc$30802$new_new_n327___output_0_0 lut_$abc$22564$li183_li183_input_0_1
1 1
.names lut_$abc$30802$new_new_n331___output_0_0 lut_$abc$22564$li177_li177_input_0_1
1 1
.names lut_$abc$30802$new_new_n336___output_0_0 lut_$abc$30802$new_new_n338___input_0_3
1 1
.names lut_$abc$30802$new_new_n336___output_0_0 lut_$abc$30802$new_new_n358___input_0_4
1 1
.names lut_$abc$30802$new_new_n337___output_0_0 lut_$abc$30802$new_new_n338___input_0_4
1 1
.names lut_$abc$30802$new_new_n338___output_0_0 lut_$abc$22564$li168_li168_input_0_0
1 1
.names lut_$abc$30802$new_new_n338___output_0_0 lut_$abc$30802$new_new_n340___input_0_0
1 1
.names lut_$abc$30802$new_new_n338___output_0_0 lut_$abc$30802$new_new_n362___input_0_0
1 1
.names lut_$abc$30802$new_new_n339___output_0_0 lut_$abc$30802$new_new_n340___input_0_5
1 1
.names lut_$abc$30802$new_new_n339___output_0_0 lut_$abc$30802$new_new_n358___input_0_2
1 1
.names lut_$abc$30802$new_new_n339___output_0_0 lut_$abc$30802$new_new_n366___input_0_1
1 1
.names lut_$abc$30802$new_new_n340___output_0_0 lut_$abc$22564$li168_li168_input_0_2
1 1
.names lut_$abc$30802$new_new_n341___output_0_0 lut_$abc$30802$new_new_n342___input_0_1
1 1
.names lut_$abc$30802$new_new_n342___output_0_0 lut_$abc$30802$new_new_n354___input_0_5
1 1
.names lut_$abc$30802$new_new_n343___output_0_0 lut_$abc$30802$new_new_n344___input_0_3
1 1
.names lut_$abc$30802$new_new_n344___output_0_0 lut_$abc$30802$new_new_n354___input_0_3
1 1
.names lut_$abc$30802$new_new_n345___output_0_0 lut_$abc$30802$new_new_n351___input_0_0
1 1
.names lut_$abc$30802$new_new_n346___output_0_0 lut_$abc$30802$new_new_n351___input_0_2
1 1
.names lut_$abc$30802$new_new_n347___output_0_0 lut_$abc$30802$new_new_n351___input_0_3
1 1
.names lut_$abc$30802$new_new_n348___output_0_0 lut_$abc$30802$new_new_n351___input_0_4
1 1
.names lut_$abc$30802$new_new_n349___output_0_0 lut_$abc$30802$new_new_n351___input_0_5
1 1
.names lut_$abc$30802$new_new_n350___output_0_0 lut_$abc$30802$new_new_n351___input_0_1
1 1
.names lut_$abc$30802$new_new_n351___output_0_0 lut_$abc$30802$new_new_n354___input_0_2
1 1
.names lut_$abc$30802$new_new_n352___output_0_0 lut_$abc$30802$new_new_n358___input_0_3
1 1
.names lut_$abc$30802$new_new_n352___output_0_0 lut_$abc$30802$new_new_n354___input_0_1
1 1
.names lut_$abc$30802$new_new_n352___output_0_0 lut_$abc$30802$new_new_n366___input_0_5
1 1
.names lut_$abc$30802$new_new_n353___output_0_0 lut_$abc$30802$new_new_n361___input_0_1
1 1
.names lut_$abc$30802$new_new_n353___output_0_0 lut_$abc$30802$new_new_n354___input_0_4
1 1
.names lut_$abc$30802$new_new_n353___output_0_0 lut_$abc$30802$new_new_n366___input_0_2
1 1
.names lut_$abc$30802$new_new_n354___output_0_0 lut_$abc$22564$li168_li168_input_0_1
1 1
.names lut_$abc$30802$new_new_n354___output_0_0 lut_$abc$22564$li174_li174_input_0_1
1 1
.names lut_$abc$30802$new_new_n355___output_0_0 lut_$abc$30802$new_new_n358___input_0_5
1 1
.names lut_$abc$30802$new_new_n355___output_0_0 lut_$abc$30802$new_new_n366___input_0_0
1 1
.names lut_$abc$30802$new_new_n356___output_0_0 lut_$abc$30802$new_new_n358___input_0_0
1 1
.names lut_$abc$30802$new_new_n356___output_0_0 lut_$abc$30802$new_new_n366___input_0_4
1 1
.names lut_$abc$30802$new_new_n357___output_0_0 lut_$abc$30802$new_new_n358___input_0_1
1 1
.names lut_$abc$30802$new_new_n357___output_0_0 lut_$abc$30802$new_new_n366___input_0_3
1 1
.names lut_$abc$30802$new_new_n358___output_0_0 lut_$abc$30802$new_new_n362___input_0_3
1 1
.names lut_$abc$30802$new_new_n361___output_0_0 lut_$abc$22564$li168_li168_input_0_4
1 1
.names lut_$abc$30802$new_new_n361___output_0_0 lut_$abc$30802$new_new_n362___input_0_4
1 1
.names lut_$abc$30802$new_new_n362___output_0_0 lut_$abc$22564$li174_li174_input_0_2
1 1
.names lut_$abc$30802$new_new_n366___output_0_0 lut_$abc$22564$li168_li168_input_0_3
1 1

#Cell instances
.subckt dffre \
    C=dffre_d_in3[7]_clock_0_0 \
    D=dffre_d_in3[7]_input_0_0 \
    E=dffre_d_in3[7]_input_2_0 \
    R=dffre_d_in3[7]_input_1_0 \
    Q=dffre_d_in3[7]_output_0_0

.names __vpr__unconn0 lut_$abc$30802$new_new_n290___input_0_1 lut_$abc$30802$new_new_n290___input_0_2 __vpr__unconn1 lut_$abc$30802$new_new_n290___input_0_4 lut_$abc$30802$new_new_n290___output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in3[6]_clock_0_0 \
    D=dffre_d_in3[6]_input_0_0 \
    E=dffre_d_in3[6]_input_2_0 \
    R=dffre_d_in3[6]_input_1_0 \
    Q=dffre_d_in3[6]_output_0_0

.names lut_$abc$30802$new_new_n299___input_0_0 lut_$abc$30802$new_new_n299___input_0_1 __vpr__unconn2 lut_$abc$30802$new_new_n299___input_0_3 lut_$abc$30802$new_new_n299___input_0_4 lut_$abc$30802$new_new_n299___output_0_0 
00000 1
00001 1
10001 1
00011 1
10011 1

.names lut_$abc$22564$li186_li186_input_0_0 lut_$abc$22564$li186_li186_input_0_1 lut_$abc$22564$li186_li186_input_0_2 lut_$abc$22564$li186_li186_input_0_3 lut_$abc$22564$li186_li186_input_0_4 lut_$abc$22564$li186_li186_input_0_5 lut_$abc$22564$li186_li186_output_0_0 
000000 1
010000 1
000100 1
001100 1
000010 1
001010 1
000110 1
001110 1
000001 1
010001 1

.subckt dffre \
    C=dffre_design1_5_5_inst.encoder_instance31.data_out[10]_clock_0_0 \
    D=dffre_design1_5_5_inst.encoder_instance31.data_out[10]_input_0_0 \
    E=dffre_design1_5_5_inst.encoder_instance31.data_out[10]_input_2_0 \
    R=dffre_design1_5_5_inst.encoder_instance31.data_out[10]_input_1_0 \
    Q=dffre_design1_5_5_inst.encoder_instance31.data_out[10]_output_0_0

.names lut_$abc$30802$new_new_n309___input_0_0 lut_$abc$30802$new_new_n309___input_0_1 lut_$abc$30802$new_new_n309___input_0_2 lut_$abc$30802$new_new_n309___input_0_3 lut_$abc$30802$new_new_n309___input_0_4 lut_$abc$30802$new_new_n309___input_0_5 lut_$abc$30802$new_new_n309___output_0_0 
011000 0
111000 0
100100 0
101100 0
000010 0
100010 0
001010 0
101010 0
011010 0
111010 0
100110 0
101110 0
011001 0
111001 0
100101 0
010101 0
110101 0
101101 0
011101 0
111101 0
000011 0
100011 0
001011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$30802$new_new_n298___input_0_0 lut_$abc$30802$new_new_n298___input_0_1 lut_$abc$30802$new_new_n298___input_0_2 lut_$abc$30802$new_new_n298___input_0_3 lut_$abc$30802$new_new_n298___input_0_4 lut_$abc$30802$new_new_n298___input_0_5 lut_$abc$30802$new_new_n298___output_0_0 
000100 0
010001 0
110001 0
011001 0
111001 0
000101 0
010101 0
110101 0
011101 0
111101 0
010011 0
110011 0
011011 0
111011 0
010111 0
110111 0
011111 0
111111 0

.names lut_$abc$30802$new_new_n296___input_0_0 __vpr__unconn3 lut_$abc$30802$new_new_n296___input_0_2 __vpr__unconn4 __vpr__unconn5 lut_$abc$30802$new_new_n296___output_0_0 
00000 1

.names __vpr__unconn6 lut_$abc$30802$new_new_n297___input_0_1 __vpr__unconn7 lut_$abc$30802$new_new_n297___input_0_3 lut_$abc$30802$new_new_n297___input_0_4 lut_$abc$30802$new_new_n297___output_0_0 
00010 1

.names lut_$abc$30802$new_new_n307___input_0_0 lut_$abc$30802$new_new_n307___input_0_1 lut_$abc$30802$new_new_n307___input_0_2 lut_$abc$30802$new_new_n307___input_0_3 lut_$abc$30802$new_new_n307___input_0_4 lut_$abc$30802$new_new_n307___input_0_5 lut_$abc$30802$new_new_n307___output_0_0 
100000 0
010000 0
110000 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
100001 0
010001 0
110001 0
100011 0
010011 0
110011 0
101011 0
111011 0
100111 0
110111 0
101111 0
111111 0

.names lut_$abc$30802$new_new_n295___input_0_0 lut_$abc$30802$new_new_n295___input_0_1 lut_$abc$30802$new_new_n295___input_0_2 lut_$abc$30802$new_new_n295___input_0_3 lut_$abc$30802$new_new_n295___input_0_4 lut_$abc$30802$new_new_n295___input_0_5 lut_$abc$30802$new_new_n295___output_0_0 
100000 1

.names lut_$abc$30802$new_new_n319___input_0_0 lut_$abc$30802$new_new_n319___input_0_1 lut_$abc$30802$new_new_n319___input_0_2 lut_$abc$30802$new_new_n319___input_0_3 lut_$abc$30802$new_new_n319___input_0_4 lut_$abc$30802$new_new_n319___output_0_0 
01000 1

.names lut_$abc$30802$new_new_n318___input_0_0 lut_$abc$30802$new_new_n318___input_0_1 lut_$abc$30802$new_new_n318___input_0_2 lut_$abc$30802$new_new_n318___input_0_3 lut_$abc$30802$new_new_n318___input_0_4 lut_$abc$30802$new_new_n318___output_0_0 
01010 1

.names __vpr__unconn8 __vpr__unconn9 __vpr__unconn10 __vpr__unconn11 __vpr__unconn12 lut_$true_output_0_0 
00000 1

.names lut_$abc$22564$li177_li177_input_0_0 lut_$abc$22564$li177_li177_input_0_1 lut_$abc$22564$li177_li177_input_0_2 lut_$abc$22564$li177_li177_input_0_3 lut_$abc$22564$li177_li177_input_0_4 lut_$abc$22564$li177_li177_output_0_0 
11000 1
10100 1
11100 1
10010 1
11010 1
10110 1
11110 1
11001 1
10101 1
11101 1
11011 1
10111 1
11111 1

.subckt dffre \
    C=dffre_design1_5_5_inst.encoder_instance20.data_out[2]_clock_0_0 \
    D=dffre_design1_5_5_inst.encoder_instance20.data_out[2]_input_0_0 \
    E=dffre_design1_5_5_inst.encoder_instance20.data_out[2]_input_2_0 \
    R=dffre_design1_5_5_inst.encoder_instance20.data_out[2]_input_1_0 \
    Q=dffre_design1_5_5_inst.encoder_instance20.data_out[2]_output_0_0

.subckt dffre \
    C=dffre_d_in2[30]_clock_0_0 \
    D=dffre_d_in2[30]_input_0_0 \
    E=dffre_d_in2[30]_input_2_0 \
    R=dffre_d_in2[30]_input_1_0 \
    Q=dffre_d_in2[30]_output_0_0

.subckt dffre \
    C=dffre_d_in2[29]_clock_0_0 \
    D=dffre_d_in2[29]_input_0_0 \
    E=dffre_d_in2[29]_input_2_0 \
    R=dffre_d_in2[29]_input_1_0 \
    Q=dffre_d_in2[29]_output_0_0

.subckt dffre \
    C=dffre_d_in2[20]_clock_0_0 \
    D=dffre_d_in2[20]_input_0_0 \
    E=dffre_d_in2[20]_input_2_0 \
    R=dffre_d_in2[20]_input_1_0 \
    Q=dffre_d_in2[20]_output_0_0

.names lut_$abc$30802$new_new_n317___input_0_0 __vpr__unconn13 lut_$abc$30802$new_new_n317___input_0_2 lut_$abc$30802$new_new_n317___input_0_3 lut_$abc$30802$new_new_n317___input_0_4 lut_$abc$30802$new_new_n317___output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in2[17]_clock_0_0 \
    D=dffre_d_in2[17]_input_0_0 \
    E=dffre_d_in2[17]_input_2_0 \
    R=dffre_d_in2[17]_input_1_0 \
    Q=dffre_d_in2[17]_output_0_0

.subckt dffre \
    C=dffre_d_in2[27]_clock_0_0 \
    D=dffre_d_in2[27]_input_0_0 \
    E=dffre_d_in2[27]_input_2_0 \
    R=dffre_d_in2[27]_input_1_0 \
    Q=dffre_d_in2[27]_output_0_0

.names lut_$abc$30802$new_new_n316___input_0_0 lut_$abc$30802$new_new_n316___input_0_1 lut_$abc$30802$new_new_n316___input_0_2 lut_$abc$30802$new_new_n316___input_0_3 lut_$abc$30802$new_new_n316___input_0_4 lut_$abc$30802$new_new_n316___input_0_5 lut_$abc$30802$new_new_n316___output_0_0 
000000 1

.subckt dffre \
    C=dffre_d_in2[28]_clock_0_0 \
    D=dffre_d_in2[28]_input_0_0 \
    E=dffre_d_in2[28]_input_2_0 \
    R=dffre_d_in2[28]_input_1_0 \
    Q=dffre_d_in2[28]_output_0_0

.subckt dffre \
    C=dffre_d_in2[24]_clock_0_0 \
    D=dffre_d_in2[24]_input_0_0 \
    E=dffre_d_in2[24]_input_2_0 \
    R=dffre_d_in2[24]_input_1_0 \
    Q=dffre_d_in2[24]_output_0_0

.names lut_$abc$30802$new_new_n323___input_0_0 lut_$abc$30802$new_new_n323___input_0_1 lut_$abc$30802$new_new_n323___input_0_2 lut_$abc$30802$new_new_n323___input_0_3 lut_$abc$30802$new_new_n323___input_0_4 lut_$abc$30802$new_new_n323___output_0_0 
00101 1

.names lut_$abc$30802$new_new_n315___input_0_0 lut_$abc$30802$new_new_n315___input_0_1 lut_$abc$30802$new_new_n315___input_0_2 lut_$abc$30802$new_new_n315___input_0_3 lut_$abc$30802$new_new_n315___input_0_4 lut_$abc$30802$new_new_n315___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
01100 1
11100 1
00010 1
10010 1
01010 1
11010 1
00110 1
10110 1
01110 1
11110 1

.names lut_$abc$22564$li183_li183_input_0_0 lut_$abc$22564$li183_li183_input_0_1 lut_$abc$22564$li183_li183_input_0_2 lut_$abc$22564$li183_li183_input_0_3 lut_$abc$22564$li183_li183_input_0_4 lut_$abc$22564$li183_li183_output_0_0 
01010 1
11010 1
00110 1
10110 1
01110 1
11110 1
10011 1
01011 1
11011 1
00111 1
10111 1
01111 1
11111 1

.subckt dffre \
    C=dffre_design1_5_5_inst.encoder_instance20.data_out[22]_clock_0_0 \
    D=dffre_design1_5_5_inst.encoder_instance20.data_out[22]_input_0_0 \
    E=dffre_design1_5_5_inst.encoder_instance20.data_out[22]_input_2_0 \
    R=dffre_design1_5_5_inst.encoder_instance20.data_out[22]_input_1_0 \
    Q=dffre_design1_5_5_inst.encoder_instance20.data_out[22]_output_0_0

.subckt dffre \
    C=dffre_d_in2[10]_clock_0_0 \
    D=dffre_d_in2[10]_input_0_0 \
    E=dffre_d_in2[10]_input_2_0 \
    R=dffre_d_in2[10]_input_1_0 \
    Q=dffre_d_in2[10]_output_0_0

.subckt dffre \
    C=dffre_d_in2[14]_clock_0_0 \
    D=dffre_d_in2[14]_input_0_0 \
    E=dffre_d_in2[14]_input_2_0 \
    R=dffre_d_in2[14]_input_1_0 \
    Q=dffre_d_in2[14]_output_0_0

.subckt dffre \
    C=dffre_d_in2[13]_clock_0_0 \
    D=dffre_d_in2[13]_input_0_0 \
    E=dffre_d_in2[13]_input_2_0 \
    R=dffre_d_in2[13]_input_1_0 \
    Q=dffre_d_in2[13]_output_0_0

.names lut_$abc$30802$new_new_n312___input_0_0 lut_$abc$30802$new_new_n312___input_0_1 __vpr__unconn14 lut_$abc$30802$new_new_n312___input_0_3 lut_$abc$30802$new_new_n312___input_0_4 lut_$abc$30802$new_new_n312___output_0_0 
00000 1

.names lut_$abc$30802$new_new_n313___input_0_0 lut_$abc$30802$new_new_n313___input_0_1 lut_$abc$30802$new_new_n313___input_0_2 lut_$abc$30802$new_new_n313___input_0_3 lut_$abc$30802$new_new_n313___input_0_4 lut_$abc$30802$new_new_n313___input_0_5 lut_$abc$30802$new_new_n313___output_0_0 
111101 1

.names lut_$abc$30802$new_new_n321___input_0_0 lut_$abc$30802$new_new_n321___input_0_1 __vpr__unconn15 lut_$abc$30802$new_new_n321___input_0_3 lut_$abc$30802$new_new_n321___input_0_4 lut_$abc$30802$new_new_n321___output_0_0 
11011 1

.subckt dffre \
    C=dffre_d_in2[15]_clock_0_0 \
    D=dffre_d_in2[15]_input_0_0 \
    E=dffre_d_in2[15]_input_2_0 \
    R=dffre_d_in2[15]_input_1_0 \
    Q=dffre_d_in2[15]_output_0_0

.subckt dffre \
    C=dffre_d_in2[0]_clock_0_0 \
    D=dffre_d_in2[0]_input_0_0 \
    E=dffre_d_in2[0]_input_2_0 \
    R=dffre_d_in2[0]_input_1_0 \
    Q=dffre_d_in2[0]_output_0_0

.names __vpr__unconn16 lut_$abc$30802$new_new_n320___input_0_1 lut_$abc$30802$new_new_n320___input_0_2 lut_$abc$30802$new_new_n320___input_0_3 lut_$abc$30802$new_new_n320___input_0_4 lut_$abc$30802$new_new_n320___output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in1[15]_clock_0_0 \
    D=dffre_d_in1[15]_input_0_0 \
    E=dffre_d_in1[15]_input_2_0 \
    R=dffre_d_in1[15]_input_1_0 \
    Q=dffre_d_in1[15]_output_0_0

.names lut_$abc$30802$new_new_n338___input_0_0 __vpr__unconn17 lut_$abc$30802$new_new_n338___input_0_2 lut_$abc$30802$new_new_n338___input_0_3 lut_$abc$30802$new_new_n338___input_0_4 lut_$abc$30802$new_new_n338___output_0_0 
10111 1

.names lut_$abc$22564$li168_li168_input_0_0 lut_$abc$22564$li168_li168_input_0_1 lut_$abc$22564$li168_li168_input_0_2 lut_$abc$22564$li168_li168_input_0_3 lut_$abc$22564$li168_li168_input_0_4 lut_$abc$22564$li168_li168_output_0_0 
01100 1
11100 1
01010 1
11010 1
01110 1
11110 1
11001 1
01101 1
11101 1
01011 1
11011 1
01111 1
11111 1

.subckt dffre \
    C=dffre_design1_5_5_inst.encoder_instance11.data_out[2]_clock_0_0 \
    D=dffre_design1_5_5_inst.encoder_instance11.data_out[2]_input_0_0 \
    E=dffre_design1_5_5_inst.encoder_instance11.data_out[2]_input_2_0 \
    R=dffre_design1_5_5_inst.encoder_instance11.data_out[2]_input_1_0 \
    Q=dffre_design1_5_5_inst.encoder_instance11.data_out[2]_output_0_0

.names lut_$abc$30802$new_new_n340___input_0_0 lut_$abc$30802$new_new_n340___input_0_1 lut_$abc$30802$new_new_n340___input_0_2 lut_$abc$30802$new_new_n340___input_0_3 lut_$abc$30802$new_new_n340___input_0_4 lut_$abc$30802$new_new_n340___input_0_5 lut_$abc$30802$new_new_n340___output_0_0 
100001 1
110001 1
100101 1

.names lut_$abc$30802$new_new_n362___input_0_0 __vpr__unconn18 __vpr__unconn19 lut_$abc$30802$new_new_n362___input_0_3 lut_$abc$30802$new_new_n362___input_0_4 lut_$abc$30802$new_new_n362___output_0_0 
00000 1
10000 1
00001 1

.names __vpr__unconn20 lut_$abc$22564$li174_li174_input_0_1 lut_$abc$22564$li174_li174_input_0_2 __vpr__unconn21 __vpr__unconn22 lut_$abc$22564$li174_li174_output_0_0 
01000 1

.subckt dffre \
    C=dffre_design1_5_5_inst.encoder_instance11.data_out[22]_clock_0_0 \
    D=dffre_design1_5_5_inst.encoder_instance11.data_out[22]_input_0_0 \
    E=dffre_design1_5_5_inst.encoder_instance11.data_out[22]_input_2_0 \
    R=dffre_design1_5_5_inst.encoder_instance11.data_out[22]_input_1_0 \
    Q=dffre_design1_5_5_inst.encoder_instance11.data_out[22]_output_0_0

.names lut_$abc$30802$new_new_n358___input_0_0 lut_$abc$30802$new_new_n358___input_0_1 lut_$abc$30802$new_new_n358___input_0_2 lut_$abc$30802$new_new_n358___input_0_3 lut_$abc$30802$new_new_n358___input_0_4 lut_$abc$30802$new_new_n358___input_0_5 lut_$abc$30802$new_new_n358___output_0_0 
011101 1
111101 1
101011 1
111011 1
101111 1
011111 1
111111 1

.names lut_$abc$30802$new_new_n361___input_0_0 lut_$abc$30802$new_new_n361___input_0_1 lut_$abc$30802$new_new_n361___input_0_2 lut_$abc$30802$new_new_n361___input_0_3 lut_$abc$30802$new_new_n361___input_0_4 lut_$abc$30802$new_new_n361___output_0_0 
11111 1

.names lut_$abc$30802$new_new_n337___input_0_0 lut_$abc$30802$new_new_n337___input_0_1 lut_$abc$30802$new_new_n337___input_0_2 lut_$abc$30802$new_new_n337___input_0_3 lut_$abc$30802$new_new_n337___input_0_4 lut_$abc$30802$new_new_n337___input_0_5 lut_$abc$30802$new_new_n337___output_0_0 
000000 1
100000 1
000010 1

.names lut_$abc$30802$new_new_n355___input_0_0 lut_$abc$30802$new_new_n355___input_0_1 lut_$abc$30802$new_new_n355___input_0_2 lut_$abc$30802$new_new_n355___input_0_3 lut_$abc$30802$new_new_n355___input_0_4 lut_$abc$30802$new_new_n355___input_0_5 lut_$abc$30802$new_new_n355___output_0_0 
111010 1

.names lut_$abc$22564$li187_li187_input_0_0 lut_$abc$22564$li187_li187_input_0_1 lut_$abc$22564$li187_li187_input_0_2 lut_$abc$22564$li187_li187_input_0_3 lut_$abc$22564$li187_li187_input_0_4 lut_$abc$22564$li187_li187_output_0_0 
10100 1
11100 1
10110 1
01110 1
11110 1
01111 1
11111 1

.subckt dffre \
    C=dffre_design1_5_5_inst.encoder_instance31.data_out[31]_clock_0_0 \
    D=dffre_design1_5_5_inst.encoder_instance31.data_out[31]_input_0_0 \
    E=dffre_design1_5_5_inst.encoder_instance31.data_out[31]_input_2_0 \
    R=dffre_design1_5_5_inst.encoder_instance31.data_out[31]_input_1_0 \
    Q=dffre_design1_5_5_inst.encoder_instance31.data_out[31]_output_0_0

.names __vpr__unconn23 lut_$abc$30802$new_new_n292___input_0_1 __vpr__unconn24 __vpr__unconn25 lut_$abc$30802$new_new_n292___input_0_4 lut_$abc$30802$new_new_n292___output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in3[10]_clock_0_0 \
    D=dffre_d_in3[10]_input_0_0 \
    E=dffre_d_in3[10]_input_2_0 \
    R=dffre_d_in3[10]_input_1_0 \
    Q=dffre_d_in3[10]_output_0_0

.names lut_$abc$30802$new_new_n293___input_0_0 lut_$abc$30802$new_new_n293___input_0_1 lut_$abc$30802$new_new_n293___input_0_2 lut_$abc$30802$new_new_n293___input_0_3 lut_$abc$30802$new_new_n293___input_0_4 lut_$abc$30802$new_new_n293___output_0_0 
01000 1
00001 1
01001 1

.names lut_$abc$30802$new_new_n302___input_0_0 lut_$abc$30802$new_new_n302___input_0_1 lut_$abc$30802$new_new_n302___input_0_2 lut_$abc$30802$new_new_n302___input_0_3 lut_$abc$30802$new_new_n302___input_0_4 lut_$abc$30802$new_new_n302___input_0_5 lut_$abc$30802$new_new_n302___output_0_0 
000000 0
100000 0
110000 0
001000 0
101000 0
100100 0
110100 0
000010 0
100010 0
001010 0
101010 0
000001 0
100001 0
001001 0
101001 0
100101 0
000011 0
100011 0
001011 0
101011 0

.subckt dffre \
    C=dffre_d_in3[15]_clock_0_0 \
    D=dffre_d_in3[15]_input_0_0 \
    E=dffre_d_in3[15]_input_2_0 \
    R=dffre_d_in3[15]_input_1_0 \
    Q=dffre_d_in3[15]_output_0_0

.subckt dffre \
    C=dffre_d_in3[14]_clock_0_0 \
    D=dffre_d_in3[14]_input_0_0 \
    E=dffre_d_in3[14]_input_2_0 \
    R=dffre_d_in3[14]_input_1_0 \
    Q=dffre_d_in3[14]_output_0_0

.names __vpr__unconn26 lut_$abc$30802$new_new_n301___input_0_1 __vpr__unconn27 lut_$abc$30802$new_new_n301___input_0_3 lut_$abc$30802$new_new_n301___input_0_4 lut_$abc$30802$new_new_n301___output_0_0 
00001 1

.subckt dffre \
    C=dffre_d_in3[11]_clock_0_0 \
    D=dffre_d_in3[11]_input_0_0 \
    E=dffre_d_in3[11]_input_2_0 \
    R=dffre_d_in3[11]_input_1_0 \
    Q=dffre_d_in3[11]_output_0_0

.subckt dffre \
    C=dffre_d_in3[13]_clock_0_0 \
    D=dffre_d_in3[13]_input_0_0 \
    E=dffre_d_in3[13]_input_2_0 \
    R=dffre_d_in3[13]_input_1_0 \
    Q=dffre_d_in3[13]_output_0_0

.subckt dffre \
    C=dffre_d_in3[8]_clock_0_0 \
    D=dffre_d_in3[8]_input_0_0 \
    E=dffre_d_in3[8]_input_2_0 \
    R=dffre_d_in3[8]_input_1_0 \
    Q=dffre_d_in3[8]_output_0_0

.names lut_$abc$30802$new_new_n305___input_0_0 lut_$abc$30802$new_new_n305___input_0_1 lut_$abc$30802$new_new_n305___input_0_2 lut_$abc$30802$new_new_n305___input_0_3 lut_$abc$30802$new_new_n305___input_0_4 lut_$abc$30802$new_new_n305___output_0_0 
10000 0
10100 0
10010 0
10110 0
00001 0
10001 0
01001 0
10101 0
10011 0
10111 0

.names lut_$abc$22564$li199_li199_input_0_0 lut_$abc$22564$li199_li199_input_0_1 __vpr__unconn28 __vpr__unconn29 lut_$abc$22564$li199_li199_input_0_4 lut_$abc$22564$li199_li199_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_clock_0_0 \
    D=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_input_0_0 \
    E=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_input_2_0 \
    R=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_input_1_0 \
    Q=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[7]_output_0_0

.names lut_$abc$22564$li192_li192_input_0_0 __vpr__unconn30 lut_$abc$22564$li192_li192_input_0_2 lut_$abc$22564$li192_li192_input_0_3 __vpr__unconn31 lut_$abc$22564$li192_li192_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_clock_0_0 \
    D=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_input_0_0 \
    E=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_input_2_0 \
    R=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_input_1_0 \
    Q=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[0]_output_0_0

.names lut_$abc$30802$new_new_n356___input_0_0 lut_$abc$30802$new_new_n356___input_0_1 lut_$abc$30802$new_new_n356___input_0_2 lut_$abc$30802$new_new_n356___input_0_3 lut_$abc$30802$new_new_n356___input_0_4 lut_$abc$30802$new_new_n356___input_0_5 lut_$abc$30802$new_new_n356___output_0_0 
000000 1

.names lut_$abc$22564$li198_li198_input_0_0 __vpr__unconn32 __vpr__unconn33 lut_$abc$22564$li198_li198_input_0_3 lut_$abc$22564$li198_li198_input_0_4 lut_$abc$22564$li198_li198_output_0_0 
00010 1
00001 1

.subckt dffre \
    C=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_clock_0_0 \
    D=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_input_0_0 \
    E=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_input_2_0 \
    R=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_input_1_0 \
    Q=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[6]_output_0_0

.names lut_$abc$22564$li196_li196_input_0_0 lut_$abc$22564$li196_li196_input_0_1 lut_$abc$22564$li196_li196_input_0_2 __vpr__unconn34 __vpr__unconn35 lut_$abc$22564$li196_li196_output_0_0 
01000 1
00100 1

.subckt dffre \
    C=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_clock_0_0 \
    D=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_input_0_0 \
    E=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_input_2_0 \
    R=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_input_1_0 \
    Q=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[4]_output_0_0

.names lut_$abc$30802$new_new_n357___input_0_0 lut_$abc$30802$new_new_n357___input_0_1 lut_$abc$30802$new_new_n357___input_0_2 lut_$abc$30802$new_new_n357___input_0_3 lut_$abc$30802$new_new_n357___input_0_4 lut_$abc$30802$new_new_n357___input_0_5 lut_$abc$30802$new_new_n357___output_0_0 
011110 1

.subckt dffre \
    C=dffre_d_in1[19]_clock_0_0 \
    D=dffre_d_in1[19]_input_0_0 \
    E=dffre_d_in1[19]_input_2_0 \
    R=dffre_d_in1[19]_input_1_0 \
    Q=dffre_d_in1[19]_output_0_0

.names lut_$abc$30802$new_new_n342___input_0_0 lut_$abc$30802$new_new_n342___input_0_1 __vpr__unconn36 lut_$abc$30802$new_new_n342___input_0_3 __vpr__unconn37 lut_$abc$30802$new_new_n342___output_0_0 
10000 1
01000 1
00010 1
11010 1

.names __vpr__unconn38 __vpr__unconn39 lut_$abc$22564$li195_li195_input_0_2 lut_$abc$22564$li195_li195_input_0_3 lut_$abc$22564$li195_li195_input_0_4 lut_$abc$22564$li195_li195_output_0_0 
00010 1
00001 1

.subckt dffre \
    C=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_clock_0_0 \
    D=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_input_0_0 \
    E=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_input_2_0 \
    R=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_input_1_0 \
    Q=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[3]_output_0_0

.names lut_$abc$22564$li193_li193_input_0_0 lut_$abc$22564$li193_li193_input_0_1 lut_$abc$22564$li193_li193_input_0_2 __vpr__unconn40 __vpr__unconn41 lut_$abc$22564$li193_li193_output_0_0 
10000 1
01000 1

.subckt dffre \
    C=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_clock_0_0 \
    D=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_input_0_0 \
    E=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_input_2_0 \
    R=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_input_1_0 \
    Q=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[1]_output_0_0

.subckt dffre \
    C=dffre_d_in1[22]_clock_0_0 \
    D=dffre_d_in1[22]_input_0_0 \
    E=dffre_d_in1[22]_input_2_0 \
    R=dffre_d_in1[22]_input_1_0 \
    Q=dffre_d_in1[22]_output_0_0

.subckt dffre \
    C=dffre_d_in1[31]_clock_0_0 \
    D=dffre_d_in1[31]_input_0_0 \
    E=dffre_d_in1[31]_input_2_0 \
    R=dffre_d_in1[31]_input_1_0 \
    Q=dffre_d_in1[31]_output_0_0

.names lut_$abc$30802$new_new_n341___input_0_0 lut_$abc$30802$new_new_n341___input_0_1 lut_$abc$30802$new_new_n341___input_0_2 lut_$abc$30802$new_new_n341___input_0_3 lut_$abc$30802$new_new_n341___input_0_4 lut_$abc$30802$new_new_n341___input_0_5 lut_$abc$30802$new_new_n341___output_0_0 
000000 0
110000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
001111 0
111111 0

.names lut_$abc$22564$li194_li194_input_0_0 __vpr__unconn42 lut_$abc$22564$li194_li194_input_0_2 lut_$abc$22564$li194_li194_input_0_3 __vpr__unconn43 lut_$abc$22564$li194_li194_output_0_0 
10000 1
00010 1

.subckt dffre \
    C=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_clock_0_0 \
    D=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_input_0_0 \
    E=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_input_2_0 \
    R=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_input_1_0 \
    Q=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[2]_output_0_0

.subckt dffre \
    C=dffre_d_in1[18]_clock_0_0 \
    D=dffre_d_in1[18]_input_0_0 \
    E=dffre_d_in1[18]_input_2_0 \
    R=dffre_d_in1[18]_input_1_0 \
    Q=dffre_d_in1[18]_output_0_0

.names lut_$abc$30802$new_new_n345___input_0_0 lut_$abc$30802$new_new_n345___input_0_1 lut_$abc$30802$new_new_n345___input_0_2 lut_$abc$30802$new_new_n345___input_0_3 __vpr__unconn44 lut_$abc$30802$new_new_n345___output_0_0 
00000 1
01100 1
10010 1
11110 1

.subckt dffre \
    C=dffre_d_in1[5]_clock_0_0 \
    D=dffre_d_in1[5]_input_0_0 \
    E=dffre_d_in1[5]_input_2_0 \
    R=dffre_d_in1[5]_input_1_0 \
    Q=dffre_d_in1[5]_output_0_0

.names lut_$abc$30802$new_new_n351___input_0_0 lut_$abc$30802$new_new_n351___input_0_1 lut_$abc$30802$new_new_n351___input_0_2 lut_$abc$30802$new_new_n351___input_0_3 lut_$abc$30802$new_new_n351___input_0_4 lut_$abc$30802$new_new_n351___input_0_5 lut_$abc$30802$new_new_n351___output_0_0 
111111 1

.subckt dffre \
    C=dffre_d_in1[29]_clock_0_0 \
    D=dffre_d_in1[29]_input_0_0 \
    E=dffre_d_in1[29]_input_2_0 \
    R=dffre_d_in1[29]_input_1_0 \
    Q=dffre_d_in1[29]_output_0_0

.names lut_$abc$30802$new_new_n346___input_0_0 lut_$abc$30802$new_new_n346___input_0_1 __vpr__unconn45 lut_$abc$30802$new_new_n346___input_0_3 lut_$abc$30802$new_new_n346___input_0_4 lut_$abc$30802$new_new_n346___output_0_0 
00000 1
01010 1
10001 1
11011 1

.names __vpr__unconn46 lut_$abc$30802$new_new_n344___input_0_1 lut_$abc$30802$new_new_n344___input_0_2 lut_$abc$30802$new_new_n344___input_0_3 __vpr__unconn47 lut_$abc$30802$new_new_n344___output_0_0 
01000 1
00100 1
00010 1
01110 1

.subckt dffre \
    C=dffre_d_in1[13]_clock_0_0 \
    D=dffre_d_in1[13]_input_0_0 \
    E=dffre_d_in1[13]_input_2_0 \
    R=dffre_d_in1[13]_input_1_0 \
    Q=dffre_d_in1[13]_output_0_0

.names lut_$abc$30802$new_new_n354___input_0_0 lut_$abc$30802$new_new_n354___input_0_1 lut_$abc$30802$new_new_n354___input_0_2 lut_$abc$30802$new_new_n354___input_0_3 lut_$abc$30802$new_new_n354___input_0_4 lut_$abc$30802$new_new_n354___input_0_5 lut_$abc$30802$new_new_n354___output_0_0 
000000 1
010000 1
000010 1
010010 1
011010 1
011110 1
000101 1
010101 1
011011 1
000111 1
010111 1
011111 1

.names lut_$abc$30802$new_new_n349___input_0_0 lut_$abc$30802$new_new_n349___input_0_1 lut_$abc$30802$new_new_n349___input_0_2 lut_$abc$30802$new_new_n349___input_0_3 lut_$abc$30802$new_new_n349___input_0_4 lut_$abc$30802$new_new_n349___input_0_5 lut_$abc$30802$new_new_n349___output_0_0 
000000 1
101000 1
000110 1
101110 1
010001 1
111001 1
010111 1
111111 1

.names lut_$abc$30802$new_new_n350___input_0_0 lut_$abc$30802$new_new_n350___input_0_1 lut_$abc$30802$new_new_n350___input_0_2 lut_$abc$30802$new_new_n350___input_0_3 lut_$abc$30802$new_new_n350___input_0_4 lut_$abc$30802$new_new_n350___input_0_5 lut_$abc$30802$new_new_n350___output_0_0 
000000 1
001100 1
100010 1
101110 1
010001 1
011101 1
110011 1
111111 1

.names lut_$abc$22564$li197_li197_input_0_0 __vpr__unconn48 lut_$abc$22564$li197_li197_input_0_2 __vpr__unconn49 lut_$abc$22564$li197_li197_input_0_4 lut_$abc$22564$li197_li197_output_0_0 
10000 1
00001 1

.subckt dffre \
    C=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_clock_0_0 \
    D=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_input_0_0 \
    E=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_input_2_0 \
    R=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_input_1_0 \
    Q=dffre_design1_5_5_inst.invertion_instance10.data_out_reg[5]_output_0_0

.subckt dffre \
    C=dffre_d_in1[21]_clock_0_0 \
    D=dffre_d_in1[21]_input_0_0 \
    E=dffre_d_in1[21]_input_2_0 \
    R=dffre_d_in1[21]_input_1_0 \
    Q=dffre_d_in1[21]_output_0_0

.names lut_$abc$30802$new_new_n343___input_0_0 lut_$abc$30802$new_new_n343___input_0_1 lut_$abc$30802$new_new_n343___input_0_2 lut_$abc$30802$new_new_n343___input_0_3 lut_$abc$30802$new_new_n343___input_0_4 lut_$abc$30802$new_new_n343___input_0_5 lut_$abc$30802$new_new_n343___output_0_0 
000000 0
110000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_d_in1[25]_clock_0_0 \
    D=dffre_d_in1[25]_input_0_0 \
    E=dffre_d_in1[25]_input_2_0 \
    R=dffre_d_in1[25]_input_1_0 \
    Q=dffre_d_in1[25]_output_0_0

.subckt dffre \
    C=dffre_d_in1[17]_clock_0_0 \
    D=dffre_d_in1[17]_input_0_0 \
    E=dffre_d_in1[17]_input_2_0 \
    R=dffre_d_in1[17]_input_1_0 \
    Q=dffre_d_in1[17]_output_0_0

.subckt dffre \
    C=dffre_d_in1[28]_clock_0_0 \
    D=dffre_d_in1[28]_input_0_0 \
    E=dffre_d_in1[28]_input_2_0 \
    R=dffre_d_in1[28]_input_1_0 \
    Q=dffre_d_in1[28]_output_0_0

.subckt dffre \
    C=dffre_d_in1[20]_clock_0_0 \
    D=dffre_d_in1[20]_input_0_0 \
    E=dffre_d_in1[20]_input_2_0 \
    R=dffre_d_in1[20]_input_1_0 \
    Q=dffre_d_in1[20]_output_0_0

.names lut_$abc$30802$new_new_n339___input_0_0 lut_$abc$30802$new_new_n339___input_0_1 lut_$abc$30802$new_new_n339___input_0_2 lut_$abc$30802$new_new_n339___input_0_3 lut_$abc$30802$new_new_n339___input_0_4 lut_$abc$30802$new_new_n339___input_0_5 lut_$abc$30802$new_new_n339___output_0_0 
000000 1
100000 1
010000 1
110000 1
001000 1
101000 1
011000 1
111000 1
000100 1
010100 1
001100 1
011100 1
000010 1
100010 1
010010 1
110010 1
000110 1
010110 1
000001 1
100001 1
001001 1
101001 1
000101 1
001101 1
000011 1
100011 1
000111 1

.names lut_$abc$30802$new_new_n348___input_0_0 lut_$abc$30802$new_new_n348___input_0_1 lut_$abc$30802$new_new_n348___input_0_2 lut_$abc$30802$new_new_n348___input_0_3 lut_$abc$30802$new_new_n348___input_0_4 lut_$abc$30802$new_new_n348___input_0_5 lut_$abc$30802$new_new_n348___output_0_0 
000000 1
100100 1
010010 1
110110 1
001001 1
101101 1
011011 1
111111 1

.names lut_$abc$30802$new_new_n353___input_0_0 lut_$abc$30802$new_new_n353___input_0_1 lut_$abc$30802$new_new_n353___input_0_2 lut_$abc$30802$new_new_n353___input_0_3 lut_$abc$30802$new_new_n353___input_0_4 lut_$abc$30802$new_new_n353___input_0_5 lut_$abc$30802$new_new_n353___output_0_0 
111111 1

.subckt dffre \
    C=dffre_d_in1[4]_clock_0_0 \
    D=dffre_d_in1[4]_input_0_0 \
    E=dffre_d_in1[4]_input_2_0 \
    R=dffre_d_in1[4]_input_1_0 \
    Q=dffre_d_in1[4]_output_0_0

.subckt dffre \
    C=dffre_d_in1[6]_clock_0_0 \
    D=dffre_d_in1[6]_input_0_0 \
    E=dffre_d_in1[6]_input_2_0 \
    R=dffre_d_in1[6]_input_1_0 \
    Q=dffre_d_in1[6]_output_0_0

.names __vpr__unconn50 __vpr__unconn51 lut_$abc$22564$li176_li176_input_0_2 lut_$abc$22564$li176_li176_input_0_3 lut_$abc$22564$li176_li176_input_0_4 lut_$abc$22564$li176_li176_output_0_0 
00000 1
00010 1
00110 1

.subckt dffre \
    C=dffre_design1_5_5_inst.encoder_instance14.data_out[10]_clock_0_0 \
    D=dffre_design1_5_5_inst.encoder_instance14.data_out[10]_input_0_0 \
    E=dffre_design1_5_5_inst.encoder_instance14.data_out[10]_input_2_0 \
    R=dffre_design1_5_5_inst.encoder_instance14.data_out[10]_input_1_0 \
    Q=dffre_design1_5_5_inst.encoder_instance14.data_out[10]_output_0_0

.names lut_out[7]_input_0_0 lut_out[7]_input_0_1 __vpr__unconn52 __vpr__unconn53 __vpr__unconn54 lut_out[7]_output_0_0 
10000 1
01000 1

.names lut_out[10]_input_0_0 __vpr__unconn55 __vpr__unconn56 __vpr__unconn57 lut_out[10]_input_0_4 lut_out[10]_output_0_0 
10000 1
00001 1

.names __vpr__unconn58 lut_$abc$22564$li185_li185_input_0_1 lut_$abc$22564$li185_li185_input_0_2 lut_$abc$22564$li185_li185_input_0_3 __vpr__unconn59 lut_$abc$22564$li185_li185_output_0_0 
00000 1
01000 1
01010 1

.subckt dffre \
    C=dffre_design1_5_5_inst.encoder_instance24.data_out[10]_clock_0_0 \
    D=dffre_design1_5_5_inst.encoder_instance24.data_out[10]_input_0_0 \
    E=dffre_design1_5_5_inst.encoder_instance24.data_out[10]_input_2_0 \
    R=dffre_design1_5_5_inst.encoder_instance24.data_out[10]_input_1_0 \
    Q=dffre_design1_5_5_inst.encoder_instance24.data_out[10]_output_0_0

.names __vpr__unconn60 lut_out[30]_input_0_1 __vpr__unconn61 __vpr__unconn62 __vpr__unconn63 lut_out[30]_output_0_0 
01000 1

.names lut_out[31]_input_0_0 __vpr__unconn64 lut_out[31]_input_0_2 __vpr__unconn65 __vpr__unconn66 lut_out[31]_output_0_0 
00000 1

.names __vpr__unconn67 lut_out[28]_input_0_1 __vpr__unconn68 __vpr__unconn69 __vpr__unconn70 lut_out[28]_output_0_0 
01000 1

.names __vpr__unconn71 lut_out[29]_input_0_1 __vpr__unconn72 __vpr__unconn73 __vpr__unconn74 lut_out[29]_output_0_0 
01000 1

.names lut_out[1]_input_0_0 __vpr__unconn75 __vpr__unconn76 __vpr__unconn77 __vpr__unconn78 lut_out[1]_output_0_0 
10000 1

.names lut_out[2]_input_0_0 __vpr__unconn79 __vpr__unconn80 __vpr__unconn81 __vpr__unconn82 lut_out[2]_output_0_0 
10000 1

.names __vpr__unconn83 __vpr__unconn84 lut_out[3]_input_0_2 __vpr__unconn85 __vpr__unconn86 lut_out[3]_output_0_0 
00100 1

.names lut_out[8]_input_0_0 __vpr__unconn87 __vpr__unconn88 __vpr__unconn89 __vpr__unconn90 lut_out[8]_output_0_0 
10000 1

.names __vpr__unconn91 lut_$abc$22564$li200_li200_input_0_1 lut_$abc$22564$li200_li200_input_0_2 __vpr__unconn92 __vpr__unconn93 lut_$abc$22564$li200_li200_output_0_0 
01000 1

.subckt dffre \
    C=dffre_out[15]_clock_0_0 \
    D=dffre_out[15]_input_0_0 \
    E=dffre_out[15]_input_2_0 \
    R=dffre_out[15]_input_1_0 \
    Q=dffre_out[15]_output_0_0

.names lut_out[0]_input_0_0 __vpr__unconn94 __vpr__unconn95 __vpr__unconn96 __vpr__unconn97 lut_out[0]_output_0_0 
10000 1

.names __vpr__unconn98 lut_out[27]_input_0_1 __vpr__unconn99 __vpr__unconn100 __vpr__unconn101 lut_out[27]_output_0_0 
01000 1

.names __vpr__unconn102 lut_out[26]_input_0_1 __vpr__unconn103 __vpr__unconn104 __vpr__unconn105 lut_out[26]_output_0_0 
01000 1

.names lut_$abc$30802$new_new_n336___input_0_0 lut_$abc$30802$new_new_n336___input_0_1 lut_$abc$30802$new_new_n336___input_0_2 lut_$abc$30802$new_new_n336___input_0_3 lut_$abc$30802$new_new_n336___input_0_4 lut_$abc$30802$new_new_n336___input_0_5 lut_$abc$30802$new_new_n336___output_0_0 
000000 1
100000 1
010000 1
001000 1
101000 1
011000 1
000100 1
100100 1
010100 1
000010 1
100010 1
010010 1
001010 1
101010 1
011010 1
000110 1
100110 1
010110 1
000001 1
100001 1
010001 1
001001 1
101001 1
011001 1
000101 1
100101 1
010101 1

.subckt dffre \
    C=dffre_d_in1[8]_clock_0_0 \
    D=dffre_d_in1[8]_input_0_0 \
    E=dffre_d_in1[8]_input_2_0 \
    R=dffre_d_in1[8]_input_1_0 \
    Q=dffre_d_in1[8]_output_0_0

.subckt dffre \
    C=dffre_d_in1[0]_clock_0_0 \
    D=dffre_d_in1[0]_input_0_0 \
    E=dffre_d_in1[0]_input_2_0 \
    R=dffre_d_in1[0]_input_1_0 \
    Q=dffre_d_in1[0]_output_0_0

.names lut_$abc$30802$new_new_n347___input_0_0 lut_$abc$30802$new_new_n347___input_0_1 lut_$abc$30802$new_new_n347___input_0_2 lut_$abc$30802$new_new_n347___input_0_3 lut_$abc$30802$new_new_n347___input_0_4 lut_$abc$30802$new_new_n347___input_0_5 lut_$abc$30802$new_new_n347___output_0_0 
000000 1
101000 1
010100 1
111100 1
000011 1
101011 1
010111 1
111111 1

.names lut_$abc$30802$new_new_n352___input_0_0 lut_$abc$30802$new_new_n352___input_0_1 lut_$abc$30802$new_new_n352___input_0_2 lut_$abc$30802$new_new_n352___input_0_3 lut_$abc$30802$new_new_n352___input_0_4 lut_$abc$30802$new_new_n352___input_0_5 lut_$abc$30802$new_new_n352___output_0_0 
111111 1

.subckt dffre \
    C=dffre_d_in1[2]_clock_0_0 \
    D=dffre_d_in1[2]_input_0_0 \
    E=dffre_d_in1[2]_input_2_0 \
    R=dffre_d_in1[2]_input_1_0 \
    Q=dffre_d_in1[2]_output_0_0

.subckt dffre \
    C=dffre_d_in1[16]_clock_0_0 \
    D=dffre_d_in1[16]_input_0_0 \
    E=dffre_d_in1[16]_input_2_0 \
    R=dffre_d_in1[16]_input_1_0 \
    Q=dffre_d_in1[16]_output_0_0

.subckt dffre \
    C=dffre_d_in1[11]_clock_0_0 \
    D=dffre_d_in1[11]_input_0_0 \
    E=dffre_d_in1[11]_input_2_0 \
    R=dffre_d_in1[11]_input_1_0 \
    Q=dffre_d_in1[11]_output_0_0

.subckt dffre \
    C=dffre_d_in1[10]_clock_0_0 \
    D=dffre_d_in1[10]_input_0_0 \
    E=dffre_d_in1[10]_input_2_0 \
    R=dffre_d_in1[10]_input_1_0 \
    Q=dffre_d_in1[10]_output_0_0

.subckt dffre \
    C=dffre_d_in1[1]_clock_0_0 \
    D=dffre_d_in1[1]_input_0_0 \
    E=dffre_d_in1[1]_input_2_0 \
    R=dffre_d_in1[1]_input_1_0 \
    Q=dffre_d_in1[1]_output_0_0

.subckt dffre \
    C=dffre_d_in1[9]_clock_0_0 \
    D=dffre_d_in1[9]_input_0_0 \
    E=dffre_d_in1[9]_input_2_0 \
    R=dffre_d_in1[9]_input_1_0 \
    Q=dffre_d_in1[9]_output_0_0

.subckt dffre \
    C=dffre_d_in1[27]_clock_0_0 \
    D=dffre_d_in1[27]_input_0_0 \
    E=dffre_d_in1[27]_input_2_0 \
    R=dffre_d_in1[27]_input_1_0 \
    Q=dffre_d_in1[27]_output_0_0

.subckt dffre \
    C=dffre_d_in1[26]_clock_0_0 \
    D=dffre_d_in1[26]_input_0_0 \
    E=dffre_d_in1[26]_input_2_0 \
    R=dffre_d_in1[26]_input_1_0 \
    Q=dffre_d_in1[26]_output_0_0

.names lut_$abc$30802$new_new_n300___input_0_0 lut_$abc$30802$new_new_n300___input_0_1 lut_$abc$30802$new_new_n300___input_0_2 lut_$abc$30802$new_new_n300___input_0_3 lut_$abc$30802$new_new_n300___input_0_4 lut_$abc$30802$new_new_n300___input_0_5 lut_$abc$30802$new_new_n300___output_0_0 
000000 1

.subckt dffre \
    C=dffre_d_in3[29]_clock_0_0 \
    D=dffre_d_in3[29]_input_0_0 \
    E=dffre_d_in3[29]_input_2_0 \
    R=dffre_d_in3[29]_input_1_0 \
    Q=dffre_d_in3[29]_output_0_0

.subckt dffre \
    C=dffre_d_in3[30]_clock_0_0 \
    D=dffre_d_in3[30]_input_0_0 \
    E=dffre_d_in3[30]_input_2_0 \
    R=dffre_d_in3[30]_input_1_0 \
    Q=dffre_d_in3[30]_output_0_0

.names lut_$abc$30802$new_new_n306___input_0_0 lut_$abc$30802$new_new_n306___input_0_1 lut_$abc$30802$new_new_n306___input_0_2 lut_$abc$30802$new_new_n306___input_0_3 lut_$abc$30802$new_new_n306___input_0_4 lut_$abc$30802$new_new_n306___input_0_5 lut_$abc$30802$new_new_n306___output_0_0 
010000 1
110000 1
011000 1
111000 1
110100 1
010010 1
110010 1
011010 1
111010 1
010001 1
110001 1
011001 1
111001 1
010011 1
110011 1
011011 1
111011 1

.subckt dffre \
    C=dffre_d_in3[27]_clock_0_0 \
    D=dffre_d_in3[27]_input_0_0 \
    E=dffre_d_in3[27]_input_2_0 \
    R=dffre_d_in3[27]_input_1_0 \
    Q=dffre_d_in3[27]_output_0_0

.subckt dffre \
    C=dffre_d_in3[26]_clock_0_0 \
    D=dffre_d_in3[26]_input_0_0 \
    E=dffre_d_in3[26]_input_2_0 \
    R=dffre_d_in3[26]_input_1_0 \
    Q=dffre_d_in3[26]_output_0_0

.subckt dffre \
    C=dffre_d_in1[23]_clock_0_0 \
    D=dffre_d_in1[23]_input_0_0 \
    E=dffre_d_in1[23]_input_2_0 \
    R=dffre_d_in1[23]_input_1_0 \
    Q=dffre_d_in1[23]_output_0_0

.subckt dffre \
    C=dffre_d_in3[5]_clock_0_0 \
    D=dffre_d_in3[5]_input_0_0 \
    E=dffre_d_in3[5]_input_2_0 \
    R=dffre_d_in3[5]_input_1_0 \
    Q=dffre_d_in3[5]_output_0_0

.subckt dffre \
    C=dffre_d_in3[4]_clock_0_0 \
    D=dffre_d_in3[4]_input_0_0 \
    E=dffre_d_in3[4]_input_2_0 \
    R=dffre_d_in3[4]_input_1_0 \
    Q=dffre_d_in3[4]_output_0_0

.subckt dffre \
    C=dffre_d_in3[28]_clock_0_0 \
    D=dffre_d_in3[28]_input_0_0 \
    E=dffre_d_in3[28]_input_2_0 \
    R=dffre_d_in3[28]_input_1_0 \
    Q=dffre_d_in3[28]_output_0_0

.subckt dffre \
    C=dffre_d_in3[25]_clock_0_0 \
    D=dffre_d_in3[25]_input_0_0 \
    E=dffre_d_in3[25]_input_2_0 \
    R=dffre_d_in3[25]_input_1_0 \
    Q=dffre_d_in3[25]_output_0_0

.subckt dffre \
    C=dffre_d_in3[24]_clock_0_0 \
    D=dffre_d_in3[24]_input_0_0 \
    E=dffre_d_in3[24]_input_2_0 \
    R=dffre_d_in3[24]_input_1_0 \
    Q=dffre_d_in3[24]_output_0_0

.names lut_$abc$30802$new_new_n308___input_0_0 __vpr__unconn106 __vpr__unconn107 lut_$abc$30802$new_new_n308___input_0_3 lut_$abc$30802$new_new_n308___input_0_4 lut_$abc$30802$new_new_n308___output_0_0 
10000 1

.subckt dffre \
    C=dffre_d_in3[31]_clock_0_0 \
    D=dffre_d_in3[31]_input_0_0 \
    E=dffre_d_in3[31]_input_2_0 \
    R=dffre_d_in3[31]_input_1_0 \
    Q=dffre_d_in3[31]_output_0_0

.names lut_$abc$30802$new_new_n326___input_0_0 lut_$abc$30802$new_new_n326___input_0_1 lut_$abc$30802$new_new_n326___input_0_2 lut_$abc$30802$new_new_n326___input_0_3 lut_$abc$30802$new_new_n326___input_0_4 lut_$abc$30802$new_new_n326___input_0_5 lut_$abc$30802$new_new_n326___output_0_0 
000000 1

.subckt dffre \
    C=dffre_d_in2[4]_clock_0_0 \
    D=dffre_d_in2[4]_input_0_0 \
    E=dffre_d_in2[4]_input_2_0 \
    R=dffre_d_in2[4]_input_1_0 \
    Q=dffre_d_in2[4]_output_0_0

.subckt dffre \
    C=dffre_d_in2[6]_clock_0_0 \
    D=dffre_d_in2[6]_input_0_0 \
    E=dffre_d_in2[6]_input_2_0 \
    R=dffre_d_in2[6]_input_1_0 \
    Q=dffre_d_in2[6]_output_0_0

.names lut_$abc$30802$new_new_n327___input_0_0 lut_$abc$30802$new_new_n327___input_0_1 lut_$abc$30802$new_new_n327___input_0_2 lut_$abc$30802$new_new_n327___input_0_3 lut_$abc$30802$new_new_n327___input_0_4 lut_$abc$30802$new_new_n327___input_0_5 lut_$abc$30802$new_new_n327___output_0_0 
100111 1

.subckt dffre \
    C=dffre_d_in2[3]_clock_0_0 \
    D=dffre_d_in2[3]_input_0_0 \
    E=dffre_d_in2[3]_input_2_0 \
    R=dffre_d_in2[3]_input_1_0 \
    Q=dffre_d_in2[3]_output_0_0

.subckt dffre \
    C=dffre_d_in2[5]_clock_0_0 \
    D=dffre_d_in2[5]_input_0_0 \
    E=dffre_d_in2[5]_input_2_0 \
    R=dffre_d_in2[5]_input_1_0 \
    Q=dffre_d_in2[5]_output_0_0

.names lut_$abc$30802$new_new_n322___input_0_0 lut_$abc$30802$new_new_n322___input_0_1 lut_$abc$30802$new_new_n322___input_0_2 lut_$abc$30802$new_new_n322___input_0_3 lut_$abc$30802$new_new_n322___input_0_4 lut_$abc$30802$new_new_n322___input_0_5 lut_$abc$30802$new_new_n322___output_0_0 
001011 1

.subckt dffre \
    C=dffre_d_in2[2]_clock_0_0 \
    D=dffre_d_in2[2]_input_0_0 \
    E=dffre_d_in2[2]_input_2_0 \
    R=dffre_d_in2[2]_input_1_0 \
    Q=dffre_d_in2[2]_output_0_0

.subckt dffre \
    C=dffre_d_in2[1]_clock_0_0 \
    D=dffre_d_in2[1]_input_0_0 \
    E=dffre_d_in2[1]_input_2_0 \
    R=dffre_d_in2[1]_input_1_0 \
    Q=dffre_d_in2[1]_output_0_0

.names lut_$abc$30802$new_new_n331___input_0_0 lut_$abc$30802$new_new_n331___input_0_1 lut_$abc$30802$new_new_n331___input_0_2 lut_$abc$30802$new_new_n331___input_0_3 lut_$abc$30802$new_new_n331___input_0_4 lut_$abc$30802$new_new_n331___output_0_0 
11001 1

.names lut_$abc$30802$new_new_n314___input_0_0 lut_$abc$30802$new_new_n314___input_0_1 lut_$abc$30802$new_new_n314___input_0_2 lut_$abc$30802$new_new_n314___input_0_3 lut_$abc$30802$new_new_n314___input_0_4 lut_$abc$30802$new_new_n314___input_0_5 lut_$abc$30802$new_new_n314___output_0_0 
111111 1

.names lut_$abc$30802$new_new_n366___input_0_0 lut_$abc$30802$new_new_n366___input_0_1 lut_$abc$30802$new_new_n366___input_0_2 lut_$abc$30802$new_new_n366___input_0_3 lut_$abc$30802$new_new_n366___input_0_4 lut_$abc$30802$new_new_n366___input_0_5 lut_$abc$30802$new_new_n366___output_0_0 
110101 1
111101 1
101011 1
111011 1
110111 1
101111 1
111111 1

.subckt dffre \
    C=dffre_tmp[15]_clock_0_0 \
    D=dffre_tmp[15]_input_0_0 \
    E=dffre_tmp[15]_input_2_0 \
    R=dffre_tmp[15]_input_1_0 \
    Q=dffre_tmp[15]_output_0_0

.subckt dffre \
    C=dffre_tmp[47]_clock_0_0 \
    D=dffre_tmp[47]_input_0_0 \
    E=dffre_tmp[47]_input_2_0 \
    R=dffre_tmp[47]_input_1_0 \
    Q=dffre_tmp[47]_output_0_0

.subckt dffre \
    C=dffre_tmp[77]_clock_0_0 \
    D=dffre_tmp[77]_input_0_0 \
    E=dffre_tmp[77]_input_2_0 \
    R=dffre_tmp[77]_input_1_0 \
    Q=dffre_tmp[77]_output_0_0

.subckt dffre \
    C=dffre_tmp[45]_clock_0_0 \
    D=dffre_tmp[45]_input_0_0 \
    E=dffre_tmp[45]_input_2_0 \
    R=dffre_tmp[45]_input_1_0 \
    Q=dffre_tmp[45]_output_0_0

.subckt dffre \
    C=dffre_tmp[79]_clock_0_0 \
    D=dffre_tmp[79]_input_0_0 \
    E=dffre_tmp[79]_input_2_0 \
    R=dffre_tmp[79]_input_1_0 \
    Q=dffre_tmp[79]_output_0_0

.subckt dffre \
    C=dffre_tmp[111]_clock_0_0 \
    D=dffre_tmp[111]_input_0_0 \
    E=dffre_tmp[111]_input_2_0 \
    R=dffre_tmp[111]_input_1_0 \
    Q=dffre_tmp[111]_output_0_0

.subckt dffre \
    C=dffre_tmp[114]_clock_0_0 \
    D=dffre_tmp[114]_input_0_0 \
    E=dffre_tmp[114]_input_2_0 \
    R=dffre_tmp[114]_input_1_0 \
    Q=dffre_tmp[114]_output_0_0

.subckt dffre \
    C=dffre_tmp[82]_clock_0_0 \
    D=dffre_tmp[82]_input_0_0 \
    E=dffre_tmp[82]_input_2_0 \
    R=dffre_tmp[82]_input_1_0 \
    Q=dffre_tmp[82]_output_0_0

.subckt dffre \
    C=dffre_tmp[18]_clock_0_0 \
    D=dffre_tmp[18]_input_0_0 \
    E=dffre_tmp[18]_input_2_0 \
    R=dffre_tmp[18]_input_1_0 \
    Q=dffre_tmp[18]_output_0_0

.subckt dffre \
    C=dffre_tmp[50]_clock_0_0 \
    D=dffre_tmp[50]_input_0_0 \
    E=dffre_tmp[50]_input_2_0 \
    R=dffre_tmp[50]_input_1_0 \
    Q=dffre_tmp[50]_output_0_0

.names lut_$abc$30802$new_new_n291___input_0_0 lut_$abc$30802$new_new_n291___input_0_1 lut_$abc$30802$new_new_n291___input_0_2 lut_$abc$30802$new_new_n291___input_0_3 lut_$abc$30802$new_new_n291___input_0_4 lut_$abc$30802$new_new_n291___output_0_0 
01111 1

.subckt dffre \
    C=dffre_tmp[109]_clock_0_0 \
    D=dffre_tmp[109]_input_0_0 \
    E=dffre_tmp[109]_input_2_0 \
    R=dffre_tmp[109]_input_1_0 \
    Q=dffre_tmp[109]_output_0_0

.subckt dffre \
    C=dffre_tmp[13]_clock_0_0 \
    D=dffre_tmp[13]_input_0_0 \
    E=dffre_tmp[13]_input_2_0 \
    R=dffre_tmp[13]_input_1_0 \
    Q=dffre_tmp[13]_output_0_0

.names lut_$abc$30802$new_new_n289___input_0_0 lut_$abc$30802$new_new_n289___input_0_1 lut_$abc$30802$new_new_n289___input_0_2 lut_$abc$30802$new_new_n289___input_0_3 lut_$abc$30802$new_new_n289___input_0_4 lut_$abc$30802$new_new_n289___input_0_5 lut_$abc$30802$new_new_n289___output_0_0 
110001 1

.subckt dffre \
    C=dffre_d_in3[1]_clock_0_0 \
    D=dffre_d_in3[1]_input_0_0 \
    E=dffre_d_in3[1]_input_2_0 \
    R=dffre_d_in3[1]_input_1_0 \
    Q=dffre_d_in3[1]_output_0_0

.subckt dffre \
    C=dffre_d_in3[3]_clock_0_0 \
    D=dffre_d_in3[3]_input_0_0 \
    E=dffre_d_in3[3]_input_2_0 \
    R=dffre_d_in3[3]_input_1_0 \
    Q=dffre_d_in3[3]_output_0_0

.names lut_$abc$30802$new_new_n303___input_0_0 lut_$abc$30802$new_new_n303___input_0_1 __vpr__unconn108 lut_$abc$30802$new_new_n303___input_0_3 lut_$abc$30802$new_new_n303___input_0_4 lut_$abc$30802$new_new_n303___output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in3[18]_clock_0_0 \
    D=dffre_d_in3[18]_input_0_0 \
    E=dffre_d_in3[18]_input_2_0 \
    R=dffre_d_in3[18]_input_1_0 \
    Q=dffre_d_in3[18]_output_0_0

.subckt dffre \
    C=dffre_d_in3[2]_clock_0_0 \
    D=dffre_d_in3[2]_input_0_0 \
    E=dffre_d_in3[2]_input_2_0 \
    R=dffre_d_in3[2]_input_1_0 \
    Q=dffre_d_in3[2]_output_0_0

.names __vpr__unconn109 lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_input_0_1 __vpr__unconn110 __vpr__unconn111 __vpr__unconn112 lut_$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in3[22]_clock_0_0 \
    D=dffre_d_in3[22]_input_0_0 \
    E=dffre_d_in3[22]_input_2_0 \
    R=dffre_d_in3[22]_input_1_0 \
    Q=dffre_d_in3[22]_output_0_0

.subckt dffre \
    C=dffre_d_in3[16]_clock_0_0 \
    D=dffre_d_in3[16]_input_0_0 \
    E=dffre_d_in3[16]_input_2_0 \
    R=dffre_d_in3[16]_input_1_0 \
    Q=dffre_d_in3[16]_output_0_0

.subckt dffre \
    C=dffre_d_in3[19]_clock_0_0 \
    D=dffre_d_in3[19]_input_0_0 \
    E=dffre_d_in3[19]_input_2_0 \
    R=dffre_d_in3[19]_input_1_0 \
    Q=dffre_d_in3[19]_output_0_0

.subckt dffre \
    C=dffre_d_in3[20]_clock_0_0 \
    D=dffre_d_in3[20]_input_0_0 \
    E=dffre_d_in3[20]_input_2_0 \
    R=dffre_d_in3[20]_input_1_0 \
    Q=dffre_d_in3[20]_output_0_0

.names lut_$abc$30802$new_new_n304___input_0_0 lut_$abc$30802$new_new_n304___input_0_1 lut_$abc$30802$new_new_n304___input_0_2 lut_$abc$30802$new_new_n304___input_0_3 lut_$abc$30802$new_new_n304___input_0_4 lut_$abc$30802$new_new_n304___output_0_0 
01000 1

.subckt dffre \
    C=dffre_d_in3[23]_clock_0_0 \
    D=dffre_d_in3[23]_input_0_0 \
    E=dffre_d_in3[23]_input_2_0 \
    R=dffre_d_in3[23]_input_1_0 \
    Q=dffre_d_in3[23]_output_0_0

.subckt dffre \
    C=dffre_d_in3[17]_clock_0_0 \
    D=dffre_d_in3[17]_input_0_0 \
    E=dffre_d_in3[17]_input_2_0 \
    R=dffre_d_in3[17]_input_1_0 \
    Q=dffre_d_in3[17]_output_0_0

.names __vpr__unconn113 __vpr__unconn114 __vpr__unconn115 lut_out[16]_input_0_3 __vpr__unconn116 lut_out[16]_output_0_0 
00010 1

.names __vpr__unconn117 __vpr__unconn118 __vpr__unconn119 lut_out[25]_input_0_3 __vpr__unconn120 lut_out[25]_output_0_0 
00010 1

.names __vpr__unconn121 lut_out[17]_input_0_1 __vpr__unconn122 __vpr__unconn123 __vpr__unconn124 lut_out[17]_output_0_0 
01000 1

.names __vpr__unconn125 lut_out[18]_input_0_1 __vpr__unconn126 __vpr__unconn127 __vpr__unconn128 lut_out[18]_output_0_0 
01000 1

.names __vpr__unconn129 lut_out[20]_input_0_1 __vpr__unconn130 __vpr__unconn131 __vpr__unconn132 lut_out[20]_output_0_0 
01000 1

.names __vpr__unconn133 lut_out[19]_input_0_1 __vpr__unconn134 __vpr__unconn135 __vpr__unconn136 lut_out[19]_output_0_0 
01000 1

.names __vpr__unconn137 lut_out[23]_input_0_1 __vpr__unconn138 __vpr__unconn139 __vpr__unconn140 lut_out[23]_output_0_0 
01000 1

.names __vpr__unconn141 lut_out[24]_input_0_1 __vpr__unconn142 __vpr__unconn143 __vpr__unconn144 lut_out[24]_output_0_0 
01000 1

.names __vpr__unconn145 __vpr__unconn146 lut_out[5]_input_0_2 __vpr__unconn147 __vpr__unconn148 lut_out[5]_output_0_0 
00100 1

.names __vpr__unconn149 __vpr__unconn150 lut_out[6]_input_0_2 __vpr__unconn151 __vpr__unconn152 lut_out[6]_output_0_0 
00100 1

.names __vpr__unconn153 __vpr__unconn154 lut_out[14]_input_0_2 __vpr__unconn155 __vpr__unconn156 lut_out[14]_output_0_0 
00100 1

.names __vpr__unconn157 __vpr__unconn158 lut_out[9]_input_0_2 __vpr__unconn159 __vpr__unconn160 lut_out[9]_output_0_0 
00100 1

.names __vpr__unconn161 lut_out[22]_input_0_1 __vpr__unconn162 __vpr__unconn163 __vpr__unconn164 lut_out[22]_output_0_0 
01000 1

.names __vpr__unconn165 lut_out[21]_input_0_1 __vpr__unconn166 __vpr__unconn167 __vpr__unconn168 lut_out[21]_output_0_0 
01000 1

.names __vpr__unconn169 __vpr__unconn170 __vpr__unconn171 __vpr__unconn172 __vpr__unconn173 lut_$false_output_0_0 
----- 0

.names __vpr__unconn174 __vpr__unconn175 __vpr__unconn176 __vpr__unconn177 lut_out[4]_input_0_4 lut_out[4]_output_0_0 
00001 1

.names lut_out[11]_input_0_0 __vpr__unconn178 __vpr__unconn179 __vpr__unconn180 __vpr__unconn181 lut_out[11]_output_0_0 
10000 1

.names lut_out[13]_input_0_0 __vpr__unconn182 __vpr__unconn183 __vpr__unconn184 __vpr__unconn185 lut_out[13]_output_0_0 
10000 1

.names lut_out[12]_input_0_0 __vpr__unconn186 __vpr__unconn187 __vpr__unconn188 __vpr__unconn189 lut_out[12]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_tmp[0]_clock_0_0 \
    D=dffre_tmp[0]_input_0_0 \
    E=dffre_tmp[0]_input_2_0 \
    R=dffre_tmp[0]_input_1_0 \
    Q=dffre_tmp[0]_output_0_0

.subckt dffre \
    C=dffre_tmp[32]_clock_0_0 \
    D=dffre_tmp[32]_input_0_0 \
    E=dffre_tmp[32]_input_2_0 \
    R=dffre_tmp[32]_input_1_0 \
    Q=dffre_tmp[32]_output_0_0

.subckt dffre \
    C=dffre_tmp[96]_clock_0_0 \
    D=dffre_tmp[96]_input_0_0 \
    E=dffre_tmp[96]_input_2_0 \
    R=dffre_tmp[96]_input_1_0 \
    Q=dffre_tmp[96]_output_0_0

.subckt dffre \
    C=dffre_tmp[64]_clock_0_0 \
    D=dffre_tmp[64]_input_0_0 \
    E=dffre_tmp[64]_input_2_0 \
    R=dffre_tmp[64]_input_1_0 \
    Q=dffre_tmp[64]_output_0_0

.subckt dffre \
    C=dffre_tmp[105]_clock_0_0 \
    D=dffre_tmp[105]_input_0_0 \
    E=dffre_tmp[105]_input_2_0 \
    R=dffre_tmp[105]_input_1_0 \
    Q=dffre_tmp[105]_output_0_0

.subckt dffre \
    C=dffre_tmp[73]_clock_0_0 \
    D=dffre_tmp[73]_input_0_0 \
    E=dffre_tmp[73]_input_2_0 \
    R=dffre_tmp[73]_input_1_0 \
    Q=dffre_tmp[73]_output_0_0

.subckt dffre \
    C=dffre_tmp[9]_clock_0_0 \
    D=dffre_tmp[9]_input_0_0 \
    E=dffre_tmp[9]_input_2_0 \
    R=dffre_tmp[9]_input_1_0 \
    Q=dffre_tmp[9]_output_0_0

.subckt dffre \
    C=dffre_tmp[41]_clock_0_0 \
    D=dffre_tmp[41]_input_0_0 \
    E=dffre_tmp[41]_input_2_0 \
    R=dffre_tmp[41]_input_1_0 \
    Q=dffre_tmp[41]_output_0_0

.subckt dffre \
    C=dffre_tmp[43]_clock_0_0 \
    D=dffre_tmp[43]_input_0_0 \
    E=dffre_tmp[43]_input_2_0 \
    R=dffre_tmp[43]_input_1_0 \
    Q=dffre_tmp[43]_output_0_0

.subckt dffre \
    C=dffre_tmp[11]_clock_0_0 \
    D=dffre_tmp[11]_input_0_0 \
    E=dffre_tmp[11]_input_2_0 \
    R=dffre_tmp[11]_input_1_0 \
    Q=dffre_tmp[11]_output_0_0

.subckt dffre \
    C=dffre_tmp[106]_clock_0_0 \
    D=dffre_tmp[106]_input_0_0 \
    E=dffre_tmp[106]_input_2_0 \
    R=dffre_tmp[106]_input_1_0 \
    Q=dffre_tmp[106]_output_0_0

.subckt dffre \
    C=dffre_tmp[74]_clock_0_0 \
    D=dffre_tmp[74]_input_0_0 \
    E=dffre_tmp[74]_input_2_0 \
    R=dffre_tmp[74]_input_1_0 \
    Q=dffre_tmp[74]_output_0_0

.subckt dffre \
    C=dffre_tmp[75]_clock_0_0 \
    D=dffre_tmp[75]_input_0_0 \
    E=dffre_tmp[75]_input_2_0 \
    R=dffre_tmp[75]_input_1_0 \
    Q=dffre_tmp[75]_output_0_0

.subckt dffre \
    C=dffre_tmp[107]_clock_0_0 \
    D=dffre_tmp[107]_input_0_0 \
    E=dffre_tmp[107]_input_2_0 \
    R=dffre_tmp[107]_input_1_0 \
    Q=dffre_tmp[107]_output_0_0

.subckt dffre \
    C=dffre_tmp[42]_clock_0_0 \
    D=dffre_tmp[42]_input_0_0 \
    E=dffre_tmp[42]_input_2_0 \
    R=dffre_tmp[42]_input_1_0 \
    Q=dffre_tmp[42]_output_0_0

.subckt dffre \
    C=dffre_tmp[10]_clock_0_0 \
    D=dffre_tmp[10]_input_0_0 \
    E=dffre_tmp[10]_input_2_0 \
    R=dffre_tmp[10]_input_1_0 \
    Q=dffre_tmp[10]_output_0_0

.subckt dffre \
    C=dffre_tmp[1]_clock_0_0 \
    D=dffre_tmp[1]_input_0_0 \
    E=dffre_tmp[1]_input_2_0 \
    R=dffre_tmp[1]_input_1_0 \
    Q=dffre_tmp[1]_output_0_0

.subckt dffre \
    C=dffre_tmp[33]_clock_0_0 \
    D=dffre_tmp[33]_input_0_0 \
    E=dffre_tmp[33]_input_2_0 \
    R=dffre_tmp[33]_input_1_0 \
    Q=dffre_tmp[33]_output_0_0

.subckt dffre \
    C=dffre_tmp[97]_clock_0_0 \
    D=dffre_tmp[97]_input_0_0 \
    E=dffre_tmp[97]_input_2_0 \
    R=dffre_tmp[97]_input_1_0 \
    Q=dffre_tmp[97]_output_0_0

.subckt dffre \
    C=dffre_tmp[65]_clock_0_0 \
    D=dffre_tmp[65]_input_0_0 \
    E=dffre_tmp[65]_input_2_0 \
    R=dffre_tmp[65]_input_1_0 \
    Q=dffre_tmp[65]_output_0_0

.subckt dffre \
    C=dffre_tmp[3]_clock_0_0 \
    D=dffre_tmp[3]_input_0_0 \
    E=dffre_tmp[3]_input_2_0 \
    R=dffre_tmp[3]_input_1_0 \
    Q=dffre_tmp[3]_output_0_0

.subckt dffre \
    C=dffre_tmp[35]_clock_0_0 \
    D=dffre_tmp[35]_input_0_0 \
    E=dffre_tmp[35]_input_2_0 \
    R=dffre_tmp[35]_input_1_0 \
    Q=dffre_tmp[35]_output_0_0

.subckt dffre \
    C=dffre_tmp[99]_clock_0_0 \
    D=dffre_tmp[99]_input_0_0 \
    E=dffre_tmp[99]_input_2_0 \
    R=dffre_tmp[99]_input_1_0 \
    Q=dffre_tmp[99]_output_0_0

.subckt dffre \
    C=dffre_tmp[67]_clock_0_0 \
    D=dffre_tmp[67]_input_0_0 \
    E=dffre_tmp[67]_input_2_0 \
    R=dffre_tmp[67]_input_1_0 \
    Q=dffre_tmp[67]_output_0_0

.subckt dffre \
    C=dffre_tmp[49]_clock_0_0 \
    D=dffre_tmp[49]_input_0_0 \
    E=dffre_tmp[49]_input_2_0 \
    R=dffre_tmp[49]_input_1_0 \
    Q=dffre_tmp[49]_output_0_0

.subckt dffre \
    C=dffre_tmp[17]_clock_0_0 \
    D=dffre_tmp[17]_input_0_0 \
    E=dffre_tmp[17]_input_2_0 \
    R=dffre_tmp[17]_input_1_0 \
    Q=dffre_tmp[17]_output_0_0

.subckt dffre \
    C=dffre_tmp[112]_clock_0_0 \
    D=dffre_tmp[112]_input_0_0 \
    E=dffre_tmp[112]_input_2_0 \
    R=dffre_tmp[112]_input_1_0 \
    Q=dffre_tmp[112]_output_0_0

.subckt dffre \
    C=dffre_tmp[80]_clock_0_0 \
    D=dffre_tmp[80]_input_0_0 \
    E=dffre_tmp[80]_input_2_0 \
    R=dffre_tmp[80]_input_1_0 \
    Q=dffre_tmp[80]_output_0_0

.subckt dffre \
    C=dffre_tmp[81]_clock_0_0 \
    D=dffre_tmp[81]_input_0_0 \
    E=dffre_tmp[81]_input_2_0 \
    R=dffre_tmp[81]_input_1_0 \
    Q=dffre_tmp[81]_output_0_0

.subckt dffre \
    C=dffre_tmp[113]_clock_0_0 \
    D=dffre_tmp[113]_input_0_0 \
    E=dffre_tmp[113]_input_2_0 \
    R=dffre_tmp[113]_input_1_0 \
    Q=dffre_tmp[113]_output_0_0

.subckt dffre \
    C=dffre_tmp[48]_clock_0_0 \
    D=dffre_tmp[48]_input_0_0 \
    E=dffre_tmp[48]_input_2_0 \
    R=dffre_tmp[48]_input_1_0 \
    Q=dffre_tmp[48]_output_0_0

.subckt dffre \
    C=dffre_tmp[16]_clock_0_0 \
    D=dffre_tmp[16]_input_0_0 \
    E=dffre_tmp[16]_input_2_0 \
    R=dffre_tmp[16]_input_1_0 \
    Q=dffre_tmp[16]_output_0_0

.subckt dffre \
    C=dffre_tmp[2]_clock_0_0 \
    D=dffre_tmp[2]_input_0_0 \
    E=dffre_tmp[2]_input_2_0 \
    R=dffre_tmp[2]_input_1_0 \
    Q=dffre_tmp[2]_output_0_0

.subckt dffre \
    C=dffre_tmp[34]_clock_0_0 \
    D=dffre_tmp[34]_input_0_0 \
    E=dffre_tmp[34]_input_2_0 \
    R=dffre_tmp[34]_input_1_0 \
    Q=dffre_tmp[34]_output_0_0

.subckt dffre \
    C=dffre_tmp[98]_clock_0_0 \
    D=dffre_tmp[98]_input_0_0 \
    E=dffre_tmp[98]_input_2_0 \
    R=dffre_tmp[98]_input_1_0 \
    Q=dffre_tmp[98]_output_0_0

.subckt dffre \
    C=dffre_tmp[66]_clock_0_0 \
    D=dffre_tmp[66]_input_0_0 \
    E=dffre_tmp[66]_input_2_0 \
    R=dffre_tmp[66]_input_1_0 \
    Q=dffre_tmp[66]_output_0_0

.subckt dffre \
    C=dffre_tmp[23]_clock_0_0 \
    D=dffre_tmp[23]_input_0_0 \
    E=dffre_tmp[23]_input_2_0 \
    R=dffre_tmp[23]_input_1_0 \
    Q=dffre_tmp[23]_output_0_0

.subckt dffre \
    C=dffre_tmp[55]_clock_0_0 \
    D=dffre_tmp[55]_input_0_0 \
    E=dffre_tmp[55]_input_2_0 \
    R=dffre_tmp[55]_input_1_0 \
    Q=dffre_tmp[55]_output_0_0

.subckt dffre \
    C=dffre_tmp[119]_clock_0_0 \
    D=dffre_tmp[119]_input_0_0 \
    E=dffre_tmp[119]_input_2_0 \
    R=dffre_tmp[119]_input_1_0 \
    Q=dffre_tmp[119]_output_0_0

.subckt dffre \
    C=dffre_tmp[87]_clock_0_0 \
    D=dffre_tmp[87]_input_0_0 \
    E=dffre_tmp[87]_input_2_0 \
    R=dffre_tmp[87]_input_1_0 \
    Q=dffre_tmp[87]_output_0_0

.subckt dffre \
    C=dffre_tmp[53]_clock_0_0 \
    D=dffre_tmp[53]_input_0_0 \
    E=dffre_tmp[53]_input_2_0 \
    R=dffre_tmp[53]_input_1_0 \
    Q=dffre_tmp[53]_output_0_0

.subckt dffre \
    C=dffre_tmp[21]_clock_0_0 \
    D=dffre_tmp[21]_input_0_0 \
    E=dffre_tmp[21]_input_2_0 \
    R=dffre_tmp[21]_input_1_0 \
    Q=dffre_tmp[21]_output_0_0

.subckt dffre \
    C=dffre_tmp[116]_clock_0_0 \
    D=dffre_tmp[116]_input_0_0 \
    E=dffre_tmp[116]_input_2_0 \
    R=dffre_tmp[116]_input_1_0 \
    Q=dffre_tmp[116]_output_0_0

.subckt dffre \
    C=dffre_tmp[84]_clock_0_0 \
    D=dffre_tmp[84]_input_0_0 \
    E=dffre_tmp[84]_input_2_0 \
    R=dffre_tmp[84]_input_1_0 \
    Q=dffre_tmp[84]_output_0_0

.subckt dffre \
    C=dffre_tmp[85]_clock_0_0 \
    D=dffre_tmp[85]_input_0_0 \
    E=dffre_tmp[85]_input_2_0 \
    R=dffre_tmp[85]_input_1_0 \
    Q=dffre_tmp[85]_output_0_0

.subckt dffre \
    C=dffre_tmp[117]_clock_0_0 \
    D=dffre_tmp[117]_input_0_0 \
    E=dffre_tmp[117]_input_2_0 \
    R=dffre_tmp[117]_input_1_0 \
    Q=dffre_tmp[117]_output_0_0

.subckt dffre \
    C=dffre_tmp[52]_clock_0_0 \
    D=dffre_tmp[52]_input_0_0 \
    E=dffre_tmp[52]_input_2_0 \
    R=dffre_tmp[52]_input_1_0 \
    Q=dffre_tmp[52]_output_0_0

.subckt dffre \
    C=dffre_tmp[20]_clock_0_0 \
    D=dffre_tmp[20]_input_0_0 \
    E=dffre_tmp[20]_input_2_0 \
    R=dffre_tmp[20]_input_1_0 \
    Q=dffre_tmp[20]_output_0_0

.subckt dffre \
    C=dffre_tmp[4]_clock_0_0 \
    D=dffre_tmp[4]_input_0_0 \
    E=dffre_tmp[4]_input_2_0 \
    R=dffre_tmp[4]_input_1_0 \
    Q=dffre_tmp[4]_output_0_0

.subckt dffre \
    C=dffre_tmp[36]_clock_0_0 \
    D=dffre_tmp[36]_input_0_0 \
    E=dffre_tmp[36]_input_2_0 \
    R=dffre_tmp[36]_input_1_0 \
    Q=dffre_tmp[36]_output_0_0

.subckt dffre \
    C=dffre_tmp[100]_clock_0_0 \
    D=dffre_tmp[100]_input_0_0 \
    E=dffre_tmp[100]_input_2_0 \
    R=dffre_tmp[100]_input_1_0 \
    Q=dffre_tmp[100]_output_0_0

.subckt dffre \
    C=dffre_tmp[68]_clock_0_0 \
    D=dffre_tmp[68]_input_0_0 \
    E=dffre_tmp[68]_input_2_0 \
    R=dffre_tmp[68]_input_1_0 \
    Q=dffre_tmp[68]_output_0_0

.subckt dffre \
    C=dffre_tmp[5]_clock_0_0 \
    D=dffre_tmp[5]_input_0_0 \
    E=dffre_tmp[5]_input_2_0 \
    R=dffre_tmp[5]_input_1_0 \
    Q=dffre_tmp[5]_output_0_0

.subckt dffre \
    C=dffre_tmp[37]_clock_0_0 \
    D=dffre_tmp[37]_input_0_0 \
    E=dffre_tmp[37]_input_2_0 \
    R=dffre_tmp[37]_input_1_0 \
    Q=dffre_tmp[37]_output_0_0

.subckt dffre \
    C=dffre_tmp[101]_clock_0_0 \
    D=dffre_tmp[101]_input_0_0 \
    E=dffre_tmp[101]_input_2_0 \
    R=dffre_tmp[101]_input_1_0 \
    Q=dffre_tmp[101]_output_0_0

.subckt dffre \
    C=dffre_tmp[69]_clock_0_0 \
    D=dffre_tmp[69]_input_0_0 \
    E=dffre_tmp[69]_input_2_0 \
    R=dffre_tmp[69]_input_1_0 \
    Q=dffre_tmp[69]_output_0_0

.subckt dffre \
    C=dffre_tmp[95]_clock_0_0 \
    D=dffre_tmp[95]_input_0_0 \
    E=dffre_tmp[95]_input_2_0 \
    R=dffre_tmp[95]_input_1_0 \
    Q=dffre_tmp[95]_output_0_0

.subckt dffre \
    C=dffre_tmp[127]_clock_0_0 \
    D=dffre_tmp[127]_input_0_0 \
    E=dffre_tmp[127]_input_2_0 \
    R=dffre_tmp[127]_input_1_0 \
    Q=dffre_tmp[127]_output_0_0

.subckt dffre \
    C=dffre_tmp[102]_clock_0_0 \
    D=dffre_tmp[102]_input_0_0 \
    E=dffre_tmp[102]_input_2_0 \
    R=dffre_tmp[102]_input_1_0 \
    Q=dffre_tmp[102]_output_0_0

.subckt dffre \
    C=dffre_tmp[6]_clock_0_0 \
    D=dffre_tmp[6]_input_0_0 \
    E=dffre_tmp[6]_input_2_0 \
    R=dffre_tmp[6]_input_1_0 \
    Q=dffre_tmp[6]_output_0_0

.subckt dffre \
    C=dffre_tmp[63]_clock_0_0 \
    D=dffre_tmp[63]_input_0_0 \
    E=dffre_tmp[63]_input_2_0 \
    R=dffre_tmp[63]_input_1_0 \
    Q=dffre_tmp[63]_output_0_0

.subckt dffre \
    C=dffre_tmp[31]_clock_0_0 \
    D=dffre_tmp[31]_input_0_0 \
    E=dffre_tmp[31]_input_2_0 \
    R=dffre_tmp[31]_input_1_0 \
    Q=dffre_tmp[31]_output_0_0

.subckt dffre \
    C=dffre_tmp[38]_clock_0_0 \
    D=dffre_tmp[38]_input_0_0 \
    E=dffre_tmp[38]_input_2_0 \
    R=dffre_tmp[38]_input_1_0 \
    Q=dffre_tmp[38]_output_0_0

.subckt dffre \
    C=dffre_tmp[70]_clock_0_0 \
    D=dffre_tmp[70]_input_0_0 \
    E=dffre_tmp[70]_input_2_0 \
    R=dffre_tmp[70]_input_1_0 \
    Q=dffre_tmp[70]_output_0_0

.subckt dffre \
    C=dffre_tmp[7]_clock_0_0 \
    D=dffre_tmp[7]_input_0_0 \
    E=dffre_tmp[7]_input_2_0 \
    R=dffre_tmp[7]_input_1_0 \
    Q=dffre_tmp[7]_output_0_0

.subckt dffre \
    C=dffre_tmp[39]_clock_0_0 \
    D=dffre_tmp[39]_input_0_0 \
    E=dffre_tmp[39]_input_2_0 \
    R=dffre_tmp[39]_input_1_0 \
    Q=dffre_tmp[39]_output_0_0

.subckt dffre \
    C=dffre_tmp[103]_clock_0_0 \
    D=dffre_tmp[103]_input_0_0 \
    E=dffre_tmp[103]_input_2_0 \
    R=dffre_tmp[103]_input_1_0 \
    Q=dffre_tmp[103]_output_0_0

.subckt dffre \
    C=dffre_tmp[71]_clock_0_0 \
    D=dffre_tmp[71]_input_0_0 \
    E=dffre_tmp[71]_input_2_0 \
    R=dffre_tmp[71]_input_1_0 \
    Q=dffre_tmp[71]_output_0_0

.subckt dffre \
    C=dffre_tmp[123]_clock_0_0 \
    D=dffre_tmp[123]_input_0_0 \
    E=dffre_tmp[123]_input_2_0 \
    R=dffre_tmp[123]_input_1_0 \
    Q=dffre_tmp[123]_output_0_0

.subckt dffre \
    C=dffre_tmp[91]_clock_0_0 \
    D=dffre_tmp[91]_input_0_0 \
    E=dffre_tmp[91]_input_2_0 \
    R=dffre_tmp[91]_input_1_0 \
    Q=dffre_tmp[91]_output_0_0

.subckt dffre \
    C=dffre_tmp[27]_clock_0_0 \
    D=dffre_tmp[27]_input_0_0 \
    E=dffre_tmp[27]_input_2_0 \
    R=dffre_tmp[27]_input_1_0 \
    Q=dffre_tmp[27]_output_0_0

.subckt dffre \
    C=dffre_tmp[59]_clock_0_0 \
    D=dffre_tmp[59]_input_0_0 \
    E=dffre_tmp[59]_input_2_0 \
    R=dffre_tmp[59]_input_1_0 \
    Q=dffre_tmp[59]_output_0_0

.subckt dffre \
    C=dffre_tmp[61]_clock_0_0 \
    D=dffre_tmp[61]_input_0_0 \
    E=dffre_tmp[61]_input_2_0 \
    R=dffre_tmp[61]_input_1_0 \
    Q=dffre_tmp[61]_output_0_0

.subckt dffre \
    C=dffre_tmp[29]_clock_0_0 \
    D=dffre_tmp[29]_input_0_0 \
    E=dffre_tmp[29]_input_2_0 \
    R=dffre_tmp[29]_input_1_0 \
    Q=dffre_tmp[29]_output_0_0

.subckt dffre \
    C=dffre_tmp[124]_clock_0_0 \
    D=dffre_tmp[124]_input_0_0 \
    E=dffre_tmp[124]_input_2_0 \
    R=dffre_tmp[124]_input_1_0 \
    Q=dffre_tmp[124]_output_0_0

.subckt dffre \
    C=dffre_tmp[92]_clock_0_0 \
    D=dffre_tmp[92]_input_0_0 \
    E=dffre_tmp[92]_input_2_0 \
    R=dffre_tmp[92]_input_1_0 \
    Q=dffre_tmp[92]_output_0_0

.subckt dffre \
    C=dffre_tmp[93]_clock_0_0 \
    D=dffre_tmp[93]_input_0_0 \
    E=dffre_tmp[93]_input_2_0 \
    R=dffre_tmp[93]_input_1_0 \
    Q=dffre_tmp[93]_output_0_0

.subckt dffre \
    C=dffre_tmp[125]_clock_0_0 \
    D=dffre_tmp[125]_input_0_0 \
    E=dffre_tmp[125]_input_2_0 \
    R=dffre_tmp[125]_input_1_0 \
    Q=dffre_tmp[125]_output_0_0

.subckt dffre \
    C=dffre_tmp[60]_clock_0_0 \
    D=dffre_tmp[60]_input_0_0 \
    E=dffre_tmp[60]_input_2_0 \
    R=dffre_tmp[60]_input_1_0 \
    Q=dffre_tmp[60]_output_0_0

.subckt dffre \
    C=dffre_tmp[28]_clock_0_0 \
    D=dffre_tmp[28]_input_0_0 \
    E=dffre_tmp[28]_input_2_0 \
    R=dffre_tmp[28]_input_1_0 \
    Q=dffre_tmp[28]_output_0_0

.subckt dffre \
    C=dffre_tmp[8]_clock_0_0 \
    D=dffre_tmp[8]_input_0_0 \
    E=dffre_tmp[8]_input_2_0 \
    R=dffre_tmp[8]_input_1_0 \
    Q=dffre_tmp[8]_output_0_0

.subckt dffre \
    C=dffre_tmp[40]_clock_0_0 \
    D=dffre_tmp[40]_input_0_0 \
    E=dffre_tmp[40]_input_2_0 \
    R=dffre_tmp[40]_input_1_0 \
    Q=dffre_tmp[40]_output_0_0

.subckt dffre \
    C=dffre_tmp[104]_clock_0_0 \
    D=dffre_tmp[104]_input_0_0 \
    E=dffre_tmp[104]_input_2_0 \
    R=dffre_tmp[104]_input_1_0 \
    Q=dffre_tmp[104]_output_0_0

.subckt dffre \
    C=dffre_tmp[72]_clock_0_0 \
    D=dffre_tmp[72]_input_0_0 \
    E=dffre_tmp[72]_input_2_0 \
    R=dffre_tmp[72]_input_1_0 \
    Q=dffre_tmp[72]_output_0_0

.subckt dffre \
    C=dffre_tmp[108]_clock_0_0 \
    D=dffre_tmp[108]_input_0_0 \
    E=dffre_tmp[108]_input_2_0 \
    R=dffre_tmp[108]_input_1_0 \
    Q=dffre_tmp[108]_output_0_0

.subckt dffre \
    C=dffre_tmp[76]_clock_0_0 \
    D=dffre_tmp[76]_input_0_0 \
    E=dffre_tmp[76]_input_2_0 \
    R=dffre_tmp[76]_input_1_0 \
    Q=dffre_tmp[76]_output_0_0

.subckt dffre \
    C=dffre_tmp[44]_clock_0_0 \
    D=dffre_tmp[44]_input_0_0 \
    E=dffre_tmp[44]_input_2_0 \
    R=dffre_tmp[44]_input_1_0 \
    Q=dffre_tmp[44]_output_0_0

.subckt dffre \
    C=dffre_tmp[12]_clock_0_0 \
    D=dffre_tmp[12]_input_0_0 \
    E=dffre_tmp[12]_input_2_0 \
    R=dffre_tmp[12]_input_1_0 \
    Q=dffre_tmp[12]_output_0_0

.subckt dffre \
    C=dffre_tmp[22]_clock_0_0 \
    D=dffre_tmp[22]_input_0_0 \
    E=dffre_tmp[22]_input_2_0 \
    R=dffre_tmp[22]_input_1_0 \
    Q=dffre_tmp[22]_output_0_0

.subckt dffre \
    C=dffre_tmp[54]_clock_0_0 \
    D=dffre_tmp[54]_input_0_0 \
    E=dffre_tmp[54]_input_2_0 \
    R=dffre_tmp[54]_input_1_0 \
    Q=dffre_tmp[54]_output_0_0

.subckt dffre \
    C=dffre_tmp[115]_clock_0_0 \
    D=dffre_tmp[115]_input_0_0 \
    E=dffre_tmp[115]_input_2_0 \
    R=dffre_tmp[115]_input_1_0 \
    Q=dffre_tmp[115]_output_0_0

.subckt dffre \
    C=dffre_tmp[83]_clock_0_0 \
    D=dffre_tmp[83]_input_0_0 \
    E=dffre_tmp[83]_input_2_0 \
    R=dffre_tmp[83]_input_1_0 \
    Q=dffre_tmp[83]_output_0_0

.subckt dffre \
    C=dffre_tmp[86]_clock_0_0 \
    D=dffre_tmp[86]_input_0_0 \
    E=dffre_tmp[86]_input_2_0 \
    R=dffre_tmp[86]_input_1_0 \
    Q=dffre_tmp[86]_output_0_0

.subckt dffre \
    C=dffre_tmp[118]_clock_0_0 \
    D=dffre_tmp[118]_input_0_0 \
    E=dffre_tmp[118]_input_2_0 \
    R=dffre_tmp[118]_input_1_0 \
    Q=dffre_tmp[118]_output_0_0

.subckt dffre \
    C=dffre_tmp[19]_clock_0_0 \
    D=dffre_tmp[19]_input_0_0 \
    E=dffre_tmp[19]_input_2_0 \
    R=dffre_tmp[19]_input_1_0 \
    Q=dffre_tmp[19]_output_0_0

.subckt dffre \
    C=dffre_tmp[51]_clock_0_0 \
    D=dffre_tmp[51]_input_0_0 \
    E=dffre_tmp[51]_input_2_0 \
    R=dffre_tmp[51]_input_1_0 \
    Q=dffre_tmp[51]_output_0_0

.subckt dffre \
    C=dffre_tmp[14]_clock_0_0 \
    D=dffre_tmp[14]_input_0_0 \
    E=dffre_tmp[14]_input_2_0 \
    R=dffre_tmp[14]_input_1_0 \
    Q=dffre_tmp[14]_output_0_0

.subckt dffre \
    C=dffre_tmp[46]_clock_0_0 \
    D=dffre_tmp[46]_input_0_0 \
    E=dffre_tmp[46]_input_2_0 \
    R=dffre_tmp[46]_input_1_0 \
    Q=dffre_tmp[46]_output_0_0

.subckt dffre \
    C=dffre_tmp[110]_clock_0_0 \
    D=dffre_tmp[110]_input_0_0 \
    E=dffre_tmp[110]_input_2_0 \
    R=dffre_tmp[110]_input_1_0 \
    Q=dffre_tmp[110]_output_0_0

.subckt dffre \
    C=dffre_tmp[78]_clock_0_0 \
    D=dffre_tmp[78]_input_0_0 \
    E=dffre_tmp[78]_input_2_0 \
    R=dffre_tmp[78]_input_1_0 \
    Q=dffre_tmp[78]_output_0_0

.subckt dffre \
    C=dffre_tmp[120]_clock_0_0 \
    D=dffre_tmp[120]_input_0_0 \
    E=dffre_tmp[120]_input_2_0 \
    R=dffre_tmp[120]_input_1_0 \
    Q=dffre_tmp[120]_output_0_0

.subckt dffre \
    C=dffre_tmp[24]_clock_0_0 \
    D=dffre_tmp[24]_input_0_0 \
    E=dffre_tmp[24]_input_2_0 \
    R=dffre_tmp[24]_input_1_0 \
    Q=dffre_tmp[24]_output_0_0

.subckt dffre \
    C=dffre_tmp[88]_clock_0_0 \
    D=dffre_tmp[88]_input_0_0 \
    E=dffre_tmp[88]_input_2_0 \
    R=dffre_tmp[88]_input_1_0 \
    Q=dffre_tmp[88]_output_0_0

.subckt dffre \
    C=dffre_tmp[56]_clock_0_0 \
    D=dffre_tmp[56]_input_0_0 \
    E=dffre_tmp[56]_input_2_0 \
    R=dffre_tmp[56]_input_1_0 \
    Q=dffre_tmp[56]_output_0_0

.subckt dffre \
    C=dffre_tmp[90]_clock_0_0 \
    D=dffre_tmp[90]_input_0_0 \
    E=dffre_tmp[90]_input_2_0 \
    R=dffre_tmp[90]_input_1_0 \
    Q=dffre_tmp[90]_output_0_0

.subckt dffre \
    C=dffre_tmp[122]_clock_0_0 \
    D=dffre_tmp[122]_input_0_0 \
    E=dffre_tmp[122]_input_2_0 \
    R=dffre_tmp[122]_input_1_0 \
    Q=dffre_tmp[122]_output_0_0

.subckt dffre \
    C=dffre_tmp[126]_clock_0_0 \
    D=dffre_tmp[126]_input_0_0 \
    E=dffre_tmp[126]_input_2_0 \
    R=dffre_tmp[126]_input_1_0 \
    Q=dffre_tmp[126]_output_0_0

.subckt dffre \
    C=dffre_tmp[30]_clock_0_0 \
    D=dffre_tmp[30]_input_0_0 \
    E=dffre_tmp[30]_input_2_0 \
    R=dffre_tmp[30]_input_1_0 \
    Q=dffre_tmp[30]_output_0_0

.subckt dffre \
    C=dffre_tmp[58]_clock_0_0 \
    D=dffre_tmp[58]_input_0_0 \
    E=dffre_tmp[58]_input_2_0 \
    R=dffre_tmp[58]_input_1_0 \
    Q=dffre_tmp[58]_output_0_0

.subckt dffre \
    C=dffre_tmp[26]_clock_0_0 \
    D=dffre_tmp[26]_input_0_0 \
    E=dffre_tmp[26]_input_2_0 \
    R=dffre_tmp[26]_input_1_0 \
    Q=dffre_tmp[26]_output_0_0

.subckt dffre \
    C=dffre_tmp[62]_clock_0_0 \
    D=dffre_tmp[62]_input_0_0 \
    E=dffre_tmp[62]_input_2_0 \
    R=dffre_tmp[62]_input_1_0 \
    Q=dffre_tmp[62]_output_0_0

.subckt dffre \
    C=dffre_tmp[94]_clock_0_0 \
    D=dffre_tmp[94]_input_0_0 \
    E=dffre_tmp[94]_input_2_0 \
    R=dffre_tmp[94]_input_1_0 \
    Q=dffre_tmp[94]_output_0_0

.subckt dffre \
    C=dffre_tmp[25]_clock_0_0 \
    D=dffre_tmp[25]_input_0_0 \
    E=dffre_tmp[25]_input_2_0 \
    R=dffre_tmp[25]_input_1_0 \
    Q=dffre_tmp[25]_output_0_0

.subckt dffre \
    C=dffre_tmp[57]_clock_0_0 \
    D=dffre_tmp[57]_input_0_0 \
    E=dffre_tmp[57]_input_2_0 \
    R=dffre_tmp[57]_input_1_0 \
    Q=dffre_tmp[57]_output_0_0

.subckt dffre \
    C=dffre_tmp[121]_clock_0_0 \
    D=dffre_tmp[121]_input_0_0 \
    E=dffre_tmp[121]_input_2_0 \
    R=dffre_tmp[121]_input_1_0 \
    Q=dffre_tmp[121]_output_0_0

.subckt dffre \
    C=dffre_tmp[89]_clock_0_0 \
    D=dffre_tmp[89]_input_0_0 \
    E=dffre_tmp[89]_input_2_0 \
    R=dffre_tmp[89]_input_1_0 \
    Q=dffre_tmp[89]_output_0_0

.subckt dffre \
    C=dffre_d_in1[3]_clock_0_0 \
    D=dffre_d_in1[3]_input_0_0 \
    E=dffre_d_in1[3]_input_2_0 \
    R=dffre_d_in1[3]_input_1_0 \
    Q=dffre_d_in1[3]_output_0_0

.subckt dffre \
    C=dffre_d_in1[14]_clock_0_0 \
    D=dffre_d_in1[14]_input_0_0 \
    E=dffre_d_in1[14]_input_2_0 \
    R=dffre_d_in1[14]_input_1_0 \
    Q=dffre_d_in1[14]_output_0_0

.subckt dffre \
    C=dffre_d_in1[30]_clock_0_0 \
    D=dffre_d_in1[30]_input_0_0 \
    E=dffre_d_in1[30]_input_2_0 \
    R=dffre_d_in1[30]_input_1_0 \
    Q=dffre_d_in1[30]_output_0_0

.subckt dffre \
    C=dffre_d_in1[12]_clock_0_0 \
    D=dffre_d_in1[12]_input_0_0 \
    E=dffre_d_in1[12]_input_2_0 \
    R=dffre_d_in1[12]_input_1_0 \
    Q=dffre_d_in1[12]_output_0_0

.subckt dffre \
    C=dffre_d_in2[31]_clock_0_0 \
    D=dffre_d_in2[31]_input_0_0 \
    E=dffre_d_in2[31]_input_2_0 \
    R=dffre_d_in2[31]_input_1_0 \
    Q=dffre_d_in2[31]_output_0_0

.subckt dffre \
    C=dffre_d_in2[25]_clock_0_0 \
    D=dffre_d_in2[25]_input_0_0 \
    E=dffre_d_in2[25]_input_2_0 \
    R=dffre_d_in2[25]_input_1_0 \
    Q=dffre_d_in2[25]_output_0_0

.subckt dffre \
    C=dffre_d_in2[21]_clock_0_0 \
    D=dffre_d_in2[21]_input_0_0 \
    E=dffre_d_in2[21]_input_2_0 \
    R=dffre_d_in2[21]_input_1_0 \
    Q=dffre_d_in2[21]_output_0_0

.subckt dffre \
    C=dffre_d_in2[23]_clock_0_0 \
    D=dffre_d_in2[23]_input_0_0 \
    E=dffre_d_in2[23]_input_2_0 \
    R=dffre_d_in2[23]_input_1_0 \
    Q=dffre_d_in2[23]_output_0_0

.subckt dffre \
    C=dffre_d_in2[16]_clock_0_0 \
    D=dffre_d_in2[16]_input_0_0 \
    E=dffre_d_in2[16]_input_2_0 \
    R=dffre_d_in2[16]_input_1_0 \
    Q=dffre_d_in2[16]_output_0_0

.subckt dffre \
    C=dffre_d_in2[22]_clock_0_0 \
    D=dffre_d_in2[22]_input_0_0 \
    E=dffre_d_in2[22]_input_2_0 \
    R=dffre_d_in2[22]_input_1_0 \
    Q=dffre_d_in2[22]_output_0_0

.subckt dffre \
    C=dffre_d_in2[19]_clock_0_0 \
    D=dffre_d_in2[19]_input_0_0 \
    E=dffre_d_in2[19]_input_2_0 \
    R=dffre_d_in2[19]_input_1_0 \
    Q=dffre_d_in2[19]_output_0_0

.subckt dffre \
    C=dffre_d_in3[12]_clock_0_0 \
    D=dffre_d_in3[12]_input_0_0 \
    E=dffre_d_in3[12]_input_2_0 \
    R=dffre_d_in3[12]_input_1_0 \
    Q=dffre_d_in3[12]_output_0_0

.subckt dffre \
    C=dffre_d_in2[26]_clock_0_0 \
    D=dffre_d_in2[26]_input_0_0 \
    E=dffre_d_in2[26]_input_2_0 \
    R=dffre_d_in2[26]_input_1_0 \
    Q=dffre_d_in2[26]_output_0_0

.subckt dffre \
    C=dffre_d_in1[24]_clock_0_0 \
    D=dffre_d_in1[24]_input_0_0 \
    E=dffre_d_in1[24]_input_2_0 \
    R=dffre_d_in1[24]_input_1_0 \
    Q=dffre_d_in1[24]_output_0_0

.subckt dffre \
    C=dffre_d_in2[12]_clock_0_0 \
    D=dffre_d_in2[12]_input_0_0 \
    E=dffre_d_in2[12]_input_2_0 \
    R=dffre_d_in2[12]_input_1_0 \
    Q=dffre_d_in2[12]_output_0_0

.subckt dffre \
    C=dffre_d_in2[8]_clock_0_0 \
    D=dffre_d_in2[8]_input_0_0 \
    E=dffre_d_in2[8]_input_2_0 \
    R=dffre_d_in2[8]_input_1_0 \
    Q=dffre_d_in2[8]_output_0_0

.subckt dffre \
    C=dffre_d_in1[7]_clock_0_0 \
    D=dffre_d_in1[7]_input_0_0 \
    E=dffre_d_in1[7]_input_2_0 \
    R=dffre_d_in1[7]_input_1_0 \
    Q=dffre_d_in1[7]_output_0_0

.subckt dffre \
    C=dffre_d_in2[7]_clock_0_0 \
    D=dffre_d_in2[7]_input_0_0 \
    E=dffre_d_in2[7]_input_2_0 \
    R=dffre_d_in2[7]_input_1_0 \
    Q=dffre_d_in2[7]_output_0_0

.subckt dffre \
    C=dffre_d_in3[0]_clock_0_0 \
    D=dffre_d_in3[0]_input_0_0 \
    E=dffre_d_in3[0]_input_2_0 \
    R=dffre_d_in3[0]_input_1_0 \
    Q=dffre_d_in3[0]_output_0_0

.subckt dffre \
    C=dffre_d_in3[9]_clock_0_0 \
    D=dffre_d_in3[9]_input_0_0 \
    E=dffre_d_in3[9]_input_2_0 \
    R=dffre_d_in3[9]_input_1_0 \
    Q=dffre_d_in3[9]_output_0_0

.subckt dffre \
    C=dffre_d_in2[18]_clock_0_0 \
    D=dffre_d_in2[18]_input_0_0 \
    E=dffre_d_in2[18]_input_2_0 \
    R=dffre_d_in2[18]_input_1_0 \
    Q=dffre_d_in2[18]_output_0_0

.subckt dffre \
    C=dffre_d_in3[21]_clock_0_0 \
    D=dffre_d_in3[21]_input_0_0 \
    E=dffre_d_in3[21]_input_2_0 \
    R=dffre_d_in3[21]_input_1_0 \
    Q=dffre_d_in3[21]_output_0_0

.subckt dffre \
    C=dffre_d_in2[9]_clock_0_0 \
    D=dffre_d_in2[9]_input_0_0 \
    E=dffre_d_in2[9]_input_2_0 \
    R=dffre_d_in2[9]_input_1_0 \
    Q=dffre_d_in2[9]_output_0_0

.subckt dffre \
    C=dffre_d_in2[11]_clock_0_0 \
    D=dffre_d_in2[11]_input_0_0 \
    E=dffre_d_in2[11]_input_2_0 \
    R=dffre_d_in2[11]_input_1_0 \
    Q=dffre_d_in2[11]_output_0_0


.end
