// Seed: 2599869200
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input  tri  id_3,
    input  wire id_4,
    input  wire id_5,
    output wand id_6,
    output wand id_7,
    input  tri  id_8,
    output tri0 id_9,
    input  wand id_10
);
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1
    , id_15,
    input supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output wor id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    output logic id_11,
    input uwire id_12,
    input uwire id_13
);
  id_16 :
  assert property (@(negedge id_9) id_0)
  else
    fork
    join
  assign id_11 = 1;
  module_0 modCall_1 (
      id_16,
      id_5,
      id_5,
      id_10,
      id_1,
      id_1,
      id_5,
      id_5,
      id_0,
      id_16,
      id_12
  );
  assign modCall_1.type_13 = 0;
  wire id_17;
  always @(1'd0) id_11 <= 1;
  assign id_16 = id_9 >= 1;
  wire id_18 = id_17;
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
