# RNN-MIMO-Ethernet-accelerator
This repository hosts the RTL design & FPGA implementation of a hardware-friendly RNN inference accelerator for MIMO-OFDM symbol detection on a Xilinx VC-707 FPGA. 
![Jointed_Platform](https://github.com/user-attachments/assets/281cf099-ec1e-41de-ab0e-c1855a5c1d6b)



# Brief Details

This project contains design architecture similar to the following research papers:

- [A Hardware-Efficient Recurrent Neural Network Accelerator for MIMO-OFDM Symbol Detection](https://www.frontiersin.org/journals/computational-neuroscience/articles/10.3389/fncom.2024.1345644/full) – Published in *Frontiers in Computational Neuroscience*, 2024.

- [An Efficient RNN-Based Architecture for OFDM Detection on FPGAs](https://ieeexplore.ieee.org/abstract/document/10323918) – Published in *IEEE*, 2024.
