Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 10 03:28:40 2023
| Host         : DESKTOP-DOLA5FQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ledrundifferentHZ_timing_summary_routed.rpt -pb ledrundifferentHZ_timing_summary_routed.pb -rpx ledrundifferentHZ_timing_summary_routed.rpx -warn_on_violation
| Design       : ledrundifferentHZ
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  94          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (94)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (188)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (94)
-------------------------
 There are 94 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (188)
--------------------------------------------------
 There are 188 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  196          inf        0.000                      0                  196           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           196 Endpoints
Min Delay           196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l0/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.387ns  (logic 3.675ns (68.217%)  route 1.712ns (31.783%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  l0/out_reg/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  l0/out_reg/Q
                         net (fo=3, routed)           1.712     2.091    out_OBUF[0]
    N22                  OBUF (Prop_obuf_I_O)         3.296     5.387 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.387    out[1]
    N22                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l0/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.259ns  (logic 3.671ns (69.806%)  route 1.588ns (30.194%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  l0/out_reg/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  l0/out_reg/Q
                         net (fo=3, routed)           1.588     1.967    out_OBUF[0]
    M22                  OBUF (Prop_obuf_I_O)         3.292     5.259 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.259    out[0]
    M22                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l4/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.244ns  (logic 3.675ns (70.072%)  route 1.570ns (29.928%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  l4/out_reg/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  l4/out_reg/Q
                         net (fo=3, routed)           1.570     1.949    out_OBUF[4]
    J22                  OBUF (Prop_obuf_I_O)         3.296     5.244 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.244    out[5]
    J22                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l6/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.193ns  (logic 3.675ns (70.766%)  route 1.518ns (29.234%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  l6/out_reg/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  l6/out_reg/Q
                         net (fo=3, routed)           1.518     1.897    out_OBUF[6]
    M21                  OBUF (Prop_obuf_I_O)         3.296     5.193 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.193    out[7]
    M21                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l2/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.191ns  (logic 3.674ns (70.778%)  route 1.517ns (29.222%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  l2/out_reg/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  l2/out_reg/Q
                         net (fo=3, routed)           1.517     1.896    out_OBUF[2]
    L21                  OBUF (Prop_obuf_I_O)         3.295     5.191 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.191    out[2]
    L21                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l4/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.095ns  (logic 3.672ns (72.065%)  route 1.423ns (27.935%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  l4/out_reg/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  l4/out_reg/Q
                         net (fo=3, routed)           1.423     1.802    out_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         3.293     5.095 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.095    out[4]
    K22                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l6/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.082ns  (logic 3.677ns (72.350%)  route 1.405ns (27.650%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  l6/out_reg/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  l6/out_reg/Q
                         net (fo=3, routed)           1.405     1.784    out_OBUF[6]
    H22                  OBUF (Prop_obuf_I_O)         3.298     5.082 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.082    out[6]
    H22                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l2/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.954ns  (logic 3.669ns (74.066%)  route 1.285ns (25.934%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  l2/out_reg/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  l2/out_reg/Q
                         net (fo=3, routed)           1.285     1.664    out_OBUF[2]
    K21                  OBUF (Prop_obuf_I_O)         3.290     4.954 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.954    out[3]
    K21                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l0/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l0/cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.282ns  (logic 1.787ns (41.735%)  route 2.495ns (58.265%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  l0/cnt_reg[18]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  l0/cnt_reg[18]/Q
                         net (fo=2, routed)           0.665     1.044    l0/cnt_reg[18]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.105     1.149 r  l0/out_i_5/O
                         net (fo=1, routed)           0.682     1.831    l0/out_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.105     1.936 r  l0/out_i_2/O
                         net (fo=23, routed)          0.714     2.650    l0/out_i_2_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I3_O)        0.105     2.755 r  l0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.434     3.189    l0/cnt[0]_i_2_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.625 r  l0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.625    l0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.723 r  l0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.723    l0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.821 r  l0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.821    l0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.919 r  l0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.919    l0/cnt_reg[12]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.017 r  l0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.017    l0/cnt_reg[16]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.282 r  l0/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.282    l0/cnt_reg[20]_i_1_n_6
    SLICE_X0Y81          FDCE                                         r  l0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l6/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l6/cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.267ns  (logic 1.683ns (39.445%)  route 2.584ns (60.555%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  l6/cnt_reg[11]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  l6/cnt_reg[11]/Q
                         net (fo=2, routed)           0.561     0.940    l6/cnt_reg[11]
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.105     1.045 r  l6/cnt[0]_i_7__1/O
                         net (fo=1, routed)           0.870     1.914    l6/cnt[0]_i_7__1_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.105     2.019 r  l6/cnt[0]_i_2__2/O
                         net (fo=24, routed)          1.153     3.173    l6/cnt[0]_i_2__2_n_0
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.105     3.278 r  l6/cnt[0]_i_4__2/O
                         net (fo=1, routed)           0.000     3.278    l6/cnt[0]_i_4__2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.610 r  l6/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.610    l6/cnt_reg[0]_i_1__2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.708 r  l6/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.708    l6/cnt_reg[4]_i_1__2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.806 r  l6/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.806    l6/cnt_reg[8]_i_1__2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.904 r  l6/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    l6/cnt_reg[12]_i_1__2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.002 r  l6/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.002    l6/cnt_reg[16]_i_1__2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.267 r  l6/cnt_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     4.267    l6/cnt_reg[20]_i_1__2_n_6
    SLICE_X0Y89          FDCE                                         r  l6/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l0/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            l0/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.369%)  route 0.169ns (47.631%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  l0/out_reg/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l0/out_reg/Q
                         net (fo=3, routed)           0.169     0.310    l0/out_OBUF[0]
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.045     0.355 r  l0/out_i_1/O
                         net (fo=1, routed)           0.000     0.355    l0/out_i_1_n_0
    SLICE_X1Y76          FDCE                                         r  l0/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l2/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            l2/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  l2/out_reg/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l2/out_reg/Q
                         net (fo=3, routed)           0.178     0.319    l2/out_OBUF[0]
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  l2/out_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    l2/out_i_1__0_n_0
    SLICE_X0Y82          FDCE                                         r  l2/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l6/out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            l6/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  l6/out_reg/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l6/out_reg/Q
                         net (fo=3, routed)           0.178     0.319    l6/out_OBUF[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  l6/out_i_1__2/O
                         net (fo=1, routed)           0.000     0.364    l6/out_i_1__2_n_0
    SLICE_X0Y83          FDCE                                         r  l6/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l4/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l4/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.249ns (61.263%)  route 0.157ns (38.737%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  l4/cnt_reg[3]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l4/cnt_reg[3]/Q
                         net (fo=1, routed)           0.157     0.298    l4/cnt_reg_n_0_[3]
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.045     0.343 r  l4/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000     0.343    l4/cnt[0]_i_3__1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.406 r  l4/cnt_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.406    l4/cnt_reg[0]_i_1__1_n_4
    SLICE_X1Y80          FDCE                                         r  l4/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l0/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE                         0.000     0.000 r  l0/cnt_reg[3]/C
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.160     0.301    l0/cnt_reg_n_0_[3]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  l0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.346    l0/cnt[0]_i_3_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.409 r  l0/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.409    l0/cnt_reg[0]_i_1_n_4
    SLICE_X0Y76          FDCE                                         r  l0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l6/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l6/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  l6/cnt_reg[3]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l6/cnt_reg[3]/Q
                         net (fo=1, routed)           0.160     0.301    l6/cnt_reg_n_0_[3]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     0.346 r  l6/cnt[0]_i_3__2/O
                         net (fo=1, routed)           0.000     0.346    l6/cnt[0]_i_3__2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.409 r  l6/cnt_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.409    l6/cnt_reg[0]_i_1__2_n_4
    SLICE_X0Y84          FDCE                                         r  l6/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l6/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l6/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  l6/cnt_reg[7]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l6/cnt_reg[7]/Q
                         net (fo=1, routed)           0.160     0.301    l6/cnt_reg_n_0_[7]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.045     0.346 r  l6/cnt[4]_i_2__2/O
                         net (fo=1, routed)           0.000     0.346    l6/cnt[4]_i_2__2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.409 r  l6/cnt_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.409    l6/cnt_reg[4]_i_1__2_n_4
    SLICE_X0Y85          FDCE                                         r  l6/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l2/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.273ns (66.675%)  route 0.136ns (33.325%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE                         0.000     0.000 r  l2/cnt_reg[3]/C
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  l2/cnt_reg[3]/Q
                         net (fo=1, routed)           0.136     0.300    l2/cnt_reg_n_0_[3]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.345 r  l2/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     0.345    l2/cnt[0]_i_3__0_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.409 r  l2/cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.409    l2/cnt_reg[0]_i_1__0_n_4
    SLICE_X2Y78          FDCE                                         r  l2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l4/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l4/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.256ns (62.219%)  route 0.155ns (37.781%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  l4/cnt_reg[0]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  l4/cnt_reg[0]/Q
                         net (fo=1, routed)           0.155     0.296    l4/cnt_reg_n_0_[0]
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.045     0.341 r  l4/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     0.341    l4/cnt[0]_i_6__0_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.411 r  l4/cnt_reg[0]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.411    l4/cnt_reg[0]_i_1__1_n_7
    SLICE_X1Y80          FDCE                                         r  l4/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l4/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l4/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.256ns (62.219%)  route 0.155ns (37.781%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  l4/cnt_reg[4]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l4/cnt_reg[4]/Q
                         net (fo=1, routed)           0.155     0.296    l4/cnt_reg_n_0_[4]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.045     0.341 r  l4/cnt[4]_i_5__1/O
                         net (fo=1, routed)           0.000     0.341    l4/cnt[4]_i_5__1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.411 r  l4/cnt_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.411    l4/cnt_reg[4]_i_1__1_n_7
    SLICE_X1Y81          FDCE                                         r  l4/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





