\doxysubsubsubsection{AHB2 Peripheral Clock Enable Disable}
\hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable}{}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}


Enable or disable the AHB2 peripheral clock.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOA)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOB)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ebfeb136612f370950f52306d29b6fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOC)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga041e72359b94f19569e774030fc6ebff}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOH)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOA)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOB)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOC)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1eb7dd0a520cef518fb624bf7117b7e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOH)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOA)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00827}{827}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOA)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00822}{822}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOB)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00828}{828}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOB)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00823}{823}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga0fc90c25d35f9b5b5f66961505de1cd4}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga0fc90c25d35f9b5b5f66961505de1cd4} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00829}{829}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ebfeb136612f370950f52306d29b6fd}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ebfeb136612f370950f52306d29b6fd} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00824}{824}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1eb7dd0a520cef518fb624bf7117b7e1}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1eb7dd0a520cef518fb624bf7117b7e1} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOH)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00830}{830}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga041e72359b94f19569e774030fc6ebff}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga041e72359b94f19569e774030fc6ebff} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOH)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00825}{825}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

