`timescale 1ps / 1ps
module module_0 (
    input logic id_1,
    output [id_1 : id_1] id_2,
    output logic [id_1 : 1] id_3
);
  id_4 id_5 (
      .id_1(id_3),
      .id_1(id_2 | id_3),
      .id_3(id_2)
  );
  id_6 id_7 (
      .id_3(id_1),
      .id_2(id_5),
      .id_5(id_3)
  );
  assign id_5 = id_5;
  id_8 id_9 (
      .id_5(id_3),
      .id_3(id_5),
      .id_5(id_5),
      .id_7(id_7)
  );
  id_10 id_11 (
      .id_2(id_2),
      .id_5(id_2),
      .id_5(id_7)
  );
  id_12 id_13 (
      .id_11(id_7 & id_9),
      .id_3 (1)
  );
  id_14 id_15 (
      .id_16(id_1),
      .id_9 (id_3),
      .id_2 (id_9),
      .id_7 (id_16),
      .id_11(id_5)
  );
  id_17 id_18 (
      .id_15(id_15),
      .id_5 (id_7),
      .id_7 (id_9)
  );
  id_19 id_20 (
      .id_13(id_18),
      .id_3 (id_3[id_5])
  );
  id_21 id_22 (
      .id_2 (id_20),
      .id_15(id_15[id_2] & id_2)
  );
  id_23 id_24 (
      .id_11(id_2),
      .id_18(id_20),
      .id_18(id_5),
      .id_7 (id_16)
  );
  id_25 id_26 (
      .id_1 (id_20),
      .id_16(1),
      .id_13(id_20 & id_15),
      .id_11(id_11),
      .id_9 (1),
      .id_20(id_5),
      .id_1 (id_18)
  );
endmodule
