#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 24 02:24:29 2021
# Process ID: 5288
# Current directory: /home/gabri-bot/University/Git_hub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj
# Command line: vivado
# Log file: /home/gabri-bot/University/Git_hub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/vivado.log
# Journal file: /home/gabri-bot/University/Git_hub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/gabri-bot/University/Git_hub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/myproject_vivado_accelerator/myproject_kernel_ex/myproject_kernel_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabri-bot/University/Git_hub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 7143.527 ; gain = 31.062 ; free physical = 4666 ; free virtual = 14518
update_compile_order -fileset sources_1
open_bd_design {/home/gabri-bot/University/Git_hub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/myproject_vivado_accelerator/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/myproject_kernel_bd.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_register_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_init_done
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_ap_start
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - dlmb_bram_if_cntlr_bram
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_datamover:5.1 - axi_datamover_0
Adding component instance block -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_0
Adding component instance block -- xilinx.com:ip:axis_combiner:1.1 - axis_combiner_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_cnv_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_cnv_cmd_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_cnv_sts_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_1
Successfully read diagram <myproject_kernel_bd> from BD file </home/gabri-bot/University/Git_hub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/myproject_vivado_accelerator/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/myproject_kernel_bd.bd>
delete_bd_objs [get_bd_intf_nets dma_0_m00_axis] [get_bd_intf_nets example_op_0_m_axis] [get_bd_cells example_op_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:myproject_axi:1.0 myproject_axi_0
endgroup
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/in_r] -boundary_type upper [get_bd_intf_pins dma_0/m00_axis]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] -boundary_type upper [get_bd_intf_pins dma_0/s00_axis]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ap_clk (250 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myproject_axi_0/ap_clk]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ap_clk (250 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myproject_axi_0/ap_clk]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] -boundary_type upper [get_bd_intf_pins dma_0/s00_axis]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/in_r] -boundary_type upper [get_bd_intf_pins dma_0/m00_axis]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:hls:myproject_axi:1.0 myproject_axi_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets dma_0_m00_axis] [get_bd_intf_nets example_op_0_m_axis] [get_bd_cells example_op_0]'
save_bd_design
Wrote  : </home/gabri-bot/University/Git_hub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/myproject_vivado_accelerator/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/myproject_kernel_bd.bd> 
Wrote  : </home/gabri-bot/University/Git_hub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/myproject_vivado_accelerator/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ui/bd_dcbb1db2.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 02:30:34 2021...
