
12. Printing statistics.

=== top_module ===

   Number of wires:                 36
   Number of wire bits:             43
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     INV_X1                         12
     NAND2_X1                       17
     NAND2_X2                        4
     XNOR2_X1                        2

   Chip area for module '\top_module': 28.462000
     of which used for sequential elements: 0.000000 (0.00%)

