

# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of single_port_ram

---

## âœ… Day 75 - single_port_ram

![single_port_ram](./images/day75_schematic.png)
 

**Description:**  
 # run 1000ns
 4 |  6 <br>
 1 |  4 <br>
 9 |  1 <br>
 3 |  9 <br>
13 |  3 <br>
 5 | 13 <br>
 2 |  5 <br>
 1 |  2 <br>
13 |  1 <br>
 6 | 13 <br>
13 |  6 <br>
12 | 13 <br>
 9 | 12 <br>
 6 |  9  <br>
 
### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/day75_sim.png)

**Description:**  
simulation results.
simualtion results of single_port_ram
