INFO: [VRFC 10-2263] Analyzing Verilog file "/headless/project/project.srcs/sim_1/new/count6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count6_tb
