#-----------------------------------------------------------
# Vivado v2018.3_AR72075 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep 14 10:48:00 2020
# Process ID: 13941
# Current directory: /2020/mpsoc/training/irq_pl/project_1
# Command line: vivado project_1.xpr
# Log file: /2020/mpsoc/training/irq_pl/project_1/vivado.log
# Journal file: /2020/mpsoc/training/irq_pl/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/Base_Zynq_MPSoC.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:myip:1.1 myip_0
endgroup
connect_bd_net [get_bd_pins myip_0/slv_reg0] [get_bd_pins xlslice_0/Din]
delete_bd_objs [get_bd_nets pl_irq_ll_1]
connect_bd_net [get_bd_ports pl_irq_ll] [get_bd_pins xlconcat_0/In3]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {6}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins xlconcat_0/In5]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/myip_0/S00_AXI} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_0/S00_AXI]
save_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run Base_Zynq_MPSoC_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_1_project -directory /2020/mpsoc/training/irq_pl/project_1/project_1.tmp/myip_v1_1_project /2020/mpsoc/training/irq_pl/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
current_project project_1
file copy -force /2020/mpsoc/training/irq_pl/project_1/project_1.runs/impl_1/Base_Zynq_MPSoC_wrapper.sysdef /2020/mpsoc/training/irq_pl/project_1/project_1.sdk/Base_Zynq_MPSoC_wrapper.hdf

