

================================================================
== Vitis HLS Report for 'compute_Pipeline_1'
================================================================
* Date:           Sun Feb  5 17:00:11 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.038 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2003|     2003|  0.120 ms|  0.120 ms|  2003|  2003|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2001|     2001|         2|          1|          1|  2000|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     229|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       26|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       26|     274|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |empty_1875_fu_100_p2    |         +|   0|  0|   18|          11|           1|
    |exitcond1053_fu_106_p2  |      icmp|   0|  0|   11|          11|           7|
    |empty_1873_fu_132_p2    |       shl|   0|  0|   16|           4|           8|
    |ref_tmp_d0              |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  229|          91|          82|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg    |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i_load  |   9|          2|   11|         22|
    |loop_index_i_fu_44                  |   9|          2|   11|         22|
    |ref_tmp_we0                         |   9|          2|    8|         16|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  45|         10|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_173                     |   1|   0|    1|          0|
    |loop_index_i_fu_44                |  11|   0|   11|          0|
    |tmp_2091_reg_179                  |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  26|   0|   26|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  compute_Pipeline_1|  return value|
|ref_tmp_address0   |  out|   10|   ap_memory|             ref_tmp|         array|
|ref_tmp_ce0        |  out|    1|   ap_memory|             ref_tmp|         array|
|ref_tmp_we0        |  out|    8|   ap_memory|             ref_tmp|         array|
|ref_tmp_d0         |  out|   64|   ap_memory|             ref_tmp|         array|
|tmpArray_address0  |  out|   19|   ap_memory|            tmpArray|         array|
|tmpArray_ce0       |  out|    1|   ap_memory|            tmpArray|         array|
|tmpArray_q0        |   in|    1|   ap_memory|            tmpArray|         array|
+-------------------+-----+-----+------------+--------------------+--------------+

