// Seed: 3110859289
module module_0;
  assign module_1.id_3 = 0;
  assign id_1 = id_1;
  generate
    always id_2 = -1;
  endgenerate
  supply0 id_3;
  wire id_4;
  parameter id_5 = id_3 ? -1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_16, id_17;
  reg id_18;
  id_19(
      id_7
  );
  assign id_17 = id_9;
  module_0 modCall_1 ();
  always_latch id_18 <= ~1;
  wire id_20;
  wire id_21, id_22;
  supply1 id_23, id_24 = id_9.product - -1 + id_6, id_25 = -1, id_26, id_27, id_28;
  parameter id_29 = -1;
  final id_7 <= 1;
endmodule
