#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x244a310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x244a4a0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x243b2d0 .functor NOT 1, L_0x24aa970, C4<0>, C4<0>, C4<0>;
L_0x24aa750 .functor XOR 2, L_0x24aa610, L_0x24aa6b0, C4<00>, C4<00>;
L_0x24aa860 .functor XOR 2, L_0x24aa750, L_0x24aa7c0, C4<00>, C4<00>;
v0x24a12b0_0 .net *"_ivl_10", 1 0, L_0x24aa7c0;  1 drivers
v0x24a13b0_0 .net *"_ivl_12", 1 0, L_0x24aa860;  1 drivers
v0x24a1490_0 .net *"_ivl_2", 1 0, L_0x24a45d0;  1 drivers
v0x24a1550_0 .net *"_ivl_4", 1 0, L_0x24aa610;  1 drivers
v0x24a1630_0 .net *"_ivl_6", 1 0, L_0x24aa6b0;  1 drivers
v0x24a1760_0 .net *"_ivl_8", 1 0, L_0x24aa750;  1 drivers
v0x24a1840_0 .net "a", 0 0, v0x249b790_0;  1 drivers
v0x24a18e0_0 .net "b", 0 0, v0x249b830_0;  1 drivers
v0x24a1980_0 .net "c", 0 0, v0x249b8d0_0;  1 drivers
v0x24a1a20_0 .var "clk", 0 0;
v0x24a1ac0_0 .net "d", 0 0, v0x249ba10_0;  1 drivers
v0x24a1b60_0 .net "out_pos_dut", 0 0, L_0x24aa4b0;  1 drivers
v0x24a1c00_0 .net "out_pos_ref", 0 0, L_0x24a3130;  1 drivers
v0x24a1ca0_0 .net "out_sop_dut", 0 0, L_0x24a64d0;  1 drivers
v0x24a1d40_0 .net "out_sop_ref", 0 0, L_0x2475f40;  1 drivers
v0x24a1de0_0 .var/2u "stats1", 223 0;
v0x24a1e80_0 .var/2u "strobe", 0 0;
v0x24a1f20_0 .net "tb_match", 0 0, L_0x24aa970;  1 drivers
v0x24a1ff0_0 .net "tb_mismatch", 0 0, L_0x243b2d0;  1 drivers
v0x24a2090_0 .net "wavedrom_enable", 0 0, v0x249bce0_0;  1 drivers
v0x24a2160_0 .net "wavedrom_title", 511 0, v0x249bd80_0;  1 drivers
L_0x24a45d0 .concat [ 1 1 0 0], L_0x24a3130, L_0x2475f40;
L_0x24aa610 .concat [ 1 1 0 0], L_0x24a3130, L_0x2475f40;
L_0x24aa6b0 .concat [ 1 1 0 0], L_0x24aa4b0, L_0x24a64d0;
L_0x24aa7c0 .concat [ 1 1 0 0], L_0x24a3130, L_0x2475f40;
L_0x24aa970 .cmp/eeq 2, L_0x24a45d0, L_0x24aa860;
S_0x244a630 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x244a4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x243b6b0 .functor AND 1, v0x249b8d0_0, v0x249ba10_0, C4<1>, C4<1>;
L_0x243ba90 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x243be70 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x243c0f0 .functor AND 1, L_0x243ba90, L_0x243be70, C4<1>, C4<1>;
L_0x2454ea0 .functor AND 1, L_0x243c0f0, v0x249b8d0_0, C4<1>, C4<1>;
L_0x2475f40 .functor OR 1, L_0x243b6b0, L_0x2454ea0, C4<0>, C4<0>;
L_0x24a25b0 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a2620 .functor OR 1, L_0x24a25b0, v0x249ba10_0, C4<0>, C4<0>;
L_0x24a2730 .functor AND 1, v0x249b8d0_0, L_0x24a2620, C4<1>, C4<1>;
L_0x24a27f0 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x24a28c0 .functor OR 1, L_0x24a27f0, v0x249b830_0, C4<0>, C4<0>;
L_0x24a2930 .functor AND 1, L_0x24a2730, L_0x24a28c0, C4<1>, C4<1>;
L_0x24a2ab0 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a2b20 .functor OR 1, L_0x24a2ab0, v0x249ba10_0, C4<0>, C4<0>;
L_0x24a2a40 .functor AND 1, v0x249b8d0_0, L_0x24a2b20, C4<1>, C4<1>;
L_0x24a2cb0 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x24a2db0 .functor OR 1, L_0x24a2cb0, v0x249ba10_0, C4<0>, C4<0>;
L_0x24a2e70 .functor AND 1, L_0x24a2a40, L_0x24a2db0, C4<1>, C4<1>;
L_0x24a3020 .functor XNOR 1, L_0x24a2930, L_0x24a2e70, C4<0>, C4<0>;
v0x243ac00_0 .net *"_ivl_0", 0 0, L_0x243b6b0;  1 drivers
v0x243b000_0 .net *"_ivl_12", 0 0, L_0x24a25b0;  1 drivers
v0x243b3e0_0 .net *"_ivl_14", 0 0, L_0x24a2620;  1 drivers
v0x243b7c0_0 .net *"_ivl_16", 0 0, L_0x24a2730;  1 drivers
v0x243bba0_0 .net *"_ivl_18", 0 0, L_0x24a27f0;  1 drivers
v0x243bf80_0 .net *"_ivl_2", 0 0, L_0x243ba90;  1 drivers
v0x243c200_0 .net *"_ivl_20", 0 0, L_0x24a28c0;  1 drivers
v0x2499d00_0 .net *"_ivl_24", 0 0, L_0x24a2ab0;  1 drivers
v0x2499de0_0 .net *"_ivl_26", 0 0, L_0x24a2b20;  1 drivers
v0x2499ec0_0 .net *"_ivl_28", 0 0, L_0x24a2a40;  1 drivers
v0x2499fa0_0 .net *"_ivl_30", 0 0, L_0x24a2cb0;  1 drivers
v0x249a080_0 .net *"_ivl_32", 0 0, L_0x24a2db0;  1 drivers
v0x249a160_0 .net *"_ivl_36", 0 0, L_0x24a3020;  1 drivers
L_0x7f7dccb05018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x249a220_0 .net *"_ivl_38", 0 0, L_0x7f7dccb05018;  1 drivers
v0x249a300_0 .net *"_ivl_4", 0 0, L_0x243be70;  1 drivers
v0x249a3e0_0 .net *"_ivl_6", 0 0, L_0x243c0f0;  1 drivers
v0x249a4c0_0 .net *"_ivl_8", 0 0, L_0x2454ea0;  1 drivers
v0x249a5a0_0 .net "a", 0 0, v0x249b790_0;  alias, 1 drivers
v0x249a660_0 .net "b", 0 0, v0x249b830_0;  alias, 1 drivers
v0x249a720_0 .net "c", 0 0, v0x249b8d0_0;  alias, 1 drivers
v0x249a7e0_0 .net "d", 0 0, v0x249ba10_0;  alias, 1 drivers
v0x249a8a0_0 .net "out_pos", 0 0, L_0x24a3130;  alias, 1 drivers
v0x249a960_0 .net "out_sop", 0 0, L_0x2475f40;  alias, 1 drivers
v0x249aa20_0 .net "pos0", 0 0, L_0x24a2930;  1 drivers
v0x249aae0_0 .net "pos1", 0 0, L_0x24a2e70;  1 drivers
L_0x24a3130 .functor MUXZ 1, L_0x7f7dccb05018, L_0x24a2930, L_0x24a3020, C4<>;
S_0x249ac60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x244a4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x249b790_0 .var "a", 0 0;
v0x249b830_0 .var "b", 0 0;
v0x249b8d0_0 .var "c", 0 0;
v0x249b970_0 .net "clk", 0 0, v0x24a1a20_0;  1 drivers
v0x249ba10_0 .var "d", 0 0;
v0x249bb00_0 .var/2u "fail", 0 0;
v0x249bba0_0 .var/2u "fail1", 0 0;
v0x249bc40_0 .net "tb_match", 0 0, L_0x24aa970;  alias, 1 drivers
v0x249bce0_0 .var "wavedrom_enable", 0 0;
v0x249bd80_0 .var "wavedrom_title", 511 0;
E_0x2448c80/0 .event negedge, v0x249b970_0;
E_0x2448c80/1 .event posedge, v0x249b970_0;
E_0x2448c80 .event/or E_0x2448c80/0, E_0x2448c80/1;
S_0x249af90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x249ac60;
 .timescale -12 -12;
v0x249b1d0_0 .var/2s "i", 31 0;
E_0x2448b20 .event posedge, v0x249b970_0;
S_0x249b2d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x249ac60;
 .timescale -12 -12;
v0x249b4d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x249b5b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x249ac60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x249bf60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x244a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24a32e0 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a3480 .functor AND 1, v0x249b790_0, L_0x24a32e0, C4<1>, C4<1>;
L_0x24a3560 .functor NOT 1, v0x249b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x24a36e0 .functor AND 1, L_0x24a3480, L_0x24a3560, C4<1>, C4<1>;
L_0x24a3820 .functor NOT 1, v0x249ba10_0, C4<0>, C4<0>, C4<0>;
L_0x24a39a0 .functor AND 1, L_0x24a36e0, L_0x24a3820, C4<1>, C4<1>;
L_0x24a3af0 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x24a3c70 .functor AND 1, L_0x24a3af0, v0x249b830_0, C4<1>, C4<1>;
L_0x24a3d80 .functor NOT 1, v0x249b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x24a3df0 .functor AND 1, L_0x24a3c70, L_0x24a3d80, C4<1>, C4<1>;
L_0x24a3f60 .functor NOT 1, v0x249ba10_0, C4<0>, C4<0>, C4<0>;
L_0x24a3fd0 .functor AND 1, L_0x24a3df0, L_0x24a3f60, C4<1>, C4<1>;
L_0x24a4100 .functor OR 1, L_0x24a39a0, L_0x24a3fd0, C4<0>, C4<0>;
L_0x24a4210 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x24a4090 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a4300 .functor AND 1, L_0x24a4210, L_0x24a4090, C4<1>, C4<1>;
L_0x24a44a0 .functor AND 1, L_0x24a4300, v0x249b8d0_0, C4<1>, C4<1>;
L_0x24a4560 .functor NOT 1, v0x249ba10_0, C4<0>, C4<0>, C4<0>;
L_0x24a4670 .functor AND 1, L_0x24a44a0, L_0x24a4560, C4<1>, C4<1>;
L_0x24a4780 .functor OR 1, L_0x24a4100, L_0x24a4670, C4<0>, C4<0>;
L_0x24a4940 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x24a49b0 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a4ae0 .functor AND 1, L_0x24a4940, L_0x24a49b0, C4<1>, C4<1>;
L_0x24a4bf0 .functor NOT 1, v0x249b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x24a4d30 .functor AND 1, L_0x24a4ae0, L_0x24a4bf0, C4<1>, C4<1>;
L_0x24a4e40 .functor AND 1, L_0x24a4d30, v0x249ba10_0, C4<1>, C4<1>;
L_0x24a4fe0 .functor OR 1, L_0x24a4780, L_0x24a4e40, C4<0>, C4<0>;
L_0x24a50f0 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x24a5250 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a52c0 .functor AND 1, L_0x24a50f0, L_0x24a5250, C4<1>, C4<1>;
L_0x24a54d0 .functor NOT 1, v0x249b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x24a5540 .functor AND 1, L_0x24a52c0, L_0x24a54d0, C4<1>, C4<1>;
L_0x24a5760 .functor NOT 1, v0x249ba10_0, C4<0>, C4<0>, C4<0>;
L_0x24a57d0 .functor AND 1, L_0x24a5540, L_0x24a5760, C4<1>, C4<1>;
L_0x24a5a00 .functor OR 1, L_0x24a4fe0, L_0x24a57d0, C4<0>, C4<0>;
L_0x24a5b10 .functor AND 1, v0x249b790_0, v0x249b830_0, C4<1>, C4<1>;
L_0x24a5cb0 .functor AND 1, L_0x24a5b10, v0x249b8d0_0, C4<1>, C4<1>;
L_0x24a5d70 .functor NOT 1, v0x249ba10_0, C4<0>, C4<0>, C4<0>;
L_0x24a5b80 .functor AND 1, L_0x24a5cb0, L_0x24a5d70, C4<1>, C4<1>;
L_0x24a5f20 .functor OR 1, L_0x24a5a00, L_0x24a5b80, C4<0>, C4<0>;
L_0x24a6180 .functor AND 1, v0x249b790_0, v0x249b830_0, C4<1>, C4<1>;
L_0x24a61f0 .functor AND 1, L_0x24a6180, v0x249b8d0_0, C4<1>, C4<1>;
L_0x24a6410 .functor AND 1, L_0x24a61f0, v0x249ba10_0, C4<1>, C4<1>;
L_0x24a64d0 .functor OR 1, L_0x24a5f20, L_0x24a6410, C4<0>, C4<0>;
L_0x24a67a0 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x24a6810 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a6a00 .functor OR 1, L_0x24a67a0, L_0x24a6810, C4<0>, C4<0>;
L_0x24a6b10 .functor NOT 1, v0x249b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x24a6d10 .functor OR 1, L_0x24a6a00, L_0x24a6b10, C4<0>, C4<0>;
L_0x24a6e20 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x24a7030 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a70a0 .functor OR 1, L_0x24a6e20, L_0x24a7030, C4<0>, C4<0>;
L_0x24a7360 .functor OR 1, L_0x24a70a0, v0x249ba10_0, C4<0>, C4<0>;
L_0x24a7420 .functor AND 1, L_0x24a6d10, L_0x24a7360, C4<1>, C4<1>;
L_0x24a76f0 .functor NOT 1, v0x249b790_0, C4<0>, C4<0>, C4<0>;
L_0x24a7970 .functor OR 1, L_0x24a76f0, v0x249b8d0_0, C4<0>, C4<0>;
L_0x24a7e10 .functor NOT 1, v0x249ba10_0, C4<0>, C4<0>, C4<0>;
L_0x24a8090 .functor OR 1, L_0x24a7970, L_0x24a7e10, C4<0>, C4<0>;
L_0x24a8380 .functor AND 1, L_0x24a7420, L_0x24a8090, C4<1>, C4<1>;
L_0x24a8490 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a86f0 .functor OR 1, v0x249b790_0, L_0x24a8490, C4<0>, C4<0>;
L_0x24a87b0 .functor NOT 1, v0x249b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x24a8a20 .functor OR 1, L_0x24a86f0, L_0x24a87b0, C4<0>, C4<0>;
L_0x24a8b30 .functor AND 1, L_0x24a8380, L_0x24a8a20, C4<1>, C4<1>;
L_0x24a8e50 .functor NOT 1, v0x249b830_0, C4<0>, C4<0>, C4<0>;
L_0x24a8ec0 .functor OR 1, v0x249b790_0, L_0x24a8e50, C4<0>, C4<0>;
L_0x24a91a0 .functor OR 1, L_0x24a8ec0, v0x249ba10_0, C4<0>, C4<0>;
L_0x24a9260 .functor AND 1, L_0x24a8b30, L_0x24a91a0, C4<1>, C4<1>;
L_0x24a95a0 .functor OR 1, v0x249b790_0, v0x249b8d0_0, C4<0>, C4<0>;
L_0x24a9610 .functor NOT 1, v0x249ba10_0, C4<0>, C4<0>, C4<0>;
L_0x24a98c0 .functor OR 1, L_0x24a95a0, L_0x24a9610, C4<0>, C4<0>;
L_0x24a99d0 .functor AND 1, L_0x24a9260, L_0x24a98c0, C4<1>, C4<1>;
L_0x24a9d30 .functor NOT 1, v0x249b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x24a9da0 .functor OR 1, v0x249b830_0, L_0x24a9d30, C4<0>, C4<0>;
L_0x24aa0c0 .functor NOT 1, v0x249ba10_0, C4<0>, C4<0>, C4<0>;
L_0x24aa130 .functor OR 1, L_0x24a9da0, L_0x24aa0c0, C4<0>, C4<0>;
L_0x24aa4b0 .functor AND 1, L_0x24a99d0, L_0x24aa130, C4<1>, C4<1>;
v0x249c120_0 .net *"_ivl_0", 0 0, L_0x24a32e0;  1 drivers
v0x249c200_0 .net *"_ivl_10", 0 0, L_0x24a39a0;  1 drivers
v0x249c2e0_0 .net *"_ivl_100", 0 0, L_0x24a7030;  1 drivers
v0x249c3d0_0 .net *"_ivl_102", 0 0, L_0x24a70a0;  1 drivers
v0x249c4b0_0 .net *"_ivl_104", 0 0, L_0x24a7360;  1 drivers
v0x249c5e0_0 .net *"_ivl_106", 0 0, L_0x24a7420;  1 drivers
v0x249c6c0_0 .net *"_ivl_108", 0 0, L_0x24a76f0;  1 drivers
v0x249c7a0_0 .net *"_ivl_110", 0 0, L_0x24a7970;  1 drivers
v0x249c880_0 .net *"_ivl_112", 0 0, L_0x24a7e10;  1 drivers
v0x249c9f0_0 .net *"_ivl_114", 0 0, L_0x24a8090;  1 drivers
v0x249cad0_0 .net *"_ivl_116", 0 0, L_0x24a8380;  1 drivers
v0x249cbb0_0 .net *"_ivl_118", 0 0, L_0x24a8490;  1 drivers
v0x249cc90_0 .net *"_ivl_12", 0 0, L_0x24a3af0;  1 drivers
v0x249cd70_0 .net *"_ivl_120", 0 0, L_0x24a86f0;  1 drivers
v0x249ce50_0 .net *"_ivl_122", 0 0, L_0x24a87b0;  1 drivers
v0x249cf30_0 .net *"_ivl_124", 0 0, L_0x24a8a20;  1 drivers
v0x249d010_0 .net *"_ivl_126", 0 0, L_0x24a8b30;  1 drivers
v0x249d200_0 .net *"_ivl_128", 0 0, L_0x24a8e50;  1 drivers
v0x249d2e0_0 .net *"_ivl_130", 0 0, L_0x24a8ec0;  1 drivers
v0x249d3c0_0 .net *"_ivl_132", 0 0, L_0x24a91a0;  1 drivers
v0x249d4a0_0 .net *"_ivl_134", 0 0, L_0x24a9260;  1 drivers
v0x249d580_0 .net *"_ivl_136", 0 0, L_0x24a95a0;  1 drivers
v0x249d660_0 .net *"_ivl_138", 0 0, L_0x24a9610;  1 drivers
v0x249d740_0 .net *"_ivl_14", 0 0, L_0x24a3c70;  1 drivers
v0x249d820_0 .net *"_ivl_140", 0 0, L_0x24a98c0;  1 drivers
v0x249d900_0 .net *"_ivl_142", 0 0, L_0x24a99d0;  1 drivers
v0x249d9e0_0 .net *"_ivl_144", 0 0, L_0x24a9d30;  1 drivers
v0x249dac0_0 .net *"_ivl_146", 0 0, L_0x24a9da0;  1 drivers
v0x249dba0_0 .net *"_ivl_148", 0 0, L_0x24aa0c0;  1 drivers
v0x249dc80_0 .net *"_ivl_150", 0 0, L_0x24aa130;  1 drivers
v0x249dd60_0 .net *"_ivl_16", 0 0, L_0x24a3d80;  1 drivers
v0x249de40_0 .net *"_ivl_18", 0 0, L_0x24a3df0;  1 drivers
v0x249df20_0 .net *"_ivl_2", 0 0, L_0x24a3480;  1 drivers
v0x249e210_0 .net *"_ivl_20", 0 0, L_0x24a3f60;  1 drivers
v0x249e2f0_0 .net *"_ivl_22", 0 0, L_0x24a3fd0;  1 drivers
v0x249e3d0_0 .net *"_ivl_24", 0 0, L_0x24a4100;  1 drivers
v0x249e4b0_0 .net *"_ivl_26", 0 0, L_0x24a4210;  1 drivers
v0x249e590_0 .net *"_ivl_28", 0 0, L_0x24a4090;  1 drivers
v0x249e670_0 .net *"_ivl_30", 0 0, L_0x24a4300;  1 drivers
v0x249e750_0 .net *"_ivl_32", 0 0, L_0x24a44a0;  1 drivers
v0x249e830_0 .net *"_ivl_34", 0 0, L_0x24a4560;  1 drivers
v0x249e910_0 .net *"_ivl_36", 0 0, L_0x24a4670;  1 drivers
v0x249e9f0_0 .net *"_ivl_38", 0 0, L_0x24a4780;  1 drivers
v0x249ead0_0 .net *"_ivl_4", 0 0, L_0x24a3560;  1 drivers
v0x249ebb0_0 .net *"_ivl_40", 0 0, L_0x24a4940;  1 drivers
v0x249ec90_0 .net *"_ivl_42", 0 0, L_0x24a49b0;  1 drivers
v0x249ed70_0 .net *"_ivl_44", 0 0, L_0x24a4ae0;  1 drivers
v0x249ee50_0 .net *"_ivl_46", 0 0, L_0x24a4bf0;  1 drivers
v0x249ef30_0 .net *"_ivl_48", 0 0, L_0x24a4d30;  1 drivers
v0x249f010_0 .net *"_ivl_50", 0 0, L_0x24a4e40;  1 drivers
v0x249f0f0_0 .net *"_ivl_52", 0 0, L_0x24a4fe0;  1 drivers
v0x249f1d0_0 .net *"_ivl_54", 0 0, L_0x24a50f0;  1 drivers
v0x249f2b0_0 .net *"_ivl_56", 0 0, L_0x24a5250;  1 drivers
v0x249f390_0 .net *"_ivl_58", 0 0, L_0x24a52c0;  1 drivers
v0x249f470_0 .net *"_ivl_6", 0 0, L_0x24a36e0;  1 drivers
v0x249f550_0 .net *"_ivl_60", 0 0, L_0x24a54d0;  1 drivers
v0x249f630_0 .net *"_ivl_62", 0 0, L_0x24a5540;  1 drivers
v0x249f710_0 .net *"_ivl_64", 0 0, L_0x24a5760;  1 drivers
v0x249f7f0_0 .net *"_ivl_66", 0 0, L_0x24a57d0;  1 drivers
v0x249f8d0_0 .net *"_ivl_68", 0 0, L_0x24a5a00;  1 drivers
v0x249f9b0_0 .net *"_ivl_70", 0 0, L_0x24a5b10;  1 drivers
v0x249fa90_0 .net *"_ivl_72", 0 0, L_0x24a5cb0;  1 drivers
v0x249fb70_0 .net *"_ivl_74", 0 0, L_0x24a5d70;  1 drivers
v0x249fc50_0 .net *"_ivl_76", 0 0, L_0x24a5b80;  1 drivers
v0x249fd30_0 .net *"_ivl_78", 0 0, L_0x24a5f20;  1 drivers
v0x24a0220_0 .net *"_ivl_8", 0 0, L_0x24a3820;  1 drivers
v0x24a0300_0 .net *"_ivl_80", 0 0, L_0x24a6180;  1 drivers
v0x24a03e0_0 .net *"_ivl_82", 0 0, L_0x24a61f0;  1 drivers
v0x24a04c0_0 .net *"_ivl_84", 0 0, L_0x24a6410;  1 drivers
v0x24a05a0_0 .net *"_ivl_88", 0 0, L_0x24a67a0;  1 drivers
v0x24a0680_0 .net *"_ivl_90", 0 0, L_0x24a6810;  1 drivers
v0x24a0760_0 .net *"_ivl_92", 0 0, L_0x24a6a00;  1 drivers
v0x24a0840_0 .net *"_ivl_94", 0 0, L_0x24a6b10;  1 drivers
v0x24a0920_0 .net *"_ivl_96", 0 0, L_0x24a6d10;  1 drivers
v0x24a0a00_0 .net *"_ivl_98", 0 0, L_0x24a6e20;  1 drivers
v0x24a0ae0_0 .net "a", 0 0, v0x249b790_0;  alias, 1 drivers
v0x24a0b80_0 .net "b", 0 0, v0x249b830_0;  alias, 1 drivers
v0x24a0c70_0 .net "c", 0 0, v0x249b8d0_0;  alias, 1 drivers
v0x24a0d60_0 .net "d", 0 0, v0x249ba10_0;  alias, 1 drivers
v0x24a0e50_0 .net "out_pos", 0 0, L_0x24aa4b0;  alias, 1 drivers
v0x24a0f10_0 .net "out_sop", 0 0, L_0x24a64d0;  alias, 1 drivers
S_0x24a1090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x244a4a0;
 .timescale -12 -12;
E_0x24309f0 .event anyedge, v0x24a1e80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24a1e80_0;
    %nor/r;
    %assign/vec4 v0x24a1e80_0, 0;
    %wait E_0x24309f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x249ac60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x249bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x249bba0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x249ac60;
T_4 ;
    %wait E_0x2448c80;
    %load/vec4 v0x249bc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x249bb00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x249ac60;
T_5 ;
    %wait E_0x2448b20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %wait E_0x2448b20;
    %load/vec4 v0x249bb00_0;
    %store/vec4 v0x249bba0_0, 0, 1;
    %fork t_1, S_0x249af90;
    %jmp t_0;
    .scope S_0x249af90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x249b1d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x249b1d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2448b20;
    %load/vec4 v0x249b1d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x249b1d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x249b1d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x249ac60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2448c80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x249ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x249b830_0, 0;
    %assign/vec4 v0x249b790_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x249bb00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x249bba0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x244a4a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1e80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x244a4a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24a1a20_0;
    %inv;
    %store/vec4 v0x24a1a20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x244a4a0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x249b970_0, v0x24a1ff0_0, v0x24a1840_0, v0x24a18e0_0, v0x24a1980_0, v0x24a1ac0_0, v0x24a1d40_0, v0x24a1ca0_0, v0x24a1c00_0, v0x24a1b60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x244a4a0;
T_9 ;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x244a4a0;
T_10 ;
    %wait E_0x2448c80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24a1de0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24a1de0_0, 4, 32;
    %load/vec4 v0x24a1f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24a1de0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24a1de0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24a1de0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24a1d40_0;
    %load/vec4 v0x24a1d40_0;
    %load/vec4 v0x24a1ca0_0;
    %xor;
    %load/vec4 v0x24a1d40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24a1de0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24a1de0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24a1c00_0;
    %load/vec4 v0x24a1c00_0;
    %load/vec4 v0x24a1b60_0;
    %xor;
    %load/vec4 v0x24a1c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24a1de0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24a1de0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24a1de0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
