
Proj1MLR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000064  00800100  0000251e  000025b2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000251e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000050  00800164  00800164  00002616  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002616  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002674  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000288  00000000  00000000  000026b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007513  00000000  00000000  0000293c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001de6  00000000  00000000  00009e4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001945  00000000  00000000  0000bc35  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a14  00000000  00000000  0000d57c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002491  00000000  00000000  0000df90  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000369f  00000000  00000000  00010421  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000218  00000000  00000000  00013ac0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 36 00 	jmp	0x6c	; 0x6c <__dtors_end>
       4:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
       8:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
       c:	0c 94 b0 04 	jmp	0x960	; 0x960 <__vector_3>
      10:	0c 94 d9 04 	jmp	0x9b2	; 0x9b2 <__vector_4>
      14:	0c 94 02 05 	jmp	0xa04	; 0xa04 <__vector_5>
      18:	0c 94 26 0a 	jmp	0x144c	; 0x144c <__vector_6>
      1c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      20:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      24:	0c 94 ac 09 	jmp	0x1358	; 0x1358 <__vector_9>
      28:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      2c:	0c 94 70 09 	jmp	0x12e0	; 0x12e0 <__vector_11>
      30:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      34:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      38:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      3c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      40:	0c 94 34 09 	jmp	0x1268	; 0x1268 <__vector_16>
      44:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      48:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      4c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      50:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      54:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      58:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      5c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      60:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
      64:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>

00000068 <__ctors_start>:
      68:	14 07       	cpc	r17, r20

0000006a <__ctors_end>:
      6a:	1b 07       	cpc	r17, r27

0000006c <__dtors_end>:
      6c:	11 24       	eor	r1, r1
      6e:	1f be       	out	0x3f, r1	; 63
      70:	cf ef       	ldi	r28, 0xFF	; 255
      72:	d8 e0       	ldi	r29, 0x08	; 8
      74:	de bf       	out	0x3e, r29	; 62
      76:	cd bf       	out	0x3d, r28	; 61

00000078 <__do_copy_data>:
      78:	11 e0       	ldi	r17, 0x01	; 1
      7a:	a0 e0       	ldi	r26, 0x00	; 0
      7c:	b1 e0       	ldi	r27, 0x01	; 1
      7e:	ee e1       	ldi	r30, 0x1E	; 30
      80:	f5 e2       	ldi	r31, 0x25	; 37
      82:	02 c0       	rjmp	.+4      	; 0x88 <__do_copy_data+0x10>
      84:	05 90       	lpm	r0, Z+
      86:	0d 92       	st	X+, r0
      88:	a4 36       	cpi	r26, 0x64	; 100
      8a:	b1 07       	cpc	r27, r17
      8c:	d9 f7       	brne	.-10     	; 0x84 <__do_copy_data+0xc>

0000008e <__do_clear_bss>:
      8e:	21 e0       	ldi	r18, 0x01	; 1
      90:	a4 e6       	ldi	r26, 0x64	; 100
      92:	b1 e0       	ldi	r27, 0x01	; 1
      94:	01 c0       	rjmp	.+2      	; 0x98 <.do_clear_bss_start>

00000096 <.do_clear_bss_loop>:
      96:	1d 92       	st	X+, r1

00000098 <.do_clear_bss_start>:
      98:	a4 3b       	cpi	r26, 0xB4	; 180
      9a:	b2 07       	cpc	r27, r18
      9c:	e1 f7       	brne	.-8      	; 0x96 <.do_clear_bss_loop>

0000009e <__do_global_ctors>:
      9e:	10 e0       	ldi	r17, 0x00	; 0
      a0:	c5 e3       	ldi	r28, 0x35	; 53
      a2:	d0 e0       	ldi	r29, 0x00	; 0
      a4:	04 c0       	rjmp	.+8      	; 0xae <__do_global_ctors+0x10>
      a6:	21 97       	sbiw	r28, 0x01	; 1
      a8:	fe 01       	movw	r30, r28
      aa:	0e 94 e3 0c 	call	0x19c6	; 0x19c6 <__tablejump2__>
      ae:	c4 33       	cpi	r28, 0x34	; 52
      b0:	d1 07       	cpc	r29, r17
      b2:	c9 f7       	brne	.-14     	; 0xa6 <__do_global_ctors+0x8>
      b4:	0e 94 a3 06 	call	0xd46	; 0xd46 <main>
      b8:	0c 94 82 12 	jmp	0x2504	; 0x2504 <__do_global_dtors>

000000bc <__bad_interrupt>:
      bc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000c0 <time>:
      c0:	fc 01       	movw	r30, r24
      c2:	0f b6       	in	r0, 0x3f	; 63
      c4:	f8 94       	cli
      c6:	60 91 b0 01 	lds	r22, 0x01B0	; 0x8001b0 <__system_time>
      ca:	70 91 b1 01 	lds	r23, 0x01B1	; 0x8001b1 <__system_time+0x1>
      ce:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <__system_time+0x2>
      d2:	90 91 b3 01 	lds	r25, 0x01B3	; 0x8001b3 <__system_time+0x3>
      d6:	0f be       	out	0x3f, r0	; 63
      d8:	30 97       	sbiw	r30, 0x00	; 0
      da:	21 f0       	breq	.+8      	; 0xe4 <time+0x24>
      dc:	60 83       	st	Z, r22
      de:	71 83       	std	Z+1, r23	; 0x01
      e0:	82 83       	std	Z+2, r24	; 0x02
      e2:	93 83       	std	Z+3, r25	; 0x03
      e4:	08 95       	ret

000000e6 <_ZN4yrgo6driver3adc4ReadEh>:

static constexpr uint8_t PinAdjustedForOffset(const uint8_t pin) {
    return pin <= Pin::A5 ? pin : pin - kAdcPortOffset;
}

uint16_t Read(const uint8_t pin) {
      e6:	0f 93       	push	r16
namespace adc {

static constexpr uint8_t kAdcPortOffset{14};

static constexpr bool PinNumberValid(const uint8_t pin) {
	return (pin >= Pin::A0 && pin <= Pin::A5) || (pin >= Port::C0 && pin <= Port::C5);
      e8:	86 30       	cpi	r24, 0x06	; 6
      ea:	30 f0       	brcs	.+12     	; 0xf8 <_ZN4yrgo6driver3adc4ReadEh+0x12>
      ec:	92 ef       	ldi	r25, 0xF2	; 242
      ee:	98 0f       	add	r25, r24
      f0:	96 30       	cpi	r25, 0x06	; 6
      f2:	20 f4       	brcc	.+8      	; 0xfc <_ZN4yrgo6driver3adc4ReadEh+0x16>
      f4:	91 e0       	ldi	r25, 0x01	; 1
      f6:	03 c0       	rjmp	.+6      	; 0xfe <_ZN4yrgo6driver3adc4ReadEh+0x18>
      f8:	91 e0       	ldi	r25, 0x01	; 1
      fa:	01 c0       	rjmp	.+2      	; 0xfe <_ZN4yrgo6driver3adc4ReadEh+0x18>
      fc:	90 e0       	ldi	r25, 0x00	; 0
static constexpr uint8_t PinAdjustedForOffset(const uint8_t pin) {
    return pin <= Pin::A5 ? pin : pin - kAdcPortOffset;
}

uint16_t Read(const uint8_t pin) {
   if (!PinNumberValid(pin)) return 0;
      fe:	99 23       	and	r25, r25
     100:	c9 f1       	breq	.+114    	; 0x174 <_ZN4yrgo6driver3adc4ReadEh+0x8e>
static constexpr bool PinNumberValid(const uint8_t pin) {
	return (pin >= Pin::A0 && pin <= Pin::A5) || (pin >= Port::C0 && pin <= Port::C5);
}

static constexpr uint8_t PinAdjustedForOffset(const uint8_t pin) {
    return pin <= Pin::A5 ? pin : pin - kAdcPortOffset;
     102:	86 30       	cpi	r24, 0x06	; 6
     104:	08 f0       	brcs	.+2      	; 0x108 <_ZN4yrgo6driver3adc4ReadEh+0x22>
     106:	8e 50       	subi	r24, 0x0E	; 14
}

uint16_t Read(const uint8_t pin) {
   if (!PinNumberValid(pin)) return 0;
   ADMUX = (1 << REFS0) | PinAdjustedForOffset(pin);
     108:	80 64       	ori	r24, 0x40	; 64
     10a:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
 *        The specified bit to set.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr void Set(volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
	reg |= (1ULL << bit);
     10e:	ea e7       	ldi	r30, 0x7A	; 122
     110:	f0 e0       	ldi	r31, 0x00	; 0
     112:	80 81       	ld	r24, Z
     114:	80 68       	ori	r24, 0x80	; 128
     116:	80 83       	st	Z, r24
     118:	80 81       	ld	r24, Z
     11a:	80 64       	ori	r24, 0x40	; 64
     11c:	80 83       	st	Z, r24
     11e:	80 81       	ld	r24, Z
     120:	81 60       	ori	r24, 0x01	; 1
     122:	80 83       	st	Z, r24
     124:	80 81       	ld	r24, Z
     126:	82 60       	ori	r24, 0x02	; 2
     128:	80 83       	st	Z, r24
     12a:	80 81       	ld	r24, Z
     12c:	84 60       	ori	r24, 0x04	; 4
     12e:	80 83       	st	Z, r24
 *        True if the specified bit is high, else false.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr bool Read(const volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
    return reg & (1ULL << bit);
     130:	20 91 7a 00 	lds	r18, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
     134:	30 e0       	ldi	r19, 0x00	; 0
     136:	40 e0       	ldi	r20, 0x00	; 0
     138:	50 e0       	ldi	r21, 0x00	; 0
     13a:	60 e0       	ldi	r22, 0x00	; 0
     13c:	70 e0       	ldi	r23, 0x00	; 0
     13e:	80 e0       	ldi	r24, 0x00	; 0
     140:	90 e0       	ldi	r25, 0x00	; 0
     142:	04 e0       	ldi	r16, 0x04	; 4
     144:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__lshrdi3>
     148:	21 70       	andi	r18, 0x01	; 1
   utils::Set(ADCSRA, ADEN, ADSC, ADPS0, ADPS1, ADPS2);
   while (!utils::Read(ADCSRA, ADIF));
     14a:	30 e0       	ldi	r19, 0x00	; 0
     14c:	40 e0       	ldi	r20, 0x00	; 0
     14e:	50 e0       	ldi	r21, 0x00	; 0
     150:	60 e0       	ldi	r22, 0x00	; 0
     152:	70 e0       	ldi	r23, 0x00	; 0
     154:	80 e0       	ldi	r24, 0x00	; 0
     156:	90 e0       	ldi	r25, 0x00	; 0
     158:	a0 e0       	ldi	r26, 0x00	; 0
     15a:	0e 94 d7 0c 	call	0x19ae	; 0x19ae <__cmpdi2_s8>
     15e:	41 f3       	breq	.-48     	; 0x130 <_ZN4yrgo6driver3adc4ReadEh+0x4a>
 *        The specified bit to set.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr void Set(volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
	reg |= (1ULL << bit);
     160:	ea e7       	ldi	r30, 0x7A	; 122
     162:	f0 e0       	ldi	r31, 0x00	; 0
     164:	80 81       	ld	r24, Z
     166:	80 61       	ori	r24, 0x10	; 16
     168:	80 83       	st	Z, r24
   utils::Set(ADCSRA, ADIF);
   return ADC;
     16a:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
     16e:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
     172:	02 c0       	rjmp	.+4      	; 0x178 <_ZN4yrgo6driver3adc4ReadEh+0x92>
static constexpr uint8_t PinAdjustedForOffset(const uint8_t pin) {
    return pin <= Pin::A5 ? pin : pin - kAdcPortOffset;
}

uint16_t Read(const uint8_t pin) {
   if (!PinNumberValid(pin)) return 0;
     174:	80 e0       	ldi	r24, 0x00	; 0
     176:	90 e0       	ldi	r25, 0x00	; 0
   ADMUX = (1 << REFS0) | PinAdjustedForOffset(pin);
   utils::Set(ADCSRA, ADEN, ADSC, ADPS0, ADPS1, ADPS2);
   while (!utils::Read(ADCSRA, ADIF));
   utils::Set(ADCSRA, ADIF);
   return ADC;
}
     178:	0f 91       	pop	r16
     17a:	08 95       	ret

0000017c <_ZN4yrgo6LinReg22RandomizeTrainingOrderEv>:
 *        2. We generate a random index between 0 - train_order.Size() - 1.
 *           For instance, if the training order container::Vector has five elements, we
 *           generate a random number between 0 - 4.
 *        3. We swap the values of index i and r in the container::Vector.
 ********************************************************************************/
void LinReg::RandomizeTrainingOrder(void) {
     17c:	0f 93       	push	r16
     17e:	1f 93       	push	r17
     180:	cf 93       	push	r28
     182:	df 93       	push	r29
     184:	8c 01       	movw	r16, r24
    for (size_t i{}; i < train_order_.Size(); ++i) {
     186:	c0 e0       	ldi	r28, 0x00	; 0
     188:	d0 e0       	ldi	r29, 0x00	; 0
     *
     * @return
     *        The size of the vector as the number of elements it can hold.
     ********************************************************************************/
    size_t Size(void) const noexcept {
        return size_;
     18a:	f8 01       	movw	r30, r16
     18c:	82 85       	ldd	r24, Z+10	; 0x0a
     18e:	93 85       	ldd	r25, Z+11	; 0x0b
     190:	c8 17       	cp	r28, r24
     192:	d9 07       	cpc	r29, r25
     194:	18 f5       	brcc	.+70     	; 0x1dc <_ZN4yrgo6LinReg22RandomizeTrainingOrderEv+0x60>
        const auto r{rand() % train_order_.Size()}; 
     196:	0e 94 56 0e 	call	0x1cac	; 0x1cac <rand>
     19a:	f8 01       	movw	r30, r16
     19c:	62 85       	ldd	r22, Z+10	; 0x0a
     19e:	73 85       	ldd	r23, Z+11	; 0x0b
     1a0:	0e 94 8c 0c 	call	0x1918	; 0x1918 <__udivmodhi4>
     *        Index to searched element.
     * @return
     *        A reference to the element at specified index.
     ********************************************************************************/
    T& operator[](const size_t index) noexcept {
        return data_[index];
     1a4:	20 85       	ldd	r18, Z+8	; 0x08
     1a6:	31 85       	ldd	r19, Z+9	; 0x09
     1a8:	fe 01       	movw	r30, r28
     1aa:	ee 0f       	add	r30, r30
     1ac:	ff 1f       	adc	r31, r31
     1ae:	e2 0f       	add	r30, r18
     1b0:	f3 1f       	adc	r31, r19
        const auto temp{train_order_[i]};
     1b2:	40 81       	ld	r20, Z
     1b4:	51 81       	ldd	r21, Z+1	; 0x01
     1b6:	88 0f       	add	r24, r24
     1b8:	99 1f       	adc	r25, r25
     1ba:	d9 01       	movw	r26, r18
     1bc:	a8 0f       	add	r26, r24
     1be:	b9 1f       	adc	r27, r25
        train_order_[i] = train_order_[r];
     1c0:	2d 91       	ld	r18, X+
     1c2:	3c 91       	ld	r19, X
     1c4:	31 83       	std	Z+1, r19	; 0x01
     1c6:	20 83       	st	Z, r18
     1c8:	f8 01       	movw	r30, r16
     1ca:	20 85       	ldd	r18, Z+8	; 0x08
     1cc:	31 85       	ldd	r19, Z+9	; 0x09
     1ce:	f9 01       	movw	r30, r18
     1d0:	e8 0f       	add	r30, r24
     1d2:	f9 1f       	adc	r31, r25
        train_order_[r] = temp;
     1d4:	51 83       	std	Z+1, r21	; 0x01
     1d6:	40 83       	st	Z, r20
 *           For instance, if the training order container::Vector has five elements, we
 *           generate a random number between 0 - 4.
 *        3. We swap the values of index i and r in the container::Vector.
 ********************************************************************************/
void LinReg::RandomizeTrainingOrder(void) {
    for (size_t i{}; i < train_order_.Size(); ++i) {
     1d8:	21 96       	adiw	r28, 0x01	; 1
     1da:	d7 cf       	rjmp	.-82     	; 0x18a <_ZN4yrgo6LinReg22RandomizeTrainingOrderEv+0xe>
        const auto r{rand() % train_order_.Size()}; 
        const auto temp{train_order_[i]};
        train_order_[i] = train_order_[r];
        train_order_[r] = temp;
    }
}
     1dc:	df 91       	pop	r29
     1de:	cf 91       	pop	r28
     1e0:	1f 91       	pop	r17
     1e2:	0f 91       	pop	r16
     1e4:	08 95       	ret

000001e6 <_ZN4yrgo6LinReg8OptimizeEddd>:
 *        1. If input != 0, we predict with the input and optimize according
 *           to the error.
 *        2. Else, we set the bias to the y_ref value, since y = m if x = 0.
 *           (y = kx + m = k * 0 + 0 => y = m when k = 0).
 ********************************************************************************/
void LinReg::Optimize(const double input, const double reference, const double learning_rate) {
     1e6:	4f 92       	push	r4
     1e8:	5f 92       	push	r5
     1ea:	6f 92       	push	r6
     1ec:	7f 92       	push	r7
     1ee:	8f 92       	push	r8
     1f0:	9f 92       	push	r9
     1f2:	af 92       	push	r10
     1f4:	bf 92       	push	r11
     1f6:	cf 92       	push	r12
     1f8:	df 92       	push	r13
     1fa:	ef 92       	push	r14
     1fc:	ff 92       	push	r15
     1fe:	0f 93       	push	r16
     200:	1f 93       	push	r17
     202:	cf 93       	push	r28
     204:	df 93       	push	r29
     206:	cd b7       	in	r28, 0x3d	; 61
     208:	de b7       	in	r29, 0x3e	; 62
     20a:	2a 97       	sbiw	r28, 0x0a	; 10
     20c:	0f b6       	in	r0, 0x3f	; 63
     20e:	f8 94       	cli
     210:	de bf       	out	0x3e, r29	; 62
     212:	0f be       	out	0x3f, r0	; 63
     214:	cd bf       	out	0x3d, r28	; 61
     216:	9a 87       	std	Y+10, r25	; 0x0a
     218:	89 87       	std	Y+9, r24	; 0x09
     21a:	49 83       	std	Y+1, r20	; 0x01
     21c:	5a 83       	std	Y+2, r21	; 0x02
     21e:	6b 83       	std	Y+3, r22	; 0x03
     220:	7c 83       	std	Y+4, r23	; 0x04
     222:	28 01       	movw	r4, r16
     224:	39 01       	movw	r6, r18
    if (input != 0) {
     226:	20 e0       	ldi	r18, 0x00	; 0
     228:	30 e0       	ldi	r19, 0x00	; 0
     22a:	a9 01       	movw	r20, r18
     22c:	69 81       	ldd	r22, Y+1	; 0x01
     22e:	7a 81       	ldd	r23, Y+2	; 0x02
     230:	8b 81       	ldd	r24, Y+3	; 0x03
     232:	9c 81       	ldd	r25, Y+4	; 0x04
     234:	0e 94 c0 0a 	call	0x1580	; 0x1580 <__cmpsf2>
     238:	88 23       	and	r24, r24
     23a:	09 f4       	brne	.+2      	; 0x23e <_ZN4yrgo6LinReg8OptimizeEddd+0x58>
     23c:	47 c0       	rjmp	.+142    	; 0x2cc <_ZN4yrgo6LinReg8OptimizeEddd+0xe6>
     * @param input
     *        The input value (x) to predict with.
     * @return
     *        The predicted value (y_pred).
     ********************************************************************************/
    double Predict(const double input) const { return weight_ * input + bias_; }
     23e:	e9 85       	ldd	r30, Y+9	; 0x09
     240:	fa 85       	ldd	r31, Y+10	; 0x0a
     242:	84 84       	ldd	r8, Z+12	; 0x0c
     244:	95 84       	ldd	r9, Z+13	; 0x0d
     246:	a6 84       	ldd	r10, Z+14	; 0x0e
     248:	b7 84       	ldd	r11, Z+15	; 0x0f
     24a:	a5 01       	movw	r20, r10
     24c:	94 01       	movw	r18, r8
     24e:	69 81       	ldd	r22, Y+1	; 0x01
     250:	7a 81       	ldd	r23, Y+2	; 0x02
     252:	8b 81       	ldd	r24, Y+3	; 0x03
     254:	9c 81       	ldd	r25, Y+4	; 0x04
     256:	0e 94 1f 0c 	call	0x183e	; 0x183e <__mulsf3>
     25a:	e9 85       	ldd	r30, Y+9	; 0x09
     25c:	fa 85       	ldd	r31, Y+10	; 0x0a
     25e:	20 89       	ldd	r18, Z+16	; 0x10
     260:	31 89       	ldd	r19, Z+17	; 0x11
     262:	42 89       	ldd	r20, Z+18	; 0x12
     264:	53 89       	ldd	r21, Z+19	; 0x13
     266:	2d 83       	std	Y+5, r18	; 0x05
     268:	3e 83       	std	Y+6, r19	; 0x06
     26a:	4f 83       	std	Y+7, r20	; 0x07
     26c:	58 87       	std	Y+8, r21	; 0x08
     26e:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <__addsf3>
     272:	9b 01       	movw	r18, r22
     274:	ac 01       	movw	r20, r24
        const auto error{reference - Predict(input)}; /* error = y_ref - y_pred */
     276:	c3 01       	movw	r24, r6
     278:	b2 01       	movw	r22, r4
     27a:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <__subsf3>
        bias_ += error * learning_rate;               /* m = m + error * LR */
     27e:	a7 01       	movw	r20, r14
     280:	96 01       	movw	r18, r12
     282:	0e 94 1f 0c 	call	0x183e	; 0x183e <__mulsf3>
     286:	6b 01       	movw	r12, r22
     288:	7c 01       	movw	r14, r24
     28a:	2d 81       	ldd	r18, Y+5	; 0x05
     28c:	3e 81       	ldd	r19, Y+6	; 0x06
     28e:	4f 81       	ldd	r20, Y+7	; 0x07
     290:	58 85       	ldd	r21, Y+8	; 0x08
     292:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <__addsf3>
     296:	e9 85       	ldd	r30, Y+9	; 0x09
     298:	fa 85       	ldd	r31, Y+10	; 0x0a
     29a:	60 8b       	std	Z+16, r22	; 0x10
     29c:	71 8b       	std	Z+17, r23	; 0x11
     29e:	82 8b       	std	Z+18, r24	; 0x12
     2a0:	93 8b       	std	Z+19, r25	; 0x13
        weight_ += error * learning_rate * input;     /* k = k + error * LR * x */
     2a2:	a7 01       	movw	r20, r14
     2a4:	96 01       	movw	r18, r12
     2a6:	69 81       	ldd	r22, Y+1	; 0x01
     2a8:	7a 81       	ldd	r23, Y+2	; 0x02
     2aa:	8b 81       	ldd	r24, Y+3	; 0x03
     2ac:	9c 81       	ldd	r25, Y+4	; 0x04
     2ae:	0e 94 1f 0c 	call	0x183e	; 0x183e <__mulsf3>
     2b2:	9b 01       	movw	r18, r22
     2b4:	ac 01       	movw	r20, r24
     2b6:	c5 01       	movw	r24, r10
     2b8:	b4 01       	movw	r22, r8
     2ba:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <__addsf3>
     2be:	e9 85       	ldd	r30, Y+9	; 0x09
     2c0:	fa 85       	ldd	r31, Y+10	; 0x0a
     2c2:	64 87       	std	Z+12, r22	; 0x0c
     2c4:	75 87       	std	Z+13, r23	; 0x0d
     2c6:	86 87       	std	Z+14, r24	; 0x0e
     2c8:	97 87       	std	Z+15, r25	; 0x0f
     2ca:	06 c0       	rjmp	.+12     	; 0x2d8 <_ZN4yrgo6LinReg8OptimizeEddd+0xf2>
    } else {
        bias_ = reference;                            /* m = y_ref when x = 0 */
     2cc:	e9 85       	ldd	r30, Y+9	; 0x09
     2ce:	fa 85       	ldd	r31, Y+10	; 0x0a
     2d0:	40 8a       	std	Z+16, r4	; 0x10
     2d2:	51 8a       	std	Z+17, r5	; 0x11
     2d4:	62 8a       	std	Z+18, r6	; 0x12
     2d6:	73 8a       	std	Z+19, r7	; 0x13
    }
}
     2d8:	2a 96       	adiw	r28, 0x0a	; 10
     2da:	0f b6       	in	r0, 0x3f	; 63
     2dc:	f8 94       	cli
     2de:	de bf       	out	0x3e, r29	; 62
     2e0:	0f be       	out	0x3f, r0	; 63
     2e2:	cd bf       	out	0x3d, r28	; 61
     2e4:	df 91       	pop	r29
     2e6:	cf 91       	pop	r28
     2e8:	1f 91       	pop	r17
     2ea:	0f 91       	pop	r16
     2ec:	ff 90       	pop	r15
     2ee:	ef 90       	pop	r14
     2f0:	df 90       	pop	r13
     2f2:	cf 90       	pop	r12
     2f4:	bf 90       	pop	r11
     2f6:	af 90       	pop	r10
     2f8:	9f 90       	pop	r9
     2fa:	8f 90       	pop	r8
     2fc:	7f 90       	pop	r7
     2fe:	6f 90       	pop	r6
     300:	5f 90       	pop	r5
     302:	4f 90       	pop	r4
     304:	08 95       	ret

00000306 <_ZN4yrgo6LinReg5TrainEjd>:
 *        1. A loop is generated to run num_epochs number of times.
 *        2. The training order is randomized before the training begins.
 *        3. We train the model with all the training sets one by one.
 *        4. We fetch the index of the training set and optimize out model.
 ********************************************************************************/
void LinReg::Train(const size_t num_epochs, const double learning_rate) {
     306:	4f 92       	push	r4
     308:	5f 92       	push	r5
     30a:	6f 92       	push	r6
     30c:	7f 92       	push	r7
     30e:	8f 92       	push	r8
     310:	9f 92       	push	r9
     312:	af 92       	push	r10
     314:	bf 92       	push	r11
     316:	cf 92       	push	r12
     318:	df 92       	push	r13
     31a:	ef 92       	push	r14
     31c:	ff 92       	push	r15
     31e:	0f 93       	push	r16
     320:	1f 93       	push	r17
     322:	cf 93       	push	r28
     324:	df 93       	push	r29
     326:	00 d0       	rcall	.+0      	; 0x328 <_ZN4yrgo6LinReg5TrainEjd+0x22>
     328:	00 d0       	rcall	.+0      	; 0x32a <_ZN4yrgo6LinReg5TrainEjd+0x24>
     32a:	00 d0       	rcall	.+0      	; 0x32c <_ZN4yrgo6LinReg5TrainEjd+0x26>
     32c:	cd b7       	in	r28, 0x3d	; 61
     32e:	de b7       	in	r29, 0x3e	; 62
     330:	9e 83       	std	Y+6, r25	; 0x06
     332:	8d 83       	std	Y+5, r24	; 0x05
     334:	2b 01       	movw	r4, r22
     336:	29 83       	std	Y+1, r18	; 0x01
     338:	3a 83       	std	Y+2, r19	; 0x02
     33a:	4b 83       	std	Y+3, r20	; 0x03
     33c:	5c 83       	std	Y+4, r21	; 0x04
    for (size_t i{}; i < num_epochs; ++i) {
     33e:	61 2c       	mov	r6, r1
     340:	71 2c       	mov	r7, r1
     342:	64 14       	cp	r6, r4
     344:	75 04       	cpc	r7, r5
     346:	08 f0       	brcs	.+2      	; 0x34a <_ZN4yrgo6LinReg5TrainEjd+0x44>
     348:	3f c0       	rjmp	.+126    	; 0x3c8 <_ZN4yrgo6LinReg5TrainEjd+0xc2>
        RandomizeTrainingOrder();
     34a:	8d 81       	ldd	r24, Y+5	; 0x05
     34c:	9e 81       	ldd	r25, Y+6	; 0x06
     34e:	0e 94 be 00 	call	0x17c	; 0x17c <_ZN4yrgo6LinReg22RandomizeTrainingOrderEv>
     * @brief Returns the start address of referenced vector.
     *
     * @return
     *        A pointer to the first element of referenced vector.
     ********************************************************************************/
    T* begin(void) noexcept { return data_; }
     352:	ad 81       	ldd	r26, Y+5	; 0x05
     354:	be 81       	ldd	r27, Y+6	; 0x06
     356:	18 96       	adiw	r26, 0x08	; 8
     358:	ad 90       	ld	r10, X+
     35a:	bc 90       	ld	r11, X
     35c:	19 97       	sbiw	r26, 0x09	; 9
     * @brief Returns the end address of referenced vector.
     *
     * @return
     *        A pointer to the address after the last element of referenced vector.
     ********************************************************************************/
    T* end(void) noexcept { return data_ + size_; }
     35e:	1a 96       	adiw	r26, 0x0a	; 10
     360:	8d 90       	ld	r8, X+
     362:	9c 90       	ld	r9, X
     364:	1b 97       	sbiw	r26, 0x0b	; 11
     366:	88 0c       	add	r8, r8
     368:	99 1c       	adc	r9, r9
     36a:	8a 0c       	add	r8, r10
     36c:	9b 1c       	adc	r9, r11
        for (auto& j : train_order_) { 
     36e:	a8 14       	cp	r10, r8
     370:	b9 04       	cpc	r11, r9
     372:	31 f1       	breq	.+76     	; 0x3c0 <_ZN4yrgo6LinReg5TrainEjd+0xba>
            Optimize(train_in_[j], train_out_[j], learning_rate);
     374:	f5 01       	movw	r30, r10
     376:	81 91       	ld	r24, Z+
     378:	91 91       	ld	r25, Z+
     37a:	5f 01       	movw	r10, r30
     *        Index to searched element.
     * @return
     *        A reference to the element at specified index.
     ********************************************************************************/
    T& operator[](const size_t index) noexcept {
        return data_[index];
     37c:	ad 81       	ldd	r26, Y+5	; 0x05
     37e:	be 81       	ldd	r27, Y+6	; 0x06
     380:	14 96       	adiw	r26, 0x04	; 4
     382:	ed 91       	ld	r30, X+
     384:	fc 91       	ld	r31, X
     386:	15 97       	sbiw	r26, 0x05	; 5
     388:	88 0f       	add	r24, r24
     38a:	99 1f       	adc	r25, r25
     38c:	88 0f       	add	r24, r24
     38e:	99 1f       	adc	r25, r25
     390:	e8 0f       	add	r30, r24
     392:	f9 1f       	adc	r31, r25
     394:	00 81       	ld	r16, Z
     396:	11 81       	ldd	r17, Z+1	; 0x01
     398:	22 81       	ldd	r18, Z+2	; 0x02
     39a:	33 81       	ldd	r19, Z+3	; 0x03
     39c:	4d 91       	ld	r20, X+
     39e:	5c 91       	ld	r21, X
     3a0:	11 97       	sbiw	r26, 0x01	; 1
     3a2:	fa 01       	movw	r30, r20
     3a4:	e8 0f       	add	r30, r24
     3a6:	f9 1f       	adc	r31, r25
     3a8:	40 81       	ld	r20, Z
     3aa:	51 81       	ldd	r21, Z+1	; 0x01
     3ac:	62 81       	ldd	r22, Z+2	; 0x02
     3ae:	73 81       	ldd	r23, Z+3	; 0x03
     3b0:	c9 80       	ldd	r12, Y+1	; 0x01
     3b2:	da 80       	ldd	r13, Y+2	; 0x02
     3b4:	eb 80       	ldd	r14, Y+3	; 0x03
     3b6:	fc 80       	ldd	r15, Y+4	; 0x04
     3b8:	cd 01       	movw	r24, r26
     3ba:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <_ZN4yrgo6LinReg8OptimizeEddd>
 *        4. We fetch the index of the training set and optimize out model.
 ********************************************************************************/
void LinReg::Train(const size_t num_epochs, const double learning_rate) {
    for (size_t i{}; i < num_epochs; ++i) {
        RandomizeTrainingOrder();
        for (auto& j : train_order_) { 
     3be:	d7 cf       	rjmp	.-82     	; 0x36e <_ZN4yrgo6LinReg5TrainEjd+0x68>
 *        2. The training order is randomized before the training begins.
 *        3. We train the model with all the training sets one by one.
 *        4. We fetch the index of the training set and optimize out model.
 ********************************************************************************/
void LinReg::Train(const size_t num_epochs, const double learning_rate) {
    for (size_t i{}; i < num_epochs; ++i) {
     3c0:	bf ef       	ldi	r27, 0xFF	; 255
     3c2:	6b 1a       	sub	r6, r27
     3c4:	7b 0a       	sbc	r7, r27
     3c6:	bd cf       	rjmp	.-134    	; 0x342 <_ZN4yrgo6LinReg5TrainEjd+0x3c>
        RandomizeTrainingOrder();
        for (auto& j : train_order_) { 
            Optimize(train_in_[j], train_out_[j], learning_rate);
        }
    }
}
     3c8:	26 96       	adiw	r28, 0x06	; 6
     3ca:	0f b6       	in	r0, 0x3f	; 63
     3cc:	f8 94       	cli
     3ce:	de bf       	out	0x3e, r29	; 62
     3d0:	0f be       	out	0x3f, r0	; 63
     3d2:	cd bf       	out	0x3d, r28	; 61
     3d4:	df 91       	pop	r29
     3d6:	cf 91       	pop	r28
     3d8:	1f 91       	pop	r17
     3da:	0f 91       	pop	r16
     3dc:	ff 90       	pop	r15
     3de:	ef 90       	pop	r14
     3e0:	df 90       	pop	r13
     3e2:	cf 90       	pop	r12
     3e4:	bf 90       	pop	r11
     3e6:	af 90       	pop	r10
     3e8:	9f 90       	pop	r9
     3ea:	8f 90       	pop	r8
     3ec:	7f 90       	pop	r7
     3ee:	6f 90       	pop	r6
     3f0:	5f 90       	pop	r5
     3f2:	4f 90       	pop	r4
     3f4:	08 95       	ret

000003f6 <_ZN4yrgo6LinReg17MatchTrainingSetsEv>:
 *        1. If the number of input and reference values don't match, i.e. the
 *           size of the train_in_ and train_out_ container::Vectors don't match, the
 *           superfluous values are removed by resizing the larger container::Vector to the
 *           size of the smaller one.
 ********************************************************************************/
void LinReg::MatchTrainingSets(void) {
     3f6:	ef 92       	push	r14
     3f8:	ff 92       	push	r15
     3fa:	0f 93       	push	r16
     3fc:	1f 93       	push	r17
     3fe:	cf 93       	push	r28
     400:	df 93       	push	r29
     402:	ec 01       	movw	r28, r24
     *
     * @return
     *        The size of the vector as the number of elements it can hold.
     ********************************************************************************/
    size_t Size(void) const noexcept {
        return size_;
     404:	8a 81       	ldd	r24, Y+2	; 0x02
     406:	9b 81       	ldd	r25, Y+3	; 0x03
     408:	0e 81       	ldd	r16, Y+6	; 0x06
     40a:	1f 81       	ldd	r17, Y+7	; 0x07
    if (train_in_.Size() != train_out_.Size()) {
     40c:	80 17       	cp	r24, r16
     40e:	91 07       	cpc	r25, r17
     410:	f9 f0       	breq	.+62     	; 0x450 <__EEPROM_REGION_LENGTH__+0x50>
        const auto num_sets{train_in_.Size() < train_out_.Size() ? 
                            train_in_.Size() : train_out_.Size()};
     412:	80 17       	cp	r24, r16
     414:	91 07       	cpc	r25, r17
     416:	08 f4       	brcc	.+2      	; 0x41a <__EEPROM_REGION_LENGTH__+0x1a>
     418:	8c 01       	movw	r16, r24
 * @return
 *        A pointer to the resized block at success, else a null pointer.
 ********************************************************************************/
template <typename T>
inline T* Resize(T* block, const size_t new_size) {
    return static_cast<T*>(realloc(block, sizeof(T) * new_size));
     41a:	78 01       	movw	r14, r16
     41c:	ee 0c       	add	r14, r14
     41e:	ff 1c       	adc	r15, r15
     420:	ee 0c       	add	r14, r14
     422:	ff 1c       	adc	r15, r15
     424:	b7 01       	movw	r22, r14
     426:	88 81       	ld	r24, Y
     428:	99 81       	ldd	r25, Y+1	; 0x01
     42a:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <realloc>
     * @return
     *        True if the reallocation succeeded, else false.
     ********************************************************************************/
    bool Resize(const size_t new_size) noexcept {
        auto copy{detail::Resize<T>(data_, new_size)};
        if (copy == nullptr) return false;
     42e:	00 97       	sbiw	r24, 0x00	; 0
     430:	21 f0       	breq	.+8      	; 0x43a <__EEPROM_REGION_LENGTH__+0x3a>
        data_ = copy;
     432:	99 83       	std	Y+1, r25	; 0x01
     434:	88 83       	st	Y, r24
        size_ = new_size;
     436:	1b 83       	std	Y+3, r17	; 0x03
     438:	0a 83       	std	Y+2, r16	; 0x02
     43a:	b7 01       	movw	r22, r14
     43c:	8c 81       	ldd	r24, Y+4	; 0x04
     43e:	9d 81       	ldd	r25, Y+5	; 0x05
     440:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <realloc>
     * @return
     *        True if the reallocation succeeded, else false.
     ********************************************************************************/
    bool Resize(const size_t new_size) noexcept {
        auto copy{detail::Resize<T>(data_, new_size)};
        if (copy == nullptr) return false;
     444:	00 97       	sbiw	r24, 0x00	; 0
     446:	21 f0       	breq	.+8      	; 0x450 <__EEPROM_REGION_LENGTH__+0x50>
        data_ = copy;
     448:	9d 83       	std	Y+5, r25	; 0x05
     44a:	8c 83       	std	Y+4, r24	; 0x04
        size_ = new_size;
     44c:	1f 83       	std	Y+7, r17	; 0x07
     44e:	0e 83       	std	Y+6, r16	; 0x06
        train_in_.Resize(num_sets);
        train_out_.Resize(num_sets);
    }
}
     450:	df 91       	pop	r29
     452:	cf 91       	pop	r28
     454:	1f 91       	pop	r17
     456:	0f 91       	pop	r16
     458:	ff 90       	pop	r15
     45a:	ef 90       	pop	r14
     45c:	08 95       	ret

0000045e <_ZN4yrgo6LinReg20InitTrainOrderVectorEv>:
 *        1. The size of the train order container::Vector is set to the number of stored
 *           training sets.
 *        2. The container::Vector is assigned the index of each stored training set, e.g.
 *           0 - 9 if ten training sets are stored.
 ********************************************************************************/
void LinReg::InitTrainOrderVector(void) {
     45e:	0f 93       	push	r16
     460:	1f 93       	push	r17
     462:	cf 93       	push	r28
     464:	df 93       	push	r29
     466:	ec 01       	movw	r28, r24
     *
     * @return
     *        The size of the vector as the number of elements it can hold.
     ********************************************************************************/
    size_t Size(void) const noexcept {
        return size_;
     468:	0a 81       	ldd	r16, Y+2	; 0x02
     46a:	1b 81       	ldd	r17, Y+3	; 0x03
     46c:	b8 01       	movw	r22, r16
     46e:	66 0f       	add	r22, r22
     470:	77 1f       	adc	r23, r23
     472:	88 85       	ldd	r24, Y+8	; 0x08
     474:	99 85       	ldd	r25, Y+9	; 0x09
     476:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <realloc>
     * @return
     *        True if the reallocation succeeded, else false.
     ********************************************************************************/
    bool Resize(const size_t new_size) noexcept {
        auto copy{detail::Resize<T>(data_, new_size)};
        if (copy == nullptr) return false;
     47a:	00 97       	sbiw	r24, 0x00	; 0
     47c:	21 f0       	breq	.+8      	; 0x486 <_ZN4yrgo6LinReg20InitTrainOrderVectorEv+0x28>
        data_ = copy;
     47e:	99 87       	std	Y+9, r25	; 0x09
     480:	88 87       	std	Y+8, r24	; 0x08
        size_ = new_size;
     482:	1b 87       	std	Y+11, r17	; 0x0b
     484:	0a 87       	std	Y+10, r16	; 0x0a
    train_order_.Resize(train_in_.Size());
    for (size_t i{}; i < train_order_.Size(); ++i) {
     486:	80 e0       	ldi	r24, 0x00	; 0
     488:	90 e0       	ldi	r25, 0x00	; 0
     *
     * @return
     *        The size of the vector as the number of elements it can hold.
     ********************************************************************************/
    size_t Size(void) const noexcept {
        return size_;
     48a:	2a 85       	ldd	r18, Y+10	; 0x0a
     48c:	3b 85       	ldd	r19, Y+11	; 0x0b
     48e:	82 17       	cp	r24, r18
     490:	93 07       	cpc	r25, r19
     492:	58 f4       	brcc	.+22     	; 0x4aa <_ZN4yrgo6LinReg20InitTrainOrderVectorEv+0x4c>
     *        Index to searched element.
     * @return
     *        A reference to the element at specified index.
     ********************************************************************************/
    T& operator[](const size_t index) noexcept {
        return data_[index];
     494:	e8 85       	ldd	r30, Y+8	; 0x08
     496:	f9 85       	ldd	r31, Y+9	; 0x09
     498:	9c 01       	movw	r18, r24
     49a:	22 0f       	add	r18, r18
     49c:	33 1f       	adc	r19, r19
     49e:	e2 0f       	add	r30, r18
     4a0:	f3 1f       	adc	r31, r19
        train_order_[i] = i;
     4a2:	91 83       	std	Z+1, r25	; 0x01
     4a4:	80 83       	st	Z, r24
 *        2. The container::Vector is assigned the index of each stored training set, e.g.
 *           0 - 9 if ten training sets are stored.
 ********************************************************************************/
void LinReg::InitTrainOrderVector(void) {
    train_order_.Resize(train_in_.Size());
    for (size_t i{}; i < train_order_.Size(); ++i) {
     4a6:	01 96       	adiw	r24, 0x01	; 1
     4a8:	f0 cf       	rjmp	.-32     	; 0x48a <_ZN4yrgo6LinReg20InitTrainOrderVectorEv+0x2c>
        train_order_[i] = i;
    }
}
     4aa:	df 91       	pop	r29
     4ac:	cf 91       	pop	r28
     4ae:	1f 91       	pop	r17
     4b0:	0f 91       	pop	r16
     4b2:	08 95       	ret

000004b4 <_ZN4yrgo6LinReg19InitRandomGeneratorEv>:
 *        2. The container::Vector is assigned the index of each stored training set, e.g.
 *           0 - 9 if ten training sets are stored.
 ********************************************************************************/
void LinReg::InitRandomGenerator(void) {
    static bool random_generator_initialized{false};
    if (!random_generator_initialized) {
     4b4:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <__data_end>
     4b8:	81 11       	cpse	r24, r1
     4ba:	0a c0       	rjmp	.+20     	; 0x4d0 <_ZN4yrgo6LinReg19InitRandomGeneratorEv+0x1c>
        srand(time(nullptr));
     4bc:	80 e0       	ldi	r24, 0x00	; 0
     4be:	90 e0       	ldi	r25, 0x00	; 0
     4c0:	0e 94 60 00 	call	0xc0	; 0xc0 <time>
     4c4:	cb 01       	movw	r24, r22
     4c6:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <srand>
        random_generator_initialized = true;
     4ca:	81 e0       	ldi	r24, 0x01	; 1
     4cc:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <__data_end>
     4d0:	08 95       	ret

000004d2 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_>:
 *        3. The index of each training set is stored in the train order container::Vector.
 *        4. The random generator is initializes to ensure that the randomized
 *           sequence is unique each time the program is run.
 ********************************************************************************/
void LinReg::LoadTrainingData(const container::Vector<double>& train_in, 
                              const container::Vector<double>& train_out) {
     4d2:	af 92       	push	r10
     4d4:	bf 92       	push	r11
     4d6:	cf 92       	push	r12
     4d8:	df 92       	push	r13
     4da:	ef 92       	push	r14
     4dc:	ff 92       	push	r15
     4de:	0f 93       	push	r16
     4e0:	1f 93       	push	r17
     4e2:	cf 93       	push	r28
     4e4:	df 93       	push	r29
     4e6:	ec 01       	movw	r28, r24
     4e8:	7b 01       	movw	r14, r22
     4ea:	8a 01       	movw	r16, r20
    train_in_ = train_in; 
     4ec:	6c 01       	movw	r12, r24
 * @param block
 *        Reference to the block to delete.
 ********************************************************************************/
template <typename T>
inline void Delete(T* &block) {
    free(block);
     4ee:	88 81       	ld	r24, Y
     4f0:	99 81       	ldd	r25, Y+1	; 0x01
     4f2:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <free>
    block = nullptr;
     4f6:	19 82       	std	Y+1, r1	; 0x01
     4f8:	18 82       	st	Y, r1
     * @brief Clears content of referenced vector by deallocating memory on the
     *        heap. All member variables are reset to starting values.
     ********************************************************************************/
    void Clear(void) noexcept {
        detail::Delete<T>(data_);
        size_ = 0;
     4fa:	1b 82       	std	Y+3, r1	; 0x03
     4fc:	1a 82       	std	Y+2, r1	; 0x02
     *        Reference to vector whose content is copied.
     * @return
     *        True if the content of the source vector was copied, else false.
     ********************************************************************************/
    bool Copy(const Vector& source) noexcept {
        if (Resize(source.size_)) {
     4fe:	d7 01       	movw	r26, r14
     500:	12 96       	adiw	r26, 0x02	; 2
     502:	ad 90       	ld	r10, X+
     504:	bc 90       	ld	r11, X
     506:	13 97       	sbiw	r26, 0x03	; 3
 * @return
 *        A pointer to the resized block at success, else a null pointer.
 ********************************************************************************/
template <typename T>
inline T* Resize(T* block, const size_t new_size) {
    return static_cast<T*>(realloc(block, sizeof(T) * new_size));
     508:	b5 01       	movw	r22, r10
     50a:	66 0f       	add	r22, r22
     50c:	77 1f       	adc	r23, r23
     50e:	66 0f       	add	r22, r22
     510:	77 1f       	adc	r23, r23
     512:	80 e0       	ldi	r24, 0x00	; 0
     514:	90 e0       	ldi	r25, 0x00	; 0
     516:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <realloc>
     * @return
     *        True if the reallocation succeeded, else false.
     ********************************************************************************/
    bool Resize(const size_t new_size) noexcept {
        auto copy{detail::Resize<T>(data_, new_size)};
        if (copy == nullptr) return false;
     51a:	00 97       	sbiw	r24, 0x00	; 0
     51c:	31 f0       	breq	.+12     	; 0x52a <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0x58>
        data_ = copy;
     51e:	99 83       	std	Y+1, r25	; 0x01
     520:	88 83       	st	Y, r24
        size_ = new_size;
     522:	bb 82       	std	Y+3, r11	; 0x03
     524:	aa 82       	std	Y+2, r10	; 0x02
        return true;
     526:	81 e0       	ldi	r24, 0x01	; 1
     528:	01 c0       	rjmp	.+2      	; 0x52c <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0x5a>
     * @return
     *        True if the reallocation succeeded, else false.
     ********************************************************************************/
    bool Resize(const size_t new_size) noexcept {
        auto copy{detail::Resize<T>(data_, new_size)};
        if (copy == nullptr) return false;
     52a:	80 e0       	ldi	r24, 0x00	; 0
     *        Reference to vector whose content is copied.
     * @return
     *        True if the content of the source vector was copied, else false.
     ********************************************************************************/
    bool Copy(const Vector& source) noexcept {
        if (Resize(source.size_)) {
     52c:	88 23       	and	r24, r24
     52e:	49 f1       	breq	.+82     	; 0x582 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0xb0>
     530:	80 e0       	ldi	r24, 0x00	; 0
     532:	90 e0       	ldi	r25, 0x00	; 0
     *        Reference to vector containing values to assign.
     * @param offset
     *        Offset to assign values from a specified starting index.
     ********************************************************************************/
    void Assign(const Vector& source, const size_t offset = 0) noexcept {
        for (size_t i{}; offset + i < size_ && i < source.size_; ++i) {
     534:	f6 01       	movw	r30, r12
     536:	22 81       	ldd	r18, Z+2	; 0x02
     538:	33 81       	ldd	r19, Z+3	; 0x03
     53a:	82 17       	cp	r24, r18
     53c:	93 07       	cpc	r25, r19
     53e:	08 f5       	brcc	.+66     	; 0x582 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0xb0>
     540:	d7 01       	movw	r26, r14
     542:	12 96       	adiw	r26, 0x02	; 2
     544:	2d 91       	ld	r18, X+
     546:	3c 91       	ld	r19, X
     548:	13 97       	sbiw	r26, 0x03	; 3
     54a:	82 17       	cp	r24, r18
     54c:	93 07       	cpc	r25, r19
     54e:	c8 f4       	brcc	.+50     	; 0x582 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0xb0>
            data_[offset + i] = source.data_[i];
     550:	9c 01       	movw	r18, r24
     552:	22 0f       	add	r18, r18
     554:	33 1f       	adc	r19, r19
     556:	22 0f       	add	r18, r18
     558:	33 1f       	adc	r19, r19
     55a:	01 90       	ld	r0, Z+
     55c:	f0 81       	ld	r31, Z
     55e:	e0 2d       	mov	r30, r0
     560:	e2 0f       	add	r30, r18
     562:	f3 1f       	adc	r31, r19
     564:	4d 91       	ld	r20, X+
     566:	5c 91       	ld	r21, X
     568:	da 01       	movw	r26, r20
     56a:	a2 0f       	add	r26, r18
     56c:	b3 1f       	adc	r27, r19
     56e:	4d 91       	ld	r20, X+
     570:	5d 91       	ld	r21, X+
     572:	6d 91       	ld	r22, X+
     574:	7c 91       	ld	r23, X
     576:	40 83       	st	Z, r20
     578:	51 83       	std	Z+1, r21	; 0x01
     57a:	62 83       	std	Z+2, r22	; 0x02
     57c:	73 83       	std	Z+3, r23	; 0x03
     *        Reference to vector containing values to assign.
     * @param offset
     *        Offset to assign values from a specified starting index.
     ********************************************************************************/
    void Assign(const Vector& source, const size_t offset = 0) noexcept {
        for (size_t i{}; offset + i < size_ && i < source.size_; ++i) {
     57e:	01 96       	adiw	r24, 0x01	; 1
     580:	d9 cf       	rjmp	.-78     	; 0x534 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0x62>
    train_out_ = train_out;
     582:	7e 01       	movw	r14, r28
     584:	b4 e0       	ldi	r27, 0x04	; 4
     586:	eb 0e       	add	r14, r27
     588:	f1 1c       	adc	r15, r1
 * @param block
 *        Reference to the block to delete.
 ********************************************************************************/
template <typename T>
inline void Delete(T* &block) {
    free(block);
     58a:	8c 81       	ldd	r24, Y+4	; 0x04
     58c:	9d 81       	ldd	r25, Y+5	; 0x05
     58e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <free>
    block = nullptr;
     592:	1d 82       	std	Y+5, r1	; 0x05
     594:	1c 82       	std	Y+4, r1	; 0x04
     * @brief Clears content of referenced vector by deallocating memory on the
     *        heap. All member variables are reset to starting values.
     ********************************************************************************/
    void Clear(void) noexcept {
        detail::Delete<T>(data_);
        size_ = 0;
     596:	1f 82       	std	Y+7, r1	; 0x07
     598:	1e 82       	std	Y+6, r1	; 0x06
     *        Reference to vector whose content is copied.
     * @return
     *        True if the content of the source vector was copied, else false.
     ********************************************************************************/
    bool Copy(const Vector& source) noexcept {
        if (Resize(source.size_)) {
     59a:	f8 01       	movw	r30, r16
     59c:	c2 80       	ldd	r12, Z+2	; 0x02
     59e:	d3 80       	ldd	r13, Z+3	; 0x03
 * @return
 *        A pointer to the resized block at success, else a null pointer.
 ********************************************************************************/
template <typename T>
inline T* Resize(T* block, const size_t new_size) {
    return static_cast<T*>(realloc(block, sizeof(T) * new_size));
     5a0:	b6 01       	movw	r22, r12
     5a2:	66 0f       	add	r22, r22
     5a4:	77 1f       	adc	r23, r23
     5a6:	66 0f       	add	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	80 e0       	ldi	r24, 0x00	; 0
     5ac:	90 e0       	ldi	r25, 0x00	; 0
     5ae:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <realloc>
     * @return
     *        True if the reallocation succeeded, else false.
     ********************************************************************************/
    bool Resize(const size_t new_size) noexcept {
        auto copy{detail::Resize<T>(data_, new_size)};
        if (copy == nullptr) return false;
     5b2:	00 97       	sbiw	r24, 0x00	; 0
     5b4:	49 f0       	breq	.+18     	; 0x5c8 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0xf6>
        data_ = copy;
     5b6:	9d 83       	std	Y+5, r25	; 0x05
     5b8:	8c 83       	std	Y+4, r24	; 0x04
        size_ = new_size;
     5ba:	d7 01       	movw	r26, r14
     5bc:	13 96       	adiw	r26, 0x03	; 3
     5be:	dc 92       	st	X, r13
     5c0:	ce 92       	st	-X, r12
     5c2:	12 97       	sbiw	r26, 0x02	; 2
        return true;
     5c4:	81 e0       	ldi	r24, 0x01	; 1
     5c6:	01 c0       	rjmp	.+2      	; 0x5ca <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0xf8>
     * @return
     *        True if the reallocation succeeded, else false.
     ********************************************************************************/
    bool Resize(const size_t new_size) noexcept {
        auto copy{detail::Resize<T>(data_, new_size)};
        if (copy == nullptr) return false;
     5c8:	80 e0       	ldi	r24, 0x00	; 0
     *        Reference to vector whose content is copied.
     * @return
     *        True if the content of the source vector was copied, else false.
     ********************************************************************************/
    bool Copy(const Vector& source) noexcept {
        if (Resize(source.size_)) {
     5ca:	88 23       	and	r24, r24
     5cc:	49 f1       	breq	.+82     	; 0x620 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0x14e>
     5ce:	80 e0       	ldi	r24, 0x00	; 0
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     *        Reference to vector containing values to assign.
     * @param offset
     *        Offset to assign values from a specified starting index.
     ********************************************************************************/
    void Assign(const Vector& source, const size_t offset = 0) noexcept {
        for (size_t i{}; offset + i < size_ && i < source.size_; ++i) {
     5d2:	f7 01       	movw	r30, r14
     5d4:	22 81       	ldd	r18, Z+2	; 0x02
     5d6:	33 81       	ldd	r19, Z+3	; 0x03
     5d8:	82 17       	cp	r24, r18
     5da:	93 07       	cpc	r25, r19
     5dc:	08 f5       	brcc	.+66     	; 0x620 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0x14e>
     5de:	d8 01       	movw	r26, r16
     5e0:	12 96       	adiw	r26, 0x02	; 2
     5e2:	2d 91       	ld	r18, X+
     5e4:	3c 91       	ld	r19, X
     5e6:	13 97       	sbiw	r26, 0x03	; 3
     5e8:	82 17       	cp	r24, r18
     5ea:	93 07       	cpc	r25, r19
     5ec:	c8 f4       	brcc	.+50     	; 0x620 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0x14e>
            data_[offset + i] = source.data_[i];
     5ee:	9c 01       	movw	r18, r24
     5f0:	22 0f       	add	r18, r18
     5f2:	33 1f       	adc	r19, r19
     5f4:	22 0f       	add	r18, r18
     5f6:	33 1f       	adc	r19, r19
     5f8:	01 90       	ld	r0, Z+
     5fa:	f0 81       	ld	r31, Z
     5fc:	e0 2d       	mov	r30, r0
     5fe:	e2 0f       	add	r30, r18
     600:	f3 1f       	adc	r31, r19
     602:	4d 91       	ld	r20, X+
     604:	5c 91       	ld	r21, X
     606:	da 01       	movw	r26, r20
     608:	a2 0f       	add	r26, r18
     60a:	b3 1f       	adc	r27, r19
     60c:	4d 91       	ld	r20, X+
     60e:	5d 91       	ld	r21, X+
     610:	6d 91       	ld	r22, X+
     612:	7c 91       	ld	r23, X
     614:	40 83       	st	Z, r20
     616:	51 83       	std	Z+1, r21	; 0x01
     618:	62 83       	std	Z+2, r22	; 0x02
     61a:	73 83       	std	Z+3, r23	; 0x03
     *        Reference to vector containing values to assign.
     * @param offset
     *        Offset to assign values from a specified starting index.
     ********************************************************************************/
    void Assign(const Vector& source, const size_t offset = 0) noexcept {
        for (size_t i{}; offset + i < size_ && i < source.size_; ++i) {
     61c:	01 96       	adiw	r24, 0x01	; 1
     61e:	d9 cf       	rjmp	.-78     	; 0x5d2 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_+0x100>
    MatchTrainingSets();
     620:	ce 01       	movw	r24, r28
     622:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <_ZN4yrgo6LinReg17MatchTrainingSetsEv>
    InitTrainOrderVector();
     626:	ce 01       	movw	r24, r28
     628:	0e 94 2f 02 	call	0x45e	; 0x45e <_ZN4yrgo6LinReg20InitTrainOrderVectorEv>
    InitRandomGenerator();
     62c:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <_ZN4yrgo6LinReg19InitRandomGeneratorEv>
}
     630:	df 91       	pop	r29
     632:	cf 91       	pop	r28
     634:	1f 91       	pop	r17
     636:	0f 91       	pop	r16
     638:	ff 90       	pop	r15
     63a:	ef 90       	pop	r14
     63c:	df 90       	pop	r13
     63e:	cf 90       	pop	r12
     640:	bf 90       	pop	r11
     642:	af 90       	pop	r10
     644:	08 95       	ret

00000646 <_ZN4yrgo6driver4GPIO7DisableEv>:
}

void GPIO::Blink(const uint16_t& blink_speed_ms) {
	Toggle();
	utils::Delay_ms(blink_speed_ms);
}
     646:	4f 92       	push	r4
     648:	5f 92       	push	r5
     64a:	6f 92       	push	r6
     64c:	7f 92       	push	r7
     64e:	8f 92       	push	r8
     650:	9f 92       	push	r9
     652:	af 92       	push	r10
     654:	bf 92       	push	r11
     656:	cf 92       	push	r12
     658:	df 92       	push	r13
     65a:	ef 92       	push	r14
     65c:	ff 92       	push	r15
     65e:	0f 93       	push	r16
     660:	cf 93       	push	r28
     662:	df 93       	push	r29
     664:	fc 01       	movw	r30, r24
     666:	02 81       	ldd	r16, Z+2	; 0x02
     668:	a0 81       	ld	r26, Z
     66a:	b1 81       	ldd	r27, Z+1	; 0x01
     66c:	cd 91       	ld	r28, X+
     66e:	dc 91       	ld	r29, X
     670:	a8 81       	ld	r26, Y
     672:	21 e0       	ldi	r18, 0x01	; 1
     674:	30 e0       	ldi	r19, 0x00	; 0
     676:	40 e0       	ldi	r20, 0x00	; 0
     678:	50 e0       	ldi	r21, 0x00	; 0
     67a:	60 e0       	ldi	r22, 0x00	; 0
     67c:	70 e0       	ldi	r23, 0x00	; 0
     67e:	80 e0       	ldi	r24, 0x00	; 0
     680:	90 e0       	ldi	r25, 0x00	; 0
     682:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     686:	20 95       	com	r18
     688:	a2 23       	and	r26, r18
     68a:	a8 83       	st	Y, r26
     68c:	02 81       	ldd	r16, Z+2	; 0x02
     68e:	a0 81       	ld	r26, Z
     690:	b1 81       	ldd	r27, Z+1	; 0x01
     692:	12 96       	adiw	r26, 0x02	; 2
     694:	cd 91       	ld	r28, X+
     696:	dc 91       	ld	r29, X
     698:	13 97       	sbiw	r26, 0x03	; 3
     69a:	a8 81       	ld	r26, Y
     69c:	21 e0       	ldi	r18, 0x01	; 1
     69e:	30 e0       	ldi	r19, 0x00	; 0
     6a0:	40 e0       	ldi	r20, 0x00	; 0
     6a2:	50 e0       	ldi	r21, 0x00	; 0
     6a4:	60 e0       	ldi	r22, 0x00	; 0
     6a6:	70 e0       	ldi	r23, 0x00	; 0
     6a8:	80 e0       	ldi	r24, 0x00	; 0
     6aa:	90 e0       	ldi	r25, 0x00	; 0
     6ac:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     6b0:	20 95       	com	r18
     6b2:	a2 23       	and	r26, r18
     6b4:	a8 83       	st	Y, r26
     6b6:	02 81       	ldd	r16, Z+2	; 0x02
     6b8:	a5 e6       	ldi	r26, 0x65	; 101
     6ba:	b1 e0       	ldi	r27, 0x01	; 1
     6bc:	4d 90       	ld	r4, X+
     6be:	5d 90       	ld	r5, X+
     6c0:	6d 90       	ld	r6, X+
     6c2:	7c 90       	ld	r7, X
     6c4:	13 97       	sbiw	r26, 0x03	; 3
     6c6:	21 e0       	ldi	r18, 0x01	; 1
     6c8:	30 e0       	ldi	r19, 0x00	; 0
     6ca:	40 e0       	ldi	r20, 0x00	; 0
     6cc:	50 e0       	ldi	r21, 0x00	; 0
     6ce:	60 e0       	ldi	r22, 0x00	; 0
     6d0:	70 e0       	ldi	r23, 0x00	; 0
     6d2:	80 e0       	ldi	r24, 0x00	; 0
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     6da:	82 2e       	mov	r8, r18
     6dc:	93 2e       	mov	r9, r19
     6de:	a4 2e       	mov	r10, r20
     6e0:	b5 2e       	mov	r11, r21
     6e2:	80 94       	com	r8
     6e4:	90 94       	com	r9
     6e6:	a0 94       	com	r10
     6e8:	b0 94       	com	r11
     6ea:	84 20       	and	r8, r4
     6ec:	95 20       	and	r9, r5
     6ee:	a6 20       	and	r10, r6
     6f0:	b7 20       	and	r11, r7
     6f2:	8d 92       	st	X+, r8
     6f4:	9d 92       	st	X+, r9
     6f6:	ad 92       	st	X+, r10
     6f8:	bc 92       	st	X, r11
     6fa:	13 97       	sbiw	r26, 0x03	; 3
     6fc:	02 81       	ldd	r16, Z+2	; 0x02
     6fe:	a0 81       	ld	r26, Z
     700:	b1 81       	ldd	r27, Z+1	; 0x01
     702:	16 96       	adiw	r26, 0x06	; 6
     704:	cd 91       	ld	r28, X+
     706:	dc 91       	ld	r29, X
     708:	17 97       	sbiw	r26, 0x07	; 7
     70a:	a8 81       	ld	r26, Y
     70c:	21 e0       	ldi	r18, 0x01	; 1
     70e:	30 e0       	ldi	r19, 0x00	; 0
     710:	40 e0       	ldi	r20, 0x00	; 0
     712:	50 e0       	ldi	r21, 0x00	; 0
     714:	60 e0       	ldi	r22, 0x00	; 0
     716:	70 e0       	ldi	r23, 0x00	; 0
     718:	80 e0       	ldi	r24, 0x00	; 0
     71a:	90 e0       	ldi	r25, 0x00	; 0
     71c:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     720:	20 95       	com	r18
     722:	a2 23       	and	r26, r18
     724:	a8 83       	st	Y, r26
     726:	11 82       	std	Z+1, r1	; 0x01
     728:	10 82       	st	Z, r1
     72a:	12 82       	std	Z+2, r1	; 0x02
     72c:	df 91       	pop	r29
     72e:	cf 91       	pop	r28
     730:	0f 91       	pop	r16
     732:	ff 90       	pop	r15
     734:	ef 90       	pop	r14
     736:	df 90       	pop	r13
     738:	cf 90       	pop	r12
     73a:	bf 90       	pop	r11
     73c:	af 90       	pop	r10
     73e:	9f 90       	pop	r9
     740:	8f 90       	pop	r8
     742:	7f 90       	pop	r7
     744:	6f 90       	pop	r6
     746:	5f 90       	pop	r5
     748:	4f 90       	pop	r4
     74a:	08 95       	ret

0000074c <_ZN4yrgo6driver4GPIO15EnableInterruptEv>:
     74c:	0f 93       	push	r16
     74e:	cf 93       	push	r28
     750:	fc 01       	movw	r30, r24
     752:	78 94       	sei
     754:	a0 81       	ld	r26, Z
     756:	b1 81       	ldd	r27, Z+1	; 0x01
     758:	18 96       	adiw	r26, 0x08	; 8
     75a:	0c 91       	ld	r16, X
     75c:	a8 e6       	ldi	r26, 0x68	; 104
     75e:	b0 e0       	ldi	r27, 0x00	; 0
     760:	cc 91       	ld	r28, X
     762:	21 e0       	ldi	r18, 0x01	; 1
     764:	30 e0       	ldi	r19, 0x00	; 0
     766:	40 e0       	ldi	r20, 0x00	; 0
     768:	50 e0       	ldi	r21, 0x00	; 0
     76a:	60 e0       	ldi	r22, 0x00	; 0
     76c:	70 e0       	ldi	r23, 0x00	; 0
     76e:	80 e0       	ldi	r24, 0x00	; 0
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     776:	2c 2b       	or	r18, r28
     778:	2c 93       	st	X, r18
     77a:	02 81       	ldd	r16, Z+2	; 0x02
     77c:	01 90       	ld	r0, Z+
     77e:	f0 81       	ld	r31, Z
     780:	e0 2d       	mov	r30, r0
     782:	06 80       	ldd	r0, Z+6	; 0x06
     784:	f7 81       	ldd	r31, Z+7	; 0x07
     786:	e0 2d       	mov	r30, r0
     788:	a0 81       	ld	r26, Z
     78a:	21 e0       	ldi	r18, 0x01	; 1
     78c:	30 e0       	ldi	r19, 0x00	; 0
     78e:	40 e0       	ldi	r20, 0x00	; 0
     790:	50 e0       	ldi	r21, 0x00	; 0
     792:	60 e0       	ldi	r22, 0x00	; 0
     794:	70 e0       	ldi	r23, 0x00	; 0
     796:	80 e0       	ldi	r24, 0x00	; 0
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     79e:	2a 2b       	or	r18, r26
     7a0:	20 83       	st	Z, r18
     7a2:	cf 91       	pop	r28
     7a4:	0f 91       	pop	r16
     7a6:	08 95       	ret

000007a8 <_ZN4yrgo6driver4GPIO18SetCallbackRoutineEPFvvE>:

void GPIO::SetCallbackRoutine(void (*callback_routine)(void)) {
	if (hardware_->port_reg == &PORTB) {
     7a8:	dc 01       	movw	r26, r24
     7aa:	ed 91       	ld	r30, X+
     7ac:	fc 91       	ld	r31, X
     7ae:	82 81       	ldd	r24, Z+2	; 0x02
     7b0:	93 81       	ldd	r25, Z+3	; 0x03
     7b2:	85 32       	cpi	r24, 0x25	; 37
     7b4:	91 05       	cpc	r25, r1
     7b6:	29 f4       	brne	.+10     	; 0x7c2 <_ZN4yrgo6driver4GPIO18SetCallbackRoutineEPFvvE+0x1a>
	    callback_routines[Callback::Index::kPortB] = callback_routine;
     7b8:	70 93 6a 01 	sts	0x016A, r23	; 0x80016a <_ZN4yrgo6driverL17callback_routinesE+0x1>
     7bc:	60 93 69 01 	sts	0x0169, r22	; 0x800169 <_ZN4yrgo6driverL17callback_routinesE>
     7c0:	08 95       	ret
	} else if (hardware_->port_reg == &PORTC) {
     7c2:	88 32       	cpi	r24, 0x28	; 40
     7c4:	91 05       	cpc	r25, r1
     7c6:	29 f4       	brne	.+10     	; 0x7d2 <_ZN4yrgo6driver4GPIO18SetCallbackRoutineEPFvvE+0x2a>
	    callback_routines[Callback::Index::kPortC] = callback_routine;
     7c8:	70 93 6c 01 	sts	0x016C, r23	; 0x80016c <_ZN4yrgo6driverL17callback_routinesE+0x3>
     7cc:	60 93 6b 01 	sts	0x016B, r22	; 0x80016b <_ZN4yrgo6driverL17callback_routinesE+0x2>
     7d0:	08 95       	ret
	} else if (hardware_->port_reg == &PORTD) {
     7d2:	8b 97       	sbiw	r24, 0x2b	; 43
     7d4:	21 f4       	brne	.+8      	; 0x7de <_ZN4yrgo6driver4GPIO18SetCallbackRoutineEPFvvE+0x36>
	    callback_routines[Callback::Index::kPortD] = callback_routine;
     7d6:	70 93 6e 01 	sts	0x016E, r23	; 0x80016e <_ZL5model+0x1>
     7da:	60 93 6d 01 	sts	0x016D, r22	; 0x80016d <_ZL5model>
     7de:	08 95       	ret

000007e0 <_ZN4yrgo6driver4GPIO16SetIoRegPointersEh>:
	}
}

void GPIO::SetIoRegPointers(const uint8_t pin)  {
	if (PinConnectedToPortD(pin)) {
     7e0:	68 30       	cpi	r22, 0x08	; 8
     7e2:	38 f4       	brcc	.+14     	; 0x7f2 <_ZN4yrgo6driver4GPIO16SetIoRegPointersEh+0x12>
		hardware_ = &pind_;
     7e4:	2a e0       	ldi	r18, 0x0A	; 10
     7e6:	31 e0       	ldi	r19, 0x01	; 1
     7e8:	fc 01       	movw	r30, r24
     7ea:	31 83       	std	Z+1, r19	; 0x01
     7ec:	20 83       	st	Z, r18
		pin_ = pin;
     7ee:	62 83       	std	Z+2, r22	; 0x02
     7f0:	08 95       	ret
	static constexpr bool PinConnectedToPortD(const uint8_t pin) {
	    return pin >= Port::D0 && pin <= Port::D7;
	}

	static constexpr bool PinConnectedToPortB(const uint8_t pin) {
		return pin >= Port::B0 && pin <= Port::B5;
     7f2:	28 ef       	ldi	r18, 0xF8	; 248
     7f4:	26 0f       	add	r18, r22
	} else if (PinConnectedToPortB(pin)) {
     7f6:	26 30       	cpi	r18, 0x06	; 6
     7f8:	38 f4       	brcc	.+14     	; 0x808 <__DATA_REGION_LENGTH__+0x8>
		hardware_ = &pinb_;
     7fa:	45 e1       	ldi	r20, 0x15	; 21
     7fc:	51 e0       	ldi	r21, 0x01	; 1
     7fe:	fc 01       	movw	r30, r24
     800:	51 83       	std	Z+1, r21	; 0x01
     802:	40 83       	st	Z, r20
		pin_ = pin - 8;
     804:	22 83       	std	Z+2, r18	; 0x02
     806:	08 95       	ret
	}

	static constexpr bool PinConnectedToPortC(const uint8_t pin) {
		return pin >= Port::C0 && pin <= Port::C5;
     808:	6e 50       	subi	r22, 0x0E	; 14
	} else if (PinConnectedToPortC(pin)) {
     80a:	66 30       	cpi	r22, 0x06	; 6
     80c:	30 f4       	brcc	.+12     	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
		hardware_ = &pind_;
     80e:	2a e0       	ldi	r18, 0x0A	; 10
     810:	31 e0       	ldi	r19, 0x01	; 1
     812:	fc 01       	movw	r30, r24
     814:	31 83       	std	Z+1, r19	; 0x01
     816:	20 83       	st	Z, r18
		pin_ = pin - 14;
     818:	62 83       	std	Z+2, r22	; 0x02
     81a:	08 95       	ret

0000081c <_ZN4yrgo6driver4GPIO12SetDirectionENS1_9DirectionE>:
	}
}

void GPIO::SetDirection(const enum Direction direction)  {
     81c:	0f 93       	push	r16
	if (direction == Direction::kInputPullup) {
     81e:	61 30       	cpi	r22, 0x01	; 1
     820:	71 05       	cpc	r23, r1
     822:	b9 f4       	brne	.+46     	; 0x852 <_ZN4yrgo6driver4GPIO12SetDirectionENS1_9DirectionE+0x36>
		utils::Set(*(hardware_->port_reg), pin_);
     824:	dc 01       	movw	r26, r24
     826:	12 96       	adiw	r26, 0x02	; 2
     828:	0c 91       	ld	r16, X
     82a:	12 97       	sbiw	r26, 0x02	; 2
     82c:	ed 91       	ld	r30, X+
     82e:	fc 91       	ld	r31, X
     830:	02 80       	ldd	r0, Z+2	; 0x02
     832:	f3 81       	ldd	r31, Z+3	; 0x03
     834:	e0 2d       	mov	r30, r0
     836:	a0 81       	ld	r26, Z
     838:	21 e0       	ldi	r18, 0x01	; 1
     83a:	30 e0       	ldi	r19, 0x00	; 0
     83c:	40 e0       	ldi	r20, 0x00	; 0
     83e:	50 e0       	ldi	r21, 0x00	; 0
     840:	60 e0       	ldi	r22, 0x00	; 0
     842:	70 e0       	ldi	r23, 0x00	; 0
     844:	80 e0       	ldi	r24, 0x00	; 0
     846:	90 e0       	ldi	r25, 0x00	; 0
     848:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     84c:	2a 2b       	or	r18, r26
     84e:	20 83       	st	Z, r18
     850:	18 c0       	rjmp	.+48     	; 0x882 <_ZN4yrgo6driver4GPIO12SetDirectionENS1_9DirectionE+0x66>
	} else if (direction == Direction::kOutput) {
     852:	62 30       	cpi	r22, 0x02	; 2
     854:	71 05       	cpc	r23, r1
     856:	a9 f4       	brne	.+42     	; 0x882 <_ZN4yrgo6driver4GPIO12SetDirectionENS1_9DirectionE+0x66>
		utils::Set(*(hardware_->dir_reg), pin_);
     858:	fc 01       	movw	r30, r24
     85a:	02 81       	ldd	r16, Z+2	; 0x02
     85c:	01 90       	ld	r0, Z+
     85e:	f0 81       	ld	r31, Z
     860:	e0 2d       	mov	r30, r0
     862:	01 90       	ld	r0, Z+
     864:	f0 81       	ld	r31, Z
     866:	e0 2d       	mov	r30, r0
     868:	a0 81       	ld	r26, Z
     86a:	21 e0       	ldi	r18, 0x01	; 1
     86c:	30 e0       	ldi	r19, 0x00	; 0
     86e:	40 e0       	ldi	r20, 0x00	; 0
     870:	50 e0       	ldi	r21, 0x00	; 0
     872:	60 e0       	ldi	r22, 0x00	; 0
     874:	70 e0       	ldi	r23, 0x00	; 0
     876:	80 e0       	ldi	r24, 0x00	; 0
     878:	90 e0       	ldi	r25, 0x00	; 0
     87a:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     87e:	2a 2b       	or	r18, r26
     880:	20 83       	st	Z, r18
	}
}
     882:	0f 91       	pop	r16
     884:	08 95       	ret

00000886 <_ZN4yrgo6driver4GPIO4InitEhNS1_9DirectionE>:
    .io_port = IoPort::kD
};

uint32_t GPIO::pin_list_{};

bool GPIO::Init(const uint8_t pin, const Direction direction) {
     886:	4f 92       	push	r4
     888:	5f 92       	push	r5
     88a:	6f 92       	push	r6
     88c:	7f 92       	push	r7
     88e:	8f 92       	push	r8
     890:	9f 92       	push	r9
     892:	af 92       	push	r10
     894:	bf 92       	push	r11
     896:	cf 92       	push	r12
     898:	df 92       	push	r13
     89a:	ef 92       	push	r14
     89c:	ff 92       	push	r15
     89e:	0f 93       	push	r16
     8a0:	cf 93       	push	r28
     8a2:	dc 01       	movw	r26, r24
     8a4:	e6 2f       	mov	r30, r22
     8a6:	7a 01       	movw	r14, r20
    if (PinNumberValid(pin) && !PinReserved(pin)) {
     8a8:	64 31       	cpi	r22, 0x14	; 20
     8aa:	f0 f4       	brcc	.+60     	; 0x8e8 <_ZN4yrgo6driver4GPIO4InitEhNS1_9DirectionE+0x62>
	 *
	 * @return
	 *        True if specified pin is reserved, else false.
	 ********************************************************************************/
	static constexpr bool PinReserved(const uint8_t pin) {
		return pin <= kPinMax ? utils::Read(pin_list_, pin) : false;
     8ac:	64 31       	cpi	r22, 0x14	; 20
     8ae:	b8 f4       	brcc	.+46     	; 0x8de <_ZN4yrgo6driver4GPIO4InitEhNS1_9DirectionE+0x58>
 *        True if the specified bit is high, else false.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr bool Read(const volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
    return reg & (1ULL << bit);
     8b0:	40 91 65 01 	lds	r20, 0x0165	; 0x800165 <_ZN4yrgo6driver4GPIO9pin_list_E>
     8b4:	50 91 66 01 	lds	r21, 0x0166	; 0x800166 <_ZN4yrgo6driver4GPIO9pin_list_E+0x1>
     8b8:	60 91 67 01 	lds	r22, 0x0167	; 0x800167 <_ZN4yrgo6driver4GPIO9pin_list_E+0x2>
     8bc:	70 91 68 01 	lds	r23, 0x0168	; 0x800168 <_ZN4yrgo6driver4GPIO9pin_list_E+0x3>
     8c0:	3a 01       	movw	r6, r20
     8c2:	4b 01       	movw	r8, r22
     8c4:	24 2f       	mov	r18, r20
     8c6:	37 2d       	mov	r19, r7
     8c8:	48 2d       	mov	r20, r8
     8ca:	59 2d       	mov	r21, r9
     8cc:	60 e0       	ldi	r22, 0x00	; 0
     8ce:	70 e0       	ldi	r23, 0x00	; 0
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	0e 2f       	mov	r16, r30
     8d6:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__lshrdi3>
     8da:	21 70       	andi	r18, 0x01	; 1
     8dc:	01 c0       	rjmp	.+2      	; 0x8e0 <_ZN4yrgo6driver4GPIO4InitEhNS1_9DirectionE+0x5a>
     8de:	20 e0       	ldi	r18, 0x00	; 0
     8e0:	21 11       	cpse	r18, r1
     8e2:	04 c0       	rjmp	.+8      	; 0x8ec <_ZN4yrgo6driver4GPIO4InitEhNS1_9DirectionE+0x66>
     8e4:	c1 e0       	ldi	r28, 0x01	; 1
     8e6:	03 c0       	rjmp	.+6      	; 0x8ee <_ZN4yrgo6driver4GPIO4InitEhNS1_9DirectionE+0x68>
     8e8:	c0 e0       	ldi	r28, 0x00	; 0
     8ea:	01 c0       	rjmp	.+2      	; 0x8ee <_ZN4yrgo6driver4GPIO4InitEhNS1_9DirectionE+0x68>
     8ec:	c0 e0       	ldi	r28, 0x00	; 0
     8ee:	cc 23       	and	r28, r28
     8f0:	39 f1       	breq	.+78     	; 0x940 <__stack+0x41>
     8f2:	67 01       	movw	r12, r14
     8f4:	0e 2f       	mov	r16, r30
     8f6:	7d 01       	movw	r14, r26
	    SetIoRegPointers(pin);
     8f8:	6e 2f       	mov	r22, r30
     8fa:	cd 01       	movw	r24, r26
     8fc:	0e 94 f0 03 	call	0x7e0	; 0x7e0 <_ZN4yrgo6driver4GPIO16SetIoRegPointersEh>
	    SetDirection(direction);
     900:	b6 01       	movw	r22, r12
     902:	c7 01       	movw	r24, r14
     904:	0e 94 0e 04 	call	0x81c	; 0x81c <_ZN4yrgo6driver4GPIO12SetDirectionENS1_9DirectionE>
 *        The specified bit to set.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr void Set(volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
	reg |= (1ULL << bit);
     908:	e5 e6       	ldi	r30, 0x65	; 101
     90a:	f1 e0       	ldi	r31, 0x01	; 1
     90c:	40 80       	ld	r4, Z
     90e:	51 80       	ldd	r5, Z+1	; 0x01
     910:	62 80       	ldd	r6, Z+2	; 0x02
     912:	73 80       	ldd	r7, Z+3	; 0x03
     914:	21 e0       	ldi	r18, 0x01	; 1
     916:	30 e0       	ldi	r19, 0x00	; 0
     918:	40 e0       	ldi	r20, 0x00	; 0
     91a:	50 e0       	ldi	r21, 0x00	; 0
     91c:	60 e0       	ldi	r22, 0x00	; 0
     91e:	70 e0       	ldi	r23, 0x00	; 0
     920:	80 e0       	ldi	r24, 0x00	; 0
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     928:	82 2e       	mov	r8, r18
     92a:	93 2e       	mov	r9, r19
     92c:	a4 2e       	mov	r10, r20
     92e:	b5 2e       	mov	r11, r21
     930:	84 28       	or	r8, r4
     932:	95 28       	or	r9, r5
     934:	a6 28       	or	r10, r6
     936:	b7 28       	or	r11, r7
     938:	80 82       	st	Z, r8
     93a:	91 82       	std	Z+1, r9	; 0x01
     93c:	a2 82       	std	Z+2, r10	; 0x02
     93e:	b3 82       	std	Z+3, r11	; 0x03
		utils::Set(pin_list_, pin);
		return true;
	} else {
	    return false;
	}
}
     940:	8c 2f       	mov	r24, r28
     942:	cf 91       	pop	r28
     944:	0f 91       	pop	r16
     946:	ff 90       	pop	r15
     948:	ef 90       	pop	r14
     94a:	df 90       	pop	r13
     94c:	cf 90       	pop	r12
     94e:	bf 90       	pop	r11
     950:	af 90       	pop	r10
     952:	9f 90       	pop	r9
     954:	8f 90       	pop	r8
     956:	7f 90       	pop	r7
     958:	6f 90       	pop	r6
     95a:	5f 90       	pop	r5
     95c:	4f 90       	pop	r4
     95e:	08 95       	ret

00000960 <__vector_3>:
	} else if (direction == Direction::kOutput) {
		utils::Set(*(hardware_->dir_reg), pin_);
	}
}

ISR (PCINT0_vect) {
     960:	1f 92       	push	r1
     962:	0f 92       	push	r0
     964:	0f b6       	in	r0, 0x3f	; 63
     966:	0f 92       	push	r0
     968:	11 24       	eor	r1, r1
     96a:	2f 93       	push	r18
     96c:	3f 93       	push	r19
     96e:	4f 93       	push	r20
     970:	5f 93       	push	r21
     972:	6f 93       	push	r22
     974:	7f 93       	push	r23
     976:	8f 93       	push	r24
     978:	9f 93       	push	r25
     97a:	af 93       	push	r26
     97c:	bf 93       	push	r27
     97e:	ef 93       	push	r30
     980:	ff 93       	push	r31
    if (callback_routines[Callback::Index::kPortB]) {
     982:	e0 91 69 01 	lds	r30, 0x0169	; 0x800169 <_ZN4yrgo6driverL17callback_routinesE>
     986:	f0 91 6a 01 	lds	r31, 0x016A	; 0x80016a <_ZN4yrgo6driverL17callback_routinesE+0x1>
     98a:	30 97       	sbiw	r30, 0x00	; 0
     98c:	09 f0       	breq	.+2      	; 0x990 <__vector_3+0x30>
	    callback_routines[Callback::Index::kPortB]();
     98e:	09 95       	icall
	}
}
     990:	ff 91       	pop	r31
     992:	ef 91       	pop	r30
     994:	bf 91       	pop	r27
     996:	af 91       	pop	r26
     998:	9f 91       	pop	r25
     99a:	8f 91       	pop	r24
     99c:	7f 91       	pop	r23
     99e:	6f 91       	pop	r22
     9a0:	5f 91       	pop	r21
     9a2:	4f 91       	pop	r20
     9a4:	3f 91       	pop	r19
     9a6:	2f 91       	pop	r18
     9a8:	0f 90       	pop	r0
     9aa:	0f be       	out	0x3f, r0	; 63
     9ac:	0f 90       	pop	r0
     9ae:	1f 90       	pop	r1
     9b0:	18 95       	reti

000009b2 <__vector_4>:

ISR (PCINT1_vect) {
     9b2:	1f 92       	push	r1
     9b4:	0f 92       	push	r0
     9b6:	0f b6       	in	r0, 0x3f	; 63
     9b8:	0f 92       	push	r0
     9ba:	11 24       	eor	r1, r1
     9bc:	2f 93       	push	r18
     9be:	3f 93       	push	r19
     9c0:	4f 93       	push	r20
     9c2:	5f 93       	push	r21
     9c4:	6f 93       	push	r22
     9c6:	7f 93       	push	r23
     9c8:	8f 93       	push	r24
     9ca:	9f 93       	push	r25
     9cc:	af 93       	push	r26
     9ce:	bf 93       	push	r27
     9d0:	ef 93       	push	r30
     9d2:	ff 93       	push	r31
    if (callback_routines[Callback::Index::kPortC]) {
     9d4:	e0 91 6b 01 	lds	r30, 0x016B	; 0x80016b <_ZN4yrgo6driverL17callback_routinesE+0x2>
     9d8:	f0 91 6c 01 	lds	r31, 0x016C	; 0x80016c <_ZN4yrgo6driverL17callback_routinesE+0x3>
     9dc:	30 97       	sbiw	r30, 0x00	; 0
     9de:	09 f0       	breq	.+2      	; 0x9e2 <__vector_4+0x30>
	    callback_routines[Callback::Index::kPortC]();
     9e0:	09 95       	icall
    }
}
     9e2:	ff 91       	pop	r31
     9e4:	ef 91       	pop	r30
     9e6:	bf 91       	pop	r27
     9e8:	af 91       	pop	r26
     9ea:	9f 91       	pop	r25
     9ec:	8f 91       	pop	r24
     9ee:	7f 91       	pop	r23
     9f0:	6f 91       	pop	r22
     9f2:	5f 91       	pop	r21
     9f4:	4f 91       	pop	r20
     9f6:	3f 91       	pop	r19
     9f8:	2f 91       	pop	r18
     9fa:	0f 90       	pop	r0
     9fc:	0f be       	out	0x3f, r0	; 63
     9fe:	0f 90       	pop	r0
     a00:	1f 90       	pop	r1
     a02:	18 95       	reti

00000a04 <__vector_5>:

ISR (PCINT2_vect) {
     a04:	1f 92       	push	r1
     a06:	0f 92       	push	r0
     a08:	0f b6       	in	r0, 0x3f	; 63
     a0a:	0f 92       	push	r0
     a0c:	11 24       	eor	r1, r1
     a0e:	2f 93       	push	r18
     a10:	3f 93       	push	r19
     a12:	4f 93       	push	r20
     a14:	5f 93       	push	r21
     a16:	6f 93       	push	r22
     a18:	7f 93       	push	r23
     a1a:	8f 93       	push	r24
     a1c:	9f 93       	push	r25
     a1e:	af 93       	push	r26
     a20:	bf 93       	push	r27
     a22:	ef 93       	push	r30
     a24:	ff 93       	push	r31
    if (callback_routines[Callback::Index::kPortD]) {
     a26:	e0 91 6d 01 	lds	r30, 0x016D	; 0x80016d <_ZL5model>
     a2a:	f0 91 6e 01 	lds	r31, 0x016E	; 0x80016e <_ZL5model+0x1>
     a2e:	30 97       	sbiw	r30, 0x00	; 0
     a30:	09 f0       	breq	.+2      	; 0xa34 <__vector_5+0x30>
	    callback_routines[Callback::Index::kPortD]();
     a32:	09 95       	icall
    }
}
     a34:	ff 91       	pop	r31
     a36:	ef 91       	pop	r30
     a38:	bf 91       	pop	r27
     a3a:	af 91       	pop	r26
     a3c:	9f 91       	pop	r25
     a3e:	8f 91       	pop	r24
     a40:	7f 91       	pop	r23
     a42:	6f 91       	pop	r22
     a44:	5f 91       	pop	r21
     a46:	4f 91       	pop	r20
     a48:	3f 91       	pop	r19
     a4a:	2f 91       	pop	r18
     a4c:	0f 90       	pop	r0
     a4e:	0f be       	out	0x3f, r0	; 63
     a50:	0f 90       	pop	r0
     a52:	1f 90       	pop	r1
     a54:	18 95       	reti

00000a56 <_ZN12_GLOBAL__N_114Timer0CallbackEv>:

/********************************************************************************
 * @brief Enabled pin change interrupts on the button's I/O port 300 ms after
 *        press or release to reduce the effects of contact bounces.
 ********************************************************************************/
void Timer0Callback(void) {
     a56:	0f 93       	push	r16
     a58:	1f 93       	push	r17
    if (timer0.Elapsed()) {
     a5a:	8a e8       	ldi	r24, 0x8A	; 138
     a5c:	91 e0       	ldi	r25, 0x01	; 1
     a5e:	0e 94 e5 07 	call	0xfca	; 0xfca <_ZN4yrgo6driver5Timer7ElapsedEv>
     a62:	88 23       	and	r24, r24
     a64:	d9 f0       	breq	.+54     	; 0xa9c <_ZN12_GLOBAL__N_114Timer0CallbackEv+0x46>
        timer0.Stop();
     a66:	8a e8       	ldi	r24, 0x8A	; 138
     a68:	91 e0       	ldi	r25, 0x01	; 1
     a6a:	0e 94 ba 07 	call	0xf74	; 0xf74 <_ZN4yrgo6driver5Timer4StopEv>
	 *
	 * @return
	 *        The I/O port the device is connected to as an enumerator of the
     *        enum class IoPort.
	 ********************************************************************************/
     enum IoPort GetIoPort(void) const { return hardware_->io_port; };
     a6e:	e0 91 93 01 	lds	r30, 0x0193	; 0x800193 <_ZL7button1>
     a72:	f0 91 94 01 	lds	r31, 0x0194	; 0x800194 <_ZL7button1+0x1>
     a76:	01 85       	ldd	r16, Z+9	; 0x09
     a78:	12 85       	ldd	r17, Z+10	; 0x0a
}

/********************************************************************************
 * @brief Enables interrupts globally.
 ********************************************************************************/
inline void GlobalInterruptEnable(void) { asm("SEI"); }
     a7a:	78 94       	sei
 *        The specified bit to set.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr void Set(volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
	reg |= (1ULL << bit);
     a7c:	e8 e6       	ldi	r30, 0x68	; 104
     a7e:	f0 e0       	ldi	r31, 0x00	; 0
     a80:	a0 81       	ld	r26, Z
     a82:	11 27       	eor	r17, r17
     a84:	21 e0       	ldi	r18, 0x01	; 1
     a86:	30 e0       	ldi	r19, 0x00	; 0
     a88:	40 e0       	ldi	r20, 0x00	; 0
     a8a:	50 e0       	ldi	r21, 0x00	; 0
     a8c:	60 e0       	ldi	r22, 0x00	; 0
     a8e:	70 e0       	ldi	r23, 0x00	; 0
     a90:	80 e0       	ldi	r24, 0x00	; 0
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     a98:	2a 2b       	or	r18, r26
     a9a:	20 83       	st	Z, r18
	    button1.EnableInterruptsOnIoPort(); // DONE
	}
}
     a9c:	1f 91       	pop	r17
     a9e:	0f 91       	pop	r16
     aa0:	08 95       	ret

00000aa2 <_ZN12_GLOBAL__N_118PredictTemperatureEv>:
static Timer timer1{Timer::Circuit::k1, 60000};
static yrgo::LinReg model{};

namespace {
	
void PredictTemperature(void) {
     aa2:	0f 93       	push	r16
     aa4:	1f 93       	push	r17
     aa6:	cf 93       	push	r28
     aa8:	df 93       	push	r29
     aaa:	cd b7       	in	r28, 0x3d	; 61
     aac:	de b7       	in	r29, 0x3e	; 62
     aae:	c4 56       	subi	r28, 0x64	; 100
     ab0:	d1 09       	sbc	r29, r1
     ab2:	0f b6       	in	r0, 0x3f	; 63
     ab4:	f8 94       	cli
     ab6:	de bf       	out	0x3e, r29	; 62
     ab8:	0f be       	out	0x3f, r0	; 63
     aba:	cd bf       	out	0x3d, r28	; 61
 	const auto uin = adc::Read(adc::Pin::A2) / 1023.0 * 5;
     abc:	82 e0       	ldi	r24, 0x02	; 2
     abe:	0e 94 73 00 	call	0xe6	; 0xe6 <_ZN4yrgo6driver3adc4ReadEh>
     ac2:	bc 01       	movw	r22, r24
     ac4:	80 e0       	ldi	r24, 0x00	; 0
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	0e 94 6d 0b 	call	0x16da	; 0x16da <__floatunsisf>
     acc:	20 e0       	ldi	r18, 0x00	; 0
     ace:	30 ec       	ldi	r19, 0xC0	; 192
     ad0:	4f e7       	ldi	r20, 0x7F	; 127
     ad2:	54 e4       	ldi	r21, 0x44	; 68
     ad4:	0e 94 c5 0a 	call	0x158a	; 0x158a <__divsf3>
     ad8:	20 e0       	ldi	r18, 0x00	; 0
     ada:	30 e0       	ldi	r19, 0x00	; 0
     adc:	40 ea       	ldi	r20, 0xA0	; 160
     ade:	50 e4       	ldi	r21, 0x40	; 64
     ae0:	0e 94 1f 0c 	call	0x183e	; 0x183e <__mulsf3>
     ae4:	0d e6       	ldi	r16, 0x6D	; 109
     ae6:	11 e0       	ldi	r17, 0x01	; 1
     ae8:	f8 01       	movw	r30, r16
     aea:	24 85       	ldd	r18, Z+12	; 0x0c
     aec:	35 85       	ldd	r19, Z+13	; 0x0d
     aee:	46 85       	ldd	r20, Z+14	; 0x0e
     af0:	57 85       	ldd	r21, Z+15	; 0x0f
     af2:	0e 94 1f 0c 	call	0x183e	; 0x183e <__mulsf3>
     af6:	f8 01       	movw	r30, r16
     af8:	20 89       	ldd	r18, Z+16	; 0x10
     afa:	31 89       	ldd	r19, Z+17	; 0x11
     afc:	42 89       	ldd	r20, Z+18	; 0x12
     afe:	53 89       	ldd	r21, Z+19	; 0x13
     b00:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <__addsf3>
 ********************************************************************************/
template <typename T1 = int32_t, typename T2 = double>
constexpr T1 Round(const T2 value) {
    static_assert(type_traits::is_integral<T1>::value && type_traits::is_arithmetic<T2>::value, 
	              "Rounding only possible for arithmetic types!");
    return static_cast<T1>(value + 0.5);
     b04:	20 e0       	ldi	r18, 0x00	; 0
     b06:	30 e0       	ldi	r19, 0x00	; 0
     b08:	40 e0       	ldi	r20, 0x00	; 0
     b0a:	5f e3       	ldi	r21, 0x3F	; 63
     b0c:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <__addsf3>
     b10:	0e 94 37 0b 	call	0x166e	; 0x166e <__fixsfsi>
 * @param args
 *        The arguments to concatenate in the format string.
 ********************************************************************************/
template<typename... T>
constexpr void Printf(const char* format, const T&... args...) {
	char s[100]{'\0'};           
     b14:	8e 01       	movw	r16, r28
     b16:	0f 5f       	subi	r16, 0xFF	; 255
     b18:	1f 4f       	sbci	r17, 0xFF	; 255
     b1a:	24 e6       	ldi	r18, 0x64	; 100
     b1c:	f8 01       	movw	r30, r16
     b1e:	11 92       	st	Z+, r1
     b20:	2a 95       	dec	r18
     b22:	e9 f7       	brne	.-6      	; 0xb1e <_ZN12_GLOBAL__N_118PredictTemperatureEv+0x7c>
	sprintf(s, format, args...); // Concatenates the format string and the arguments.
     b24:	9f 93       	push	r25
     b26:	8f 93       	push	r24
     b28:	7f 93       	push	r23
     b2a:	6f 93       	push	r22
     b2c:	8a e5       	ldi	r24, 0x5A	; 90
     b2e:	91 e0       	ldi	r25, 0x01	; 1
     b30:	9f 93       	push	r25
     b32:	8f 93       	push	r24
     b34:	1f 93       	push	r17
     b36:	0f 93       	push	r16
     b38:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <sprintf>
    Print(s);                    // Prints the concatenated string.
     b3c:	63 e6       	ldi	r22, 0x63	; 99
     b3e:	71 e0       	ldi	r23, 0x01	; 1
     b40:	c8 01       	movw	r24, r16
     b42:	0e 94 88 07 	call	0xf10	; 0xf10 <_ZN4yrgo6driver6serial5PrintEPKcS3_>
	const auto predicted_temp = model.Predict(uin);
	serial::Printf("Temp: %d\n", utils::Round(predicted_temp));
}
     b46:	0f b6       	in	r0, 0x3f	; 63
     b48:	f8 94       	cli
     b4a:	de bf       	out	0x3e, r29	; 62
     b4c:	0f be       	out	0x3f, r0	; 63
     b4e:	cd bf       	out	0x3d, r28	; 61
     b50:	cc 59       	subi	r28, 0x9C	; 156
     b52:	df 4f       	sbci	r29, 0xFF	; 255
     b54:	0f b6       	in	r0, 0x3f	; 63
     b56:	f8 94       	cli
     b58:	de bf       	out	0x3e, r29	; 62
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	cd bf       	out	0x3d, r28	; 61
     b5e:	df 91       	pop	r29
     b60:	cf 91       	pop	r28
     b62:	1f 91       	pop	r17
     b64:	0f 91       	pop	r16
     b66:	08 95       	ret

00000b68 <_ZN12_GLOBAL__N_114Timer1CallbackEv>:

/********************************************************************************
 * @brief Toggles led1 when timer1 elapsed, which is every 100 ms when enabled.
 ********************************************************************************/
void Timer1Callback(void) {
    if (timer1.Elapsed()) {
     b68:	81 e8       	ldi	r24, 0x81	; 129
     b6a:	91 e0       	ldi	r25, 0x01	; 1
     b6c:	0e 94 e5 07 	call	0xfca	; 0xfca <_ZN4yrgo6driver5Timer7ElapsedEv>
     b70:	81 11       	cpse	r24, r1
	     PredictTemperature(); // DONE
     b72:	0e 94 51 05 	call	0xaa2	; 0xaa2 <_ZN12_GLOBAL__N_118PredictTemperatureEv>
     b76:	08 95       	ret

00000b78 <_ZN12_GLOBAL__N_114ButtonCallbackEv>:
 *        Every time button1 is pressed, timer1 is toggled, which indirectly
 *        toggles the LED (since timer1 is responsible for toggling led1).
 *        Pin change interrupts are disabled for 300 ms on the button's I/O port
 *        to reduce the effects of contact bounces.
 ********************************************************************************/
void ButtonCallback(void) {
     b78:	0f 93       	push	r16
     b7a:	1f 93       	push	r17
     b7c:	cf 93       	push	r28
     b7e:	df 93       	push	r29
     b80:	c3 e9       	ldi	r28, 0x93	; 147
     b82:	d1 e0       	ldi	r29, 0x01	; 1
     b84:	e8 81       	ld	r30, Y
     b86:	f9 81       	ldd	r31, Y+1	; 0x01
     b88:	01 85       	ldd	r16, Z+9	; 0x09
     b8a:	12 85       	ldd	r17, Z+10	; 0x0a
 *        The specified bit to clear.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr void Clear(volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
    reg &= ~(1ULL << bit);
     b8c:	a8 e6       	ldi	r26, 0x68	; 104
     b8e:	b0 e0       	ldi	r27, 0x00	; 0
     b90:	ec 91       	ld	r30, X
     b92:	11 27       	eor	r17, r17
     b94:	21 e0       	ldi	r18, 0x01	; 1
     b96:	30 e0       	ldi	r19, 0x00	; 0
     b98:	40 e0       	ldi	r20, 0x00	; 0
     b9a:	50 e0       	ldi	r21, 0x00	; 0
     b9c:	60 e0       	ldi	r22, 0x00	; 0
     b9e:	70 e0       	ldi	r23, 0x00	; 0
     ba0:	80 e0       	ldi	r24, 0x00	; 0
     ba2:	90 e0       	ldi	r25, 0x00	; 0
     ba4:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     ba8:	20 95       	com	r18
     baa:	e2 23       	and	r30, r18
     bac:	ec 93       	st	X, r30
    button1.DisableInterruptsOnIoPort();
    timer0.Start();
     bae:	8a e8       	ldi	r24, 0x8A	; 138
     bb0:	91 e0       	ldi	r25, 0x01	; 1
     bb2:	0e 94 93 07 	call	0xf26	; 0xf26 <_ZN4yrgo6driver5Timer5StartEv>
	 * @brief Reads input of device.
	 * 
	 * @return
	 *        True if the input signal is high, else false.
	 ********************************************************************************/
	bool Read(void) const { return utils::Read(*(hardware_->pin_reg), pin_); }
     bb6:	0a 81       	ldd	r16, Y+2	; 0x02
     bb8:	e8 81       	ld	r30, Y
     bba:	f9 81       	ldd	r31, Y+1	; 0x01
     bbc:	04 80       	ldd	r0, Z+4	; 0x04
     bbe:	f5 81       	ldd	r31, Z+5	; 0x05
     bc0:	e0 2d       	mov	r30, r0
 *        True if the specified bit is high, else false.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr bool Read(const volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
    return reg & (1ULL << bit);
     bc2:	20 81       	ld	r18, Z
     bc4:	30 e0       	ldi	r19, 0x00	; 0
     bc6:	40 e0       	ldi	r20, 0x00	; 0
     bc8:	50 e0       	ldi	r21, 0x00	; 0
     bca:	60 e0       	ldi	r22, 0x00	; 0
     bcc:	70 e0       	ldi	r23, 0x00	; 0
     bce:	80 e0       	ldi	r24, 0x00	; 0
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__lshrdi3>
     bd6:	21 70       	andi	r18, 0x01	; 1
	if (button1.Read()) {
     bd8:	30 e0       	ldi	r19, 0x00	; 0
     bda:	40 e0       	ldi	r20, 0x00	; 0
     bdc:	50 e0       	ldi	r21, 0x00	; 0
     bde:	60 e0       	ldi	r22, 0x00	; 0
     be0:	70 e0       	ldi	r23, 0x00	; 0
     be2:	80 e0       	ldi	r24, 0x00	; 0
     be4:	90 e0       	ldi	r25, 0x00	; 0
     be6:	a0 e0       	ldi	r26, 0x00	; 0
     be8:	0e 94 d7 0c 	call	0x19ae	; 0x19ae <__cmpdi2_s8>
     bec:	31 f0       	breq	.+12     	; 0xbfa <_ZN12_GLOBAL__N_114ButtonCallbackEv+0x82>
		PredictTemperature(); 
     bee:	0e 94 51 05 	call	0xaa2	; 0xaa2 <_ZN12_GLOBAL__N_118PredictTemperatureEv>
		timer1.Restart(); // Omstartar 60-sekunderstimern.
     bf2:	81 e8       	ldi	r24, 0x81	; 129
     bf4:	91 e0       	ldi	r25, 0x01	; 1
     bf6:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <_ZN4yrgo6driver5Timer7RestartEv>
	}
}
     bfa:	df 91       	pop	r29
     bfc:	cf 91       	pop	r28
     bfe:	1f 91       	pop	r17
     c00:	0f 91       	pop	r16
     c02:	08 95       	ret

00000c04 <_Z41__static_initialization_and_destruction_0ii>:
    while (1) 
    {
	    watchdog::Reset();
    }
	return 0;
}
     c04:	0f 93       	push	r16
     c06:	1f 93       	push	r17
     c08:	cf 93       	push	r28
     c0a:	df 93       	push	r29
     c0c:	ec 01       	movw	r28, r24
     c0e:	8b 01       	movw	r16, r22
     c10:	01 97       	sbiw	r24, 0x01	; 1
     c12:	39 f5       	brne	.+78     	; 0xc62 <_Z41__static_initialization_and_destruction_0ii+0x5e>
     c14:	6f 3f       	cpi	r22, 0xFF	; 255
     c16:	7f 4f       	sbci	r23, 0xFF	; 255
     c18:	21 f5       	brne	.+72     	; 0xc62 <_Z41__static_initialization_and_destruction_0ii+0x5e>
     *        The PIN number of the device, either ATmega328P port numbers or
	 *        Arduino pin numbers or
	 * @param direction
	 *        The direction of the device.
	 ********************************************************************************/
	GPIO(const uint8_t pin, const Direction direction) { Init(pin, direction); }
     c1a:	e3 e9       	ldi	r30, 0x93	; 147
     c1c:	f1 e0       	ldi	r31, 0x01	; 1
     c1e:	11 82       	std	Z+1, r1	; 0x01
     c20:	10 82       	st	Z, r1
     c22:	12 82       	std	Z+2, r1	; 0x02
     c24:	41 e0       	ldi	r20, 0x01	; 1
     c26:	50 e0       	ldi	r21, 0x00	; 0
     c28:	6d e0       	ldi	r22, 0x0D	; 13
     c2a:	cf 01       	movw	r24, r30
     c2c:	0e 94 43 04 	call	0x886	; 0x886 <_ZN4yrgo6driver4GPIO4InitEhNS1_9DirectionE>
 *        the button.
 * @param timer1
 *        Timer used to toggle the LED every 100 ms when enabled.
 ********************************************************************************/
static GPIO button1{13, GPIO::Direction::kInputPullup};
static Timer timer0{Timer::Circuit::k0, 300};
     c30:	20 e0       	ldi	r18, 0x00	; 0
     c32:	4c e2       	ldi	r20, 0x2C	; 44
     c34:	51 e0       	ldi	r21, 0x01	; 1
     c36:	60 e0       	ldi	r22, 0x00	; 0
     c38:	70 e0       	ldi	r23, 0x00	; 0
     c3a:	8a e8       	ldi	r24, 0x8A	; 138
     c3c:	91 e0       	ldi	r25, 0x01	; 1
     c3e:	0e 94 c7 08 	call	0x118e	; 0x118e <_ZN4yrgo6driver5TimerC1ENS1_7CircuitEjb>
static Timer timer1{Timer::Circuit::k1, 60000};
     c42:	20 e0       	ldi	r18, 0x00	; 0
     c44:	40 e6       	ldi	r20, 0x60	; 96
     c46:	5a ee       	ldi	r21, 0xEA	; 234
     c48:	61 e0       	ldi	r22, 0x01	; 1
     c4a:	70 e0       	ldi	r23, 0x00	; 0
     c4c:	81 e8       	ldi	r24, 0x81	; 129
     c4e:	91 e0       	ldi	r25, 0x01	; 1
     c50:	0e 94 c7 08 	call	0x118e	; 0x118e <_ZN4yrgo6driver5TimerC1ENS1_7CircuitEjb>
static yrgo::LinReg model{};
     c54:	ed e6       	ldi	r30, 0x6D	; 109
     c56:	f1 e0       	ldi	r31, 0x01	; 1
     c58:	84 e1       	ldi	r24, 0x14	; 20
     c5a:	df 01       	movw	r26, r30
     c5c:	1d 92       	st	X+, r1
     c5e:	8a 95       	dec	r24
     c60:	e9 f7       	brne	.-6      	; 0xc5c <_Z41__static_initialization_and_destruction_0ii+0x58>
     c62:	cd 2b       	or	r28, r29
     c64:	49 f5       	brne	.+82     	; 0xcb8 <_Z41__static_initialization_and_destruction_0ii+0xb4>
     c66:	0f 3f       	cpi	r16, 0xFF	; 255
     c68:	1f 4f       	sbci	r17, 0xFF	; 255
     c6a:	31 f5       	brne	.+76     	; 0xcb8 <_Z41__static_initialization_and_destruction_0ii+0xb4>
 * @param block
 *        Reference to the block to delete.
 ********************************************************************************/
template <typename T>
inline void Delete(T* &block) {
    free(block);
     c6c:	cd e6       	ldi	r28, 0x6D	; 109
     c6e:	d1 e0       	ldi	r29, 0x01	; 1
     c70:	88 85       	ldd	r24, Y+8	; 0x08
     c72:	99 85       	ldd	r25, Y+9	; 0x09
     c74:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <free>
    block = nullptr;
     c78:	19 86       	std	Y+9, r1	; 0x09
     c7a:	18 86       	std	Y+8, r1	; 0x08
     * @brief Clears content of referenced vector by deallocating memory on the
     *        heap. All member variables are reset to starting values.
     ********************************************************************************/
    void Clear(void) noexcept {
        detail::Delete<T>(data_);
        size_ = 0;
     c7c:	1b 86       	std	Y+11, r1	; 0x0b
     c7e:	1a 86       	std	Y+10, r1	; 0x0a
 * @param block
 *        Reference to the block to delete.
 ********************************************************************************/
template <typename T>
inline void Delete(T* &block) {
    free(block);
     c80:	8c 81       	ldd	r24, Y+4	; 0x04
     c82:	9d 81       	ldd	r25, Y+5	; 0x05
     c84:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <free>
    block = nullptr;
     c88:	1d 82       	std	Y+5, r1	; 0x05
     c8a:	1c 82       	std	Y+4, r1	; 0x04
     c8c:	1f 82       	std	Y+7, r1	; 0x07
     c8e:	1e 82       	std	Y+6, r1	; 0x06
 * @param block
 *        Reference to the block to delete.
 ********************************************************************************/
template <typename T>
inline void Delete(T* &block) {
    free(block);
     c90:	88 81       	ld	r24, Y
     c92:	99 81       	ldd	r25, Y+1	; 0x01
     c94:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <free>
    block = nullptr;
     c98:	19 82       	std	Y+1, r1	; 0x01
     c9a:	18 82       	st	Y, r1
     c9c:	1b 82       	std	Y+3, r1	; 0x03
     c9e:	1a 82       	std	Y+2, r1	; 0x02
 * @param timer1
 *        Timer used to toggle the LED every 100 ms when enabled.
 ********************************************************************************/
static GPIO button1{13, GPIO::Direction::kInputPullup};
static Timer timer0{Timer::Circuit::k0, 300};
static Timer timer1{Timer::Circuit::k1, 60000};
     ca0:	81 e8       	ldi	r24, 0x81	; 129
     ca2:	91 e0       	ldi	r25, 0x01	; 1
     ca4:	0e 94 21 09 	call	0x1242	; 0x1242 <_ZN4yrgo6driver5TimerD1Ev>
 *        the button.
 * @param timer1
 *        Timer used to toggle the LED every 100 ms when enabled.
 ********************************************************************************/
static GPIO button1{13, GPIO::Direction::kInputPullup};
static Timer timer0{Timer::Circuit::k0, 300};
     ca8:	8a e8       	ldi	r24, 0x8A	; 138
     caa:	91 e0       	ldi	r25, 0x01	; 1
     cac:	0e 94 21 09 	call	0x1242	; 0x1242 <_ZN4yrgo6driver5TimerD1Ev>
	GPIO(GPIO&&) = delete;

	/********************************************************************************
	 * @brief Disable device before deletion.
	 ********************************************************************************/
	~GPIO(void)  { Disable(); }
     cb0:	83 e9       	ldi	r24, 0x93	; 147
     cb2:	91 e0       	ldi	r25, 0x01	; 1
     cb4:	0e 94 23 03 	call	0x646	; 0x646 <_ZN4yrgo6driver4GPIO7DisableEv>
    while (1) 
    {
	    watchdog::Reset();
    }
	return 0;
}
     cb8:	df 91       	pop	r29
     cba:	cf 91       	pop	r28
     cbc:	1f 91       	pop	r17
     cbe:	0f 91       	pop	r16
     cc0:	08 95       	ret

00000cc2 <_ZN4yrgo9container6VectorIdEC1ILj5EEERAT__Kd>:
     *
     * @param values
     *        Reference to the values to store in newly created vector.
     ********************************************************************************/
    template <size_t size>
    Vector(const T (&values)[size]) noexcept {
     cc2:	0f 93       	push	r16
     cc4:	1f 93       	push	r17
     cc6:	cf 93       	push	r28
     cc8:	df 93       	push	r29
     cca:	ec 01       	movw	r28, r24
     ccc:	8b 01       	movw	r16, r22
     cce:	19 82       	std	Y+1, r1	; 0x01
     cd0:	18 82       	st	Y, r1
     cd2:	1b 82       	std	Y+3, r1	; 0x03
     cd4:	1a 82       	std	Y+2, r1	; 0x02
 * @return
 *        A pointer to the resized block at success, else a null pointer.
 ********************************************************************************/
template <typename T>
inline T* Resize(T* block, const size_t new_size) {
    return static_cast<T*>(realloc(block, sizeof(T) * new_size));
     cd6:	64 e1       	ldi	r22, 0x14	; 20
     cd8:	70 e0       	ldi	r23, 0x00	; 0
     cda:	80 e0       	ldi	r24, 0x00	; 0
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <realloc>
     * @return
     *        True if the reallocation succeeded, else false.
     ********************************************************************************/
    bool Resize(const size_t new_size) noexcept {
        auto copy{detail::Resize<T>(data_, new_size)};
        if (copy == nullptr) return false;
     ce2:	00 97       	sbiw	r24, 0x00	; 0
     ce4:	41 f0       	breq	.+16     	; 0xcf6 <_ZN4yrgo9container6VectorIdEC1ILj5EEERAT__Kd+0x34>
        data_ = copy;
     ce6:	99 83       	std	Y+1, r25	; 0x01
     ce8:	88 83       	st	Y, r24
        size_ = new_size;
     cea:	85 e0       	ldi	r24, 0x05	; 5
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	9b 83       	std	Y+3, r25	; 0x03
     cf0:	8a 83       	std	Y+2, r24	; 0x02
        return true;
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	01 c0       	rjmp	.+2      	; 0xcf8 <_ZN4yrgo9container6VectorIdEC1ILj5EEERAT__Kd+0x36>
     * @return
     *        True if the reallocation succeeded, else false.
     ********************************************************************************/
    bool Resize(const size_t new_size) noexcept {
        auto copy{detail::Resize<T>(data_, new_size)};
        if (copy == nullptr) return false;
     cf6:	80 e0       	ldi	r24, 0x00	; 0
     * @param values
     *        Reference to the values to store in newly created vector.
     ********************************************************************************/
    template <size_t size>
    Vector(const T (&values)[size]) noexcept {
        if (Resize(size)) {
     cf8:	88 23       	and	r24, r24
     cfa:	01 f1       	breq	.+64     	; 0xd3c <_ZN4yrgo9container6VectorIdEC1ILj5EEERAT__Kd+0x7a>
     cfc:	80 e0       	ldi	r24, 0x00	; 0
     cfe:	90 e0       	ldi	r25, 0x00	; 0
     * @param offset
     *        Offset to assign values from a specified starting index.
     ********************************************************************************/
    template <size_t size>
    void Assign(const T (&values)[size], const size_t offset = 0) noexcept {
        for (size_t i{}; i < size && offset + i < size_; ++i) {
     d00:	85 30       	cpi	r24, 0x05	; 5
     d02:	91 05       	cpc	r25, r1
     d04:	d8 f4       	brcc	.+54     	; 0xd3c <_ZN4yrgo9container6VectorIdEC1ILj5EEERAT__Kd+0x7a>
     d06:	2a 81       	ldd	r18, Y+2	; 0x02
     d08:	3b 81       	ldd	r19, Y+3	; 0x03
     d0a:	82 17       	cp	r24, r18
     d0c:	93 07       	cpc	r25, r19
     d0e:	b0 f4       	brcc	.+44     	; 0xd3c <_ZN4yrgo9container6VectorIdEC1ILj5EEERAT__Kd+0x7a>
            data_[offset + i] = values[i];
     d10:	9c 01       	movw	r18, r24
     d12:	22 0f       	add	r18, r18
     d14:	33 1f       	adc	r19, r19
     d16:	22 0f       	add	r18, r18
     d18:	33 1f       	adc	r19, r19
     d1a:	e8 81       	ld	r30, Y
     d1c:	f9 81       	ldd	r31, Y+1	; 0x01
     d1e:	e2 0f       	add	r30, r18
     d20:	f3 1f       	adc	r31, r19
     d22:	d8 01       	movw	r26, r16
     d24:	a2 0f       	add	r26, r18
     d26:	b3 1f       	adc	r27, r19
     d28:	4d 91       	ld	r20, X+
     d2a:	5d 91       	ld	r21, X+
     d2c:	6d 91       	ld	r22, X+
     d2e:	7c 91       	ld	r23, X
     d30:	40 83       	st	Z, r20
     d32:	51 83       	std	Z+1, r21	; 0x01
     d34:	62 83       	std	Z+2, r22	; 0x02
     d36:	73 83       	std	Z+3, r23	; 0x03
     * @param offset
     *        Offset to assign values from a specified starting index.
     ********************************************************************************/
    template <size_t size>
    void Assign(const T (&values)[size], const size_t offset = 0) noexcept {
        for (size_t i{}; i < size && offset + i < size_; ++i) {
     d38:	01 96       	adiw	r24, 0x01	; 1
     d3a:	e2 cf       	rjmp	.-60     	; 0xd00 <_ZN4yrgo9container6VectorIdEC1ILj5EEERAT__Kd+0x3e>
    template <size_t size>
    Vector(const T (&values)[size]) noexcept {
        if (Resize(size)) {
            Assign(values);
        }
    }
     d3c:	df 91       	pop	r29
     d3e:	cf 91       	pop	r28
     d40:	1f 91       	pop	r17
     d42:	0f 91       	pop	r16
     d44:	08 95       	ret

00000d46 <main>:
 *        voltage is supplied. The hardware is interrupt controlled, hence the
 *        while loop is almost empty. If the program gets stuck anywhere, the
 *        watchdog timer won't be reset in time and the program will then restart.
 ********************************************************************************/
int main(void)
{
     d46:	cf 93       	push	r28
     d48:	df 93       	push	r29
     d4a:	cd b7       	in	r28, 0x3d	; 61
     d4c:	de b7       	in	r29, 0x3e	; 62
     d4e:	e0 97       	sbiw	r28, 0x30	; 48
     d50:	0f b6       	in	r0, 0x3f	; 63
     d52:	f8 94       	cli
     d54:	de bf       	out	0x3e, r29	; 62
     d56:	0f be       	out	0x3f, r0	; 63
     d58:	cd bf       	out	0x3d, r28	; 61
 * @brief Sets callback routines, enabled pin change interrupt on button1 and
 *        enables the watchdog timer in system reset mode.
 ********************************************************************************/
inline void Setup(void) {
	
	const Vector<double> inputs{{0.0, 1.0, 2.0, 3.0, 4.0}};	
     d5a:	84 e1       	ldi	r24, 0x14	; 20
     d5c:	e2 e3       	ldi	r30, 0x32	; 50
     d5e:	f1 e0       	ldi	r31, 0x01	; 1
     d60:	de 01       	movw	r26, r28
     d62:	11 96       	adiw	r26, 0x01	; 1
     d64:	01 90       	ld	r0, Z+
     d66:	0d 92       	st	X+, r0
     d68:	8a 95       	dec	r24
     d6a:	e1 f7       	brne	.-8      	; 0xd64 <main+0x1e>
     d6c:	be 01       	movw	r22, r28
     d6e:	6f 5f       	subi	r22, 0xFF	; 255
     d70:	7f 4f       	sbci	r23, 0xFF	; 255
     d72:	ce 01       	movw	r24, r28
     d74:	8d 96       	adiw	r24, 0x2d	; 45
     d76:	0e 94 61 06 	call	0xcc2	; 0xcc2 <_ZN4yrgo9container6VectorIdEC1ILj5EEERAT__Kd>
	const Vector<double> outputs{{-50.0, 50.0, 150.0, 250.0, 350.0}};// Fixa outputs.
     d7a:	84 e1       	ldi	r24, 0x14	; 20
     d7c:	e6 e4       	ldi	r30, 0x46	; 70
     d7e:	f1 e0       	ldi	r31, 0x01	; 1
     d80:	de 01       	movw	r26, r28
     d82:	55 96       	adiw	r26, 0x15	; 21
     d84:	01 90       	ld	r0, Z+
     d86:	0d 92       	st	X+, r0
     d88:	8a 95       	dec	r24
     d8a:	e1 f7       	brne	.-8      	; 0xd84 <main+0x3e>
     d8c:	be 01       	movw	r22, r28
     d8e:	6b 5e       	subi	r22, 0xEB	; 235
     d90:	7f 4f       	sbci	r23, 0xFF	; 255
     d92:	ce 01       	movw	r24, r28
     d94:	89 96       	adiw	r24, 0x29	; 41
     d96:	0e 94 61 06 	call	0xcc2	; 0xcc2 <_ZN4yrgo9container6VectorIdEC1ILj5EEERAT__Kd>
	model.LoadTrainingData(inputs, outputs);
     d9a:	ae 01       	movw	r20, r28
     d9c:	47 5d       	subi	r20, 0xD7	; 215
     d9e:	5f 4f       	sbci	r21, 0xFF	; 255
     da0:	be 01       	movw	r22, r28
     da2:	63 5d       	subi	r22, 0xD3	; 211
     da4:	7f 4f       	sbci	r23, 0xFF	; 255
     da6:	8d e6       	ldi	r24, 0x6D	; 109
     da8:	91 e0       	ldi	r25, 0x01	; 1
     daa:	0e 94 69 02 	call	0x4d2	; 0x4d2 <_ZN4yrgo6LinReg16LoadTrainingDataERKNS_9container6VectorIdEES5_>
	model.Train(1000);
     dae:	2a e0       	ldi	r18, 0x0A	; 10
     db0:	37 ed       	ldi	r19, 0xD7	; 215
     db2:	43 e2       	ldi	r20, 0x23	; 35
     db4:	5c e3       	ldi	r21, 0x3C	; 60
     db6:	68 ee       	ldi	r22, 0xE8	; 232
     db8:	73 e0       	ldi	r23, 0x03	; 3
     dba:	8d e6       	ldi	r24, 0x6D	; 109
     dbc:	91 e0       	ldi	r25, 0x01	; 1
     dbe:	0e 94 83 01 	call	0x306	; 0x306 <_ZN4yrgo6LinReg5TrainEjd>
	
	serial::Init();
     dc2:	60 e8       	ldi	r22, 0x80	; 128
     dc4:	75 e2       	ldi	r23, 0x25	; 37
     dc6:	80 e0       	ldi	r24, 0x00	; 0
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	0e 94 53 07 	call	0xea6	; 0xea6 <_ZN4yrgo6driver6serial4InitEm>
    PredictTemperature();// Brja prediktera tempvrden
     dce:	0e 94 51 05 	call	0xaa2	; 0xaa2 <_ZN12_GLOBAL__N_118PredictTemperatureEv>
	
	button1.SetCallbackRoutine(ButtonCallback);
     dd2:	6c eb       	ldi	r22, 0xBC	; 188
     dd4:	75 e0       	ldi	r23, 0x05	; 5
     dd6:	83 e9       	ldi	r24, 0x93	; 147
     dd8:	91 e0       	ldi	r25, 0x01	; 1
     dda:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <_ZN4yrgo6driver4GPIO18SetCallbackRoutineEPFvvE>
	timer0.SetCallback(Timer0Callback);
     dde:	6b e2       	ldi	r22, 0x2B	; 43
     de0:	75 e0       	ldi	r23, 0x05	; 5
     de2:	8a e8       	ldi	r24, 0x8A	; 138
     de4:	91 e0       	ldi	r25, 0x01	; 1
     de6:	0e 94 3d 08 	call	0x107a	; 0x107a <_ZN4yrgo6driver5Timer11SetCallbackEPFvvE>
    timer1.SetCallback(Timer1Callback);
     dea:	64 eb       	ldi	r22, 0xB4	; 180
     dec:	75 e0       	ldi	r23, 0x05	; 5
     dee:	81 e8       	ldi	r24, 0x81	; 129
     df0:	91 e0       	ldi	r25, 0x01	; 1
     df2:	0e 94 3d 08 	call	0x107a	; 0x107a <_ZN4yrgo6driver5Timer11SetCallbackEPFvvE>

	button1.EnableInterrupt();
     df6:	83 e9       	ldi	r24, 0x93	; 147
     df8:	91 e0       	ldi	r25, 0x01	; 1
     dfa:	0e 94 a6 03 	call	0x74c	; 0x74c <_ZN4yrgo6driver4GPIO15EnableInterruptEv>
	watchdog::Init(watchdog::Timeout::k1024ms);
     dfe:	86 e0       	ldi	r24, 0x06	; 6
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <_ZN4yrgo6driver8watchdog4InitENS1_7TimeoutE>
	watchdog::EnableSystemReset();
     e06:	0e 94 fb 09 	call	0x13f6	; 0x13f6 <_ZN4yrgo6driver8watchdog17EnableSystemResetEv>
 * @param block
 *        Reference to the block to delete.
 ********************************************************************************/
template <typename T>
inline void Delete(T* &block) {
    free(block);
     e0a:	89 a5       	ldd	r24, Y+41	; 0x29
     e0c:	9a a5       	ldd	r25, Y+42	; 0x2a
     e0e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <free>
    block = nullptr;
     e12:	1a a6       	std	Y+42, r1	; 0x2a
     e14:	19 a6       	std	Y+41, r1	; 0x29
     * @brief Clears content of referenced vector by deallocating memory on the
     *        heap. All member variables are reset to starting values.
     ********************************************************************************/
    void Clear(void) noexcept {
        detail::Delete<T>(data_);
        size_ = 0;
     e16:	1c a6       	std	Y+44, r1	; 0x2c
     e18:	1b a6       	std	Y+43, r1	; 0x2b
 * @param block
 *        Reference to the block to delete.
 ********************************************************************************/
template <typename T>
inline void Delete(T* &block) {
    free(block);
     e1a:	8d a5       	ldd	r24, Y+45	; 0x2d
     e1c:	9e a5       	ldd	r25, Y+46	; 0x2e
     e1e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <free>
{
    Setup();

    while (1) 
    {
	    watchdog::Reset();
     e22:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <_ZN4yrgo6driver8watchdog5ResetEv>
     e26:	fd cf       	rjmp	.-6      	; 0xe22 <main+0xdc>

00000e28 <_GLOBAL__sub_I_main>:
    }
	return 0;
}
     e28:	6f ef       	ldi	r22, 0xFF	; 255
     e2a:	7f ef       	ldi	r23, 0xFF	; 255
     e2c:	81 e0       	ldi	r24, 0x01	; 1
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	0e 94 02 06 	call	0xc04	; 0xc04 <_Z41__static_initialization_and_destruction_0ii>
     e34:	08 95       	ret

00000e36 <_GLOBAL__sub_D_main>:
     e36:	6f ef       	ldi	r22, 0xFF	; 255
     e38:	7f ef       	ldi	r23, 0xFF	; 255
     e3a:	80 e0       	ldi	r24, 0x00	; 0
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	0e 94 02 06 	call	0xc04	; 0xc04 <_Z41__static_initialization_and_destruction_0ii>
     e42:	08 95       	ret

00000e44 <_ZN4yrgo6driver6serial12_GLOBAL__N_19PrintCharEc>:

constexpr uint16_t GetBaudRateValue(const uint32_t baud_rate_kbps) {
	return baud_rate_kbps == 9600 ? 103 : utils::Round<uint16_t>(F_CPU / 16.0 * baud_rate_kbps);
}

void PrintChar(const char c) {
     e44:	0f 93       	push	r16
     e46:	e8 2f       	mov	r30, r24
     e48:	20 91 c0 00 	lds	r18, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	40 e0       	ldi	r20, 0x00	; 0
     e50:	50 e0       	ldi	r21, 0x00	; 0
     e52:	60 e0       	ldi	r22, 0x00	; 0
     e54:	70 e0       	ldi	r23, 0x00	; 0
     e56:	80 e0       	ldi	r24, 0x00	; 0
     e58:	90 e0       	ldi	r25, 0x00	; 0
     e5a:	05 e0       	ldi	r16, 0x05	; 5
     e5c:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__lshrdi3>
     e60:	21 70       	andi	r18, 0x01	; 1
	while (utils::Read(UCSR0A, UDRE0) == 0);
     e62:	30 e0       	ldi	r19, 0x00	; 0
     e64:	40 e0       	ldi	r20, 0x00	; 0
     e66:	50 e0       	ldi	r21, 0x00	; 0
     e68:	60 e0       	ldi	r22, 0x00	; 0
     e6a:	70 e0       	ldi	r23, 0x00	; 0
     e6c:	80 e0       	ldi	r24, 0x00	; 0
     e6e:	90 e0       	ldi	r25, 0x00	; 0
     e70:	a0 e0       	ldi	r26, 0x00	; 0
     e72:	0e 94 d7 0c 	call	0x19ae	; 0x19ae <__cmpdi2_s8>
     e76:	41 f3       	breq	.-48     	; 0xe48 <_ZN4yrgo6driver6serial12_GLOBAL__N_19PrintCharEc+0x4>
	UDR0 = c;
     e78:	e0 93 c6 00 	sts	0x00C6, r30	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
}
     e7c:	0f 91       	pop	r16
     e7e:	08 95       	ret

00000e80 <_ZN4yrgo6driver6serial12_GLOBAL__N_111PrintStringEPKc>:

void PrintString(const char* s) {
     e80:	cf 93       	push	r28
     e82:	df 93       	push	r29
     e84:	ec 01       	movw	r28, r24
    for (const char* i{s}; *i; ++i) {
     e86:	88 81       	ld	r24, Y
     e88:	88 23       	and	r24, r24
     e8a:	51 f0       	breq	.+20     	; 0xea0 <_ZN4yrgo6driver6serial12_GLOBAL__N_111PrintStringEPKc+0x20>
        PrintChar(*i);
     e8c:	0e 94 22 07 	call	0xe44	; 0xe44 <_ZN4yrgo6driver6serial12_GLOBAL__N_19PrintCharEc>
        if (*i == kCarriageReturn) {
     e90:	88 81       	ld	r24, Y
     e92:	8d 30       	cpi	r24, 0x0D	; 13
     e94:	19 f4       	brne	.+6      	; 0xe9c <_ZN4yrgo6driver6serial12_GLOBAL__N_111PrintStringEPKc+0x1c>
	         PrintChar(kNewLine);
     e96:	8a e0       	ldi	r24, 0x0A	; 10
     e98:	0e 94 22 07 	call	0xe44	; 0xe44 <_ZN4yrgo6driver6serial12_GLOBAL__N_19PrintCharEc>
	while (utils::Read(UCSR0A, UDRE0) == 0);
	UDR0 = c;
}

void PrintString(const char* s) {
    for (const char* i{s}; *i; ++i) {
     e9c:	21 96       	adiw	r28, 0x01	; 1
     e9e:	f3 cf       	rjmp	.-26     	; 0xe86 <_ZN4yrgo6driver6serial12_GLOBAL__N_111PrintStringEPKc+0x6>
        PrintChar(*i);
        if (*i == kCarriageReturn) {
	         PrintChar(kNewLine);
        }
    }
}
     ea0:	df 91       	pop	r29
     ea2:	cf 91       	pop	r28
     ea4:	08 95       	ret

00000ea6 <_ZN4yrgo6driver6serial4InitEm>:

} /* namespace */

void Init(const uint32_t baud_rate_kbps) {
    static bool serial_initialized{false};
	if (serial_initialized) return;
     ea6:	20 91 96 01 	lds	r18, 0x0196	; 0x800196 <_ZZN4yrgo6driver6serial4InitEmE18serial_initialized>
     eaa:	21 11       	cpse	r18, r1
     eac:	30 c0       	rjmp	.+96     	; 0xf0e <_ZN4yrgo6driver6serial4InitEm+0x68>
 *        The specified bit to set.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr void Set(volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
	reg |= (1ULL << bit);
     eae:	e1 ec       	ldi	r30, 0xC1	; 193
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	20 81       	ld	r18, Z
     eb4:	28 60       	ori	r18, 0x08	; 8
     eb6:	20 83       	st	Z, r18
     eb8:	e2 ec       	ldi	r30, 0xC2	; 194
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	20 81       	ld	r18, Z
     ebe:	22 60       	ori	r18, 0x02	; 2
     ec0:	20 83       	st	Z, r18
     ec2:	20 81       	ld	r18, Z
     ec4:	24 60       	ori	r18, 0x04	; 4
     ec6:	20 83       	st	Z, r18
static constexpr char kNewLine{'\n'};

namespace {

constexpr uint16_t GetBaudRateValue(const uint32_t baud_rate_kbps) {
	return baud_rate_kbps == 9600 ? 103 : utils::Round<uint16_t>(F_CPU / 16.0 * baud_rate_kbps);
     ec8:	60 38       	cpi	r22, 0x80	; 128
     eca:	25 e2       	ldi	r18, 0x25	; 37
     ecc:	72 07       	cpc	r23, r18
     ece:	81 05       	cpc	r24, r1
     ed0:	91 05       	cpc	r25, r1
     ed2:	89 f0       	breq	.+34     	; 0xef6 <_ZN4yrgo6driver6serial4InitEm+0x50>
     ed4:	0e 94 6d 0b 	call	0x16da	; 0x16da <__floatunsisf>
     ed8:	20 e0       	ldi	r18, 0x00	; 0
     eda:	34 e2       	ldi	r19, 0x24	; 36
     edc:	44 e7       	ldi	r20, 0x74	; 116
     ede:	59 e4       	ldi	r21, 0x49	; 73
     ee0:	0e 94 1f 0c 	call	0x183e	; 0x183e <__mulsf3>
 ********************************************************************************/
template <typename T1 = int32_t, typename T2 = double>
constexpr T1 Round(const T2 value) {
    static_assert(type_traits::is_integral<T1>::value && type_traits::is_arithmetic<T2>::value, 
	              "Rounding only possible for arithmetic types!");
    return static_cast<T1>(value + 0.5);
     ee4:	20 e0       	ldi	r18, 0x00	; 0
     ee6:	30 e0       	ldi	r19, 0x00	; 0
     ee8:	40 e0       	ldi	r20, 0x00	; 0
     eea:	5f e3       	ldi	r21, 0x3F	; 63
     eec:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <__addsf3>
     ef0:	0e 94 3e 0b 	call	0x167c	; 0x167c <__fixunssfsi>
     ef4:	02 c0       	rjmp	.+4      	; 0xefa <_ZN4yrgo6driver6serial4InitEm+0x54>
     ef6:	67 e6       	ldi	r22, 0x67	; 103
     ef8:	70 e0       	ldi	r23, 0x00	; 0
void Init(const uint32_t baud_rate_kbps) {
    static bool serial_initialized{false};
	if (serial_initialized) return;
	utils::Set(UCSR0B, TXEN0);
	utils::Set(UCSR0C, UCSZ00, UCSZ01);
	UBRR0 = GetBaudRateValue(baud_rate_kbps);
     efa:	70 93 c5 00 	sts	0x00C5, r23	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
     efe:	60 93 c4 00 	sts	0x00C4, r22	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
	UDR0 = '\r';
     f02:	8d e0       	ldi	r24, 0x0D	; 13
     f04:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
	serial_initialized = true;
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	80 93 96 01 	sts	0x0196, r24	; 0x800196 <_ZZN4yrgo6driver6serial4InitEmE18serial_initialized>
     f0e:	08 95       	ret

00000f10 <_ZN4yrgo6driver6serial5PrintEPKcS3_>:
}

void Print(const char* s, const char* end) {
     f10:	cf 93       	push	r28
     f12:	df 93       	push	r29
     f14:	eb 01       	movw	r28, r22
    PrintString(s);
     f16:	0e 94 40 07 	call	0xe80	; 0xe80 <_ZN4yrgo6driver6serial12_GLOBAL__N_111PrintStringEPKc>
	PrintString(end);
     f1a:	ce 01       	movw	r24, r28
     f1c:	0e 94 40 07 	call	0xe80	; 0xe80 <_ZN4yrgo6driver6serial12_GLOBAL__N_111PrintStringEPKc>
}
     f20:	df 91       	pop	r29
     f22:	cf 91       	pop	r28
     f24:	08 95       	ret

00000f26 <_ZN4yrgo6driver5Timer5StartEv>:
	    if (start) Start();
		return true;
	} else {
	    return false;
	}
}
     f26:	0f 93       	push	r16
     f28:	cf 93       	push	r28
     f2a:	fc 01       	movw	r30, r24
     f2c:	78 94       	sei
     f2e:	84 81       	ldd	r24, Z+4	; 0x04
     f30:	95 81       	ldd	r25, Z+5	; 0x05
     f32:	a6 81       	ldd	r26, Z+6	; 0x06
     f34:	b7 81       	ldd	r27, Z+7	; 0x07
     f36:	89 2b       	or	r24, r25
     f38:	8a 2b       	or	r24, r26
     f3a:	8b 2b       	or	r24, r27
     f3c:	c1 f0       	breq	.+48     	; 0xf6e <_ZN4yrgo6driver5Timer5StartEv+0x48>
     f3e:	a0 81       	ld	r26, Z
     f40:	b1 81       	ldd	r27, Z+1	; 0x01
     f42:	14 96       	adiw	r26, 0x04	; 4
     f44:	0c 91       	ld	r16, X
     f46:	14 97       	sbiw	r26, 0x04	; 4
     f48:	12 96       	adiw	r26, 0x02	; 2
     f4a:	0d 90       	ld	r0, X+
     f4c:	bc 91       	ld	r27, X
     f4e:	a0 2d       	mov	r26, r0
     f50:	cc 91       	ld	r28, X
     f52:	21 e0       	ldi	r18, 0x01	; 1
     f54:	30 e0       	ldi	r19, 0x00	; 0
     f56:	40 e0       	ldi	r20, 0x00	; 0
     f58:	50 e0       	ldi	r21, 0x00	; 0
     f5a:	60 e0       	ldi	r22, 0x00	; 0
     f5c:	70 e0       	ldi	r23, 0x00	; 0
     f5e:	80 e0       	ldi	r24, 0x00	; 0
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     f66:	2c 2b       	or	r18, r28
     f68:	2c 93       	st	X, r18
     f6a:	81 e0       	ldi	r24, 0x01	; 1
     f6c:	80 87       	std	Z+8, r24	; 0x08
     f6e:	cf 91       	pop	r28
     f70:	0f 91       	pop	r16
     f72:	08 95       	ret

00000f74 <_ZN4yrgo6driver5Timer4StopEv>:
     f74:	0f 93       	push	r16
     f76:	cf 93       	push	r28
     f78:	df 93       	push	r29
     f7a:	dc 01       	movw	r26, r24
     f7c:	ed 91       	ld	r30, X+
     f7e:	fc 91       	ld	r31, X
     f80:	11 97       	sbiw	r26, 0x01	; 1
     f82:	04 81       	ldd	r16, Z+4	; 0x04
     f84:	c2 81       	ldd	r28, Z+2	; 0x02
     f86:	d3 81       	ldd	r29, Z+3	; 0x03
     f88:	e8 81       	ld	r30, Y
     f8a:	21 e0       	ldi	r18, 0x01	; 1
     f8c:	30 e0       	ldi	r19, 0x00	; 0
     f8e:	40 e0       	ldi	r20, 0x00	; 0
     f90:	50 e0       	ldi	r21, 0x00	; 0
     f92:	60 e0       	ldi	r22, 0x00	; 0
     f94:	70 e0       	ldi	r23, 0x00	; 0
     f96:	80 e0       	ldi	r24, 0x00	; 0
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
     f9e:	20 95       	com	r18
     fa0:	e2 23       	and	r30, r18
     fa2:	e8 83       	st	Y, r30
     fa4:	18 96       	adiw	r26, 0x08	; 8
     fa6:	1c 92       	st	X, r1
     fa8:	df 91       	pop	r29
     faa:	cf 91       	pop	r28
     fac:	0f 91       	pop	r16
     fae:	08 95       	ret

00000fb0 <_ZN4yrgo6driver5Timer7RestartEv>:
     fb0:	dc 01       	movw	r26, r24
     fb2:	ed 91       	ld	r30, X+
     fb4:	fc 91       	ld	r31, X
     fb6:	01 90       	ld	r0, Z+
     fb8:	f0 81       	ld	r31, Z
     fba:	e0 2d       	mov	r30, r0
     fbc:	10 82       	st	Z, r1
     fbe:	11 82       	std	Z+1, r1	; 0x01
     fc0:	12 82       	std	Z+2, r1	; 0x02
     fc2:	13 82       	std	Z+3, r1	; 0x03
     fc4:	0e 94 93 07 	call	0xf26	; 0xf26 <_ZN4yrgo6driver5Timer5StartEv>
     fc8:	08 95       	ret

00000fca <_ZN4yrgo6driver5Timer7ElapsedEv>:
     fca:	0f 93       	push	r16
     fcc:	1f 93       	push	r17
     fce:	fc 01       	movw	r30, r24
     fd0:	a0 81       	ld	r26, Z
     fd2:	b1 81       	ldd	r27, Z+1	; 0x01
     fd4:	0d 90       	ld	r0, X+
     fd6:	bc 91       	ld	r27, X
     fd8:	a0 2d       	mov	r26, r0
     fda:	0d 91       	ld	r16, X+
     fdc:	1d 91       	ld	r17, X+
     fde:	2d 91       	ld	r18, X+
     fe0:	3c 91       	ld	r19, X
     fe2:	13 97       	sbiw	r26, 0x03	; 3
     fe4:	44 81       	ldd	r20, Z+4	; 0x04
     fe6:	55 81       	ldd	r21, Z+5	; 0x05
     fe8:	66 81       	ldd	r22, Z+6	; 0x06
     fea:	77 81       	ldd	r23, Z+7	; 0x07
     fec:	04 17       	cp	r16, r20
     fee:	15 07       	cpc	r17, r21
     ff0:	26 07       	cpc	r18, r22
     ff2:	37 07       	cpc	r19, r23
     ff4:	28 f0       	brcs	.+10     	; 0x1000 <_ZN4yrgo6driver5Timer7ElapsedEv+0x36>
     ff6:	80 85       	ldd	r24, Z+8	; 0x08
     ff8:	81 11       	cpse	r24, r1
     ffa:	04 c0       	rjmp	.+8      	; 0x1004 <_ZN4yrgo6driver5Timer7ElapsedEv+0x3a>
     ffc:	81 e0       	ldi	r24, 0x01	; 1
     ffe:	03 c0       	rjmp	.+6      	; 0x1006 <_ZN4yrgo6driver5Timer7ElapsedEv+0x3c>
    1000:	81 e0       	ldi	r24, 0x01	; 1
    1002:	01 c0       	rjmp	.+2      	; 0x1006 <_ZN4yrgo6driver5Timer7ElapsedEv+0x3c>
    1004:	80 e0       	ldi	r24, 0x00	; 0
    1006:	81 11       	cpse	r24, r1
    1008:	07 c0       	rjmp	.+14     	; 0x1018 <_ZN4yrgo6driver5Timer7ElapsedEv+0x4e>
    100a:	1d 92       	st	X+, r1
    100c:	1d 92       	st	X+, r1
    100e:	1d 92       	st	X+, r1
    1010:	1c 92       	st	X, r1
    1012:	13 97       	sbiw	r26, 0x03	; 3
    1014:	81 e0       	ldi	r24, 0x01	; 1
    1016:	01 c0       	rjmp	.+2      	; 0x101a <_ZN4yrgo6driver5Timer7ElapsedEv+0x50>
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	1f 91       	pop	r17
    101c:	0f 91       	pop	r16
    101e:	08 95       	ret

00001020 <_ZN4yrgo6driver5Timer16SetElapseTime_msEj>:
    1020:	0f 93       	push	r16
    1022:	1f 93       	push	r17
    1024:	cf 93       	push	r28
    1026:	df 93       	push	r29
    1028:	8c 01       	movw	r16, r24
    102a:	eb 01       	movw	r28, r22
    102c:	20 97       	sbiw	r28, 0x00	; 0
    102e:	11 f4       	brne	.+4      	; 0x1034 <_ZN4yrgo6driver5Timer16SetElapseTime_msEj+0x14>
    1030:	0e 94 ba 07 	call	0xf74	; 0xf74 <_ZN4yrgo6driver5Timer4StopEv>
    1034:	20 97       	sbiw	r28, 0x00	; 0
    1036:	a1 f0       	breq	.+40     	; 0x1060 <_ZN4yrgo6driver5Timer16SetElapseTime_msEj+0x40>
    1038:	be 01       	movw	r22, r28
    103a:	80 e0       	ldi	r24, 0x00	; 0
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	0e 94 6d 0b 	call	0x16da	; 0x16da <__floatunsisf>
    1042:	2f e6       	ldi	r18, 0x6F	; 111
    1044:	32 e1       	ldi	r19, 0x12	; 18
    1046:	43 e0       	ldi	r20, 0x03	; 3
    1048:	5e e3       	ldi	r21, 0x3E	; 62
    104a:	0e 94 c5 0a 	call	0x158a	; 0x158a <__divsf3>
    104e:	20 e0       	ldi	r18, 0x00	; 0
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	40 e0       	ldi	r20, 0x00	; 0
    1054:	5f e3       	ldi	r21, 0x3F	; 63
    1056:	0e 94 54 0a 	call	0x14a8	; 0x14a8 <__addsf3>
    105a:	0e 94 3e 0b 	call	0x167c	; 0x167c <__fixunssfsi>
    105e:	03 c0       	rjmp	.+6      	; 0x1066 <_ZN4yrgo6driver5Timer16SetElapseTime_msEj+0x46>
    1060:	60 e0       	ldi	r22, 0x00	; 0
    1062:	70 e0       	ldi	r23, 0x00	; 0
    1064:	cb 01       	movw	r24, r22
    1066:	f8 01       	movw	r30, r16
    1068:	64 83       	std	Z+4, r22	; 0x04
    106a:	75 83       	std	Z+5, r23	; 0x05
    106c:	86 83       	std	Z+6, r24	; 0x06
    106e:	97 83       	std	Z+7, r25	; 0x07
    1070:	df 91       	pop	r29
    1072:	cf 91       	pop	r28
    1074:	1f 91       	pop	r17
    1076:	0f 91       	pop	r16
    1078:	08 95       	ret

0000107a <_ZN4yrgo6driver5Timer11SetCallbackEPFvvE>:
    107a:	61 15       	cp	r22, r1
    107c:	71 05       	cpc	r23, r1
    107e:	69 f0       	breq	.+26     	; 0x109a <_ZN4yrgo6driver5Timer11SetCallbackEPFvvE+0x20>
    1080:	dc 01       	movw	r26, r24
    1082:	ed 91       	ld	r30, X+
    1084:	fc 91       	ld	r31, X
    1086:	e5 81       	ldd	r30, Z+5	; 0x05
    1088:	f0 e0       	ldi	r31, 0x00	; 0
    108a:	ee 0f       	add	r30, r30
    108c:	ff 1f       	adc	r31, r31
    108e:	e9 56       	subi	r30, 0x69	; 105
    1090:	fe 4f       	sbci	r31, 0xFE	; 254
    1092:	71 83       	std	Z+1, r23	; 0x01
    1094:	60 83       	st	Z, r22
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	08 95       	ret
    109a:	80 e0       	ldi	r24, 0x00	; 0
    109c:	08 95       	ret

0000109e <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE>:
    109e:	0f 93       	push	r16
    10a0:	fc 01       	movw	r30, r24
    10a2:	61 15       	cp	r22, r1
    10a4:	71 05       	cpc	r23, r1
    10a6:	59 f4       	brne	.+22     	; 0x10be <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0x20>
    10a8:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <_ZN4yrgo6driver5Timer11timer_list_E>
    10ac:	80 fd       	sbrc	r24, 0
    10ae:	68 c0       	rjmp	.+208    	; 0x1180 <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0xe2>
    10b0:	82 e0       	ldi	r24, 0x02	; 2
    10b2:	85 bd       	out	0x25, r24	; 37
    10b4:	8c e2       	ldi	r24, 0x2C	; 44
    10b6:	91 e0       	ldi	r25, 0x01	; 1
    10b8:	91 83       	std	Z+1, r25	; 0x01
    10ba:	80 83       	st	Z, r24
    10bc:	4c c0       	rjmp	.+152    	; 0x1156 <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0xb8>
    10be:	61 30       	cpi	r22, 0x01	; 1
    10c0:	71 05       	cpc	r23, r1
    10c2:	39 f5       	brne	.+78     	; 0x1112 <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0x74>
    10c4:	20 91 a9 01 	lds	r18, 0x01A9	; 0x8001a9 <_ZN4yrgo6driver5Timer11timer_list_E>
    10c8:	30 e0       	ldi	r19, 0x00	; 0
    10ca:	40 e0       	ldi	r20, 0x00	; 0
    10cc:	50 e0       	ldi	r21, 0x00	; 0
    10ce:	60 e0       	ldi	r22, 0x00	; 0
    10d0:	70 e0       	ldi	r23, 0x00	; 0
    10d2:	80 e0       	ldi	r24, 0x00	; 0
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	01 e0       	ldi	r16, 0x01	; 1
    10d8:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__lshrdi3>
    10dc:	21 70       	andi	r18, 0x01	; 1
    10de:	30 e0       	ldi	r19, 0x00	; 0
    10e0:	40 e0       	ldi	r20, 0x00	; 0
    10e2:	50 e0       	ldi	r21, 0x00	; 0
    10e4:	60 e0       	ldi	r22, 0x00	; 0
    10e6:	70 e0       	ldi	r23, 0x00	; 0
    10e8:	80 e0       	ldi	r24, 0x00	; 0
    10ea:	90 e0       	ldi	r25, 0x00	; 0
    10ec:	a0 e0       	ldi	r26, 0x00	; 0
    10ee:	0e 94 d7 0c 	call	0x19ae	; 0x19ae <__cmpdi2_s8>
    10f2:	09 f0       	breq	.+2      	; 0x10f6 <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0x58>
    10f4:	47 c0       	rjmp	.+142    	; 0x1184 <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0xe6>
    10f6:	8a e0       	ldi	r24, 0x0A	; 10
    10f8:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    10fc:	80 e0       	ldi	r24, 0x00	; 0
    10fe:	91 e0       	ldi	r25, 0x01	; 1
    1100:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    1104:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
    1108:	86 e2       	ldi	r24, 0x26	; 38
    110a:	91 e0       	ldi	r25, 0x01	; 1
    110c:	91 83       	std	Z+1, r25	; 0x01
    110e:	80 83       	st	Z, r24
    1110:	22 c0       	rjmp	.+68     	; 0x1156 <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0xb8>
    1112:	62 30       	cpi	r22, 0x02	; 2
    1114:	71 05       	cpc	r23, r1
    1116:	f9 f4       	brne	.+62     	; 0x1156 <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0xb8>
    1118:	20 91 a9 01 	lds	r18, 0x01A9	; 0x8001a9 <_ZN4yrgo6driver5Timer11timer_list_E>
    111c:	30 e0       	ldi	r19, 0x00	; 0
    111e:	40 e0       	ldi	r20, 0x00	; 0
    1120:	50 e0       	ldi	r21, 0x00	; 0
    1122:	60 e0       	ldi	r22, 0x00	; 0
    1124:	70 e0       	ldi	r23, 0x00	; 0
    1126:	80 e0       	ldi	r24, 0x00	; 0
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	02 e0       	ldi	r16, 0x02	; 2
    112c:	0e 94 bb 0c 	call	0x1976	; 0x1976 <__lshrdi3>
    1130:	21 70       	andi	r18, 0x01	; 1
    1132:	30 e0       	ldi	r19, 0x00	; 0
    1134:	40 e0       	ldi	r20, 0x00	; 0
    1136:	50 e0       	ldi	r21, 0x00	; 0
    1138:	60 e0       	ldi	r22, 0x00	; 0
    113a:	70 e0       	ldi	r23, 0x00	; 0
    113c:	80 e0       	ldi	r24, 0x00	; 0
    113e:	90 e0       	ldi	r25, 0x00	; 0
    1140:	a0 e0       	ldi	r26, 0x00	; 0
    1142:	0e 94 d7 0c 	call	0x19ae	; 0x19ae <__cmpdi2_s8>
    1146:	01 f5       	brne	.+64     	; 0x1188 <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0xea>
    1148:	82 e0       	ldi	r24, 0x02	; 2
    114a:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    114e:	80 e2       	ldi	r24, 0x20	; 32
    1150:	91 e0       	ldi	r25, 0x01	; 1
    1152:	91 83       	std	Z+1, r25	; 0x01
    1154:	80 83       	st	Z, r24
    1156:	01 90       	ld	r0, Z+
    1158:	f0 81       	ld	r31, Z
    115a:	e0 2d       	mov	r30, r0
    115c:	05 81       	ldd	r16, Z+5	; 0x05
    115e:	e9 ea       	ldi	r30, 0xA9	; 169
    1160:	f1 e0       	ldi	r31, 0x01	; 1
    1162:	a0 81       	ld	r26, Z
    1164:	21 e0       	ldi	r18, 0x01	; 1
    1166:	30 e0       	ldi	r19, 0x00	; 0
    1168:	40 e0       	ldi	r20, 0x00	; 0
    116a:	50 e0       	ldi	r21, 0x00	; 0
    116c:	60 e0       	ldi	r22, 0x00	; 0
    116e:	70 e0       	ldi	r23, 0x00	; 0
    1170:	80 e0       	ldi	r24, 0x00	; 0
    1172:	90 e0       	ldi	r25, 0x00	; 0
    1174:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
    1178:	2a 2b       	or	r18, r26
    117a:	20 83       	st	Z, r18
    117c:	81 e0       	ldi	r24, 0x01	; 1
    117e:	05 c0       	rjmp	.+10     	; 0x118a <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0xec>
    1180:	80 e0       	ldi	r24, 0x00	; 0
    1182:	03 c0       	rjmp	.+6      	; 0x118a <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0xec>
    1184:	80 e0       	ldi	r24, 0x00	; 0
    1186:	01 c0       	rjmp	.+2      	; 0x118a <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE+0xec>
    1188:	80 e0       	ldi	r24, 0x00	; 0
    118a:	0f 91       	pop	r16
    118c:	08 95       	ret

0000118e <_ZN4yrgo6driver5TimerC1ENS1_7CircuitEjb>:
    118e:	ef 92       	push	r14
    1190:	ff 92       	push	r15
    1192:	1f 93       	push	r17
    1194:	cf 93       	push	r28
    1196:	df 93       	push	r29
    1198:	ec 01       	movw	r28, r24
    119a:	7a 01       	movw	r14, r20
    119c:	12 2f       	mov	r17, r18
    119e:	19 82       	std	Y+1, r1	; 0x01
    11a0:	18 82       	st	Y, r1
    11a2:	7b 83       	std	Y+3, r23	; 0x03
    11a4:	6a 83       	std	Y+2, r22	; 0x02
    11a6:	1c 82       	std	Y+4, r1	; 0x04
    11a8:	1d 82       	std	Y+5, r1	; 0x05
    11aa:	1e 82       	std	Y+6, r1	; 0x06
    11ac:	1f 82       	std	Y+7, r1	; 0x07
    11ae:	18 86       	std	Y+8, r1	; 0x08
    11b0:	0e 94 4f 08 	call	0x109e	; 0x109e <_ZN4yrgo6driver5Timer12InitHardwareERPNS1_8HardwareENS1_7CircuitE>
    11b4:	b7 01       	movw	r22, r14
    11b6:	ce 01       	movw	r24, r28
    11b8:	0e 94 10 08 	call	0x1020	; 0x1020 <_ZN4yrgo6driver5Timer16SetElapseTime_msEj>
    11bc:	11 23       	and	r17, r17
    11be:	19 f0       	breq	.+6      	; 0x11c6 <_ZN4yrgo6driver5TimerC1ENS1_7CircuitEjb+0x38>
    11c0:	ce 01       	movw	r24, r28
    11c2:	0e 94 93 07 	call	0xf26	; 0xf26 <_ZN4yrgo6driver5Timer5StartEv>
    11c6:	df 91       	pop	r29
    11c8:	cf 91       	pop	r28
    11ca:	1f 91       	pop	r17
    11cc:	ff 90       	pop	r15
    11ce:	ef 90       	pop	r14
    11d0:	08 95       	ret

000011d2 <_ZN4yrgo6driver5Timer15DisableHardwareERPNS1_8HardwareENS1_7CircuitE>:
	}
	utils::Set(timer_list_, hardware->index);
	return true;
}

void Timer::DisableHardware(Hardware* &hardware, const enum Circuit timer_circuit) {
    11d2:	0f 93       	push	r16
    11d4:	cf 93       	push	r28
    11d6:	df 93       	push	r29
    11d8:	dc 01       	movw	r26, r24
	if (timer_circuit == Timer::Circuit::k0) {
    11da:	61 15       	cp	r22, r1
    11dc:	71 05       	cpc	r23, r1
    11de:	21 f4       	brne	.+8      	; 0x11e8 <_ZN4yrgo6driver5Timer15DisableHardwareERPNS1_8HardwareENS1_7CircuitE+0x16>
		    TCCR0B = 0x00;
    11e0:	15 bc       	out	0x25, r1	; 37
			TIMSK0 = 0x00;
    11e2:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
    11e6:	13 c0       	rjmp	.+38     	; 0x120e <_ZN4yrgo6driver5Timer15DisableHardwareERPNS1_8HardwareENS1_7CircuitE+0x3c>
		} else if (timer_circuit == Timer::Circuit::k1) {
    11e8:	61 30       	cpi	r22, 0x01	; 1
    11ea:	71 05       	cpc	r23, r1
    11ec:	49 f4       	brne	.+18     	; 0x1200 <_ZN4yrgo6driver5Timer15DisableHardwareERPNS1_8HardwareENS1_7CircuitE+0x2e>
		    TCCR1B = 0x00;
    11ee:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
		    OCR1A = 0x00;
    11f2:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    11f6:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
			TIMSK1 = 0x00;
    11fa:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    11fe:	07 c0       	rjmp	.+14     	; 0x120e <_ZN4yrgo6driver5Timer15DisableHardwareERPNS1_8HardwareENS1_7CircuitE+0x3c>
		} else if (timer_circuit == Timer::Circuit::k2) {
    1200:	62 30       	cpi	r22, 0x02	; 2
    1202:	71 05       	cpc	r23, r1
    1204:	21 f4       	brne	.+8      	; 0x120e <_ZN4yrgo6driver5Timer15DisableHardwareERPNS1_8HardwareENS1_7CircuitE+0x3c>
		    TCCR2B = 0x00;
    1206:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
			TIMSK2 = 0x00;
    120a:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
	}
	utils::Clear(timer_list_, hardware->index);
    120e:	ed 91       	ld	r30, X+
    1210:	fc 91       	ld	r31, X
    1212:	11 97       	sbiw	r26, 0x01	; 1
    1214:	05 81       	ldd	r16, Z+5	; 0x05
 *        The specified bit to clear.
 ********************************************************************************/
template <typename T = uint8_t>
constexpr void Clear(volatile T& reg, const uint8_t bit)  {
    static_assert(type_traits::is_unsigned<T>::value, "Invalid data type used for bit manipulation!");
    reg &= ~(1ULL << bit);
    1216:	c9 ea       	ldi	r28, 0xA9	; 169
    1218:	d1 e0       	ldi	r29, 0x01	; 1
    121a:	e8 81       	ld	r30, Y
    121c:	21 e0       	ldi	r18, 0x01	; 1
    121e:	30 e0       	ldi	r19, 0x00	; 0
    1220:	40 e0       	ldi	r20, 0x00	; 0
    1222:	50 e0       	ldi	r21, 0x00	; 0
    1224:	60 e0       	ldi	r22, 0x00	; 0
    1226:	70 e0       	ldi	r23, 0x00	; 0
    1228:	80 e0       	ldi	r24, 0x00	; 0
    122a:	90 e0       	ldi	r25, 0x00	; 0
    122c:	0e 94 a0 0c 	call	0x1940	; 0x1940 <__ashldi3>
    1230:	20 95       	com	r18
    1232:	e2 23       	and	r30, r18
    1234:	e8 83       	st	Y, r30
	hardware = nullptr;
    1236:	1d 92       	st	X+, r1
    1238:	1c 92       	st	X, r1
}
    123a:	df 91       	pop	r29
    123c:	cf 91       	pop	r28
    123e:	0f 91       	pop	r16
    1240:	08 95       	ret

00001242 <_ZN4yrgo6driver5TimerD1Ev>:
    InitHardware(hardware_, circuit);
	SetElapseTime_ms(elapse_time_ms);
	if (start) Start();
};

Timer::~Timer(void) {
    1242:	cf 93       	push	r28
    1244:	df 93       	push	r29
    1246:	ec 01       	movw	r28, r24
    DisableHardware(hardware_, circuit_);
    1248:	6a 81       	ldd	r22, Y+2	; 0x02
    124a:	7b 81       	ldd	r23, Y+3	; 0x03
    124c:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <_ZN4yrgo6driver5Timer15DisableHardwareERPNS1_8HardwareENS1_7CircuitE>
	hardware_ = {nullptr};
    1250:	19 82       	std	Y+1, r1	; 0x01
    1252:	18 82       	st	Y, r1
	circuit_ = {};
    1254:	1b 82       	std	Y+3, r1	; 0x03
    1256:	1a 82       	std	Y+2, r1	; 0x02
	max_count_ = {};
    1258:	1c 82       	std	Y+4, r1	; 0x04
    125a:	1d 82       	std	Y+5, r1	; 0x05
    125c:	1e 82       	std	Y+6, r1	; 0x06
    125e:	1f 82       	std	Y+7, r1	; 0x07
	enabled_ = {};
    1260:	18 86       	std	Y+8, r1	; 0x08
}
    1262:	df 91       	pop	r29
    1264:	cf 91       	pop	r28
    1266:	08 95       	ret

00001268 <__vector_16>:
	}
	utils::Clear(timer_list_, hardware->index);
	hardware = nullptr;
}

ISR (TIMER0_OVF_vect) {
    1268:	1f 92       	push	r1
    126a:	0f 92       	push	r0
    126c:	0f b6       	in	r0, 0x3f	; 63
    126e:	0f 92       	push	r0
    1270:	11 24       	eor	r1, r1
    1272:	2f 93       	push	r18
    1274:	3f 93       	push	r19
    1276:	4f 93       	push	r20
    1278:	5f 93       	push	r21
    127a:	6f 93       	push	r22
    127c:	7f 93       	push	r23
    127e:	8f 93       	push	r24
    1280:	9f 93       	push	r25
    1282:	af 93       	push	r26
    1284:	bf 93       	push	r27
    1286:	ef 93       	push	r30
    1288:	ff 93       	push	r31
    Counter::timer0++;
    128a:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <_ZN4yrgo6driver7Counter6timer0E>
    128e:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <_ZN4yrgo6driver7Counter6timer0E+0x1>
    1292:	a0 91 a7 01 	lds	r26, 0x01A7	; 0x8001a7 <_ZN4yrgo6driver7Counter6timer0E+0x2>
    1296:	b0 91 a8 01 	lds	r27, 0x01A8	; 0x8001a8 <_ZN4yrgo6driver7Counter6timer0E+0x3>
    129a:	01 96       	adiw	r24, 0x01	; 1
    129c:	a1 1d       	adc	r26, r1
    129e:	b1 1d       	adc	r27, r1
    12a0:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <_ZN4yrgo6driver7Counter6timer0E>
    12a4:	90 93 a6 01 	sts	0x01A6, r25	; 0x8001a6 <_ZN4yrgo6driver7Counter6timer0E+0x1>
    12a8:	a0 93 a7 01 	sts	0x01A7, r26	; 0x8001a7 <_ZN4yrgo6driver7Counter6timer0E+0x2>
    12ac:	b0 93 a8 01 	sts	0x01A8, r27	; 0x8001a8 <_ZN4yrgo6driver7Counter6timer0E+0x3>
	if (callback_routines[TimerIndex::k0]) {
    12b0:	e0 91 97 01 	lds	r30, 0x0197	; 0x800197 <_ZN4yrgo6driver17callback_routinesE>
    12b4:	f0 91 98 01 	lds	r31, 0x0198	; 0x800198 <_ZN4yrgo6driver17callback_routinesE+0x1>
    12b8:	30 97       	sbiw	r30, 0x00	; 0
    12ba:	09 f0       	breq	.+2      	; 0x12be <__vector_16+0x56>
	    callback_routines[TimerIndex::k0]();
    12bc:	09 95       	icall
	}
}
    12be:	ff 91       	pop	r31
    12c0:	ef 91       	pop	r30
    12c2:	bf 91       	pop	r27
    12c4:	af 91       	pop	r26
    12c6:	9f 91       	pop	r25
    12c8:	8f 91       	pop	r24
    12ca:	7f 91       	pop	r23
    12cc:	6f 91       	pop	r22
    12ce:	5f 91       	pop	r21
    12d0:	4f 91       	pop	r20
    12d2:	3f 91       	pop	r19
    12d4:	2f 91       	pop	r18
    12d6:	0f 90       	pop	r0
    12d8:	0f be       	out	0x3f, r0	; 63
    12da:	0f 90       	pop	r0
    12dc:	1f 90       	pop	r1
    12de:	18 95       	reti

000012e0 <__vector_11>:

ISR (TIMER1_COMPA_vect) {
    12e0:	1f 92       	push	r1
    12e2:	0f 92       	push	r0
    12e4:	0f b6       	in	r0, 0x3f	; 63
    12e6:	0f 92       	push	r0
    12e8:	11 24       	eor	r1, r1
    12ea:	2f 93       	push	r18
    12ec:	3f 93       	push	r19
    12ee:	4f 93       	push	r20
    12f0:	5f 93       	push	r21
    12f2:	6f 93       	push	r22
    12f4:	7f 93       	push	r23
    12f6:	8f 93       	push	r24
    12f8:	9f 93       	push	r25
    12fa:	af 93       	push	r26
    12fc:	bf 93       	push	r27
    12fe:	ef 93       	push	r30
    1300:	ff 93       	push	r31
    Counter::timer1++;
    1302:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <_ZN4yrgo6driver7Counter6timer1E>
    1306:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <_ZN4yrgo6driver7Counter6timer1E+0x1>
    130a:	a0 91 a3 01 	lds	r26, 0x01A3	; 0x8001a3 <_ZN4yrgo6driver7Counter6timer1E+0x2>
    130e:	b0 91 a4 01 	lds	r27, 0x01A4	; 0x8001a4 <_ZN4yrgo6driver7Counter6timer1E+0x3>
    1312:	01 96       	adiw	r24, 0x01	; 1
    1314:	a1 1d       	adc	r26, r1
    1316:	b1 1d       	adc	r27, r1
    1318:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <_ZN4yrgo6driver7Counter6timer1E>
    131c:	90 93 a2 01 	sts	0x01A2, r25	; 0x8001a2 <_ZN4yrgo6driver7Counter6timer1E+0x1>
    1320:	a0 93 a3 01 	sts	0x01A3, r26	; 0x8001a3 <_ZN4yrgo6driver7Counter6timer1E+0x2>
    1324:	b0 93 a4 01 	sts	0x01A4, r27	; 0x8001a4 <_ZN4yrgo6driver7Counter6timer1E+0x3>
	if (callback_routines[TimerIndex::k1]) {
    1328:	e0 91 99 01 	lds	r30, 0x0199	; 0x800199 <_ZN4yrgo6driver17callback_routinesE+0x2>
    132c:	f0 91 9a 01 	lds	r31, 0x019A	; 0x80019a <_ZN4yrgo6driver17callback_routinesE+0x3>
    1330:	30 97       	sbiw	r30, 0x00	; 0
    1332:	09 f0       	breq	.+2      	; 0x1336 <__vector_11+0x56>
		callback_routines[TimerIndex::k1]();
    1334:	09 95       	icall
	}
}
    1336:	ff 91       	pop	r31
    1338:	ef 91       	pop	r30
    133a:	bf 91       	pop	r27
    133c:	af 91       	pop	r26
    133e:	9f 91       	pop	r25
    1340:	8f 91       	pop	r24
    1342:	7f 91       	pop	r23
    1344:	6f 91       	pop	r22
    1346:	5f 91       	pop	r21
    1348:	4f 91       	pop	r20
    134a:	3f 91       	pop	r19
    134c:	2f 91       	pop	r18
    134e:	0f 90       	pop	r0
    1350:	0f be       	out	0x3f, r0	; 63
    1352:	0f 90       	pop	r0
    1354:	1f 90       	pop	r1
    1356:	18 95       	reti

00001358 <__vector_9>:

ISR (TIMER2_OVF_vect) {
    1358:	1f 92       	push	r1
    135a:	0f 92       	push	r0
    135c:	0f b6       	in	r0, 0x3f	; 63
    135e:	0f 92       	push	r0
    1360:	11 24       	eor	r1, r1
    1362:	2f 93       	push	r18
    1364:	3f 93       	push	r19
    1366:	4f 93       	push	r20
    1368:	5f 93       	push	r21
    136a:	6f 93       	push	r22
    136c:	7f 93       	push	r23
    136e:	8f 93       	push	r24
    1370:	9f 93       	push	r25
    1372:	af 93       	push	r26
    1374:	bf 93       	push	r27
    1376:	ef 93       	push	r30
    1378:	ff 93       	push	r31
    Counter::timer2++;
    137a:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <_ZN4yrgo6driver7Counter6timer2E>
    137e:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <_ZN4yrgo6driver7Counter6timer2E+0x1>
    1382:	a0 91 9f 01 	lds	r26, 0x019F	; 0x80019f <_ZN4yrgo6driver7Counter6timer2E+0x2>
    1386:	b0 91 a0 01 	lds	r27, 0x01A0	; 0x8001a0 <_ZN4yrgo6driver7Counter6timer2E+0x3>
    138a:	01 96       	adiw	r24, 0x01	; 1
    138c:	a1 1d       	adc	r26, r1
    138e:	b1 1d       	adc	r27, r1
    1390:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <_ZN4yrgo6driver7Counter6timer2E>
    1394:	90 93 9e 01 	sts	0x019E, r25	; 0x80019e <_ZN4yrgo6driver7Counter6timer2E+0x1>
    1398:	a0 93 9f 01 	sts	0x019F, r26	; 0x80019f <_ZN4yrgo6driver7Counter6timer2E+0x2>
    139c:	b0 93 a0 01 	sts	0x01A0, r27	; 0x8001a0 <_ZN4yrgo6driver7Counter6timer2E+0x3>
	if (callback_routines[TimerIndex::k2]) {
    13a0:	e0 91 9b 01 	lds	r30, 0x019B	; 0x80019b <_ZN4yrgo6driver17callback_routinesE+0x4>
    13a4:	f0 91 9c 01 	lds	r31, 0x019C	; 0x80019c <_ZN4yrgo6driver17callback_routinesE+0x5>
    13a8:	30 97       	sbiw	r30, 0x00	; 0
    13aa:	09 f0       	breq	.+2      	; 0x13ae <__vector_9+0x56>
		callback_routines[TimerIndex::k2]();
    13ac:	09 95       	icall
	}
}
    13ae:	ff 91       	pop	r31
    13b0:	ef 91       	pop	r30
    13b2:	bf 91       	pop	r27
    13b4:	af 91       	pop	r26
    13b6:	9f 91       	pop	r25
    13b8:	8f 91       	pop	r24
    13ba:	7f 91       	pop	r23
    13bc:	6f 91       	pop	r22
    13be:	5f 91       	pop	r21
    13c0:	4f 91       	pop	r20
    13c2:	3f 91       	pop	r19
    13c4:	2f 91       	pop	r18
    13c6:	0f 90       	pop	r0
    13c8:	0f be       	out	0x3f, r0	; 63
    13ca:	0f 90       	pop	r0
    13cc:	1f 90       	pop	r1
    13ce:	18 95       	reti

000013d0 <_ZN4yrgo6driver8watchdog4InitENS1_7TimeoutE>:
}

/********************************************************************************
 * @brief Enables interrupts globally.
 ********************************************************************************/
inline void GlobalInterruptEnable(void) { asm("SEI"); }
    13d0:	f8 94       	cli
    13d2:	e0 e6       	ldi	r30, 0x60	; 96
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	90 81       	ld	r25, Z
    13d8:	90 61       	ori	r25, 0x10	; 16
    13da:	90 83       	st	Z, r25
    13dc:	90 81       	ld	r25, Z
    13de:	98 60       	ori	r25, 0x08	; 8
    13e0:	90 83       	st	Z, r25
    13e2:	80 83       	st	Z, r24
    13e4:	78 94       	sei
    13e6:	08 95       	ret

000013e8 <_ZN4yrgo6driver8watchdog5ResetEv>:
    13e8:	f8 94       	cli
    13ea:	a8 95       	wdr
    13ec:	84 b7       	in	r24, 0x34	; 52
    13ee:	87 7f       	andi	r24, 0xF7	; 247
    13f0:	84 bf       	out	0x34, r24	; 52
    13f2:	78 94       	sei
    13f4:	08 95       	ret

000013f6 <_ZN4yrgo6driver8watchdog17EnableSystemResetEv>:
    13f6:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <_ZN4yrgo6driver8watchdog5ResetEv>
    13fa:	f8 94       	cli
    13fc:	e0 e6       	ldi	r30, 0x60	; 96
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	80 81       	ld	r24, Z
    1402:	80 61       	ori	r24, 0x10	; 16
    1404:	80 83       	st	Z, r24
    1406:	80 81       	ld	r24, Z
    1408:	88 60       	ori	r24, 0x08	; 8
    140a:	80 83       	st	Z, r24
    140c:	80 81       	ld	r24, Z
    140e:	88 60       	ori	r24, 0x08	; 8
    1410:	80 83       	st	Z, r24
    1412:	78 94       	sei
    1414:	08 95       	ret

00001416 <_ZN4yrgo6driver8watchdog15EnableInterruptEPFvvE>:
    1416:	cf 93       	push	r28
    1418:	df 93       	push	r29
    141a:	ec 01       	movw	r28, r24
    141c:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <_ZN4yrgo6driver8watchdog5ResetEv>
    1420:	20 97       	sbiw	r28, 0x00	; 0
    1422:	21 f0       	breq	.+8      	; 0x142c <_ZN4yrgo6driver8watchdog15EnableInterruptEPFvvE+0x16>
    1424:	d0 93 ab 01 	sts	0x01AB, r29	; 0x8001ab <_ZN4yrgo6driver8watchdog12_GLOBAL__N_18callbackE+0x1>
    1428:	c0 93 aa 01 	sts	0x01AA, r28	; 0x8001aa <_ZN4yrgo6driver8watchdog12_GLOBAL__N_18callbackE>
    142c:	f8 94       	cli
    142e:	e0 e6       	ldi	r30, 0x60	; 96
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 81       	ld	r24, Z
    1434:	80 61       	ori	r24, 0x10	; 16
    1436:	80 83       	st	Z, r24
    1438:	80 81       	ld	r24, Z
    143a:	88 60       	ori	r24, 0x08	; 8
    143c:	80 83       	st	Z, r24
    143e:	80 81       	ld	r24, Z
    1440:	80 64       	ori	r24, 0x40	; 64
    1442:	80 83       	st	Z, r24
    1444:	78 94       	sei
    1446:	df 91       	pop	r29
    1448:	cf 91       	pop	r28
    144a:	08 95       	ret

0000144c <__vector_6>:
   utils::Set(WDTCSR, WDCE, WDE);
   utils::Clear(WDTCSR, WDIE);
   utils::GlobalInterruptEnable();
}

ISR (WDT_vect) {
    144c:	1f 92       	push	r1
    144e:	0f 92       	push	r0
    1450:	0f b6       	in	r0, 0x3f	; 63
    1452:	0f 92       	push	r0
    1454:	11 24       	eor	r1, r1
    1456:	2f 93       	push	r18
    1458:	3f 93       	push	r19
    145a:	4f 93       	push	r20
    145c:	5f 93       	push	r21
    145e:	6f 93       	push	r22
    1460:	7f 93       	push	r23
    1462:	8f 93       	push	r24
    1464:	9f 93       	push	r25
    1466:	af 93       	push	r26
    1468:	bf 93       	push	r27
    146a:	ef 93       	push	r30
    146c:	ff 93       	push	r31
    EnableInterrupt();
    146e:	80 e0       	ldi	r24, 0x00	; 0
    1470:	90 e0       	ldi	r25, 0x00	; 0
    1472:	0e 94 0b 0a 	call	0x1416	; 0x1416 <_ZN4yrgo6driver8watchdog15EnableInterruptEPFvvE>
    if (callback) {
    1476:	e0 91 aa 01 	lds	r30, 0x01AA	; 0x8001aa <_ZN4yrgo6driver8watchdog12_GLOBAL__N_18callbackE>
    147a:	f0 91 ab 01 	lds	r31, 0x01AB	; 0x8001ab <_ZN4yrgo6driver8watchdog12_GLOBAL__N_18callbackE+0x1>
    147e:	30 97       	sbiw	r30, 0x00	; 0
    1480:	09 f0       	breq	.+2      	; 0x1484 <__vector_6+0x38>
        callback();
    1482:	09 95       	icall
    }
}
    1484:	ff 91       	pop	r31
    1486:	ef 91       	pop	r30
    1488:	bf 91       	pop	r27
    148a:	af 91       	pop	r26
    148c:	9f 91       	pop	r25
    148e:	8f 91       	pop	r24
    1490:	7f 91       	pop	r23
    1492:	6f 91       	pop	r22
    1494:	5f 91       	pop	r21
    1496:	4f 91       	pop	r20
    1498:	3f 91       	pop	r19
    149a:	2f 91       	pop	r18
    149c:	0f 90       	pop	r0
    149e:	0f be       	out	0x3f, r0	; 63
    14a0:	0f 90       	pop	r0
    14a2:	1f 90       	pop	r1
    14a4:	18 95       	reti

000014a6 <__subsf3>:
    14a6:	50 58       	subi	r21, 0x80	; 128

000014a8 <__addsf3>:
    14a8:	bb 27       	eor	r27, r27
    14aa:	aa 27       	eor	r26, r26
    14ac:	0e 94 6b 0a 	call	0x14d6	; 0x14d6 <__addsf3x>
    14b0:	0c 94 e5 0b 	jmp	0x17ca	; 0x17ca <__fp_round>
    14b4:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <__fp_pscA>
    14b8:	38 f0       	brcs	.+14     	; 0x14c8 <__addsf3+0x20>
    14ba:	0e 94 de 0b 	call	0x17bc	; 0x17bc <__fp_pscB>
    14be:	20 f0       	brcs	.+8      	; 0x14c8 <__addsf3+0x20>
    14c0:	39 f4       	brne	.+14     	; 0x14d0 <__addsf3+0x28>
    14c2:	9f 3f       	cpi	r25, 0xFF	; 255
    14c4:	19 f4       	brne	.+6      	; 0x14cc <__addsf3+0x24>
    14c6:	26 f4       	brtc	.+8      	; 0x14d0 <__addsf3+0x28>
    14c8:	0c 94 d4 0b 	jmp	0x17a8	; 0x17a8 <__fp_nan>
    14cc:	0e f4       	brtc	.+2      	; 0x14d0 <__addsf3+0x28>
    14ce:	e0 95       	com	r30
    14d0:	e7 fb       	bst	r30, 7
    14d2:	0c 94 ce 0b 	jmp	0x179c	; 0x179c <__fp_inf>

000014d6 <__addsf3x>:
    14d6:	e9 2f       	mov	r30, r25
    14d8:	0e 94 f6 0b 	call	0x17ec	; 0x17ec <__fp_split3>
    14dc:	58 f3       	brcs	.-42     	; 0x14b4 <__addsf3+0xc>
    14de:	ba 17       	cp	r27, r26
    14e0:	62 07       	cpc	r22, r18
    14e2:	73 07       	cpc	r23, r19
    14e4:	84 07       	cpc	r24, r20
    14e6:	95 07       	cpc	r25, r21
    14e8:	20 f0       	brcs	.+8      	; 0x14f2 <__addsf3x+0x1c>
    14ea:	79 f4       	brne	.+30     	; 0x150a <__addsf3x+0x34>
    14ec:	a6 f5       	brtc	.+104    	; 0x1556 <__addsf3x+0x80>
    14ee:	0c 94 18 0c 	jmp	0x1830	; 0x1830 <__fp_zero>
    14f2:	0e f4       	brtc	.+2      	; 0x14f6 <__addsf3x+0x20>
    14f4:	e0 95       	com	r30
    14f6:	0b 2e       	mov	r0, r27
    14f8:	ba 2f       	mov	r27, r26
    14fa:	a0 2d       	mov	r26, r0
    14fc:	0b 01       	movw	r0, r22
    14fe:	b9 01       	movw	r22, r18
    1500:	90 01       	movw	r18, r0
    1502:	0c 01       	movw	r0, r24
    1504:	ca 01       	movw	r24, r20
    1506:	a0 01       	movw	r20, r0
    1508:	11 24       	eor	r1, r1
    150a:	ff 27       	eor	r31, r31
    150c:	59 1b       	sub	r21, r25
    150e:	99 f0       	breq	.+38     	; 0x1536 <__addsf3x+0x60>
    1510:	59 3f       	cpi	r21, 0xF9	; 249
    1512:	50 f4       	brcc	.+20     	; 0x1528 <__addsf3x+0x52>
    1514:	50 3e       	cpi	r21, 0xE0	; 224
    1516:	68 f1       	brcs	.+90     	; 0x1572 <__addsf3x+0x9c>
    1518:	1a 16       	cp	r1, r26
    151a:	f0 40       	sbci	r31, 0x00	; 0
    151c:	a2 2f       	mov	r26, r18
    151e:	23 2f       	mov	r18, r19
    1520:	34 2f       	mov	r19, r20
    1522:	44 27       	eor	r20, r20
    1524:	58 5f       	subi	r21, 0xF8	; 248
    1526:	f3 cf       	rjmp	.-26     	; 0x150e <__addsf3x+0x38>
    1528:	46 95       	lsr	r20
    152a:	37 95       	ror	r19
    152c:	27 95       	ror	r18
    152e:	a7 95       	ror	r26
    1530:	f0 40       	sbci	r31, 0x00	; 0
    1532:	53 95       	inc	r21
    1534:	c9 f7       	brne	.-14     	; 0x1528 <__addsf3x+0x52>
    1536:	7e f4       	brtc	.+30     	; 0x1556 <__addsf3x+0x80>
    1538:	1f 16       	cp	r1, r31
    153a:	ba 0b       	sbc	r27, r26
    153c:	62 0b       	sbc	r22, r18
    153e:	73 0b       	sbc	r23, r19
    1540:	84 0b       	sbc	r24, r20
    1542:	ba f0       	brmi	.+46     	; 0x1572 <__addsf3x+0x9c>
    1544:	91 50       	subi	r25, 0x01	; 1
    1546:	a1 f0       	breq	.+40     	; 0x1570 <__addsf3x+0x9a>
    1548:	ff 0f       	add	r31, r31
    154a:	bb 1f       	adc	r27, r27
    154c:	66 1f       	adc	r22, r22
    154e:	77 1f       	adc	r23, r23
    1550:	88 1f       	adc	r24, r24
    1552:	c2 f7       	brpl	.-16     	; 0x1544 <__addsf3x+0x6e>
    1554:	0e c0       	rjmp	.+28     	; 0x1572 <__addsf3x+0x9c>
    1556:	ba 0f       	add	r27, r26
    1558:	62 1f       	adc	r22, r18
    155a:	73 1f       	adc	r23, r19
    155c:	84 1f       	adc	r24, r20
    155e:	48 f4       	brcc	.+18     	; 0x1572 <__addsf3x+0x9c>
    1560:	87 95       	ror	r24
    1562:	77 95       	ror	r23
    1564:	67 95       	ror	r22
    1566:	b7 95       	ror	r27
    1568:	f7 95       	ror	r31
    156a:	9e 3f       	cpi	r25, 0xFE	; 254
    156c:	08 f0       	brcs	.+2      	; 0x1570 <__addsf3x+0x9a>
    156e:	b0 cf       	rjmp	.-160    	; 0x14d0 <__addsf3+0x28>
    1570:	93 95       	inc	r25
    1572:	88 0f       	add	r24, r24
    1574:	08 f0       	brcs	.+2      	; 0x1578 <__addsf3x+0xa2>
    1576:	99 27       	eor	r25, r25
    1578:	ee 0f       	add	r30, r30
    157a:	97 95       	ror	r25
    157c:	87 95       	ror	r24
    157e:	08 95       	ret

00001580 <__cmpsf2>:
    1580:	0e 94 aa 0b 	call	0x1754	; 0x1754 <__fp_cmp>
    1584:	08 f4       	brcc	.+2      	; 0x1588 <__cmpsf2+0x8>
    1586:	81 e0       	ldi	r24, 0x01	; 1
    1588:	08 95       	ret

0000158a <__divsf3>:
    158a:	0e 94 d9 0a 	call	0x15b2	; 0x15b2 <__divsf3x>
    158e:	0c 94 e5 0b 	jmp	0x17ca	; 0x17ca <__fp_round>
    1592:	0e 94 de 0b 	call	0x17bc	; 0x17bc <__fp_pscB>
    1596:	58 f0       	brcs	.+22     	; 0x15ae <__divsf3+0x24>
    1598:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <__fp_pscA>
    159c:	40 f0       	brcs	.+16     	; 0x15ae <__divsf3+0x24>
    159e:	29 f4       	brne	.+10     	; 0x15aa <__divsf3+0x20>
    15a0:	5f 3f       	cpi	r21, 0xFF	; 255
    15a2:	29 f0       	breq	.+10     	; 0x15ae <__divsf3+0x24>
    15a4:	0c 94 ce 0b 	jmp	0x179c	; 0x179c <__fp_inf>
    15a8:	51 11       	cpse	r21, r1
    15aa:	0c 94 19 0c 	jmp	0x1832	; 0x1832 <__fp_szero>
    15ae:	0c 94 d4 0b 	jmp	0x17a8	; 0x17a8 <__fp_nan>

000015b2 <__divsf3x>:
    15b2:	0e 94 f6 0b 	call	0x17ec	; 0x17ec <__fp_split3>
    15b6:	68 f3       	brcs	.-38     	; 0x1592 <__divsf3+0x8>

000015b8 <__divsf3_pse>:
    15b8:	99 23       	and	r25, r25
    15ba:	b1 f3       	breq	.-20     	; 0x15a8 <__divsf3+0x1e>
    15bc:	55 23       	and	r21, r21
    15be:	91 f3       	breq	.-28     	; 0x15a4 <__divsf3+0x1a>
    15c0:	95 1b       	sub	r25, r21
    15c2:	55 0b       	sbc	r21, r21
    15c4:	bb 27       	eor	r27, r27
    15c6:	aa 27       	eor	r26, r26
    15c8:	62 17       	cp	r22, r18
    15ca:	73 07       	cpc	r23, r19
    15cc:	84 07       	cpc	r24, r20
    15ce:	38 f0       	brcs	.+14     	; 0x15de <__divsf3_pse+0x26>
    15d0:	9f 5f       	subi	r25, 0xFF	; 255
    15d2:	5f 4f       	sbci	r21, 0xFF	; 255
    15d4:	22 0f       	add	r18, r18
    15d6:	33 1f       	adc	r19, r19
    15d8:	44 1f       	adc	r20, r20
    15da:	aa 1f       	adc	r26, r26
    15dc:	a9 f3       	breq	.-22     	; 0x15c8 <__divsf3_pse+0x10>
    15de:	35 d0       	rcall	.+106    	; 0x164a <__divsf3_pse+0x92>
    15e0:	0e 2e       	mov	r0, r30
    15e2:	3a f0       	brmi	.+14     	; 0x15f2 <__divsf3_pse+0x3a>
    15e4:	e0 e8       	ldi	r30, 0x80	; 128
    15e6:	32 d0       	rcall	.+100    	; 0x164c <__divsf3_pse+0x94>
    15e8:	91 50       	subi	r25, 0x01	; 1
    15ea:	50 40       	sbci	r21, 0x00	; 0
    15ec:	e6 95       	lsr	r30
    15ee:	00 1c       	adc	r0, r0
    15f0:	ca f7       	brpl	.-14     	; 0x15e4 <__divsf3_pse+0x2c>
    15f2:	2b d0       	rcall	.+86     	; 0x164a <__divsf3_pse+0x92>
    15f4:	fe 2f       	mov	r31, r30
    15f6:	29 d0       	rcall	.+82     	; 0x164a <__divsf3_pse+0x92>
    15f8:	66 0f       	add	r22, r22
    15fa:	77 1f       	adc	r23, r23
    15fc:	88 1f       	adc	r24, r24
    15fe:	bb 1f       	adc	r27, r27
    1600:	26 17       	cp	r18, r22
    1602:	37 07       	cpc	r19, r23
    1604:	48 07       	cpc	r20, r24
    1606:	ab 07       	cpc	r26, r27
    1608:	b0 e8       	ldi	r27, 0x80	; 128
    160a:	09 f0       	breq	.+2      	; 0x160e <__divsf3_pse+0x56>
    160c:	bb 0b       	sbc	r27, r27
    160e:	80 2d       	mov	r24, r0
    1610:	bf 01       	movw	r22, r30
    1612:	ff 27       	eor	r31, r31
    1614:	93 58       	subi	r25, 0x83	; 131
    1616:	5f 4f       	sbci	r21, 0xFF	; 255
    1618:	3a f0       	brmi	.+14     	; 0x1628 <__divsf3_pse+0x70>
    161a:	9e 3f       	cpi	r25, 0xFE	; 254
    161c:	51 05       	cpc	r21, r1
    161e:	78 f0       	brcs	.+30     	; 0x163e <__divsf3_pse+0x86>
    1620:	0c 94 ce 0b 	jmp	0x179c	; 0x179c <__fp_inf>
    1624:	0c 94 19 0c 	jmp	0x1832	; 0x1832 <__fp_szero>
    1628:	5f 3f       	cpi	r21, 0xFF	; 255
    162a:	e4 f3       	brlt	.-8      	; 0x1624 <__divsf3_pse+0x6c>
    162c:	98 3e       	cpi	r25, 0xE8	; 232
    162e:	d4 f3       	brlt	.-12     	; 0x1624 <__divsf3_pse+0x6c>
    1630:	86 95       	lsr	r24
    1632:	77 95       	ror	r23
    1634:	67 95       	ror	r22
    1636:	b7 95       	ror	r27
    1638:	f7 95       	ror	r31
    163a:	9f 5f       	subi	r25, 0xFF	; 255
    163c:	c9 f7       	brne	.-14     	; 0x1630 <__divsf3_pse+0x78>
    163e:	88 0f       	add	r24, r24
    1640:	91 1d       	adc	r25, r1
    1642:	96 95       	lsr	r25
    1644:	87 95       	ror	r24
    1646:	97 f9       	bld	r25, 7
    1648:	08 95       	ret
    164a:	e1 e0       	ldi	r30, 0x01	; 1
    164c:	66 0f       	add	r22, r22
    164e:	77 1f       	adc	r23, r23
    1650:	88 1f       	adc	r24, r24
    1652:	bb 1f       	adc	r27, r27
    1654:	62 17       	cp	r22, r18
    1656:	73 07       	cpc	r23, r19
    1658:	84 07       	cpc	r24, r20
    165a:	ba 07       	cpc	r27, r26
    165c:	20 f0       	brcs	.+8      	; 0x1666 <__divsf3_pse+0xae>
    165e:	62 1b       	sub	r22, r18
    1660:	73 0b       	sbc	r23, r19
    1662:	84 0b       	sbc	r24, r20
    1664:	ba 0b       	sbc	r27, r26
    1666:	ee 1f       	adc	r30, r30
    1668:	88 f7       	brcc	.-30     	; 0x164c <__divsf3_pse+0x94>
    166a:	e0 95       	com	r30
    166c:	08 95       	ret

0000166e <__fixsfsi>:
    166e:	0e 94 3e 0b 	call	0x167c	; 0x167c <__fixunssfsi>
    1672:	68 94       	set
    1674:	b1 11       	cpse	r27, r1
    1676:	0c 94 19 0c 	jmp	0x1832	; 0x1832 <__fp_szero>
    167a:	08 95       	ret

0000167c <__fixunssfsi>:
    167c:	0e 94 fe 0b 	call	0x17fc	; 0x17fc <__fp_splitA>
    1680:	88 f0       	brcs	.+34     	; 0x16a4 <__fixunssfsi+0x28>
    1682:	9f 57       	subi	r25, 0x7F	; 127
    1684:	98 f0       	brcs	.+38     	; 0x16ac <__fixunssfsi+0x30>
    1686:	b9 2f       	mov	r27, r25
    1688:	99 27       	eor	r25, r25
    168a:	b7 51       	subi	r27, 0x17	; 23
    168c:	b0 f0       	brcs	.+44     	; 0x16ba <__fixunssfsi+0x3e>
    168e:	e1 f0       	breq	.+56     	; 0x16c8 <__fixunssfsi+0x4c>
    1690:	66 0f       	add	r22, r22
    1692:	77 1f       	adc	r23, r23
    1694:	88 1f       	adc	r24, r24
    1696:	99 1f       	adc	r25, r25
    1698:	1a f0       	brmi	.+6      	; 0x16a0 <__fixunssfsi+0x24>
    169a:	ba 95       	dec	r27
    169c:	c9 f7       	brne	.-14     	; 0x1690 <__fixunssfsi+0x14>
    169e:	14 c0       	rjmp	.+40     	; 0x16c8 <__fixunssfsi+0x4c>
    16a0:	b1 30       	cpi	r27, 0x01	; 1
    16a2:	91 f0       	breq	.+36     	; 0x16c8 <__fixunssfsi+0x4c>
    16a4:	0e 94 18 0c 	call	0x1830	; 0x1830 <__fp_zero>
    16a8:	b1 e0       	ldi	r27, 0x01	; 1
    16aa:	08 95       	ret
    16ac:	0c 94 18 0c 	jmp	0x1830	; 0x1830 <__fp_zero>
    16b0:	67 2f       	mov	r22, r23
    16b2:	78 2f       	mov	r23, r24
    16b4:	88 27       	eor	r24, r24
    16b6:	b8 5f       	subi	r27, 0xF8	; 248
    16b8:	39 f0       	breq	.+14     	; 0x16c8 <__fixunssfsi+0x4c>
    16ba:	b9 3f       	cpi	r27, 0xF9	; 249
    16bc:	cc f3       	brlt	.-14     	; 0x16b0 <__fixunssfsi+0x34>
    16be:	86 95       	lsr	r24
    16c0:	77 95       	ror	r23
    16c2:	67 95       	ror	r22
    16c4:	b3 95       	inc	r27
    16c6:	d9 f7       	brne	.-10     	; 0x16be <__fixunssfsi+0x42>
    16c8:	3e f4       	brtc	.+14     	; 0x16d8 <__fixunssfsi+0x5c>
    16ca:	90 95       	com	r25
    16cc:	80 95       	com	r24
    16ce:	70 95       	com	r23
    16d0:	61 95       	neg	r22
    16d2:	7f 4f       	sbci	r23, 0xFF	; 255
    16d4:	8f 4f       	sbci	r24, 0xFF	; 255
    16d6:	9f 4f       	sbci	r25, 0xFF	; 255
    16d8:	08 95       	ret

000016da <__floatunsisf>:
    16da:	e8 94       	clt
    16dc:	09 c0       	rjmp	.+18     	; 0x16f0 <__floatsisf+0x12>

000016de <__floatsisf>:
    16de:	97 fb       	bst	r25, 7
    16e0:	3e f4       	brtc	.+14     	; 0x16f0 <__floatsisf+0x12>
    16e2:	90 95       	com	r25
    16e4:	80 95       	com	r24
    16e6:	70 95       	com	r23
    16e8:	61 95       	neg	r22
    16ea:	7f 4f       	sbci	r23, 0xFF	; 255
    16ec:	8f 4f       	sbci	r24, 0xFF	; 255
    16ee:	9f 4f       	sbci	r25, 0xFF	; 255
    16f0:	99 23       	and	r25, r25
    16f2:	a9 f0       	breq	.+42     	; 0x171e <__floatsisf+0x40>
    16f4:	f9 2f       	mov	r31, r25
    16f6:	96 e9       	ldi	r25, 0x96	; 150
    16f8:	bb 27       	eor	r27, r27
    16fa:	93 95       	inc	r25
    16fc:	f6 95       	lsr	r31
    16fe:	87 95       	ror	r24
    1700:	77 95       	ror	r23
    1702:	67 95       	ror	r22
    1704:	b7 95       	ror	r27
    1706:	f1 11       	cpse	r31, r1
    1708:	f8 cf       	rjmp	.-16     	; 0x16fa <__floatsisf+0x1c>
    170a:	fa f4       	brpl	.+62     	; 0x174a <__floatsisf+0x6c>
    170c:	bb 0f       	add	r27, r27
    170e:	11 f4       	brne	.+4      	; 0x1714 <__floatsisf+0x36>
    1710:	60 ff       	sbrs	r22, 0
    1712:	1b c0       	rjmp	.+54     	; 0x174a <__floatsisf+0x6c>
    1714:	6f 5f       	subi	r22, 0xFF	; 255
    1716:	7f 4f       	sbci	r23, 0xFF	; 255
    1718:	8f 4f       	sbci	r24, 0xFF	; 255
    171a:	9f 4f       	sbci	r25, 0xFF	; 255
    171c:	16 c0       	rjmp	.+44     	; 0x174a <__floatsisf+0x6c>
    171e:	88 23       	and	r24, r24
    1720:	11 f0       	breq	.+4      	; 0x1726 <__floatsisf+0x48>
    1722:	96 e9       	ldi	r25, 0x96	; 150
    1724:	11 c0       	rjmp	.+34     	; 0x1748 <__floatsisf+0x6a>
    1726:	77 23       	and	r23, r23
    1728:	21 f0       	breq	.+8      	; 0x1732 <__floatsisf+0x54>
    172a:	9e e8       	ldi	r25, 0x8E	; 142
    172c:	87 2f       	mov	r24, r23
    172e:	76 2f       	mov	r23, r22
    1730:	05 c0       	rjmp	.+10     	; 0x173c <__floatsisf+0x5e>
    1732:	66 23       	and	r22, r22
    1734:	71 f0       	breq	.+28     	; 0x1752 <__floatsisf+0x74>
    1736:	96 e8       	ldi	r25, 0x86	; 134
    1738:	86 2f       	mov	r24, r22
    173a:	70 e0       	ldi	r23, 0x00	; 0
    173c:	60 e0       	ldi	r22, 0x00	; 0
    173e:	2a f0       	brmi	.+10     	; 0x174a <__floatsisf+0x6c>
    1740:	9a 95       	dec	r25
    1742:	66 0f       	add	r22, r22
    1744:	77 1f       	adc	r23, r23
    1746:	88 1f       	adc	r24, r24
    1748:	da f7       	brpl	.-10     	; 0x1740 <__floatsisf+0x62>
    174a:	88 0f       	add	r24, r24
    174c:	96 95       	lsr	r25
    174e:	87 95       	ror	r24
    1750:	97 f9       	bld	r25, 7
    1752:	08 95       	ret

00001754 <__fp_cmp>:
    1754:	99 0f       	add	r25, r25
    1756:	00 08       	sbc	r0, r0
    1758:	55 0f       	add	r21, r21
    175a:	aa 0b       	sbc	r26, r26
    175c:	e0 e8       	ldi	r30, 0x80	; 128
    175e:	fe ef       	ldi	r31, 0xFE	; 254
    1760:	16 16       	cp	r1, r22
    1762:	17 06       	cpc	r1, r23
    1764:	e8 07       	cpc	r30, r24
    1766:	f9 07       	cpc	r31, r25
    1768:	c0 f0       	brcs	.+48     	; 0x179a <__fp_cmp+0x46>
    176a:	12 16       	cp	r1, r18
    176c:	13 06       	cpc	r1, r19
    176e:	e4 07       	cpc	r30, r20
    1770:	f5 07       	cpc	r31, r21
    1772:	98 f0       	brcs	.+38     	; 0x179a <__fp_cmp+0x46>
    1774:	62 1b       	sub	r22, r18
    1776:	73 0b       	sbc	r23, r19
    1778:	84 0b       	sbc	r24, r20
    177a:	95 0b       	sbc	r25, r21
    177c:	39 f4       	brne	.+14     	; 0x178c <__fp_cmp+0x38>
    177e:	0a 26       	eor	r0, r26
    1780:	61 f0       	breq	.+24     	; 0x179a <__fp_cmp+0x46>
    1782:	23 2b       	or	r18, r19
    1784:	24 2b       	or	r18, r20
    1786:	25 2b       	or	r18, r21
    1788:	21 f4       	brne	.+8      	; 0x1792 <__fp_cmp+0x3e>
    178a:	08 95       	ret
    178c:	0a 26       	eor	r0, r26
    178e:	09 f4       	brne	.+2      	; 0x1792 <__fp_cmp+0x3e>
    1790:	a1 40       	sbci	r26, 0x01	; 1
    1792:	a6 95       	lsr	r26
    1794:	8f ef       	ldi	r24, 0xFF	; 255
    1796:	81 1d       	adc	r24, r1
    1798:	81 1d       	adc	r24, r1
    179a:	08 95       	ret

0000179c <__fp_inf>:
    179c:	97 f9       	bld	r25, 7
    179e:	9f 67       	ori	r25, 0x7F	; 127
    17a0:	80 e8       	ldi	r24, 0x80	; 128
    17a2:	70 e0       	ldi	r23, 0x00	; 0
    17a4:	60 e0       	ldi	r22, 0x00	; 0
    17a6:	08 95       	ret

000017a8 <__fp_nan>:
    17a8:	9f ef       	ldi	r25, 0xFF	; 255
    17aa:	80 ec       	ldi	r24, 0xC0	; 192
    17ac:	08 95       	ret

000017ae <__fp_pscA>:
    17ae:	00 24       	eor	r0, r0
    17b0:	0a 94       	dec	r0
    17b2:	16 16       	cp	r1, r22
    17b4:	17 06       	cpc	r1, r23
    17b6:	18 06       	cpc	r1, r24
    17b8:	09 06       	cpc	r0, r25
    17ba:	08 95       	ret

000017bc <__fp_pscB>:
    17bc:	00 24       	eor	r0, r0
    17be:	0a 94       	dec	r0
    17c0:	12 16       	cp	r1, r18
    17c2:	13 06       	cpc	r1, r19
    17c4:	14 06       	cpc	r1, r20
    17c6:	05 06       	cpc	r0, r21
    17c8:	08 95       	ret

000017ca <__fp_round>:
    17ca:	09 2e       	mov	r0, r25
    17cc:	03 94       	inc	r0
    17ce:	00 0c       	add	r0, r0
    17d0:	11 f4       	brne	.+4      	; 0x17d6 <__fp_round+0xc>
    17d2:	88 23       	and	r24, r24
    17d4:	52 f0       	brmi	.+20     	; 0x17ea <__fp_round+0x20>
    17d6:	bb 0f       	add	r27, r27
    17d8:	40 f4       	brcc	.+16     	; 0x17ea <__fp_round+0x20>
    17da:	bf 2b       	or	r27, r31
    17dc:	11 f4       	brne	.+4      	; 0x17e2 <__fp_round+0x18>
    17de:	60 ff       	sbrs	r22, 0
    17e0:	04 c0       	rjmp	.+8      	; 0x17ea <__fp_round+0x20>
    17e2:	6f 5f       	subi	r22, 0xFF	; 255
    17e4:	7f 4f       	sbci	r23, 0xFF	; 255
    17e6:	8f 4f       	sbci	r24, 0xFF	; 255
    17e8:	9f 4f       	sbci	r25, 0xFF	; 255
    17ea:	08 95       	ret

000017ec <__fp_split3>:
    17ec:	57 fd       	sbrc	r21, 7
    17ee:	90 58       	subi	r25, 0x80	; 128
    17f0:	44 0f       	add	r20, r20
    17f2:	55 1f       	adc	r21, r21
    17f4:	59 f0       	breq	.+22     	; 0x180c <__fp_splitA+0x10>
    17f6:	5f 3f       	cpi	r21, 0xFF	; 255
    17f8:	71 f0       	breq	.+28     	; 0x1816 <__fp_splitA+0x1a>
    17fa:	47 95       	ror	r20

000017fc <__fp_splitA>:
    17fc:	88 0f       	add	r24, r24
    17fe:	97 fb       	bst	r25, 7
    1800:	99 1f       	adc	r25, r25
    1802:	61 f0       	breq	.+24     	; 0x181c <__fp_splitA+0x20>
    1804:	9f 3f       	cpi	r25, 0xFF	; 255
    1806:	79 f0       	breq	.+30     	; 0x1826 <__fp_splitA+0x2a>
    1808:	87 95       	ror	r24
    180a:	08 95       	ret
    180c:	12 16       	cp	r1, r18
    180e:	13 06       	cpc	r1, r19
    1810:	14 06       	cpc	r1, r20
    1812:	55 1f       	adc	r21, r21
    1814:	f2 cf       	rjmp	.-28     	; 0x17fa <__fp_split3+0xe>
    1816:	46 95       	lsr	r20
    1818:	f1 df       	rcall	.-30     	; 0x17fc <__fp_splitA>
    181a:	08 c0       	rjmp	.+16     	; 0x182c <__fp_splitA+0x30>
    181c:	16 16       	cp	r1, r22
    181e:	17 06       	cpc	r1, r23
    1820:	18 06       	cpc	r1, r24
    1822:	99 1f       	adc	r25, r25
    1824:	f1 cf       	rjmp	.-30     	; 0x1808 <__fp_splitA+0xc>
    1826:	86 95       	lsr	r24
    1828:	71 05       	cpc	r23, r1
    182a:	61 05       	cpc	r22, r1
    182c:	08 94       	sec
    182e:	08 95       	ret

00001830 <__fp_zero>:
    1830:	e8 94       	clt

00001832 <__fp_szero>:
    1832:	bb 27       	eor	r27, r27
    1834:	66 27       	eor	r22, r22
    1836:	77 27       	eor	r23, r23
    1838:	cb 01       	movw	r24, r22
    183a:	97 f9       	bld	r25, 7
    183c:	08 95       	ret

0000183e <__mulsf3>:
    183e:	0e 94 32 0c 	call	0x1864	; 0x1864 <__mulsf3x>
    1842:	0c 94 e5 0b 	jmp	0x17ca	; 0x17ca <__fp_round>
    1846:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <__fp_pscA>
    184a:	38 f0       	brcs	.+14     	; 0x185a <__mulsf3+0x1c>
    184c:	0e 94 de 0b 	call	0x17bc	; 0x17bc <__fp_pscB>
    1850:	20 f0       	brcs	.+8      	; 0x185a <__mulsf3+0x1c>
    1852:	95 23       	and	r25, r21
    1854:	11 f0       	breq	.+4      	; 0x185a <__mulsf3+0x1c>
    1856:	0c 94 ce 0b 	jmp	0x179c	; 0x179c <__fp_inf>
    185a:	0c 94 d4 0b 	jmp	0x17a8	; 0x17a8 <__fp_nan>
    185e:	11 24       	eor	r1, r1
    1860:	0c 94 19 0c 	jmp	0x1832	; 0x1832 <__fp_szero>

00001864 <__mulsf3x>:
    1864:	0e 94 f6 0b 	call	0x17ec	; 0x17ec <__fp_split3>
    1868:	70 f3       	brcs	.-36     	; 0x1846 <__mulsf3+0x8>

0000186a <__mulsf3_pse>:
    186a:	95 9f       	mul	r25, r21
    186c:	c1 f3       	breq	.-16     	; 0x185e <__mulsf3+0x20>
    186e:	95 0f       	add	r25, r21
    1870:	50 e0       	ldi	r21, 0x00	; 0
    1872:	55 1f       	adc	r21, r21
    1874:	62 9f       	mul	r22, r18
    1876:	f0 01       	movw	r30, r0
    1878:	72 9f       	mul	r23, r18
    187a:	bb 27       	eor	r27, r27
    187c:	f0 0d       	add	r31, r0
    187e:	b1 1d       	adc	r27, r1
    1880:	63 9f       	mul	r22, r19
    1882:	aa 27       	eor	r26, r26
    1884:	f0 0d       	add	r31, r0
    1886:	b1 1d       	adc	r27, r1
    1888:	aa 1f       	adc	r26, r26
    188a:	64 9f       	mul	r22, r20
    188c:	66 27       	eor	r22, r22
    188e:	b0 0d       	add	r27, r0
    1890:	a1 1d       	adc	r26, r1
    1892:	66 1f       	adc	r22, r22
    1894:	82 9f       	mul	r24, r18
    1896:	22 27       	eor	r18, r18
    1898:	b0 0d       	add	r27, r0
    189a:	a1 1d       	adc	r26, r1
    189c:	62 1f       	adc	r22, r18
    189e:	73 9f       	mul	r23, r19
    18a0:	b0 0d       	add	r27, r0
    18a2:	a1 1d       	adc	r26, r1
    18a4:	62 1f       	adc	r22, r18
    18a6:	83 9f       	mul	r24, r19
    18a8:	a0 0d       	add	r26, r0
    18aa:	61 1d       	adc	r22, r1
    18ac:	22 1f       	adc	r18, r18
    18ae:	74 9f       	mul	r23, r20
    18b0:	33 27       	eor	r19, r19
    18b2:	a0 0d       	add	r26, r0
    18b4:	61 1d       	adc	r22, r1
    18b6:	23 1f       	adc	r18, r19
    18b8:	84 9f       	mul	r24, r20
    18ba:	60 0d       	add	r22, r0
    18bc:	21 1d       	adc	r18, r1
    18be:	82 2f       	mov	r24, r18
    18c0:	76 2f       	mov	r23, r22
    18c2:	6a 2f       	mov	r22, r26
    18c4:	11 24       	eor	r1, r1
    18c6:	9f 57       	subi	r25, 0x7F	; 127
    18c8:	50 40       	sbci	r21, 0x00	; 0
    18ca:	9a f0       	brmi	.+38     	; 0x18f2 <__mulsf3_pse+0x88>
    18cc:	f1 f0       	breq	.+60     	; 0x190a <__mulsf3_pse+0xa0>
    18ce:	88 23       	and	r24, r24
    18d0:	4a f0       	brmi	.+18     	; 0x18e4 <__mulsf3_pse+0x7a>
    18d2:	ee 0f       	add	r30, r30
    18d4:	ff 1f       	adc	r31, r31
    18d6:	bb 1f       	adc	r27, r27
    18d8:	66 1f       	adc	r22, r22
    18da:	77 1f       	adc	r23, r23
    18dc:	88 1f       	adc	r24, r24
    18de:	91 50       	subi	r25, 0x01	; 1
    18e0:	50 40       	sbci	r21, 0x00	; 0
    18e2:	a9 f7       	brne	.-22     	; 0x18ce <__mulsf3_pse+0x64>
    18e4:	9e 3f       	cpi	r25, 0xFE	; 254
    18e6:	51 05       	cpc	r21, r1
    18e8:	80 f0       	brcs	.+32     	; 0x190a <__mulsf3_pse+0xa0>
    18ea:	0c 94 ce 0b 	jmp	0x179c	; 0x179c <__fp_inf>
    18ee:	0c 94 19 0c 	jmp	0x1832	; 0x1832 <__fp_szero>
    18f2:	5f 3f       	cpi	r21, 0xFF	; 255
    18f4:	e4 f3       	brlt	.-8      	; 0x18ee <__mulsf3_pse+0x84>
    18f6:	98 3e       	cpi	r25, 0xE8	; 232
    18f8:	d4 f3       	brlt	.-12     	; 0x18ee <__mulsf3_pse+0x84>
    18fa:	86 95       	lsr	r24
    18fc:	77 95       	ror	r23
    18fe:	67 95       	ror	r22
    1900:	b7 95       	ror	r27
    1902:	f7 95       	ror	r31
    1904:	e7 95       	ror	r30
    1906:	9f 5f       	subi	r25, 0xFF	; 255
    1908:	c1 f7       	brne	.-16     	; 0x18fa <__mulsf3_pse+0x90>
    190a:	fe 2b       	or	r31, r30
    190c:	88 0f       	add	r24, r24
    190e:	91 1d       	adc	r25, r1
    1910:	96 95       	lsr	r25
    1912:	87 95       	ror	r24
    1914:	97 f9       	bld	r25, 7
    1916:	08 95       	ret

00001918 <__udivmodhi4>:
    1918:	aa 1b       	sub	r26, r26
    191a:	bb 1b       	sub	r27, r27
    191c:	51 e1       	ldi	r21, 0x11	; 17
    191e:	07 c0       	rjmp	.+14     	; 0x192e <__udivmodhi4_ep>

00001920 <__udivmodhi4_loop>:
    1920:	aa 1f       	adc	r26, r26
    1922:	bb 1f       	adc	r27, r27
    1924:	a6 17       	cp	r26, r22
    1926:	b7 07       	cpc	r27, r23
    1928:	10 f0       	brcs	.+4      	; 0x192e <__udivmodhi4_ep>
    192a:	a6 1b       	sub	r26, r22
    192c:	b7 0b       	sbc	r27, r23

0000192e <__udivmodhi4_ep>:
    192e:	88 1f       	adc	r24, r24
    1930:	99 1f       	adc	r25, r25
    1932:	5a 95       	dec	r21
    1934:	a9 f7       	brne	.-22     	; 0x1920 <__udivmodhi4_loop>
    1936:	80 95       	com	r24
    1938:	90 95       	com	r25
    193a:	bc 01       	movw	r22, r24
    193c:	cd 01       	movw	r24, r26
    193e:	08 95       	ret

00001940 <__ashldi3>:
    1940:	0f 93       	push	r16
    1942:	08 30       	cpi	r16, 0x08	; 8
    1944:	90 f0       	brcs	.+36     	; 0x196a <__ashldi3+0x2a>
    1946:	98 2f       	mov	r25, r24
    1948:	87 2f       	mov	r24, r23
    194a:	76 2f       	mov	r23, r22
    194c:	65 2f       	mov	r22, r21
    194e:	54 2f       	mov	r21, r20
    1950:	43 2f       	mov	r20, r19
    1952:	32 2f       	mov	r19, r18
    1954:	22 27       	eor	r18, r18
    1956:	08 50       	subi	r16, 0x08	; 8
    1958:	f4 cf       	rjmp	.-24     	; 0x1942 <__ashldi3+0x2>
    195a:	22 0f       	add	r18, r18
    195c:	33 1f       	adc	r19, r19
    195e:	44 1f       	adc	r20, r20
    1960:	55 1f       	adc	r21, r21
    1962:	66 1f       	adc	r22, r22
    1964:	77 1f       	adc	r23, r23
    1966:	88 1f       	adc	r24, r24
    1968:	99 1f       	adc	r25, r25
    196a:	0a 95       	dec	r16
    196c:	b2 f7       	brpl	.-20     	; 0x195a <__ashldi3+0x1a>
    196e:	0f 91       	pop	r16
    1970:	08 95       	ret

00001972 <__ashrdi3>:
    1972:	97 fb       	bst	r25, 7
    1974:	10 f8       	bld	r1, 0

00001976 <__lshrdi3>:
    1976:	16 94       	lsr	r1
    1978:	00 08       	sbc	r0, r0
    197a:	0f 93       	push	r16
    197c:	08 30       	cpi	r16, 0x08	; 8
    197e:	98 f0       	brcs	.+38     	; 0x19a6 <__lshrdi3+0x30>
    1980:	08 50       	subi	r16, 0x08	; 8
    1982:	23 2f       	mov	r18, r19
    1984:	34 2f       	mov	r19, r20
    1986:	45 2f       	mov	r20, r21
    1988:	56 2f       	mov	r21, r22
    198a:	67 2f       	mov	r22, r23
    198c:	78 2f       	mov	r23, r24
    198e:	89 2f       	mov	r24, r25
    1990:	90 2d       	mov	r25, r0
    1992:	f4 cf       	rjmp	.-24     	; 0x197c <__lshrdi3+0x6>
    1994:	05 94       	asr	r0
    1996:	97 95       	ror	r25
    1998:	87 95       	ror	r24
    199a:	77 95       	ror	r23
    199c:	67 95       	ror	r22
    199e:	57 95       	ror	r21
    19a0:	47 95       	ror	r20
    19a2:	37 95       	ror	r19
    19a4:	27 95       	ror	r18
    19a6:	0a 95       	dec	r16
    19a8:	aa f7       	brpl	.-22     	; 0x1994 <__lshrdi3+0x1e>
    19aa:	0f 91       	pop	r16
    19ac:	08 95       	ret

000019ae <__cmpdi2_s8>:
    19ae:	00 24       	eor	r0, r0
    19b0:	a7 fd       	sbrc	r26, 7
    19b2:	00 94       	com	r0
    19b4:	2a 17       	cp	r18, r26
    19b6:	30 05       	cpc	r19, r0
    19b8:	40 05       	cpc	r20, r0
    19ba:	50 05       	cpc	r21, r0
    19bc:	60 05       	cpc	r22, r0
    19be:	70 05       	cpc	r23, r0
    19c0:	80 05       	cpc	r24, r0
    19c2:	90 05       	cpc	r25, r0
    19c4:	08 95       	ret

000019c6 <__tablejump2__>:
    19c6:	ee 0f       	add	r30, r30
    19c8:	ff 1f       	adc	r31, r31
    19ca:	05 90       	lpm	r0, Z+
    19cc:	f4 91       	lpm	r31, Z
    19ce:	e0 2d       	mov	r30, r0
    19d0:	09 94       	ijmp

000019d2 <malloc>:
    19d2:	0f 93       	push	r16
    19d4:	1f 93       	push	r17
    19d6:	cf 93       	push	r28
    19d8:	df 93       	push	r29
    19da:	82 30       	cpi	r24, 0x02	; 2
    19dc:	91 05       	cpc	r25, r1
    19de:	10 f4       	brcc	.+4      	; 0x19e4 <malloc+0x12>
    19e0:	82 e0       	ldi	r24, 0x02	; 2
    19e2:	90 e0       	ldi	r25, 0x00	; 0
    19e4:	e0 91 ae 01 	lds	r30, 0x01AE	; 0x8001ae <__flp>
    19e8:	f0 91 af 01 	lds	r31, 0x01AF	; 0x8001af <__flp+0x1>
    19ec:	20 e0       	ldi	r18, 0x00	; 0
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	a0 e0       	ldi	r26, 0x00	; 0
    19f2:	b0 e0       	ldi	r27, 0x00	; 0
    19f4:	30 97       	sbiw	r30, 0x00	; 0
    19f6:	19 f1       	breq	.+70     	; 0x1a3e <malloc+0x6c>
    19f8:	40 81       	ld	r20, Z
    19fa:	51 81       	ldd	r21, Z+1	; 0x01
    19fc:	02 81       	ldd	r16, Z+2	; 0x02
    19fe:	13 81       	ldd	r17, Z+3	; 0x03
    1a00:	48 17       	cp	r20, r24
    1a02:	59 07       	cpc	r21, r25
    1a04:	c8 f0       	brcs	.+50     	; 0x1a38 <malloc+0x66>
    1a06:	84 17       	cp	r24, r20
    1a08:	95 07       	cpc	r25, r21
    1a0a:	69 f4       	brne	.+26     	; 0x1a26 <malloc+0x54>
    1a0c:	10 97       	sbiw	r26, 0x00	; 0
    1a0e:	31 f0       	breq	.+12     	; 0x1a1c <malloc+0x4a>
    1a10:	12 96       	adiw	r26, 0x02	; 2
    1a12:	0c 93       	st	X, r16
    1a14:	12 97       	sbiw	r26, 0x02	; 2
    1a16:	13 96       	adiw	r26, 0x03	; 3
    1a18:	1c 93       	st	X, r17
    1a1a:	27 c0       	rjmp	.+78     	; 0x1a6a <malloc+0x98>
    1a1c:	00 93 ae 01 	sts	0x01AE, r16	; 0x8001ae <__flp>
    1a20:	10 93 af 01 	sts	0x01AF, r17	; 0x8001af <__flp+0x1>
    1a24:	22 c0       	rjmp	.+68     	; 0x1a6a <malloc+0x98>
    1a26:	21 15       	cp	r18, r1
    1a28:	31 05       	cpc	r19, r1
    1a2a:	19 f0       	breq	.+6      	; 0x1a32 <malloc+0x60>
    1a2c:	42 17       	cp	r20, r18
    1a2e:	53 07       	cpc	r21, r19
    1a30:	18 f4       	brcc	.+6      	; 0x1a38 <malloc+0x66>
    1a32:	9a 01       	movw	r18, r20
    1a34:	bd 01       	movw	r22, r26
    1a36:	ef 01       	movw	r28, r30
    1a38:	df 01       	movw	r26, r30
    1a3a:	f8 01       	movw	r30, r16
    1a3c:	db cf       	rjmp	.-74     	; 0x19f4 <malloc+0x22>
    1a3e:	21 15       	cp	r18, r1
    1a40:	31 05       	cpc	r19, r1
    1a42:	f9 f0       	breq	.+62     	; 0x1a82 <malloc+0xb0>
    1a44:	28 1b       	sub	r18, r24
    1a46:	39 0b       	sbc	r19, r25
    1a48:	24 30       	cpi	r18, 0x04	; 4
    1a4a:	31 05       	cpc	r19, r1
    1a4c:	80 f4       	brcc	.+32     	; 0x1a6e <malloc+0x9c>
    1a4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a50:	9b 81       	ldd	r25, Y+3	; 0x03
    1a52:	61 15       	cp	r22, r1
    1a54:	71 05       	cpc	r23, r1
    1a56:	21 f0       	breq	.+8      	; 0x1a60 <malloc+0x8e>
    1a58:	fb 01       	movw	r30, r22
    1a5a:	93 83       	std	Z+3, r25	; 0x03
    1a5c:	82 83       	std	Z+2, r24	; 0x02
    1a5e:	04 c0       	rjmp	.+8      	; 0x1a68 <malloc+0x96>
    1a60:	90 93 af 01 	sts	0x01AF, r25	; 0x8001af <__flp+0x1>
    1a64:	80 93 ae 01 	sts	0x01AE, r24	; 0x8001ae <__flp>
    1a68:	fe 01       	movw	r30, r28
    1a6a:	32 96       	adiw	r30, 0x02	; 2
    1a6c:	44 c0       	rjmp	.+136    	; 0x1af6 <malloc+0x124>
    1a6e:	fe 01       	movw	r30, r28
    1a70:	e2 0f       	add	r30, r18
    1a72:	f3 1f       	adc	r31, r19
    1a74:	81 93       	st	Z+, r24
    1a76:	91 93       	st	Z+, r25
    1a78:	22 50       	subi	r18, 0x02	; 2
    1a7a:	31 09       	sbc	r19, r1
    1a7c:	39 83       	std	Y+1, r19	; 0x01
    1a7e:	28 83       	st	Y, r18
    1a80:	3a c0       	rjmp	.+116    	; 0x1af6 <malloc+0x124>
    1a82:	20 91 ac 01 	lds	r18, 0x01AC	; 0x8001ac <__brkval>
    1a86:	30 91 ad 01 	lds	r19, 0x01AD	; 0x8001ad <__brkval+0x1>
    1a8a:	23 2b       	or	r18, r19
    1a8c:	41 f4       	brne	.+16     	; 0x1a9e <malloc+0xcc>
    1a8e:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    1a92:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    1a96:	30 93 ad 01 	sts	0x01AD, r19	; 0x8001ad <__brkval+0x1>
    1a9a:	20 93 ac 01 	sts	0x01AC, r18	; 0x8001ac <__brkval>
    1a9e:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    1aa2:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    1aa6:	21 15       	cp	r18, r1
    1aa8:	31 05       	cpc	r19, r1
    1aaa:	41 f4       	brne	.+16     	; 0x1abc <malloc+0xea>
    1aac:	2d b7       	in	r18, 0x3d	; 61
    1aae:	3e b7       	in	r19, 0x3e	; 62
    1ab0:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    1ab4:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    1ab8:	24 1b       	sub	r18, r20
    1aba:	35 0b       	sbc	r19, r21
    1abc:	e0 91 ac 01 	lds	r30, 0x01AC	; 0x8001ac <__brkval>
    1ac0:	f0 91 ad 01 	lds	r31, 0x01AD	; 0x8001ad <__brkval+0x1>
    1ac4:	e2 17       	cp	r30, r18
    1ac6:	f3 07       	cpc	r31, r19
    1ac8:	a0 f4       	brcc	.+40     	; 0x1af2 <malloc+0x120>
    1aca:	2e 1b       	sub	r18, r30
    1acc:	3f 0b       	sbc	r19, r31
    1ace:	28 17       	cp	r18, r24
    1ad0:	39 07       	cpc	r19, r25
    1ad2:	78 f0       	brcs	.+30     	; 0x1af2 <malloc+0x120>
    1ad4:	ac 01       	movw	r20, r24
    1ad6:	4e 5f       	subi	r20, 0xFE	; 254
    1ad8:	5f 4f       	sbci	r21, 0xFF	; 255
    1ada:	24 17       	cp	r18, r20
    1adc:	35 07       	cpc	r19, r21
    1ade:	48 f0       	brcs	.+18     	; 0x1af2 <malloc+0x120>
    1ae0:	4e 0f       	add	r20, r30
    1ae2:	5f 1f       	adc	r21, r31
    1ae4:	50 93 ad 01 	sts	0x01AD, r21	; 0x8001ad <__brkval+0x1>
    1ae8:	40 93 ac 01 	sts	0x01AC, r20	; 0x8001ac <__brkval>
    1aec:	81 93       	st	Z+, r24
    1aee:	91 93       	st	Z+, r25
    1af0:	02 c0       	rjmp	.+4      	; 0x1af6 <malloc+0x124>
    1af2:	e0 e0       	ldi	r30, 0x00	; 0
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	cf 01       	movw	r24, r30
    1af8:	df 91       	pop	r29
    1afa:	cf 91       	pop	r28
    1afc:	1f 91       	pop	r17
    1afe:	0f 91       	pop	r16
    1b00:	08 95       	ret

00001b02 <free>:
    1b02:	cf 93       	push	r28
    1b04:	df 93       	push	r29
    1b06:	00 97       	sbiw	r24, 0x00	; 0
    1b08:	09 f4       	brne	.+2      	; 0x1b0c <free+0xa>
    1b0a:	81 c0       	rjmp	.+258    	; 0x1c0e <free+0x10c>
    1b0c:	fc 01       	movw	r30, r24
    1b0e:	32 97       	sbiw	r30, 0x02	; 2
    1b10:	13 82       	std	Z+3, r1	; 0x03
    1b12:	12 82       	std	Z+2, r1	; 0x02
    1b14:	a0 91 ae 01 	lds	r26, 0x01AE	; 0x8001ae <__flp>
    1b18:	b0 91 af 01 	lds	r27, 0x01AF	; 0x8001af <__flp+0x1>
    1b1c:	10 97       	sbiw	r26, 0x00	; 0
    1b1e:	81 f4       	brne	.+32     	; 0x1b40 <free+0x3e>
    1b20:	20 81       	ld	r18, Z
    1b22:	31 81       	ldd	r19, Z+1	; 0x01
    1b24:	82 0f       	add	r24, r18
    1b26:	93 1f       	adc	r25, r19
    1b28:	20 91 ac 01 	lds	r18, 0x01AC	; 0x8001ac <__brkval>
    1b2c:	30 91 ad 01 	lds	r19, 0x01AD	; 0x8001ad <__brkval+0x1>
    1b30:	28 17       	cp	r18, r24
    1b32:	39 07       	cpc	r19, r25
    1b34:	51 f5       	brne	.+84     	; 0x1b8a <free+0x88>
    1b36:	f0 93 ad 01 	sts	0x01AD, r31	; 0x8001ad <__brkval+0x1>
    1b3a:	e0 93 ac 01 	sts	0x01AC, r30	; 0x8001ac <__brkval>
    1b3e:	67 c0       	rjmp	.+206    	; 0x1c0e <free+0x10c>
    1b40:	ed 01       	movw	r28, r26
    1b42:	20 e0       	ldi	r18, 0x00	; 0
    1b44:	30 e0       	ldi	r19, 0x00	; 0
    1b46:	ce 17       	cp	r28, r30
    1b48:	df 07       	cpc	r29, r31
    1b4a:	40 f4       	brcc	.+16     	; 0x1b5c <free+0x5a>
    1b4c:	4a 81       	ldd	r20, Y+2	; 0x02
    1b4e:	5b 81       	ldd	r21, Y+3	; 0x03
    1b50:	9e 01       	movw	r18, r28
    1b52:	41 15       	cp	r20, r1
    1b54:	51 05       	cpc	r21, r1
    1b56:	f1 f0       	breq	.+60     	; 0x1b94 <free+0x92>
    1b58:	ea 01       	movw	r28, r20
    1b5a:	f5 cf       	rjmp	.-22     	; 0x1b46 <free+0x44>
    1b5c:	d3 83       	std	Z+3, r29	; 0x03
    1b5e:	c2 83       	std	Z+2, r28	; 0x02
    1b60:	40 81       	ld	r20, Z
    1b62:	51 81       	ldd	r21, Z+1	; 0x01
    1b64:	84 0f       	add	r24, r20
    1b66:	95 1f       	adc	r25, r21
    1b68:	c8 17       	cp	r28, r24
    1b6a:	d9 07       	cpc	r29, r25
    1b6c:	59 f4       	brne	.+22     	; 0x1b84 <free+0x82>
    1b6e:	88 81       	ld	r24, Y
    1b70:	99 81       	ldd	r25, Y+1	; 0x01
    1b72:	84 0f       	add	r24, r20
    1b74:	95 1f       	adc	r25, r21
    1b76:	02 96       	adiw	r24, 0x02	; 2
    1b78:	91 83       	std	Z+1, r25	; 0x01
    1b7a:	80 83       	st	Z, r24
    1b7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7e:	9b 81       	ldd	r25, Y+3	; 0x03
    1b80:	93 83       	std	Z+3, r25	; 0x03
    1b82:	82 83       	std	Z+2, r24	; 0x02
    1b84:	21 15       	cp	r18, r1
    1b86:	31 05       	cpc	r19, r1
    1b88:	29 f4       	brne	.+10     	; 0x1b94 <free+0x92>
    1b8a:	f0 93 af 01 	sts	0x01AF, r31	; 0x8001af <__flp+0x1>
    1b8e:	e0 93 ae 01 	sts	0x01AE, r30	; 0x8001ae <__flp>
    1b92:	3d c0       	rjmp	.+122    	; 0x1c0e <free+0x10c>
    1b94:	e9 01       	movw	r28, r18
    1b96:	fb 83       	std	Y+3, r31	; 0x03
    1b98:	ea 83       	std	Y+2, r30	; 0x02
    1b9a:	49 91       	ld	r20, Y+
    1b9c:	59 91       	ld	r21, Y+
    1b9e:	c4 0f       	add	r28, r20
    1ba0:	d5 1f       	adc	r29, r21
    1ba2:	ec 17       	cp	r30, r28
    1ba4:	fd 07       	cpc	r31, r29
    1ba6:	61 f4       	brne	.+24     	; 0x1bc0 <free+0xbe>
    1ba8:	80 81       	ld	r24, Z
    1baa:	91 81       	ldd	r25, Z+1	; 0x01
    1bac:	84 0f       	add	r24, r20
    1bae:	95 1f       	adc	r25, r21
    1bb0:	02 96       	adiw	r24, 0x02	; 2
    1bb2:	e9 01       	movw	r28, r18
    1bb4:	99 83       	std	Y+1, r25	; 0x01
    1bb6:	88 83       	st	Y, r24
    1bb8:	82 81       	ldd	r24, Z+2	; 0x02
    1bba:	93 81       	ldd	r25, Z+3	; 0x03
    1bbc:	9b 83       	std	Y+3, r25	; 0x03
    1bbe:	8a 83       	std	Y+2, r24	; 0x02
    1bc0:	e0 e0       	ldi	r30, 0x00	; 0
    1bc2:	f0 e0       	ldi	r31, 0x00	; 0
    1bc4:	12 96       	adiw	r26, 0x02	; 2
    1bc6:	8d 91       	ld	r24, X+
    1bc8:	9c 91       	ld	r25, X
    1bca:	13 97       	sbiw	r26, 0x03	; 3
    1bcc:	00 97       	sbiw	r24, 0x00	; 0
    1bce:	19 f0       	breq	.+6      	; 0x1bd6 <free+0xd4>
    1bd0:	fd 01       	movw	r30, r26
    1bd2:	dc 01       	movw	r26, r24
    1bd4:	f7 cf       	rjmp	.-18     	; 0x1bc4 <free+0xc2>
    1bd6:	8d 91       	ld	r24, X+
    1bd8:	9c 91       	ld	r25, X
    1bda:	11 97       	sbiw	r26, 0x01	; 1
    1bdc:	9d 01       	movw	r18, r26
    1bde:	2e 5f       	subi	r18, 0xFE	; 254
    1be0:	3f 4f       	sbci	r19, 0xFF	; 255
    1be2:	82 0f       	add	r24, r18
    1be4:	93 1f       	adc	r25, r19
    1be6:	20 91 ac 01 	lds	r18, 0x01AC	; 0x8001ac <__brkval>
    1bea:	30 91 ad 01 	lds	r19, 0x01AD	; 0x8001ad <__brkval+0x1>
    1bee:	28 17       	cp	r18, r24
    1bf0:	39 07       	cpc	r19, r25
    1bf2:	69 f4       	brne	.+26     	; 0x1c0e <free+0x10c>
    1bf4:	30 97       	sbiw	r30, 0x00	; 0
    1bf6:	29 f4       	brne	.+10     	; 0x1c02 <free+0x100>
    1bf8:	10 92 af 01 	sts	0x01AF, r1	; 0x8001af <__flp+0x1>
    1bfc:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <__flp>
    1c00:	02 c0       	rjmp	.+4      	; 0x1c06 <free+0x104>
    1c02:	13 82       	std	Z+3, r1	; 0x03
    1c04:	12 82       	std	Z+2, r1	; 0x02
    1c06:	b0 93 ad 01 	sts	0x01AD, r27	; 0x8001ad <__brkval+0x1>
    1c0a:	a0 93 ac 01 	sts	0x01AC, r26	; 0x8001ac <__brkval>
    1c0e:	df 91       	pop	r29
    1c10:	cf 91       	pop	r28
    1c12:	08 95       	ret

00001c14 <do_rand>:
    1c14:	8f 92       	push	r8
    1c16:	9f 92       	push	r9
    1c18:	af 92       	push	r10
    1c1a:	bf 92       	push	r11
    1c1c:	cf 92       	push	r12
    1c1e:	df 92       	push	r13
    1c20:	ef 92       	push	r14
    1c22:	ff 92       	push	r15
    1c24:	cf 93       	push	r28
    1c26:	df 93       	push	r29
    1c28:	ec 01       	movw	r28, r24
    1c2a:	68 81       	ld	r22, Y
    1c2c:	79 81       	ldd	r23, Y+1	; 0x01
    1c2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c30:	9b 81       	ldd	r25, Y+3	; 0x03
    1c32:	61 15       	cp	r22, r1
    1c34:	71 05       	cpc	r23, r1
    1c36:	81 05       	cpc	r24, r1
    1c38:	91 05       	cpc	r25, r1
    1c3a:	21 f4       	brne	.+8      	; 0x1c44 <do_rand+0x30>
    1c3c:	64 e2       	ldi	r22, 0x24	; 36
    1c3e:	79 ed       	ldi	r23, 0xD9	; 217
    1c40:	8b e5       	ldi	r24, 0x5B	; 91
    1c42:	97 e0       	ldi	r25, 0x07	; 7
    1c44:	2d e1       	ldi	r18, 0x1D	; 29
    1c46:	33 ef       	ldi	r19, 0xF3	; 243
    1c48:	41 e0       	ldi	r20, 0x01	; 1
    1c4a:	50 e0       	ldi	r21, 0x00	; 0
    1c4c:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <__divmodsi4>
    1c50:	49 01       	movw	r8, r18
    1c52:	5a 01       	movw	r10, r20
    1c54:	9b 01       	movw	r18, r22
    1c56:	ac 01       	movw	r20, r24
    1c58:	a7 ea       	ldi	r26, 0xA7	; 167
    1c5a:	b1 e4       	ldi	r27, 0x41	; 65
    1c5c:	0e 94 07 12 	call	0x240e	; 0x240e <__muluhisi3>
    1c60:	6b 01       	movw	r12, r22
    1c62:	7c 01       	movw	r14, r24
    1c64:	ac ee       	ldi	r26, 0xEC	; 236
    1c66:	b4 ef       	ldi	r27, 0xF4	; 244
    1c68:	a5 01       	movw	r20, r10
    1c6a:	94 01       	movw	r18, r8
    1c6c:	0e 94 15 12 	call	0x242a	; 0x242a <__mulohisi3>
    1c70:	dc 01       	movw	r26, r24
    1c72:	cb 01       	movw	r24, r22
    1c74:	8c 0d       	add	r24, r12
    1c76:	9d 1d       	adc	r25, r13
    1c78:	ae 1d       	adc	r26, r14
    1c7a:	bf 1d       	adc	r27, r15
    1c7c:	b7 ff       	sbrs	r27, 7
    1c7e:	03 c0       	rjmp	.+6      	; 0x1c86 <do_rand+0x72>
    1c80:	01 97       	sbiw	r24, 0x01	; 1
    1c82:	a1 09       	sbc	r26, r1
    1c84:	b0 48       	sbci	r27, 0x80	; 128
    1c86:	88 83       	st	Y, r24
    1c88:	99 83       	std	Y+1, r25	; 0x01
    1c8a:	aa 83       	std	Y+2, r26	; 0x02
    1c8c:	bb 83       	std	Y+3, r27	; 0x03
    1c8e:	9f 77       	andi	r25, 0x7F	; 127
    1c90:	df 91       	pop	r29
    1c92:	cf 91       	pop	r28
    1c94:	ff 90       	pop	r15
    1c96:	ef 90       	pop	r14
    1c98:	df 90       	pop	r13
    1c9a:	cf 90       	pop	r12
    1c9c:	bf 90       	pop	r11
    1c9e:	af 90       	pop	r10
    1ca0:	9f 90       	pop	r9
    1ca2:	8f 90       	pop	r8
    1ca4:	08 95       	ret

00001ca6 <rand_r>:
    1ca6:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <do_rand>
    1caa:	08 95       	ret

00001cac <rand>:
    1cac:	86 e0       	ldi	r24, 0x06	; 6
    1cae:	91 e0       	ldi	r25, 0x01	; 1
    1cb0:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <do_rand>
    1cb4:	08 95       	ret

00001cb6 <srand>:
    1cb6:	a0 e0       	ldi	r26, 0x00	; 0
    1cb8:	b0 e0       	ldi	r27, 0x00	; 0
    1cba:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <next>
    1cbe:	90 93 07 01 	sts	0x0107, r25	; 0x800107 <next+0x1>
    1cc2:	a0 93 08 01 	sts	0x0108, r26	; 0x800108 <next+0x2>
    1cc6:	b0 93 09 01 	sts	0x0109, r27	; 0x800109 <next+0x3>
    1cca:	08 95       	ret

00001ccc <realloc>:
    1ccc:	a0 e0       	ldi	r26, 0x00	; 0
    1cce:	b0 e0       	ldi	r27, 0x00	; 0
    1cd0:	ec e6       	ldi	r30, 0x6C	; 108
    1cd2:	fe e0       	ldi	r31, 0x0E	; 14
    1cd4:	0c 94 1e 12 	jmp	0x243c	; 0x243c <__prologue_saves__+0x8>
    1cd8:	ec 01       	movw	r28, r24
    1cda:	00 97       	sbiw	r24, 0x00	; 0
    1cdc:	21 f4       	brne	.+8      	; 0x1ce6 <realloc+0x1a>
    1cde:	cb 01       	movw	r24, r22
    1ce0:	0e 94 e9 0c 	call	0x19d2	; 0x19d2 <malloc>
    1ce4:	b4 c0       	rjmp	.+360    	; 0x1e4e <realloc+0x182>
    1ce6:	fc 01       	movw	r30, r24
    1ce8:	e6 0f       	add	r30, r22
    1cea:	f7 1f       	adc	r31, r23
    1cec:	9c 01       	movw	r18, r24
    1cee:	22 50       	subi	r18, 0x02	; 2
    1cf0:	31 09       	sbc	r19, r1
    1cf2:	e2 17       	cp	r30, r18
    1cf4:	f3 07       	cpc	r31, r19
    1cf6:	08 f4       	brcc	.+2      	; 0x1cfa <realloc+0x2e>
    1cf8:	a8 c0       	rjmp	.+336    	; 0x1e4a <realloc+0x17e>
    1cfa:	d9 01       	movw	r26, r18
    1cfc:	0d 91       	ld	r16, X+
    1cfe:	1c 91       	ld	r17, X
    1d00:	11 97       	sbiw	r26, 0x01	; 1
    1d02:	06 17       	cp	r16, r22
    1d04:	17 07       	cpc	r17, r23
    1d06:	b0 f0       	brcs	.+44     	; 0x1d34 <realloc+0x68>
    1d08:	05 30       	cpi	r16, 0x05	; 5
    1d0a:	11 05       	cpc	r17, r1
    1d0c:	08 f4       	brcc	.+2      	; 0x1d10 <realloc+0x44>
    1d0e:	9b c0       	rjmp	.+310    	; 0x1e46 <realloc+0x17a>
    1d10:	c8 01       	movw	r24, r16
    1d12:	04 97       	sbiw	r24, 0x04	; 4
    1d14:	86 17       	cp	r24, r22
    1d16:	97 07       	cpc	r25, r23
    1d18:	08 f4       	brcc	.+2      	; 0x1d1c <realloc+0x50>
    1d1a:	95 c0       	rjmp	.+298    	; 0x1e46 <realloc+0x17a>
    1d1c:	02 50       	subi	r16, 0x02	; 2
    1d1e:	11 09       	sbc	r17, r1
    1d20:	06 1b       	sub	r16, r22
    1d22:	17 0b       	sbc	r17, r23
    1d24:	01 93       	st	Z+, r16
    1d26:	11 93       	st	Z+, r17
    1d28:	6d 93       	st	X+, r22
    1d2a:	7c 93       	st	X, r23
    1d2c:	cf 01       	movw	r24, r30
    1d2e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <free>
    1d32:	89 c0       	rjmp	.+274    	; 0x1e46 <realloc+0x17a>
    1d34:	5b 01       	movw	r10, r22
    1d36:	a0 1a       	sub	r10, r16
    1d38:	b1 0a       	sbc	r11, r17
    1d3a:	4c 01       	movw	r8, r24
    1d3c:	80 0e       	add	r8, r16
    1d3e:	91 1e       	adc	r9, r17
    1d40:	a0 91 ae 01 	lds	r26, 0x01AE	; 0x8001ae <__flp>
    1d44:	b0 91 af 01 	lds	r27, 0x01AF	; 0x8001af <__flp+0x1>
    1d48:	61 2c       	mov	r6, r1
    1d4a:	71 2c       	mov	r7, r1
    1d4c:	e1 2c       	mov	r14, r1
    1d4e:	f1 2c       	mov	r15, r1
    1d50:	10 97       	sbiw	r26, 0x00	; 0
    1d52:	09 f4       	brne	.+2      	; 0x1d56 <realloc+0x8a>
    1d54:	46 c0       	rjmp	.+140    	; 0x1de2 <realloc+0x116>
    1d56:	8d 91       	ld	r24, X+
    1d58:	9c 91       	ld	r25, X
    1d5a:	11 97       	sbiw	r26, 0x01	; 1
    1d5c:	a8 15       	cp	r26, r8
    1d5e:	b9 05       	cpc	r27, r9
    1d60:	b1 f5       	brne	.+108    	; 0x1dce <realloc+0x102>
    1d62:	6c 01       	movw	r12, r24
    1d64:	42 e0       	ldi	r20, 0x02	; 2
    1d66:	c4 0e       	add	r12, r20
    1d68:	d1 1c       	adc	r13, r1
    1d6a:	ca 14       	cp	r12, r10
    1d6c:	db 04       	cpc	r13, r11
    1d6e:	78 f1       	brcs	.+94     	; 0x1dce <realloc+0x102>
    1d70:	4c 01       	movw	r8, r24
    1d72:	8a 18       	sub	r8, r10
    1d74:	9b 08       	sbc	r9, r11
    1d76:	64 01       	movw	r12, r8
    1d78:	42 e0       	ldi	r20, 0x02	; 2
    1d7a:	c4 0e       	add	r12, r20
    1d7c:	d1 1c       	adc	r13, r1
    1d7e:	12 96       	adiw	r26, 0x02	; 2
    1d80:	bc 90       	ld	r11, X
    1d82:	12 97       	sbiw	r26, 0x02	; 2
    1d84:	13 96       	adiw	r26, 0x03	; 3
    1d86:	ac 91       	ld	r26, X
    1d88:	b5 e0       	ldi	r27, 0x05	; 5
    1d8a:	cb 16       	cp	r12, r27
    1d8c:	d1 04       	cpc	r13, r1
    1d8e:	40 f0       	brcs	.+16     	; 0x1da0 <realloc+0xd4>
    1d90:	b2 82       	std	Z+2, r11	; 0x02
    1d92:	a3 83       	std	Z+3, r26	; 0x03
    1d94:	91 82       	std	Z+1, r9	; 0x01
    1d96:	80 82       	st	Z, r8
    1d98:	d9 01       	movw	r26, r18
    1d9a:	6d 93       	st	X+, r22
    1d9c:	7c 93       	st	X, r23
    1d9e:	09 c0       	rjmp	.+18     	; 0x1db2 <realloc+0xe6>
    1da0:	0e 5f       	subi	r16, 0xFE	; 254
    1da2:	1f 4f       	sbci	r17, 0xFF	; 255
    1da4:	80 0f       	add	r24, r16
    1da6:	91 1f       	adc	r25, r17
    1da8:	f9 01       	movw	r30, r18
    1daa:	91 83       	std	Z+1, r25	; 0x01
    1dac:	80 83       	st	Z, r24
    1dae:	eb 2d       	mov	r30, r11
    1db0:	fa 2f       	mov	r31, r26
    1db2:	e1 14       	cp	r14, r1
    1db4:	f1 04       	cpc	r15, r1
    1db6:	31 f0       	breq	.+12     	; 0x1dc4 <realloc+0xf8>
    1db8:	d7 01       	movw	r26, r14
    1dba:	13 96       	adiw	r26, 0x03	; 3
    1dbc:	fc 93       	st	X, r31
    1dbe:	ee 93       	st	-X, r30
    1dc0:	12 97       	sbiw	r26, 0x02	; 2
    1dc2:	41 c0       	rjmp	.+130    	; 0x1e46 <realloc+0x17a>
    1dc4:	f0 93 af 01 	sts	0x01AF, r31	; 0x8001af <__flp+0x1>
    1dc8:	e0 93 ae 01 	sts	0x01AE, r30	; 0x8001ae <__flp>
    1dcc:	3c c0       	rjmp	.+120    	; 0x1e46 <realloc+0x17a>
    1dce:	68 16       	cp	r6, r24
    1dd0:	79 06       	cpc	r7, r25
    1dd2:	08 f4       	brcc	.+2      	; 0x1dd6 <realloc+0x10a>
    1dd4:	3c 01       	movw	r6, r24
    1dd6:	7d 01       	movw	r14, r26
    1dd8:	12 96       	adiw	r26, 0x02	; 2
    1dda:	0d 90       	ld	r0, X+
    1ddc:	bc 91       	ld	r27, X
    1dde:	a0 2d       	mov	r26, r0
    1de0:	b7 cf       	rjmp	.-146    	; 0x1d50 <realloc+0x84>
    1de2:	80 91 ac 01 	lds	r24, 0x01AC	; 0x8001ac <__brkval>
    1de6:	90 91 ad 01 	lds	r25, 0x01AD	; 0x8001ad <__brkval+0x1>
    1dea:	88 16       	cp	r8, r24
    1dec:	99 06       	cpc	r9, r25
    1dee:	e1 f4       	brne	.+56     	; 0x1e28 <realloc+0x15c>
    1df0:	66 16       	cp	r6, r22
    1df2:	77 06       	cpc	r7, r23
    1df4:	c8 f4       	brcc	.+50     	; 0x1e28 <realloc+0x15c>
    1df6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    1dfa:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    1dfe:	00 97       	sbiw	r24, 0x00	; 0
    1e00:	41 f4       	brne	.+16     	; 0x1e12 <realloc+0x146>
    1e02:	8d b7       	in	r24, 0x3d	; 61
    1e04:	9e b7       	in	r25, 0x3e	; 62
    1e06:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    1e0a:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    1e0e:	84 1b       	sub	r24, r20
    1e10:	95 0b       	sbc	r25, r21
    1e12:	e8 17       	cp	r30, r24
    1e14:	f9 07       	cpc	r31, r25
    1e16:	c8 f4       	brcc	.+50     	; 0x1e4a <realloc+0x17e>
    1e18:	f0 93 ad 01 	sts	0x01AD, r31	; 0x8001ad <__brkval+0x1>
    1e1c:	e0 93 ac 01 	sts	0x01AC, r30	; 0x8001ac <__brkval>
    1e20:	f9 01       	movw	r30, r18
    1e22:	71 83       	std	Z+1, r23	; 0x01
    1e24:	60 83       	st	Z, r22
    1e26:	0f c0       	rjmp	.+30     	; 0x1e46 <realloc+0x17a>
    1e28:	cb 01       	movw	r24, r22
    1e2a:	0e 94 e9 0c 	call	0x19d2	; 0x19d2 <malloc>
    1e2e:	7c 01       	movw	r14, r24
    1e30:	00 97       	sbiw	r24, 0x00	; 0
    1e32:	59 f0       	breq	.+22     	; 0x1e4a <realloc+0x17e>
    1e34:	a8 01       	movw	r20, r16
    1e36:	be 01       	movw	r22, r28
    1e38:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <memcpy>
    1e3c:	ce 01       	movw	r24, r28
    1e3e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <free>
    1e42:	c7 01       	movw	r24, r14
    1e44:	04 c0       	rjmp	.+8      	; 0x1e4e <realloc+0x182>
    1e46:	ce 01       	movw	r24, r28
    1e48:	02 c0       	rjmp	.+4      	; 0x1e4e <realloc+0x182>
    1e4a:	80 e0       	ldi	r24, 0x00	; 0
    1e4c:	90 e0       	ldi	r25, 0x00	; 0
    1e4e:	cd b7       	in	r28, 0x3d	; 61
    1e50:	de b7       	in	r29, 0x3e	; 62
    1e52:	ee e0       	ldi	r30, 0x0E	; 14
    1e54:	0c 94 3a 12 	jmp	0x2474	; 0x2474 <__epilogue_restores__+0x8>

00001e58 <memcpy>:
    1e58:	fb 01       	movw	r30, r22
    1e5a:	dc 01       	movw	r26, r24
    1e5c:	02 c0       	rjmp	.+4      	; 0x1e62 <memcpy+0xa>
    1e5e:	01 90       	ld	r0, Z+
    1e60:	0d 92       	st	X+, r0
    1e62:	41 50       	subi	r20, 0x01	; 1
    1e64:	50 40       	sbci	r21, 0x00	; 0
    1e66:	d8 f7       	brcc	.-10     	; 0x1e5e <memcpy+0x6>
    1e68:	08 95       	ret

00001e6a <sprintf>:
    1e6a:	ae e0       	ldi	r26, 0x0E	; 14
    1e6c:	b0 e0       	ldi	r27, 0x00	; 0
    1e6e:	eb e3       	ldi	r30, 0x3B	; 59
    1e70:	ff e0       	ldi	r31, 0x0F	; 15
    1e72:	0c 94 28 12 	jmp	0x2450	; 0x2450 <__prologue_saves__+0x1c>
    1e76:	0d 89       	ldd	r16, Y+21	; 0x15
    1e78:	1e 89       	ldd	r17, Y+22	; 0x16
    1e7a:	86 e0       	ldi	r24, 0x06	; 6
    1e7c:	8c 83       	std	Y+4, r24	; 0x04
    1e7e:	1a 83       	std	Y+2, r17	; 0x02
    1e80:	09 83       	std	Y+1, r16	; 0x01
    1e82:	8f ef       	ldi	r24, 0xFF	; 255
    1e84:	9f e7       	ldi	r25, 0x7F	; 127
    1e86:	9e 83       	std	Y+6, r25	; 0x06
    1e88:	8d 83       	std	Y+5, r24	; 0x05
    1e8a:	ae 01       	movw	r20, r28
    1e8c:	47 5e       	subi	r20, 0xE7	; 231
    1e8e:	5f 4f       	sbci	r21, 0xFF	; 255
    1e90:	6f 89       	ldd	r22, Y+23	; 0x17
    1e92:	78 8d       	ldd	r23, Y+24	; 0x18
    1e94:	ce 01       	movw	r24, r28
    1e96:	01 96       	adiw	r24, 0x01	; 1
    1e98:	0e 94 57 0f 	call	0x1eae	; 0x1eae <vfprintf>
    1e9c:	ef 81       	ldd	r30, Y+7	; 0x07
    1e9e:	f8 85       	ldd	r31, Y+8	; 0x08
    1ea0:	e0 0f       	add	r30, r16
    1ea2:	f1 1f       	adc	r31, r17
    1ea4:	10 82       	st	Z, r1
    1ea6:	2e 96       	adiw	r28, 0x0e	; 14
    1ea8:	e4 e0       	ldi	r30, 0x04	; 4
    1eaa:	0c 94 44 12 	jmp	0x2488	; 0x2488 <__epilogue_restores__+0x1c>

00001eae <vfprintf>:
    1eae:	ab e0       	ldi	r26, 0x0B	; 11
    1eb0:	b0 e0       	ldi	r27, 0x00	; 0
    1eb2:	ed e5       	ldi	r30, 0x5D	; 93
    1eb4:	ff e0       	ldi	r31, 0x0F	; 15
    1eb6:	0c 94 1a 12 	jmp	0x2434	; 0x2434 <__prologue_saves__>
    1eba:	6c 01       	movw	r12, r24
    1ebc:	7b 01       	movw	r14, r22
    1ebe:	8a 01       	movw	r16, r20
    1ec0:	fc 01       	movw	r30, r24
    1ec2:	17 82       	std	Z+7, r1	; 0x07
    1ec4:	16 82       	std	Z+6, r1	; 0x06
    1ec6:	83 81       	ldd	r24, Z+3	; 0x03
    1ec8:	81 ff       	sbrs	r24, 1
    1eca:	cc c1       	rjmp	.+920    	; 0x2264 <vfprintf+0x3b6>
    1ecc:	ce 01       	movw	r24, r28
    1ece:	01 96       	adiw	r24, 0x01	; 1
    1ed0:	3c 01       	movw	r6, r24
    1ed2:	f6 01       	movw	r30, r12
    1ed4:	93 81       	ldd	r25, Z+3	; 0x03
    1ed6:	f7 01       	movw	r30, r14
    1ed8:	93 fd       	sbrc	r25, 3
    1eda:	85 91       	lpm	r24, Z+
    1edc:	93 ff       	sbrs	r25, 3
    1ede:	81 91       	ld	r24, Z+
    1ee0:	7f 01       	movw	r14, r30
    1ee2:	88 23       	and	r24, r24
    1ee4:	09 f4       	brne	.+2      	; 0x1ee8 <vfprintf+0x3a>
    1ee6:	ba c1       	rjmp	.+884    	; 0x225c <vfprintf+0x3ae>
    1ee8:	85 32       	cpi	r24, 0x25	; 37
    1eea:	39 f4       	brne	.+14     	; 0x1efa <vfprintf+0x4c>
    1eec:	93 fd       	sbrc	r25, 3
    1eee:	85 91       	lpm	r24, Z+
    1ef0:	93 ff       	sbrs	r25, 3
    1ef2:	81 91       	ld	r24, Z+
    1ef4:	7f 01       	movw	r14, r30
    1ef6:	85 32       	cpi	r24, 0x25	; 37
    1ef8:	29 f4       	brne	.+10     	; 0x1f04 <vfprintf+0x56>
    1efa:	b6 01       	movw	r22, r12
    1efc:	90 e0       	ldi	r25, 0x00	; 0
    1efe:	0e 94 4e 11 	call	0x229c	; 0x229c <fputc>
    1f02:	e7 cf       	rjmp	.-50     	; 0x1ed2 <vfprintf+0x24>
    1f04:	91 2c       	mov	r9, r1
    1f06:	21 2c       	mov	r2, r1
    1f08:	31 2c       	mov	r3, r1
    1f0a:	ff e1       	ldi	r31, 0x1F	; 31
    1f0c:	f3 15       	cp	r31, r3
    1f0e:	d8 f0       	brcs	.+54     	; 0x1f46 <vfprintf+0x98>
    1f10:	8b 32       	cpi	r24, 0x2B	; 43
    1f12:	79 f0       	breq	.+30     	; 0x1f32 <vfprintf+0x84>
    1f14:	38 f4       	brcc	.+14     	; 0x1f24 <vfprintf+0x76>
    1f16:	80 32       	cpi	r24, 0x20	; 32
    1f18:	79 f0       	breq	.+30     	; 0x1f38 <vfprintf+0x8a>
    1f1a:	83 32       	cpi	r24, 0x23	; 35
    1f1c:	a1 f4       	brne	.+40     	; 0x1f46 <vfprintf+0x98>
    1f1e:	23 2d       	mov	r18, r3
    1f20:	20 61       	ori	r18, 0x10	; 16
    1f22:	1d c0       	rjmp	.+58     	; 0x1f5e <vfprintf+0xb0>
    1f24:	8d 32       	cpi	r24, 0x2D	; 45
    1f26:	61 f0       	breq	.+24     	; 0x1f40 <vfprintf+0x92>
    1f28:	80 33       	cpi	r24, 0x30	; 48
    1f2a:	69 f4       	brne	.+26     	; 0x1f46 <vfprintf+0x98>
    1f2c:	23 2d       	mov	r18, r3
    1f2e:	21 60       	ori	r18, 0x01	; 1
    1f30:	16 c0       	rjmp	.+44     	; 0x1f5e <vfprintf+0xb0>
    1f32:	83 2d       	mov	r24, r3
    1f34:	82 60       	ori	r24, 0x02	; 2
    1f36:	38 2e       	mov	r3, r24
    1f38:	e3 2d       	mov	r30, r3
    1f3a:	e4 60       	ori	r30, 0x04	; 4
    1f3c:	3e 2e       	mov	r3, r30
    1f3e:	2a c0       	rjmp	.+84     	; 0x1f94 <vfprintf+0xe6>
    1f40:	f3 2d       	mov	r31, r3
    1f42:	f8 60       	ori	r31, 0x08	; 8
    1f44:	1d c0       	rjmp	.+58     	; 0x1f80 <vfprintf+0xd2>
    1f46:	37 fc       	sbrc	r3, 7
    1f48:	2d c0       	rjmp	.+90     	; 0x1fa4 <vfprintf+0xf6>
    1f4a:	20 ed       	ldi	r18, 0xD0	; 208
    1f4c:	28 0f       	add	r18, r24
    1f4e:	2a 30       	cpi	r18, 0x0A	; 10
    1f50:	40 f0       	brcs	.+16     	; 0x1f62 <vfprintf+0xb4>
    1f52:	8e 32       	cpi	r24, 0x2E	; 46
    1f54:	b9 f4       	brne	.+46     	; 0x1f84 <vfprintf+0xd6>
    1f56:	36 fc       	sbrc	r3, 6
    1f58:	81 c1       	rjmp	.+770    	; 0x225c <vfprintf+0x3ae>
    1f5a:	23 2d       	mov	r18, r3
    1f5c:	20 64       	ori	r18, 0x40	; 64
    1f5e:	32 2e       	mov	r3, r18
    1f60:	19 c0       	rjmp	.+50     	; 0x1f94 <vfprintf+0xe6>
    1f62:	36 fe       	sbrs	r3, 6
    1f64:	06 c0       	rjmp	.+12     	; 0x1f72 <vfprintf+0xc4>
    1f66:	8a e0       	ldi	r24, 0x0A	; 10
    1f68:	98 9e       	mul	r9, r24
    1f6a:	20 0d       	add	r18, r0
    1f6c:	11 24       	eor	r1, r1
    1f6e:	92 2e       	mov	r9, r18
    1f70:	11 c0       	rjmp	.+34     	; 0x1f94 <vfprintf+0xe6>
    1f72:	ea e0       	ldi	r30, 0x0A	; 10
    1f74:	2e 9e       	mul	r2, r30
    1f76:	20 0d       	add	r18, r0
    1f78:	11 24       	eor	r1, r1
    1f7a:	22 2e       	mov	r2, r18
    1f7c:	f3 2d       	mov	r31, r3
    1f7e:	f0 62       	ori	r31, 0x20	; 32
    1f80:	3f 2e       	mov	r3, r31
    1f82:	08 c0       	rjmp	.+16     	; 0x1f94 <vfprintf+0xe6>
    1f84:	8c 36       	cpi	r24, 0x6C	; 108
    1f86:	21 f4       	brne	.+8      	; 0x1f90 <vfprintf+0xe2>
    1f88:	83 2d       	mov	r24, r3
    1f8a:	80 68       	ori	r24, 0x80	; 128
    1f8c:	38 2e       	mov	r3, r24
    1f8e:	02 c0       	rjmp	.+4      	; 0x1f94 <vfprintf+0xe6>
    1f90:	88 36       	cpi	r24, 0x68	; 104
    1f92:	41 f4       	brne	.+16     	; 0x1fa4 <vfprintf+0xf6>
    1f94:	f7 01       	movw	r30, r14
    1f96:	93 fd       	sbrc	r25, 3
    1f98:	85 91       	lpm	r24, Z+
    1f9a:	93 ff       	sbrs	r25, 3
    1f9c:	81 91       	ld	r24, Z+
    1f9e:	7f 01       	movw	r14, r30
    1fa0:	81 11       	cpse	r24, r1
    1fa2:	b3 cf       	rjmp	.-154    	; 0x1f0a <vfprintf+0x5c>
    1fa4:	98 2f       	mov	r25, r24
    1fa6:	9f 7d       	andi	r25, 0xDF	; 223
    1fa8:	95 54       	subi	r25, 0x45	; 69
    1faa:	93 30       	cpi	r25, 0x03	; 3
    1fac:	28 f4       	brcc	.+10     	; 0x1fb8 <vfprintf+0x10a>
    1fae:	0c 5f       	subi	r16, 0xFC	; 252
    1fb0:	1f 4f       	sbci	r17, 0xFF	; 255
    1fb2:	9f e3       	ldi	r25, 0x3F	; 63
    1fb4:	99 83       	std	Y+1, r25	; 0x01
    1fb6:	0d c0       	rjmp	.+26     	; 0x1fd2 <vfprintf+0x124>
    1fb8:	83 36       	cpi	r24, 0x63	; 99
    1fba:	31 f0       	breq	.+12     	; 0x1fc8 <vfprintf+0x11a>
    1fbc:	83 37       	cpi	r24, 0x73	; 115
    1fbe:	71 f0       	breq	.+28     	; 0x1fdc <vfprintf+0x12e>
    1fc0:	83 35       	cpi	r24, 0x53	; 83
    1fc2:	09 f0       	breq	.+2      	; 0x1fc6 <vfprintf+0x118>
    1fc4:	59 c0       	rjmp	.+178    	; 0x2078 <vfprintf+0x1ca>
    1fc6:	21 c0       	rjmp	.+66     	; 0x200a <vfprintf+0x15c>
    1fc8:	f8 01       	movw	r30, r16
    1fca:	80 81       	ld	r24, Z
    1fcc:	89 83       	std	Y+1, r24	; 0x01
    1fce:	0e 5f       	subi	r16, 0xFE	; 254
    1fd0:	1f 4f       	sbci	r17, 0xFF	; 255
    1fd2:	88 24       	eor	r8, r8
    1fd4:	83 94       	inc	r8
    1fd6:	91 2c       	mov	r9, r1
    1fd8:	53 01       	movw	r10, r6
    1fda:	13 c0       	rjmp	.+38     	; 0x2002 <vfprintf+0x154>
    1fdc:	28 01       	movw	r4, r16
    1fde:	f2 e0       	ldi	r31, 0x02	; 2
    1fe0:	4f 0e       	add	r4, r31
    1fe2:	51 1c       	adc	r5, r1
    1fe4:	f8 01       	movw	r30, r16
    1fe6:	a0 80       	ld	r10, Z
    1fe8:	b1 80       	ldd	r11, Z+1	; 0x01
    1fea:	36 fe       	sbrs	r3, 6
    1fec:	03 c0       	rjmp	.+6      	; 0x1ff4 <vfprintf+0x146>
    1fee:	69 2d       	mov	r22, r9
    1ff0:	70 e0       	ldi	r23, 0x00	; 0
    1ff2:	02 c0       	rjmp	.+4      	; 0x1ff8 <vfprintf+0x14a>
    1ff4:	6f ef       	ldi	r22, 0xFF	; 255
    1ff6:	7f ef       	ldi	r23, 0xFF	; 255
    1ff8:	c5 01       	movw	r24, r10
    1ffa:	0e 94 43 11 	call	0x2286	; 0x2286 <strnlen>
    1ffe:	4c 01       	movw	r8, r24
    2000:	82 01       	movw	r16, r4
    2002:	f3 2d       	mov	r31, r3
    2004:	ff 77       	andi	r31, 0x7F	; 127
    2006:	3f 2e       	mov	r3, r31
    2008:	16 c0       	rjmp	.+44     	; 0x2036 <vfprintf+0x188>
    200a:	28 01       	movw	r4, r16
    200c:	22 e0       	ldi	r18, 0x02	; 2
    200e:	42 0e       	add	r4, r18
    2010:	51 1c       	adc	r5, r1
    2012:	f8 01       	movw	r30, r16
    2014:	a0 80       	ld	r10, Z
    2016:	b1 80       	ldd	r11, Z+1	; 0x01
    2018:	36 fe       	sbrs	r3, 6
    201a:	03 c0       	rjmp	.+6      	; 0x2022 <vfprintf+0x174>
    201c:	69 2d       	mov	r22, r9
    201e:	70 e0       	ldi	r23, 0x00	; 0
    2020:	02 c0       	rjmp	.+4      	; 0x2026 <vfprintf+0x178>
    2022:	6f ef       	ldi	r22, 0xFF	; 255
    2024:	7f ef       	ldi	r23, 0xFF	; 255
    2026:	c5 01       	movw	r24, r10
    2028:	0e 94 38 11 	call	0x2270	; 0x2270 <strnlen_P>
    202c:	4c 01       	movw	r8, r24
    202e:	f3 2d       	mov	r31, r3
    2030:	f0 68       	ori	r31, 0x80	; 128
    2032:	3f 2e       	mov	r3, r31
    2034:	82 01       	movw	r16, r4
    2036:	33 fc       	sbrc	r3, 3
    2038:	1b c0       	rjmp	.+54     	; 0x2070 <vfprintf+0x1c2>
    203a:	82 2d       	mov	r24, r2
    203c:	90 e0       	ldi	r25, 0x00	; 0
    203e:	88 16       	cp	r8, r24
    2040:	99 06       	cpc	r9, r25
    2042:	b0 f4       	brcc	.+44     	; 0x2070 <vfprintf+0x1c2>
    2044:	b6 01       	movw	r22, r12
    2046:	80 e2       	ldi	r24, 0x20	; 32
    2048:	90 e0       	ldi	r25, 0x00	; 0
    204a:	0e 94 4e 11 	call	0x229c	; 0x229c <fputc>
    204e:	2a 94       	dec	r2
    2050:	f4 cf       	rjmp	.-24     	; 0x203a <vfprintf+0x18c>
    2052:	f5 01       	movw	r30, r10
    2054:	37 fc       	sbrc	r3, 7
    2056:	85 91       	lpm	r24, Z+
    2058:	37 fe       	sbrs	r3, 7
    205a:	81 91       	ld	r24, Z+
    205c:	5f 01       	movw	r10, r30
    205e:	b6 01       	movw	r22, r12
    2060:	90 e0       	ldi	r25, 0x00	; 0
    2062:	0e 94 4e 11 	call	0x229c	; 0x229c <fputc>
    2066:	21 10       	cpse	r2, r1
    2068:	2a 94       	dec	r2
    206a:	21 e0       	ldi	r18, 0x01	; 1
    206c:	82 1a       	sub	r8, r18
    206e:	91 08       	sbc	r9, r1
    2070:	81 14       	cp	r8, r1
    2072:	91 04       	cpc	r9, r1
    2074:	71 f7       	brne	.-36     	; 0x2052 <vfprintf+0x1a4>
    2076:	e8 c0       	rjmp	.+464    	; 0x2248 <vfprintf+0x39a>
    2078:	84 36       	cpi	r24, 0x64	; 100
    207a:	11 f0       	breq	.+4      	; 0x2080 <vfprintf+0x1d2>
    207c:	89 36       	cpi	r24, 0x69	; 105
    207e:	41 f5       	brne	.+80     	; 0x20d0 <vfprintf+0x222>
    2080:	f8 01       	movw	r30, r16
    2082:	37 fe       	sbrs	r3, 7
    2084:	07 c0       	rjmp	.+14     	; 0x2094 <vfprintf+0x1e6>
    2086:	60 81       	ld	r22, Z
    2088:	71 81       	ldd	r23, Z+1	; 0x01
    208a:	82 81       	ldd	r24, Z+2	; 0x02
    208c:	93 81       	ldd	r25, Z+3	; 0x03
    208e:	0c 5f       	subi	r16, 0xFC	; 252
    2090:	1f 4f       	sbci	r17, 0xFF	; 255
    2092:	08 c0       	rjmp	.+16     	; 0x20a4 <vfprintf+0x1f6>
    2094:	60 81       	ld	r22, Z
    2096:	71 81       	ldd	r23, Z+1	; 0x01
    2098:	07 2e       	mov	r0, r23
    209a:	00 0c       	add	r0, r0
    209c:	88 0b       	sbc	r24, r24
    209e:	99 0b       	sbc	r25, r25
    20a0:	0e 5f       	subi	r16, 0xFE	; 254
    20a2:	1f 4f       	sbci	r17, 0xFF	; 255
    20a4:	f3 2d       	mov	r31, r3
    20a6:	ff 76       	andi	r31, 0x6F	; 111
    20a8:	3f 2e       	mov	r3, r31
    20aa:	97 ff       	sbrs	r25, 7
    20ac:	09 c0       	rjmp	.+18     	; 0x20c0 <vfprintf+0x212>
    20ae:	90 95       	com	r25
    20b0:	80 95       	com	r24
    20b2:	70 95       	com	r23
    20b4:	61 95       	neg	r22
    20b6:	7f 4f       	sbci	r23, 0xFF	; 255
    20b8:	8f 4f       	sbci	r24, 0xFF	; 255
    20ba:	9f 4f       	sbci	r25, 0xFF	; 255
    20bc:	f0 68       	ori	r31, 0x80	; 128
    20be:	3f 2e       	mov	r3, r31
    20c0:	2a e0       	ldi	r18, 0x0A	; 10
    20c2:	30 e0       	ldi	r19, 0x00	; 0
    20c4:	a3 01       	movw	r20, r6
    20c6:	0e 94 8a 11 	call	0x2314	; 0x2314 <__ultoa_invert>
    20ca:	88 2e       	mov	r8, r24
    20cc:	86 18       	sub	r8, r6
    20ce:	45 c0       	rjmp	.+138    	; 0x215a <vfprintf+0x2ac>
    20d0:	85 37       	cpi	r24, 0x75	; 117
    20d2:	31 f4       	brne	.+12     	; 0x20e0 <vfprintf+0x232>
    20d4:	23 2d       	mov	r18, r3
    20d6:	2f 7e       	andi	r18, 0xEF	; 239
    20d8:	b2 2e       	mov	r11, r18
    20da:	2a e0       	ldi	r18, 0x0A	; 10
    20dc:	30 e0       	ldi	r19, 0x00	; 0
    20de:	25 c0       	rjmp	.+74     	; 0x212a <vfprintf+0x27c>
    20e0:	93 2d       	mov	r25, r3
    20e2:	99 7f       	andi	r25, 0xF9	; 249
    20e4:	b9 2e       	mov	r11, r25
    20e6:	8f 36       	cpi	r24, 0x6F	; 111
    20e8:	c1 f0       	breq	.+48     	; 0x211a <vfprintf+0x26c>
    20ea:	18 f4       	brcc	.+6      	; 0x20f2 <vfprintf+0x244>
    20ec:	88 35       	cpi	r24, 0x58	; 88
    20ee:	79 f0       	breq	.+30     	; 0x210e <vfprintf+0x260>
    20f0:	b5 c0       	rjmp	.+362    	; 0x225c <vfprintf+0x3ae>
    20f2:	80 37       	cpi	r24, 0x70	; 112
    20f4:	19 f0       	breq	.+6      	; 0x20fc <vfprintf+0x24e>
    20f6:	88 37       	cpi	r24, 0x78	; 120
    20f8:	21 f0       	breq	.+8      	; 0x2102 <vfprintf+0x254>
    20fa:	b0 c0       	rjmp	.+352    	; 0x225c <vfprintf+0x3ae>
    20fc:	e9 2f       	mov	r30, r25
    20fe:	e0 61       	ori	r30, 0x10	; 16
    2100:	be 2e       	mov	r11, r30
    2102:	b4 fe       	sbrs	r11, 4
    2104:	0d c0       	rjmp	.+26     	; 0x2120 <vfprintf+0x272>
    2106:	fb 2d       	mov	r31, r11
    2108:	f4 60       	ori	r31, 0x04	; 4
    210a:	bf 2e       	mov	r11, r31
    210c:	09 c0       	rjmp	.+18     	; 0x2120 <vfprintf+0x272>
    210e:	34 fe       	sbrs	r3, 4
    2110:	0a c0       	rjmp	.+20     	; 0x2126 <vfprintf+0x278>
    2112:	29 2f       	mov	r18, r25
    2114:	26 60       	ori	r18, 0x06	; 6
    2116:	b2 2e       	mov	r11, r18
    2118:	06 c0       	rjmp	.+12     	; 0x2126 <vfprintf+0x278>
    211a:	28 e0       	ldi	r18, 0x08	; 8
    211c:	30 e0       	ldi	r19, 0x00	; 0
    211e:	05 c0       	rjmp	.+10     	; 0x212a <vfprintf+0x27c>
    2120:	20 e1       	ldi	r18, 0x10	; 16
    2122:	30 e0       	ldi	r19, 0x00	; 0
    2124:	02 c0       	rjmp	.+4      	; 0x212a <vfprintf+0x27c>
    2126:	20 e1       	ldi	r18, 0x10	; 16
    2128:	32 e0       	ldi	r19, 0x02	; 2
    212a:	f8 01       	movw	r30, r16
    212c:	b7 fe       	sbrs	r11, 7
    212e:	07 c0       	rjmp	.+14     	; 0x213e <vfprintf+0x290>
    2130:	60 81       	ld	r22, Z
    2132:	71 81       	ldd	r23, Z+1	; 0x01
    2134:	82 81       	ldd	r24, Z+2	; 0x02
    2136:	93 81       	ldd	r25, Z+3	; 0x03
    2138:	0c 5f       	subi	r16, 0xFC	; 252
    213a:	1f 4f       	sbci	r17, 0xFF	; 255
    213c:	06 c0       	rjmp	.+12     	; 0x214a <vfprintf+0x29c>
    213e:	60 81       	ld	r22, Z
    2140:	71 81       	ldd	r23, Z+1	; 0x01
    2142:	80 e0       	ldi	r24, 0x00	; 0
    2144:	90 e0       	ldi	r25, 0x00	; 0
    2146:	0e 5f       	subi	r16, 0xFE	; 254
    2148:	1f 4f       	sbci	r17, 0xFF	; 255
    214a:	a3 01       	movw	r20, r6
    214c:	0e 94 8a 11 	call	0x2314	; 0x2314 <__ultoa_invert>
    2150:	88 2e       	mov	r8, r24
    2152:	86 18       	sub	r8, r6
    2154:	fb 2d       	mov	r31, r11
    2156:	ff 77       	andi	r31, 0x7F	; 127
    2158:	3f 2e       	mov	r3, r31
    215a:	36 fe       	sbrs	r3, 6
    215c:	0d c0       	rjmp	.+26     	; 0x2178 <vfprintf+0x2ca>
    215e:	23 2d       	mov	r18, r3
    2160:	2e 7f       	andi	r18, 0xFE	; 254
    2162:	a2 2e       	mov	r10, r18
    2164:	89 14       	cp	r8, r9
    2166:	58 f4       	brcc	.+22     	; 0x217e <vfprintf+0x2d0>
    2168:	34 fe       	sbrs	r3, 4
    216a:	0b c0       	rjmp	.+22     	; 0x2182 <vfprintf+0x2d4>
    216c:	32 fc       	sbrc	r3, 2
    216e:	09 c0       	rjmp	.+18     	; 0x2182 <vfprintf+0x2d4>
    2170:	83 2d       	mov	r24, r3
    2172:	8e 7e       	andi	r24, 0xEE	; 238
    2174:	a8 2e       	mov	r10, r24
    2176:	05 c0       	rjmp	.+10     	; 0x2182 <vfprintf+0x2d4>
    2178:	b8 2c       	mov	r11, r8
    217a:	a3 2c       	mov	r10, r3
    217c:	03 c0       	rjmp	.+6      	; 0x2184 <vfprintf+0x2d6>
    217e:	b8 2c       	mov	r11, r8
    2180:	01 c0       	rjmp	.+2      	; 0x2184 <vfprintf+0x2d6>
    2182:	b9 2c       	mov	r11, r9
    2184:	a4 fe       	sbrs	r10, 4
    2186:	0f c0       	rjmp	.+30     	; 0x21a6 <vfprintf+0x2f8>
    2188:	fe 01       	movw	r30, r28
    218a:	e8 0d       	add	r30, r8
    218c:	f1 1d       	adc	r31, r1
    218e:	80 81       	ld	r24, Z
    2190:	80 33       	cpi	r24, 0x30	; 48
    2192:	21 f4       	brne	.+8      	; 0x219c <vfprintf+0x2ee>
    2194:	9a 2d       	mov	r25, r10
    2196:	99 7e       	andi	r25, 0xE9	; 233
    2198:	a9 2e       	mov	r10, r25
    219a:	09 c0       	rjmp	.+18     	; 0x21ae <vfprintf+0x300>
    219c:	a2 fe       	sbrs	r10, 2
    219e:	06 c0       	rjmp	.+12     	; 0x21ac <vfprintf+0x2fe>
    21a0:	b3 94       	inc	r11
    21a2:	b3 94       	inc	r11
    21a4:	04 c0       	rjmp	.+8      	; 0x21ae <vfprintf+0x300>
    21a6:	8a 2d       	mov	r24, r10
    21a8:	86 78       	andi	r24, 0x86	; 134
    21aa:	09 f0       	breq	.+2      	; 0x21ae <vfprintf+0x300>
    21ac:	b3 94       	inc	r11
    21ae:	a3 fc       	sbrc	r10, 3
    21b0:	11 c0       	rjmp	.+34     	; 0x21d4 <vfprintf+0x326>
    21b2:	a0 fe       	sbrs	r10, 0
    21b4:	06 c0       	rjmp	.+12     	; 0x21c2 <vfprintf+0x314>
    21b6:	b2 14       	cp	r11, r2
    21b8:	88 f4       	brcc	.+34     	; 0x21dc <vfprintf+0x32e>
    21ba:	28 0c       	add	r2, r8
    21bc:	92 2c       	mov	r9, r2
    21be:	9b 18       	sub	r9, r11
    21c0:	0e c0       	rjmp	.+28     	; 0x21de <vfprintf+0x330>
    21c2:	b2 14       	cp	r11, r2
    21c4:	60 f4       	brcc	.+24     	; 0x21de <vfprintf+0x330>
    21c6:	b6 01       	movw	r22, r12
    21c8:	80 e2       	ldi	r24, 0x20	; 32
    21ca:	90 e0       	ldi	r25, 0x00	; 0
    21cc:	0e 94 4e 11 	call	0x229c	; 0x229c <fputc>
    21d0:	b3 94       	inc	r11
    21d2:	f7 cf       	rjmp	.-18     	; 0x21c2 <vfprintf+0x314>
    21d4:	b2 14       	cp	r11, r2
    21d6:	18 f4       	brcc	.+6      	; 0x21de <vfprintf+0x330>
    21d8:	2b 18       	sub	r2, r11
    21da:	02 c0       	rjmp	.+4      	; 0x21e0 <vfprintf+0x332>
    21dc:	98 2c       	mov	r9, r8
    21de:	21 2c       	mov	r2, r1
    21e0:	a4 fe       	sbrs	r10, 4
    21e2:	10 c0       	rjmp	.+32     	; 0x2204 <vfprintf+0x356>
    21e4:	b6 01       	movw	r22, r12
    21e6:	80 e3       	ldi	r24, 0x30	; 48
    21e8:	90 e0       	ldi	r25, 0x00	; 0
    21ea:	0e 94 4e 11 	call	0x229c	; 0x229c <fputc>
    21ee:	a2 fe       	sbrs	r10, 2
    21f0:	17 c0       	rjmp	.+46     	; 0x2220 <vfprintf+0x372>
    21f2:	a1 fc       	sbrc	r10, 1
    21f4:	03 c0       	rjmp	.+6      	; 0x21fc <vfprintf+0x34e>
    21f6:	88 e7       	ldi	r24, 0x78	; 120
    21f8:	90 e0       	ldi	r25, 0x00	; 0
    21fa:	02 c0       	rjmp	.+4      	; 0x2200 <vfprintf+0x352>
    21fc:	88 e5       	ldi	r24, 0x58	; 88
    21fe:	90 e0       	ldi	r25, 0x00	; 0
    2200:	b6 01       	movw	r22, r12
    2202:	0c c0       	rjmp	.+24     	; 0x221c <vfprintf+0x36e>
    2204:	8a 2d       	mov	r24, r10
    2206:	86 78       	andi	r24, 0x86	; 134
    2208:	59 f0       	breq	.+22     	; 0x2220 <vfprintf+0x372>
    220a:	a1 fe       	sbrs	r10, 1
    220c:	02 c0       	rjmp	.+4      	; 0x2212 <vfprintf+0x364>
    220e:	8b e2       	ldi	r24, 0x2B	; 43
    2210:	01 c0       	rjmp	.+2      	; 0x2214 <vfprintf+0x366>
    2212:	80 e2       	ldi	r24, 0x20	; 32
    2214:	a7 fc       	sbrc	r10, 7
    2216:	8d e2       	ldi	r24, 0x2D	; 45
    2218:	b6 01       	movw	r22, r12
    221a:	90 e0       	ldi	r25, 0x00	; 0
    221c:	0e 94 4e 11 	call	0x229c	; 0x229c <fputc>
    2220:	89 14       	cp	r8, r9
    2222:	38 f4       	brcc	.+14     	; 0x2232 <vfprintf+0x384>
    2224:	b6 01       	movw	r22, r12
    2226:	80 e3       	ldi	r24, 0x30	; 48
    2228:	90 e0       	ldi	r25, 0x00	; 0
    222a:	0e 94 4e 11 	call	0x229c	; 0x229c <fputc>
    222e:	9a 94       	dec	r9
    2230:	f7 cf       	rjmp	.-18     	; 0x2220 <vfprintf+0x372>
    2232:	8a 94       	dec	r8
    2234:	f3 01       	movw	r30, r6
    2236:	e8 0d       	add	r30, r8
    2238:	f1 1d       	adc	r31, r1
    223a:	80 81       	ld	r24, Z
    223c:	b6 01       	movw	r22, r12
    223e:	90 e0       	ldi	r25, 0x00	; 0
    2240:	0e 94 4e 11 	call	0x229c	; 0x229c <fputc>
    2244:	81 10       	cpse	r8, r1
    2246:	f5 cf       	rjmp	.-22     	; 0x2232 <vfprintf+0x384>
    2248:	22 20       	and	r2, r2
    224a:	09 f4       	brne	.+2      	; 0x224e <vfprintf+0x3a0>
    224c:	42 ce       	rjmp	.-892    	; 0x1ed2 <vfprintf+0x24>
    224e:	b6 01       	movw	r22, r12
    2250:	80 e2       	ldi	r24, 0x20	; 32
    2252:	90 e0       	ldi	r25, 0x00	; 0
    2254:	0e 94 4e 11 	call	0x229c	; 0x229c <fputc>
    2258:	2a 94       	dec	r2
    225a:	f6 cf       	rjmp	.-20     	; 0x2248 <vfprintf+0x39a>
    225c:	f6 01       	movw	r30, r12
    225e:	86 81       	ldd	r24, Z+6	; 0x06
    2260:	97 81       	ldd	r25, Z+7	; 0x07
    2262:	02 c0       	rjmp	.+4      	; 0x2268 <vfprintf+0x3ba>
    2264:	8f ef       	ldi	r24, 0xFF	; 255
    2266:	9f ef       	ldi	r25, 0xFF	; 255
    2268:	2b 96       	adiw	r28, 0x0b	; 11
    226a:	e2 e1       	ldi	r30, 0x12	; 18
    226c:	0c 94 36 12 	jmp	0x246c	; 0x246c <__epilogue_restores__>

00002270 <strnlen_P>:
    2270:	fc 01       	movw	r30, r24
    2272:	05 90       	lpm	r0, Z+
    2274:	61 50       	subi	r22, 0x01	; 1
    2276:	70 40       	sbci	r23, 0x00	; 0
    2278:	01 10       	cpse	r0, r1
    227a:	d8 f7       	brcc	.-10     	; 0x2272 <strnlen_P+0x2>
    227c:	80 95       	com	r24
    227e:	90 95       	com	r25
    2280:	8e 0f       	add	r24, r30
    2282:	9f 1f       	adc	r25, r31
    2284:	08 95       	ret

00002286 <strnlen>:
    2286:	fc 01       	movw	r30, r24
    2288:	61 50       	subi	r22, 0x01	; 1
    228a:	70 40       	sbci	r23, 0x00	; 0
    228c:	01 90       	ld	r0, Z+
    228e:	01 10       	cpse	r0, r1
    2290:	d8 f7       	brcc	.-10     	; 0x2288 <strnlen+0x2>
    2292:	80 95       	com	r24
    2294:	90 95       	com	r25
    2296:	8e 0f       	add	r24, r30
    2298:	9f 1f       	adc	r25, r31
    229a:	08 95       	ret

0000229c <fputc>:
    229c:	0f 93       	push	r16
    229e:	1f 93       	push	r17
    22a0:	cf 93       	push	r28
    22a2:	df 93       	push	r29
    22a4:	fb 01       	movw	r30, r22
    22a6:	23 81       	ldd	r18, Z+3	; 0x03
    22a8:	21 fd       	sbrc	r18, 1
    22aa:	03 c0       	rjmp	.+6      	; 0x22b2 <fputc+0x16>
    22ac:	8f ef       	ldi	r24, 0xFF	; 255
    22ae:	9f ef       	ldi	r25, 0xFF	; 255
    22b0:	2c c0       	rjmp	.+88     	; 0x230a <fputc+0x6e>
    22b2:	22 ff       	sbrs	r18, 2
    22b4:	16 c0       	rjmp	.+44     	; 0x22e2 <fputc+0x46>
    22b6:	46 81       	ldd	r20, Z+6	; 0x06
    22b8:	57 81       	ldd	r21, Z+7	; 0x07
    22ba:	24 81       	ldd	r18, Z+4	; 0x04
    22bc:	35 81       	ldd	r19, Z+5	; 0x05
    22be:	42 17       	cp	r20, r18
    22c0:	53 07       	cpc	r21, r19
    22c2:	44 f4       	brge	.+16     	; 0x22d4 <fputc+0x38>
    22c4:	a0 81       	ld	r26, Z
    22c6:	b1 81       	ldd	r27, Z+1	; 0x01
    22c8:	9d 01       	movw	r18, r26
    22ca:	2f 5f       	subi	r18, 0xFF	; 255
    22cc:	3f 4f       	sbci	r19, 0xFF	; 255
    22ce:	31 83       	std	Z+1, r19	; 0x01
    22d0:	20 83       	st	Z, r18
    22d2:	8c 93       	st	X, r24
    22d4:	26 81       	ldd	r18, Z+6	; 0x06
    22d6:	37 81       	ldd	r19, Z+7	; 0x07
    22d8:	2f 5f       	subi	r18, 0xFF	; 255
    22da:	3f 4f       	sbci	r19, 0xFF	; 255
    22dc:	37 83       	std	Z+7, r19	; 0x07
    22de:	26 83       	std	Z+6, r18	; 0x06
    22e0:	14 c0       	rjmp	.+40     	; 0x230a <fputc+0x6e>
    22e2:	8b 01       	movw	r16, r22
    22e4:	ec 01       	movw	r28, r24
    22e6:	fb 01       	movw	r30, r22
    22e8:	00 84       	ldd	r0, Z+8	; 0x08
    22ea:	f1 85       	ldd	r31, Z+9	; 0x09
    22ec:	e0 2d       	mov	r30, r0
    22ee:	09 95       	icall
    22f0:	89 2b       	or	r24, r25
    22f2:	e1 f6       	brne	.-72     	; 0x22ac <fputc+0x10>
    22f4:	d8 01       	movw	r26, r16
    22f6:	16 96       	adiw	r26, 0x06	; 6
    22f8:	8d 91       	ld	r24, X+
    22fa:	9c 91       	ld	r25, X
    22fc:	17 97       	sbiw	r26, 0x07	; 7
    22fe:	01 96       	adiw	r24, 0x01	; 1
    2300:	17 96       	adiw	r26, 0x07	; 7
    2302:	9c 93       	st	X, r25
    2304:	8e 93       	st	-X, r24
    2306:	16 97       	sbiw	r26, 0x06	; 6
    2308:	ce 01       	movw	r24, r28
    230a:	df 91       	pop	r29
    230c:	cf 91       	pop	r28
    230e:	1f 91       	pop	r17
    2310:	0f 91       	pop	r16
    2312:	08 95       	ret

00002314 <__ultoa_invert>:
    2314:	fa 01       	movw	r30, r20
    2316:	aa 27       	eor	r26, r26
    2318:	28 30       	cpi	r18, 0x08	; 8
    231a:	51 f1       	breq	.+84     	; 0x2370 <__ultoa_invert+0x5c>
    231c:	20 31       	cpi	r18, 0x10	; 16
    231e:	81 f1       	breq	.+96     	; 0x2380 <__ultoa_invert+0x6c>
    2320:	e8 94       	clt
    2322:	6f 93       	push	r22
    2324:	6e 7f       	andi	r22, 0xFE	; 254
    2326:	6e 5f       	subi	r22, 0xFE	; 254
    2328:	7f 4f       	sbci	r23, 0xFF	; 255
    232a:	8f 4f       	sbci	r24, 0xFF	; 255
    232c:	9f 4f       	sbci	r25, 0xFF	; 255
    232e:	af 4f       	sbci	r26, 0xFF	; 255
    2330:	b1 e0       	ldi	r27, 0x01	; 1
    2332:	3e d0       	rcall	.+124    	; 0x23b0 <__ultoa_invert+0x9c>
    2334:	b4 e0       	ldi	r27, 0x04	; 4
    2336:	3c d0       	rcall	.+120    	; 0x23b0 <__ultoa_invert+0x9c>
    2338:	67 0f       	add	r22, r23
    233a:	78 1f       	adc	r23, r24
    233c:	89 1f       	adc	r24, r25
    233e:	9a 1f       	adc	r25, r26
    2340:	a1 1d       	adc	r26, r1
    2342:	68 0f       	add	r22, r24
    2344:	79 1f       	adc	r23, r25
    2346:	8a 1f       	adc	r24, r26
    2348:	91 1d       	adc	r25, r1
    234a:	a1 1d       	adc	r26, r1
    234c:	6a 0f       	add	r22, r26
    234e:	71 1d       	adc	r23, r1
    2350:	81 1d       	adc	r24, r1
    2352:	91 1d       	adc	r25, r1
    2354:	a1 1d       	adc	r26, r1
    2356:	20 d0       	rcall	.+64     	; 0x2398 <__ultoa_invert+0x84>
    2358:	09 f4       	brne	.+2      	; 0x235c <__ultoa_invert+0x48>
    235a:	68 94       	set
    235c:	3f 91       	pop	r19
    235e:	2a e0       	ldi	r18, 0x0A	; 10
    2360:	26 9f       	mul	r18, r22
    2362:	11 24       	eor	r1, r1
    2364:	30 19       	sub	r19, r0
    2366:	30 5d       	subi	r19, 0xD0	; 208
    2368:	31 93       	st	Z+, r19
    236a:	de f6       	brtc	.-74     	; 0x2322 <__ultoa_invert+0xe>
    236c:	cf 01       	movw	r24, r30
    236e:	08 95       	ret
    2370:	46 2f       	mov	r20, r22
    2372:	47 70       	andi	r20, 0x07	; 7
    2374:	40 5d       	subi	r20, 0xD0	; 208
    2376:	41 93       	st	Z+, r20
    2378:	b3 e0       	ldi	r27, 0x03	; 3
    237a:	0f d0       	rcall	.+30     	; 0x239a <__ultoa_invert+0x86>
    237c:	c9 f7       	brne	.-14     	; 0x2370 <__ultoa_invert+0x5c>
    237e:	f6 cf       	rjmp	.-20     	; 0x236c <__ultoa_invert+0x58>
    2380:	46 2f       	mov	r20, r22
    2382:	4f 70       	andi	r20, 0x0F	; 15
    2384:	40 5d       	subi	r20, 0xD0	; 208
    2386:	4a 33       	cpi	r20, 0x3A	; 58
    2388:	18 f0       	brcs	.+6      	; 0x2390 <__ultoa_invert+0x7c>
    238a:	49 5d       	subi	r20, 0xD9	; 217
    238c:	31 fd       	sbrc	r19, 1
    238e:	40 52       	subi	r20, 0x20	; 32
    2390:	41 93       	st	Z+, r20
    2392:	02 d0       	rcall	.+4      	; 0x2398 <__ultoa_invert+0x84>
    2394:	a9 f7       	brne	.-22     	; 0x2380 <__ultoa_invert+0x6c>
    2396:	ea cf       	rjmp	.-44     	; 0x236c <__ultoa_invert+0x58>
    2398:	b4 e0       	ldi	r27, 0x04	; 4
    239a:	a6 95       	lsr	r26
    239c:	97 95       	ror	r25
    239e:	87 95       	ror	r24
    23a0:	77 95       	ror	r23
    23a2:	67 95       	ror	r22
    23a4:	ba 95       	dec	r27
    23a6:	c9 f7       	brne	.-14     	; 0x239a <__ultoa_invert+0x86>
    23a8:	00 97       	sbiw	r24, 0x00	; 0
    23aa:	61 05       	cpc	r22, r1
    23ac:	71 05       	cpc	r23, r1
    23ae:	08 95       	ret
    23b0:	9b 01       	movw	r18, r22
    23b2:	ac 01       	movw	r20, r24
    23b4:	0a 2e       	mov	r0, r26
    23b6:	06 94       	lsr	r0
    23b8:	57 95       	ror	r21
    23ba:	47 95       	ror	r20
    23bc:	37 95       	ror	r19
    23be:	27 95       	ror	r18
    23c0:	ba 95       	dec	r27
    23c2:	c9 f7       	brne	.-14     	; 0x23b6 <__ultoa_invert+0xa2>
    23c4:	62 0f       	add	r22, r18
    23c6:	73 1f       	adc	r23, r19
    23c8:	84 1f       	adc	r24, r20
    23ca:	95 1f       	adc	r25, r21
    23cc:	a0 1d       	adc	r26, r0
    23ce:	08 95       	ret

000023d0 <__divmodsi4>:
    23d0:	05 2e       	mov	r0, r21
    23d2:	97 fb       	bst	r25, 7
    23d4:	1e f4       	brtc	.+6      	; 0x23dc <__divmodsi4+0xc>
    23d6:	00 94       	com	r0
    23d8:	0e 94 ff 11 	call	0x23fe	; 0x23fe <__negsi2>
    23dc:	57 fd       	sbrc	r21, 7
    23de:	07 d0       	rcall	.+14     	; 0x23ee <__divmodsi4_neg2>
    23e0:	0e 94 51 12 	call	0x24a2	; 0x24a2 <__udivmodsi4>
    23e4:	07 fc       	sbrc	r0, 7
    23e6:	03 d0       	rcall	.+6      	; 0x23ee <__divmodsi4_neg2>
    23e8:	4e f4       	brtc	.+18     	; 0x23fc <__divmodsi4_exit>
    23ea:	0c 94 ff 11 	jmp	0x23fe	; 0x23fe <__negsi2>

000023ee <__divmodsi4_neg2>:
    23ee:	50 95       	com	r21
    23f0:	40 95       	com	r20
    23f2:	30 95       	com	r19
    23f4:	21 95       	neg	r18
    23f6:	3f 4f       	sbci	r19, 0xFF	; 255
    23f8:	4f 4f       	sbci	r20, 0xFF	; 255
    23fa:	5f 4f       	sbci	r21, 0xFF	; 255

000023fc <__divmodsi4_exit>:
    23fc:	08 95       	ret

000023fe <__negsi2>:
    23fe:	90 95       	com	r25
    2400:	80 95       	com	r24
    2402:	70 95       	com	r23
    2404:	61 95       	neg	r22
    2406:	7f 4f       	sbci	r23, 0xFF	; 255
    2408:	8f 4f       	sbci	r24, 0xFF	; 255
    240a:	9f 4f       	sbci	r25, 0xFF	; 255
    240c:	08 95       	ret

0000240e <__muluhisi3>:
    240e:	0e 94 73 12 	call	0x24e6	; 0x24e6 <__umulhisi3>
    2412:	a5 9f       	mul	r26, r21
    2414:	90 0d       	add	r25, r0
    2416:	b4 9f       	mul	r27, r20
    2418:	90 0d       	add	r25, r0
    241a:	a4 9f       	mul	r26, r20
    241c:	80 0d       	add	r24, r0
    241e:	91 1d       	adc	r25, r1
    2420:	11 24       	eor	r1, r1
    2422:	08 95       	ret

00002424 <__mulshisi3>:
    2424:	b7 ff       	sbrs	r27, 7
    2426:	0c 94 07 12 	jmp	0x240e	; 0x240e <__muluhisi3>

0000242a <__mulohisi3>:
    242a:	0e 94 07 12 	call	0x240e	; 0x240e <__muluhisi3>
    242e:	82 1b       	sub	r24, r18
    2430:	93 0b       	sbc	r25, r19
    2432:	08 95       	ret

00002434 <__prologue_saves__>:
    2434:	2f 92       	push	r2
    2436:	3f 92       	push	r3
    2438:	4f 92       	push	r4
    243a:	5f 92       	push	r5
    243c:	6f 92       	push	r6
    243e:	7f 92       	push	r7
    2440:	8f 92       	push	r8
    2442:	9f 92       	push	r9
    2444:	af 92       	push	r10
    2446:	bf 92       	push	r11
    2448:	cf 92       	push	r12
    244a:	df 92       	push	r13
    244c:	ef 92       	push	r14
    244e:	ff 92       	push	r15
    2450:	0f 93       	push	r16
    2452:	1f 93       	push	r17
    2454:	cf 93       	push	r28
    2456:	df 93       	push	r29
    2458:	cd b7       	in	r28, 0x3d	; 61
    245a:	de b7       	in	r29, 0x3e	; 62
    245c:	ca 1b       	sub	r28, r26
    245e:	db 0b       	sbc	r29, r27
    2460:	0f b6       	in	r0, 0x3f	; 63
    2462:	f8 94       	cli
    2464:	de bf       	out	0x3e, r29	; 62
    2466:	0f be       	out	0x3f, r0	; 63
    2468:	cd bf       	out	0x3d, r28	; 61
    246a:	09 94       	ijmp

0000246c <__epilogue_restores__>:
    246c:	2a 88       	ldd	r2, Y+18	; 0x12
    246e:	39 88       	ldd	r3, Y+17	; 0x11
    2470:	48 88       	ldd	r4, Y+16	; 0x10
    2472:	5f 84       	ldd	r5, Y+15	; 0x0f
    2474:	6e 84       	ldd	r6, Y+14	; 0x0e
    2476:	7d 84       	ldd	r7, Y+13	; 0x0d
    2478:	8c 84       	ldd	r8, Y+12	; 0x0c
    247a:	9b 84       	ldd	r9, Y+11	; 0x0b
    247c:	aa 84       	ldd	r10, Y+10	; 0x0a
    247e:	b9 84       	ldd	r11, Y+9	; 0x09
    2480:	c8 84       	ldd	r12, Y+8	; 0x08
    2482:	df 80       	ldd	r13, Y+7	; 0x07
    2484:	ee 80       	ldd	r14, Y+6	; 0x06
    2486:	fd 80       	ldd	r15, Y+5	; 0x05
    2488:	0c 81       	ldd	r16, Y+4	; 0x04
    248a:	1b 81       	ldd	r17, Y+3	; 0x03
    248c:	aa 81       	ldd	r26, Y+2	; 0x02
    248e:	b9 81       	ldd	r27, Y+1	; 0x01
    2490:	ce 0f       	add	r28, r30
    2492:	d1 1d       	adc	r29, r1
    2494:	0f b6       	in	r0, 0x3f	; 63
    2496:	f8 94       	cli
    2498:	de bf       	out	0x3e, r29	; 62
    249a:	0f be       	out	0x3f, r0	; 63
    249c:	cd bf       	out	0x3d, r28	; 61
    249e:	ed 01       	movw	r28, r26
    24a0:	08 95       	ret

000024a2 <__udivmodsi4>:
    24a2:	a1 e2       	ldi	r26, 0x21	; 33
    24a4:	1a 2e       	mov	r1, r26
    24a6:	aa 1b       	sub	r26, r26
    24a8:	bb 1b       	sub	r27, r27
    24aa:	fd 01       	movw	r30, r26
    24ac:	0d c0       	rjmp	.+26     	; 0x24c8 <__udivmodsi4_ep>

000024ae <__udivmodsi4_loop>:
    24ae:	aa 1f       	adc	r26, r26
    24b0:	bb 1f       	adc	r27, r27
    24b2:	ee 1f       	adc	r30, r30
    24b4:	ff 1f       	adc	r31, r31
    24b6:	a2 17       	cp	r26, r18
    24b8:	b3 07       	cpc	r27, r19
    24ba:	e4 07       	cpc	r30, r20
    24bc:	f5 07       	cpc	r31, r21
    24be:	20 f0       	brcs	.+8      	; 0x24c8 <__udivmodsi4_ep>
    24c0:	a2 1b       	sub	r26, r18
    24c2:	b3 0b       	sbc	r27, r19
    24c4:	e4 0b       	sbc	r30, r20
    24c6:	f5 0b       	sbc	r31, r21

000024c8 <__udivmodsi4_ep>:
    24c8:	66 1f       	adc	r22, r22
    24ca:	77 1f       	adc	r23, r23
    24cc:	88 1f       	adc	r24, r24
    24ce:	99 1f       	adc	r25, r25
    24d0:	1a 94       	dec	r1
    24d2:	69 f7       	brne	.-38     	; 0x24ae <__udivmodsi4_loop>
    24d4:	60 95       	com	r22
    24d6:	70 95       	com	r23
    24d8:	80 95       	com	r24
    24da:	90 95       	com	r25
    24dc:	9b 01       	movw	r18, r22
    24de:	ac 01       	movw	r20, r24
    24e0:	bd 01       	movw	r22, r26
    24e2:	cf 01       	movw	r24, r30
    24e4:	08 95       	ret

000024e6 <__umulhisi3>:
    24e6:	a2 9f       	mul	r26, r18
    24e8:	b0 01       	movw	r22, r0
    24ea:	b3 9f       	mul	r27, r19
    24ec:	c0 01       	movw	r24, r0
    24ee:	a3 9f       	mul	r26, r19
    24f0:	70 0d       	add	r23, r0
    24f2:	81 1d       	adc	r24, r1
    24f4:	11 24       	eor	r1, r1
    24f6:	91 1d       	adc	r25, r1
    24f8:	b2 9f       	mul	r27, r18
    24fa:	70 0d       	add	r23, r0
    24fc:	81 1d       	adc	r24, r1
    24fe:	11 24       	eor	r1, r1
    2500:	91 1d       	adc	r25, r1
    2502:	08 95       	ret

00002504 <__do_global_dtors>:
    2504:	10 e0       	ldi	r17, 0x00	; 0
    2506:	c5 e3       	ldi	r28, 0x35	; 53
    2508:	d0 e0       	ldi	r29, 0x00	; 0
    250a:	04 c0       	rjmp	.+8      	; 0x2514 <__do_global_dtors+0x10>
    250c:	fe 01       	movw	r30, r28
    250e:	0e 94 e3 0c 	call	0x19c6	; 0x19c6 <__tablejump2__>
    2512:	21 96       	adiw	r28, 0x01	; 1
    2514:	c6 33       	cpi	r28, 0x36	; 54
    2516:	d1 07       	cpc	r29, r17
    2518:	c9 f7       	brne	.-14     	; 0x250c <__do_global_dtors+0x8>
    251a:	f8 94       	cli

0000251c <__stop_program>:
    251c:	ff cf       	rjmp	.-2      	; 0x251c <__stop_program>
