
---------- Begin Simulation Statistics ----------
final_tick                               164788830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281664                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656280                       # Number of bytes of host memory used
host_op_rate                                   282217                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   355.03                       # Real time elapsed on the host
host_tick_rate                              464150185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164789                       # Number of seconds simulated
sim_ticks                                164788830000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.647888                       # CPI: cycles per instruction
system.cpu.discardedOps                        189399                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32070711                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606837                       # IPC: instructions per cycle
system.cpu.numCycles                        164788830                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132718119                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          798                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365398                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            806                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485824                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735515                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103823                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101814                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904507                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51337631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51337631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51338141                       # number of overall hits
system.cpu.dcache.overall_hits::total        51338141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727095                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727095                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735004                       # number of overall misses
system.cpu.dcache.overall_misses::total        735004                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42229328000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42229328000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42229328000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42229328000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073145                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073145                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014115                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014115                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58079.519183                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58079.519183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57454.555349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57454.555349                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        91130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3299                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.623522                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       587568                       # number of writebacks
system.cpu.dcache.writebacks::total            587568                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682797                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39242233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39242233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40011447999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40011447999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58145.944833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58145.944833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58599.331864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58599.331864                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40727529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40727529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18387769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18387769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47377.115030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47377.115030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17610599000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17610599000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45375.979119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45375.979119                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10610102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10610102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23841559000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23841559000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70333.232049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70333.232049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52192                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52192                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21631634000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21631634000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75427.263344                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75427.263344                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    769214999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    769214999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97307.400253                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97307.400253                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.892207                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021014                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.188112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.892207                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104829239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104829239                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685802                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474974                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024874                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278048                       # number of overall hits
system.cpu.icache.overall_hits::total        10278048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70252000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70252000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70252000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70252000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278748                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278748                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278748                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278748                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst       100360                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       100360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst       100360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       100360                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68852000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68852000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        98360                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        98360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        98360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        98360                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70252000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70252000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst       100360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       100360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68852000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68852000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        98360                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        98360                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.183524                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14683.925714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.183524                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.452328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.452328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558196                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558196                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 164788830000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               405933                       # number of demand (read+write) hits
system.l2.demand_hits::total                   405974                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data              405933                       # number of overall hits
system.l2.overall_hits::total                  405974                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276864                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277523                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            276864                       # number of overall misses
system.l2.overall_misses::total                277523                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29422318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29488175000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65857000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29422318000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29488175000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682797                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683497                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682797                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683497                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.405485                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.406034                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.405485                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.406034                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99934.749621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106269.930363                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106254.886982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99934.749621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106269.930363                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106254.886982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190743                       # number of writebacks
system.l2.writebacks::total                    190743                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277518                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277518                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23884720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23937397000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23884720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23937397000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.405478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.406027                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.405478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.406027                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79934.749621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86270.339776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86255.295152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79934.749621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86270.339776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86255.295152                       # average overall mshr miss latency
system.l2.replacements                         269529                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       587568                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           587568                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       587568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       587568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            118579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                118579                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168209                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18269774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18269774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.586527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.586527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108613.534353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108613.534353                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14905594000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14905594000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.586527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.586527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88613.534353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88613.534353                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65857000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65857000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99934.749621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99934.749621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79934.749621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79934.749621                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        287354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11152544000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11152544000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.274375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.274375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102641.792831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102641.792831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8979126000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8979126000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.274362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.274362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82642.669121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82642.669121                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8083.466760                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365297                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277721                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.916074                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.215485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.686937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8042.564338                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986751                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11200305                       # Number of tag accesses
system.l2.tags.data_accesses                 11200305                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    190743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020451840250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              774981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179725                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277518                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190743                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277518                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190743                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    598                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277518                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190743                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  222837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.749642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.140037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.275966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11053     98.79%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           76      0.68%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            7      0.06%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.07%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           31      0.28%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.046210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.013465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.059300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5490     49.07%     49.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              215      1.92%     50.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4973     44.45%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              498      4.45%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   38272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17761152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12207552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    107.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  164773224000                       # Total gap between requests
system.mem_ctrls.avgGap                     351883.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17680704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12205632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 255939.677464789333                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 107293097.475114062428                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74068321.256968691945                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       276859                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       190743                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18840750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9642817000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3882569886250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28589.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34829.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20354979.67                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17718976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17761152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12207552                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12207552                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       276859                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         277518                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       190743                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        190743                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       255940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107525346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        107781286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       255940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       255940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74079973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74079973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74079973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       255940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107525346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       181861258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               276920                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              190713                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11775                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12474                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4469407750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1384600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9661657750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16139.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34889.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              147304                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              97258                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       223071                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   134.165858                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.632438                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   193.096507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       169947     76.19%     76.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        27992     12.55%     88.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5941      2.66%     91.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1820      0.82%     92.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9359      4.20%     96.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          611      0.27%     96.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          430      0.19%     96.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          527      0.24%     97.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6444      2.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       223071                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17722880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12205632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              107.549037                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.068321                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       790669320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       420250710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      985055820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     496479420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13008240960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40387628160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29268276480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   85356600870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.975647                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  75673824250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5502640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  83612365750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       802057620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       426303735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      992152980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     499042440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13008240960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40236692160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29395380480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   85359870375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.995488                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76003570750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5502640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  83282619250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190743                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78001                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168209                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168209                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109309                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       823780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 823780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29968704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29968704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277518                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277518    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277518                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1309234000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1509109000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          172991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286788                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286788                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396009                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047367                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048895                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81303360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81356352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          269529                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12207552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           953026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000935                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030836                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 952143     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    875      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             953026                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 164788830000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2540790000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048395995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
