#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 21 09:30:10 2019
# Process ID: 9008
# Current directory: C:/Users/Thyolo/Desktop/2019/lab1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1256 C:\Users\Thyolo\Desktop\2019\lab1.0\lab1.0.xpr
# Log file: C:/Users/Thyolo/Desktop/2019/lab1.0/vivado.log
# Journal file: C:/Users/Thyolo/Desktop/2019/lab1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 730.402 ; gain = 144.852
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 816.023 ; gain = 17.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 4
[Thu Mar 21 09:41:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 09:43:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
reorder_files -front C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 09:46:07 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
set_property top FIB [current_fileset]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 09:47:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1141.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1265.430 ; gain = 411.438
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 09:50:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1733.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1778.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 10:01:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2351.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 10:16:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:38]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'fn' is not permitted [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2351.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 10:24:07 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2351.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2351.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out0' is not permitted [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out1' is not permitted [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out0' is not permitted [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out1' is not permitted [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 10:41:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.980 ; gain = 0.000
set_property top FIB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_behav xil_defaultlib.FIB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/xsim.dir/FIB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 21 11:09:36 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_behav -key {Behavioral:sim_1:Functional:FIB} -tclbatch {FIB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.980 ; gain = 0.000
set_property top FIB_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
move_files -fileset sim_1 [get_files  C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
move_files [get_files  C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0]
set_property top Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2411.980 ; gain = 0.000
set_property top FIB_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2411.980 ; gain = 0.000
current_sim simulation_15
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 11:17:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.980 ; gain = 0.000
save_wave_config {C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg
set_property xsim.view C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 11:42:24 2019...
