/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [47:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  reg [4:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [28:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [29:0] celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [35:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [30:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_6z[29] & celloutsig_1_0z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z[2] & in_data[118]);
  assign celloutsig_1_15z = ~(celloutsig_1_8z & celloutsig_1_9z[12]);
  assign celloutsig_0_10z = ~((celloutsig_0_0z | celloutsig_0_2z) & (celloutsig_0_4z[5] | celloutsig_0_1z[1]));
  assign celloutsig_1_1z = in_data[188:153] / { 1'h1, in_data[185:151] };
  assign celloutsig_1_2z = in_data[172:165] / { 1'h1, celloutsig_1_0z[14:8] };
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z } / { 1'h1, celloutsig_0_6z[10], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_11z = celloutsig_0_6z[21:14] && { celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_8z[1:0], celloutsig_0_7z } && celloutsig_0_9z[3:1];
  assign celloutsig_0_24z = celloutsig_0_16z[22:13] && { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_4z = { celloutsig_0_3z[4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[2:1], celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[88:87], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[49:47] };
  assign celloutsig_1_18z = celloutsig_1_9z[11:9] * { celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_0_9z = { in_data[86:84], celloutsig_0_7z } * celloutsig_0_4z[6:3];
  assign celloutsig_1_19z = celloutsig_1_3z[17:9] !== celloutsig_1_9z[10:2];
  assign celloutsig_0_7z = { celloutsig_0_5z[5:2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } !== { celloutsig_0_6z[25:23], celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_4z[6:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } | { celloutsig_0_4z[6:4], celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z } | celloutsig_0_6z[23:10];
  assign celloutsig_1_0z = in_data[144:115] | in_data[158:129];
  assign celloutsig_0_0z = ~^ in_data[95:63];
  assign celloutsig_1_16z = ~^ celloutsig_1_3z[17:15];
  assign celloutsig_0_2z = ~^ in_data[48:42];
  assign celloutsig_0_22z = ~^ celloutsig_0_6z[19:14];
  assign celloutsig_0_13z = { celloutsig_0_6z[16:6], celloutsig_0_7z } >> { celloutsig_0_4z[3:0], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_12z = celloutsig_0_6z[4:1] - in_data[43:40];
  assign celloutsig_1_3z = in_data[136:116] ~^ { celloutsig_1_1z[15:3], celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[170:168] ~^ celloutsig_1_3z[16:14];
  assign celloutsig_1_6z = { celloutsig_1_0z[11:2], celloutsig_1_3z } ~^ { in_data[126], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[20:3], celloutsig_1_5z } ~^ in_data[126:106];
  assign celloutsig_0_6z = { in_data[71:70], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } ~^ { in_data[11:2], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_3z = in_data[80:72] ~^ { in_data[0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_12z[1:0], celloutsig_0_17z, celloutsig_0_11z } ~^ { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_24z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_32z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_32z = { celloutsig_0_2z, celloutsig_0_1z };
  assign { out_data[130:128], out_data[96], out_data[35:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
