// Seed: 328946091
module module_0 (
    output tri0 id_0,
    input  tri0 id_1
);
  assign id_0 = -1;
  assign id_0 = id_1;
  bit id_3, id_4;
  always id_3 <= -1;
  reg id_5, id_6;
  always
    if ((1) | 1) begin : LABEL_0
      id_3 = id_1;
    end else id_5 = 1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd15,
    parameter id_4 = 32'd12
) (
    output wand id_0,
    input  tri  id_1,
    input  wire _id_2
);
  logic _id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_6 = 0;
  logic id_5;
  ;
  initial id_5[id_2 : id_4] <= -1;
  struct packed {
    logic id_6;
    struct {
      logic id_7;
      logic id_8;
    } id_9;
    logic id_10;
  } id_11;
  ;
  wire id_12;
  genvar id_13;
  wire [id_4 : 1 'b0] id_14;
  wire id_15;
  wire id_16 = id_5;
endmodule
