Analysis & Synthesis report for Processador
Sat Jun 16 12:17:39 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 16 12:17:39 2018      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; Processador                                ;
; Top-level Entity Name              ; CONTROLE_PRINCIPAL                         ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 16                                         ;
;     Total combinational functions  ; 16                                         ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 20                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CONTROLE_PRINCIPAL ; Processador        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; CONTROLE_PRINCIPAL.bdf           ; yes             ; User Block Diagram/Schematic File  ; /home/tom/Documentos/Pipeline/Projeto2/CONTROLE_PRINCIPAL.bdf ;         ;
; OPCODETOOPALU.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/tom/Documentos/Pipeline/Projeto2/OPCODETOOPALU.bdf      ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 20               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; Op[2]~input      ;
; Maximum fan-out          ; 11               ;
; Total fan-out            ; 85               ;
; Average fan-out          ; 1.52             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                          ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                      ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------+--------------+
; |CONTROLE_PRINCIPAL        ; 16 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 20   ; 0            ; |CONTROLE_PRINCIPAL                      ; work         ;
;    |OPCODETOOPALU:inst19|  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CONTROLE_PRINCIPAL|OPCODETOOPALU:inst19 ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 20                          ;
; cycloneiii_lcell_comb ; 18                          ;
;     normal            ; 18                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Jun 16 12:17:23 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file MEN_WB.bdf
    Info (12023): Found entity 1: MEN_WB
Info (12021): Found 1 design units, including 1 entities, in source file COMPARADOR32bits.bdf
    Info (12023): Found entity 1: COMPARADOR32bits
Info (12021): Found 1 design units, including 1 entities, in source file EX_MEM.bdf
    Info (12023): Found entity 1: EX_MEM
Info (12021): Found 1 design units, including 1 entities, in source file ULU1bit.bdf
    Info (12023): Found entity 1: ULU1bit
Info (12021): Found 1 design units, including 1 entities, in source file FULLADDER.bdf
    Info (12023): Found entity 1: FULLADDER
Info (12021): Found 1 design units, including 1 entities, in source file BANCOdeREGISTRADORES32bits.bdf
    Info (12023): Found entity 1: BANCOdeREGISTRADORES32bits
Info (12021): Found 1 design units, including 1 entities, in source file PRINCIPAL.bdf
    Info (12023): Found entity 1: PRINCIPAL
Info (12021): Found 1 design units, including 1 entities, in source file ULA1bit.bdf
    Info (12023): Found entity 1: ULA1bit
Info (12021): Found 1 design units, including 1 entities, in source file ULA32bits.bdf
    Info (12023): Found entity 1: ULA32bits
Info (12021): Found 1 design units, including 1 entities, in source file PRIULA1bit.bdf
    Info (12023): Found entity 1: PRIULA1bit
Info (12021): Found 1 design units, including 1 entities, in source file REGISTRADORES.bdf
    Info (12023): Found entity 1: REGISTRADORES
Info (12021): Found 1 design units, including 1 entities, in source file MUX16X1.bdf
    Info (12023): Found entity 1: MUX16X1
Info (12021): Found 1 design units, including 1 entities, in source file MUX2X31.bdf
    Info (12023): Found entity 1: MUX2X31
Info (12021): Found 1 design units, including 1 entities, in source file seletor.bdf
    Info (12023): Found entity 1: seletor
Info (12021): Found 1 design units, including 1 entities, in source file ULA_JAMP.bdf
    Info (12023): Found entity 1: ULA_JAMP
Info (12021): Found 1 design units, including 1 entities, in source file extensor6bits.bdf
    Info (12023): Found entity 1: extensor6bits
Info (12021): Found 1 design units, including 1 entities, in source file REGISTRADOR32_1.bdf
    Info (12023): Found entity 1: REGISTRADOR32_1
Info (12021): Found 1 design units, including 1 entities, in source file IF_PARA_ID.bdf
    Info (12023): Found entity 1: IF_PARA_ID
Info (12021): Found 1 design units, including 1 entities, in source file ULA_PC.bdf
    Info (12023): Found entity 1: ULA_PC
Info (12021): Found 1 design units, including 1 entities, in source file REGISTRADOR5.bdf
    Info (12023): Found entity 1: REGISTRADOR5
Info (12021): Found 1 design units, including 1 entities, in source file ID_PARA_EX.bdf
    Info (12023): Found entity 1: ID_PARA_EX
Info (12021): Found 1 design units, including 1 entities, in source file MUX3x1.bdf
    Info (12023): Found entity 1: MUX3x1
Info (12021): Found 1 design units, including 1 entities, in source file extensor16bits.bdf
    Info (12023): Found entity 1: extensor16bits
Info (12021): Found 1 design units, including 1 entities, in source file desloc2bits.bdf
    Info (12023): Found entity 1: desloc2bits
Info (12021): Found 1 design units, including 1 entities, in source file MUX2X1_5bits.bdf
    Info (12023): Found entity 1: MUX2X1_5bits
Info (12021): Found 1 design units, including 1 entities, in source file TESTE.bdf
    Info (12023): Found entity 1: TESTE
Info (12021): Found 1 design units, including 1 entities, in source file MUX4X1_32bits.bdf
    Info (12023): Found entity 1: MUX4X1_32bits
Info (12021): Found 1 design units, including 1 entities, in source file CONTROLE.bdf
    Info (12023): Found entity 1: CONTROLE
Info (12021): Found 1 design units, including 1 entities, in source file CONTROLE_PRINCIPAL.bdf
    Info (12023): Found entity 1: CONTROLE_PRINCIPAL
Info (12021): Found 1 design units, including 1 entities, in source file MUX2X1_32bits.bdf
    Info (12023): Found entity 1: MUX2X1_32bits
Info (12021): Found 1 design units, including 1 entities, in source file MUX2X1_9bits.bdf
    Info (12023): Found entity 1: MUX2X1_9bits
Info (12021): Found 1 design units, including 1 entities, in source file MEM_INST.v
    Info (12023): Found entity 1: MEM_INST
Info (12021): Found 1 design units, including 1 entities, in source file UNI_FORW.bdf
    Info (12023): Found entity 1: UNI_FORW
Info (12021): Found 1 design units, including 1 entities, in source file UNI_HAZARD.bdf
    Info (12023): Found entity 1: UNI_HAZARD
Info (12021): Found 1 design units, including 1 entities, in source file LUI.bdf
    Info (12023): Found entity 1: LUI
Info (12021): Found 1 design units, including 1 entities, in source file MEM_DATA.v
    Info (12023): Found entity 1: MEM_DATA
Info (12021): Found 1 design units, including 1 entities, in source file MUXTIPOROUTIPOSI.bdf
    Info (12023): Found entity 1: MUXTIPOROUTIPOSI
Info (12021): Found 1 design units, including 1 entities, in source file OPCODETOOPALU.bdf
    Info (12023): Found entity 1: OPCODETOOPALU
Info (12021): Found 1 design units, including 1 entities, in source file BEQ_BNE_BGEZ.bdf
    Info (12023): Found entity 1: BEQ_BNE_BGEZ
Info (12127): Elaborating entity "CONTROLE_PRINCIPAL" for the top level hierarchy
Warning (275011): Block or symbol "NOT" of instance "inst61" overlaps another block or symbol
Warning (275008): Primitive "AND6" of instance "inst34" not used
Warning (275008): Primitive "NOT" of instance "inst35" not used
Warning (275008): Primitive "NOT" of instance "inst36" not used
Warning (275008): Primitive "NOT" of instance "inst37" not used
Warning (275008): Primitive "AND6" of instance "inst38" not used
Warning (275008): Primitive "NOT" of instance "inst39" not used
Warning (275008): Primitive "NOT" of instance "inst40" not used
Warning (275008): Primitive "NOT" of instance "inst41" not used
Warning (275008): Primitive "NOT" of instance "inst42" not used
Warning (275008): Primitive "NOT" of instance "inst43" not used
Warning (275008): Primitive "AND6" of instance "inst44" not used
Warning (275008): Primitive "NOT" of instance "inst45" not used
Warning (275008): Primitive "NOT" of instance "inst46" not used
Warning (275008): Primitive "NOT" of instance "inst47" not used
Warning (275008): Primitive "NOT" of instance "inst48" not used
Warning (275008): Primitive "AND6" of instance "inst49" not used
Warning (275008): Primitive "NOT" of instance "inst50" not used
Warning (275008): Primitive "NOT" of instance "inst51" not used
Warning (275008): Primitive "NOT" of instance "inst52" not used
Info (12128): Elaborating entity "OPCODETOOPALU" for hierarchy "OPCODETOOPALU:inst19"
Warning (275009): Pin "OP5" not connected
Warning (275009): Pin "OP4" not connected
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 36 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 16 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1052 megabytes
    Info: Processing ended: Sat Jun 16 12:17:39 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:37


