$date
	Mon Oct 21 08:56:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FF_JK_tb $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 1 % j $end
$var reg 1 & k $end
$var reg 1 ' pr $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
x&
x%
0$
0#
x"
x!
$end
#10
1"
0!
1#
#20
0#
0&
0%
1$
#30
1#
#40
0#
1&
#50
1#
#60
0#
0&
1%
#70
0"
1!
1#
#80
0#
1&
#90
0!
1#
#100
0#
