// Seed: 2992711218
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    input  tri0 id_2
);
  assign id_0 = 1'b0;
  wire id_4, id_5;
  wire id_6;
  integer id_7;
  wire id_8;
  assign id_4 = id_6;
  assign id_6 = id_7;
  wire id_9;
  wire id_10;
endmodule
module module_0 (
    input supply1 id_0,
    output logic id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri id_4,
    input supply0 module_1,
    input tri0 id_6
);
  wire id_8;
  always @(id_6 or posedge id_5) id_1 <= 1;
  initial begin
    assert (1);
  end
  module_0(
      id_3, id_6, id_6
  );
  wire id_9;
endmodule
