window.SIDEBAR_ITEMS = {"mod":["cache_lock_addr","cache_lock_ctrl","cache_lock_map","cache_lock_size","cache_sync_addr","cache_sync_ctrl","cache_sync_map","cache_sync_size","clock_gate","date","l1_bus0_acs_conflict_cnt","l1_bus0_acs_hit_cnt","l1_bus0_acs_miss_cnt","l1_bus0_acs_nxtlvl_cnt","l1_bus1_acs_conflict_cnt","l1_bus1_acs_hit_cnt","l1_bus1_acs_miss_cnt","l1_bus1_acs_nxtlvl_cnt","l1_bypass_cache_conf","l1_cache_acs_cnt_ctrl","l1_cache_acs_cnt_int_clr","l1_cache_acs_cnt_int_ena","l1_cache_acs_cnt_int_raw","l1_cache_acs_cnt_int_st","l1_cache_acs_fail_id_attr","l1_cache_acs_fail_int_clr","l1_cache_acs_fail_int_ena","l1_cache_acs_fail_int_raw","l1_cache_acs_fail_int_st","l1_cache_atomic_conf","l1_cache_autoload_buf_clr_ctrl","l1_cache_autoload_ctrl","l1_cache_autoload_sct0_addr","l1_cache_autoload_sct0_size","l1_cache_autoload_sct1_addr","l1_cache_autoload_sct1_size","l1_cache_autoload_sct2_addr","l1_cache_autoload_sct2_size","l1_cache_autoload_sct3_addr","l1_cache_autoload_sct3_size","l1_cache_blocksize_conf","l1_cache_cachesize_conf","l1_cache_ctrl","l1_cache_data_mem_acs_conf","l1_cache_data_mem_power_ctrl","l1_cache_debug_bus","l1_cache_freeze_ctrl","l1_cache_object_ctrl","l1_cache_preload_ctrl","l1_cache_preload_rst_ctrl","l1_cache_prelock_conf","l1_cache_prelock_sct0_addr","l1_cache_sync_preload_exception","l1_cache_sync_preload_int_clr","l1_cache_sync_preload_int_ena","l1_cache_sync_preload_int_raw","l1_cache_sync_preload_int_st","l1_cache_sync_rst_ctrl","l1_cache_tag_mem_acs_conf","l1_cache_tag_mem_power_ctrl","l1_cache_vaddr","l1_cache_way_object","l1_cache_wrap_around_ctrl","l1_dbus2_acs_conflict_cnt","l1_dbus2_acs_hit_cnt","l1_dbus2_acs_miss_cnt","l1_dbus2_acs_nxtlvl_cnt","l1_dbus3_acs_conflict_cnt","l1_dbus3_acs_hit_cnt","l1_dbus3_acs_miss_cnt","l1_dbus3_acs_nxtlvl_cnt","l1_dcache_acs_fail_addr","l1_dcache_preload_addr","l1_dcache_preload_size","l1_dcache_prelock_sct1_addr","l1_dcache_prelock_sct_size","l1_ibus0_acs_conflict_cnt","l1_ibus0_acs_hit_cnt","l1_ibus0_acs_miss_cnt","l1_ibus0_acs_nxtlvl_cnt","l1_ibus1_acs_conflict_cnt","l1_ibus1_acs_hit_cnt","l1_ibus1_acs_miss_cnt","l1_ibus1_acs_nxtlvl_cnt","l1_ibus2_acs_conflict_cnt","l1_ibus2_acs_hit_cnt","l1_ibus2_acs_miss_cnt","l1_ibus2_acs_nxtlvl_cnt","l1_ibus3_acs_conflict_cnt","l1_ibus3_acs_hit_cnt","l1_ibus3_acs_miss_cnt","l1_ibus3_acs_nxtlvl_cnt","l1_icache0_acs_fail_addr","l1_icache0_acs_fail_id_attr","l1_icache0_autoload_ctrl","l1_icache0_autoload_sct0_addr","l1_icache0_autoload_sct0_size","l1_icache0_autoload_sct1_addr","l1_icache0_autoload_sct1_size","l1_icache0_preload_addr","l1_icache0_preload_ctrl","l1_icache0_preload_size","l1_icache0_prelock_conf","l1_icache0_prelock_sct0_addr","l1_icache0_prelock_sct1_addr","l1_icache0_prelock_sct_size","l1_icache1_acs_fail_addr","l1_icache1_acs_fail_id_attr","l1_icache1_autoload_ctrl","l1_icache1_autoload_sct0_addr","l1_icache1_autoload_sct0_size","l1_icache1_autoload_sct1_addr","l1_icache1_autoload_sct1_size","l1_icache1_preload_addr","l1_icache1_preload_ctrl","l1_icache1_preload_size","l1_icache1_prelock_conf","l1_icache1_prelock_sct0_addr","l1_icache1_prelock_sct1_addr","l1_icache1_prelock_sct_size","l1_icache2_acs_fail_addr","l1_icache2_acs_fail_id_attr","l1_icache2_autoload_ctrl","l1_icache2_autoload_sct0_addr","l1_icache2_autoload_sct0_size","l1_icache2_autoload_sct1_addr","l1_icache2_autoload_sct1_size","l1_icache2_preload_addr","l1_icache2_preload_ctrl","l1_icache2_preload_size","l1_icache2_prelock_conf","l1_icache2_prelock_sct0_addr","l1_icache2_prelock_sct1_addr","l1_icache2_prelock_sct_size","l1_icache3_acs_fail_addr","l1_icache3_acs_fail_id_attr","l1_icache3_autoload_ctrl","l1_icache3_autoload_sct0_addr","l1_icache3_autoload_sct0_size","l1_icache3_autoload_sct1_addr","l1_icache3_autoload_sct1_size","l1_icache3_preload_addr","l1_icache3_preload_ctrl","l1_icache3_preload_size","l1_icache3_prelock_conf","l1_icache3_prelock_sct0_addr","l1_icache3_prelock_sct1_addr","l1_icache3_prelock_sct_size","l1_icache_blocksize_conf","l1_icache_cachesize_conf","l1_icache_ctrl","l1_unallocate_buffer_clear","l2_bypass_cache_conf","l2_cache_access_attr_ctrl","l2_cache_acs_cnt_ctrl","l2_cache_acs_cnt_int_clr","l2_cache_acs_cnt_int_ena","l2_cache_acs_cnt_int_raw","l2_cache_acs_cnt_int_st","l2_cache_acs_fail_addr","l2_cache_acs_fail_id_attr","l2_cache_acs_fail_int_clr","l2_cache_acs_fail_int_ena","l2_cache_acs_fail_int_raw","l2_cache_acs_fail_int_st","l2_cache_autoload_buf_clr_ctrl","l2_cache_autoload_ctrl","l2_cache_autoload_sct0_addr","l2_cache_autoload_sct0_size","l2_cache_autoload_sct1_addr","l2_cache_autoload_sct1_size","l2_cache_autoload_sct2_addr","l2_cache_autoload_sct2_size","l2_cache_autoload_sct3_addr","l2_cache_autoload_sct3_size","l2_cache_blocksize_conf","l2_cache_cachesize_conf","l2_cache_ctrl","l2_cache_data_mem_acs_conf","l2_cache_data_mem_power_ctrl","l2_cache_debug_bus","l2_cache_freeze_ctrl","l2_cache_object_ctrl","l2_cache_preload_addr","l2_cache_preload_ctrl","l2_cache_preload_rst_ctrl","l2_cache_preload_size","l2_cache_prelock_conf","l2_cache_prelock_sct0_addr","l2_cache_prelock_sct1_addr","l2_cache_prelock_sct_size","l2_cache_sync_preload_exception","l2_cache_sync_preload_int_clr","l2_cache_sync_preload_int_ena","l2_cache_sync_preload_int_raw","l2_cache_sync_preload_int_st","l2_cache_sync_rst_ctrl","l2_cache_tag_mem_acs_conf","l2_cache_tag_mem_power_ctrl","l2_cache_vaddr","l2_cache_way_object","l2_cache_wrap_around_ctrl","l2_dbus0_acs_conflict_cnt","l2_dbus0_acs_hit_cnt","l2_dbus0_acs_miss_cnt","l2_dbus0_acs_nxtlvl_cnt","l2_dbus1_acs_conflict_cnt","l2_dbus1_acs_hit_cnt","l2_dbus1_acs_miss_cnt","l2_dbus1_acs_nxtlvl_cnt","l2_dbus2_acs_conflict_cnt","l2_dbus2_acs_hit_cnt","l2_dbus2_acs_miss_cnt","l2_dbus2_acs_nxtlvl_cnt","l2_dbus3_acs_conflict_cnt","l2_dbus3_acs_hit_cnt","l2_dbus3_acs_miss_cnt","l2_dbus3_acs_nxtlvl_cnt","l2_ibus0_acs_conflict_cnt","l2_ibus0_acs_hit_cnt","l2_ibus0_acs_miss_cnt","l2_ibus0_acs_nxtlvl_cnt","l2_ibus1_acs_conflict_cnt","l2_ibus1_acs_hit_cnt","l2_ibus1_acs_miss_cnt","l2_ibus1_acs_nxtlvl_cnt","l2_ibus2_acs_conflict_cnt","l2_ibus2_acs_hit_cnt","l2_ibus2_acs_miss_cnt","l2_ibus2_acs_nxtlvl_cnt","l2_ibus3_acs_conflict_cnt","l2_ibus3_acs_hit_cnt","l2_ibus3_acs_miss_cnt","l2_ibus3_acs_nxtlvl_cnt","l2_unallocate_buffer_clear","level_split0","level_split1","redundancy_sig0","redundancy_sig1","redundancy_sig2","redundancy_sig3","redundancy_sig4"],"struct":["RegisterBlock"],"type":["CACHE_LOCK_ADDR","CACHE_LOCK_CTRL","CACHE_LOCK_MAP","CACHE_LOCK_SIZE","CACHE_SYNC_ADDR","CACHE_SYNC_CTRL","CACHE_SYNC_MAP","CACHE_SYNC_SIZE","CLOCK_GATE","DATE","L1_BUS0_ACS_CONFLICT_CNT","L1_BUS0_ACS_HIT_CNT","L1_BUS0_ACS_MISS_CNT","L1_BUS0_ACS_NXTLVL_CNT","L1_BUS1_ACS_CONFLICT_CNT","L1_BUS1_ACS_HIT_CNT","L1_BUS1_ACS_MISS_CNT","L1_BUS1_ACS_NXTLVL_CNT","L1_BYPASS_CACHE_CONF","L1_CACHE_ACS_CNT_CTRL","L1_CACHE_ACS_CNT_INT_CLR","L1_CACHE_ACS_CNT_INT_ENA","L1_CACHE_ACS_CNT_INT_RAW","L1_CACHE_ACS_CNT_INT_ST","L1_CACHE_ACS_FAIL_ID_ATTR","L1_CACHE_ACS_FAIL_INT_CLR","L1_CACHE_ACS_FAIL_INT_ENA","L1_CACHE_ACS_FAIL_INT_RAW","L1_CACHE_ACS_FAIL_INT_ST","L1_CACHE_ATOMIC_CONF","L1_CACHE_AUTOLOAD_BUF_CLR_CTRL","L1_CACHE_AUTOLOAD_CTRL","L1_CACHE_AUTOLOAD_SCT0_ADDR","L1_CACHE_AUTOLOAD_SCT0_SIZE","L1_CACHE_AUTOLOAD_SCT1_ADDR","L1_CACHE_AUTOLOAD_SCT1_SIZE","L1_CACHE_AUTOLOAD_SCT2_ADDR","L1_CACHE_AUTOLOAD_SCT2_SIZE","L1_CACHE_AUTOLOAD_SCT3_ADDR","L1_CACHE_AUTOLOAD_SCT3_SIZE","L1_CACHE_BLOCKSIZE_CONF","L1_CACHE_CACHESIZE_CONF","L1_CACHE_CTRL","L1_CACHE_DATA_MEM_ACS_CONF","L1_CACHE_DATA_MEM_POWER_CTRL","L1_CACHE_DEBUG_BUS","L1_CACHE_FREEZE_CTRL","L1_CACHE_OBJECT_CTRL","L1_CACHE_PRELOAD_CTRL","L1_CACHE_PRELOAD_RST_CTRL","L1_CACHE_PRELOCK_CONF","L1_CACHE_PRELOCK_SCT0_ADDR","L1_CACHE_SYNC_PRELOAD_EXCEPTION","L1_CACHE_SYNC_PRELOAD_INT_CLR","L1_CACHE_SYNC_PRELOAD_INT_ENA","L1_CACHE_SYNC_PRELOAD_INT_RAW","L1_CACHE_SYNC_PRELOAD_INT_ST","L1_CACHE_SYNC_RST_CTRL","L1_CACHE_TAG_MEM_ACS_CONF","L1_CACHE_TAG_MEM_POWER_CTRL","L1_CACHE_VADDR","L1_CACHE_WAY_OBJECT","L1_CACHE_WRAP_AROUND_CTRL","L1_DBUS2_ACS_CONFLICT_CNT","L1_DBUS2_ACS_HIT_CNT","L1_DBUS2_ACS_MISS_CNT","L1_DBUS2_ACS_NXTLVL_CNT","L1_DBUS3_ACS_CONFLICT_CNT","L1_DBUS3_ACS_HIT_CNT","L1_DBUS3_ACS_MISS_CNT","L1_DBUS3_ACS_NXTLVL_CNT","L1_DCACHE_ACS_FAIL_ADDR","L1_DCACHE_PRELOAD_ADDR","L1_DCACHE_PRELOAD_SIZE","L1_DCACHE_PRELOCK_SCT1_ADDR","L1_DCACHE_PRELOCK_SCT_SIZE","L1_IBUS0_ACS_CONFLICT_CNT","L1_IBUS0_ACS_HIT_CNT","L1_IBUS0_ACS_MISS_CNT","L1_IBUS0_ACS_NXTLVL_CNT","L1_IBUS1_ACS_CONFLICT_CNT","L1_IBUS1_ACS_HIT_CNT","L1_IBUS1_ACS_MISS_CNT","L1_IBUS1_ACS_NXTLVL_CNT","L1_IBUS2_ACS_CONFLICT_CNT","L1_IBUS2_ACS_HIT_CNT","L1_IBUS2_ACS_MISS_CNT","L1_IBUS2_ACS_NXTLVL_CNT","L1_IBUS3_ACS_CONFLICT_CNT","L1_IBUS3_ACS_HIT_CNT","L1_IBUS3_ACS_MISS_CNT","L1_IBUS3_ACS_NXTLVL_CNT","L1_ICACHE0_ACS_FAIL_ADDR","L1_ICACHE0_ACS_FAIL_ID_ATTR","L1_ICACHE0_AUTOLOAD_CTRL","L1_ICACHE0_AUTOLOAD_SCT0_ADDR","L1_ICACHE0_AUTOLOAD_SCT0_SIZE","L1_ICACHE0_AUTOLOAD_SCT1_ADDR","L1_ICACHE0_AUTOLOAD_SCT1_SIZE","L1_ICACHE0_PRELOAD_ADDR","L1_ICACHE0_PRELOAD_CTRL","L1_ICACHE0_PRELOAD_SIZE","L1_ICACHE0_PRELOCK_CONF","L1_ICACHE0_PRELOCK_SCT0_ADDR","L1_ICACHE0_PRELOCK_SCT1_ADDR","L1_ICACHE0_PRELOCK_SCT_SIZE","L1_ICACHE1_ACS_FAIL_ADDR","L1_ICACHE1_ACS_FAIL_ID_ATTR","L1_ICACHE1_AUTOLOAD_CTRL","L1_ICACHE1_AUTOLOAD_SCT0_ADDR","L1_ICACHE1_AUTOLOAD_SCT0_SIZE","L1_ICACHE1_AUTOLOAD_SCT1_ADDR","L1_ICACHE1_AUTOLOAD_SCT1_SIZE","L1_ICACHE1_PRELOAD_ADDR","L1_ICACHE1_PRELOAD_CTRL","L1_ICACHE1_PRELOAD_SIZE","L1_ICACHE1_PRELOCK_CONF","L1_ICACHE1_PRELOCK_SCT0_ADDR","L1_ICACHE1_PRELOCK_SCT1_ADDR","L1_ICACHE1_PRELOCK_SCT_SIZE","L1_ICACHE2_ACS_FAIL_ADDR","L1_ICACHE2_ACS_FAIL_ID_ATTR","L1_ICACHE2_AUTOLOAD_CTRL","L1_ICACHE2_AUTOLOAD_SCT0_ADDR","L1_ICACHE2_AUTOLOAD_SCT0_SIZE","L1_ICACHE2_AUTOLOAD_SCT1_ADDR","L1_ICACHE2_AUTOLOAD_SCT1_SIZE","L1_ICACHE2_PRELOAD_ADDR","L1_ICACHE2_PRELOAD_CTRL","L1_ICACHE2_PRELOAD_SIZE","L1_ICACHE2_PRELOCK_CONF","L1_ICACHE2_PRELOCK_SCT0_ADDR","L1_ICACHE2_PRELOCK_SCT1_ADDR","L1_ICACHE2_PRELOCK_SCT_SIZE","L1_ICACHE3_ACS_FAIL_ADDR","L1_ICACHE3_ACS_FAIL_ID_ATTR","L1_ICACHE3_AUTOLOAD_CTRL","L1_ICACHE3_AUTOLOAD_SCT0_ADDR","L1_ICACHE3_AUTOLOAD_SCT0_SIZE","L1_ICACHE3_AUTOLOAD_SCT1_ADDR","L1_ICACHE3_AUTOLOAD_SCT1_SIZE","L1_ICACHE3_PRELOAD_ADDR","L1_ICACHE3_PRELOAD_CTRL","L1_ICACHE3_PRELOAD_SIZE","L1_ICACHE3_PRELOCK_CONF","L1_ICACHE3_PRELOCK_SCT0_ADDR","L1_ICACHE3_PRELOCK_SCT1_ADDR","L1_ICACHE3_PRELOCK_SCT_SIZE","L1_ICACHE_BLOCKSIZE_CONF","L1_ICACHE_CACHESIZE_CONF","L1_ICACHE_CTRL","L1_UNALLOCATE_BUFFER_CLEAR","L2_BYPASS_CACHE_CONF","L2_CACHE_ACCESS_ATTR_CTRL","L2_CACHE_ACS_CNT_CTRL","L2_CACHE_ACS_CNT_INT_CLR","L2_CACHE_ACS_CNT_INT_ENA","L2_CACHE_ACS_CNT_INT_RAW","L2_CACHE_ACS_CNT_INT_ST","L2_CACHE_ACS_FAIL_ADDR","L2_CACHE_ACS_FAIL_ID_ATTR","L2_CACHE_ACS_FAIL_INT_CLR","L2_CACHE_ACS_FAIL_INT_ENA","L2_CACHE_ACS_FAIL_INT_RAW","L2_CACHE_ACS_FAIL_INT_ST","L2_CACHE_AUTOLOAD_BUF_CLR_CTRL","L2_CACHE_AUTOLOAD_CTRL","L2_CACHE_AUTOLOAD_SCT0_ADDR","L2_CACHE_AUTOLOAD_SCT0_SIZE","L2_CACHE_AUTOLOAD_SCT1_ADDR","L2_CACHE_AUTOLOAD_SCT1_SIZE","L2_CACHE_AUTOLOAD_SCT2_ADDR","L2_CACHE_AUTOLOAD_SCT2_SIZE","L2_CACHE_AUTOLOAD_SCT3_ADDR","L2_CACHE_AUTOLOAD_SCT3_SIZE","L2_CACHE_BLOCKSIZE_CONF","L2_CACHE_CACHESIZE_CONF","L2_CACHE_CTRL","L2_CACHE_DATA_MEM_ACS_CONF","L2_CACHE_DATA_MEM_POWER_CTRL","L2_CACHE_DEBUG_BUS","L2_CACHE_FREEZE_CTRL","L2_CACHE_OBJECT_CTRL","L2_CACHE_PRELOAD_ADDR","L2_CACHE_PRELOAD_CTRL","L2_CACHE_PRELOAD_RST_CTRL","L2_CACHE_PRELOAD_SIZE","L2_CACHE_PRELOCK_CONF","L2_CACHE_PRELOCK_SCT0_ADDR","L2_CACHE_PRELOCK_SCT1_ADDR","L2_CACHE_PRELOCK_SCT_SIZE","L2_CACHE_SYNC_PRELOAD_EXCEPTION","L2_CACHE_SYNC_PRELOAD_INT_CLR","L2_CACHE_SYNC_PRELOAD_INT_ENA","L2_CACHE_SYNC_PRELOAD_INT_RAW","L2_CACHE_SYNC_PRELOAD_INT_ST","L2_CACHE_SYNC_RST_CTRL","L2_CACHE_TAG_MEM_ACS_CONF","L2_CACHE_TAG_MEM_POWER_CTRL","L2_CACHE_VADDR","L2_CACHE_WAY_OBJECT","L2_CACHE_WRAP_AROUND_CTRL","L2_DBUS0_ACS_CONFLICT_CNT","L2_DBUS0_ACS_HIT_CNT","L2_DBUS0_ACS_MISS_CNT","L2_DBUS0_ACS_NXTLVL_CNT","L2_DBUS1_ACS_CONFLICT_CNT","L2_DBUS1_ACS_HIT_CNT","L2_DBUS1_ACS_MISS_CNT","L2_DBUS1_ACS_NXTLVL_CNT","L2_DBUS2_ACS_CONFLICT_CNT","L2_DBUS2_ACS_HIT_CNT","L2_DBUS2_ACS_MISS_CNT","L2_DBUS2_ACS_NXTLVL_CNT","L2_DBUS3_ACS_CONFLICT_CNT","L2_DBUS3_ACS_HIT_CNT","L2_DBUS3_ACS_MISS_CNT","L2_DBUS3_ACS_NXTLVL_CNT","L2_IBUS0_ACS_CONFLICT_CNT","L2_IBUS0_ACS_HIT_CNT","L2_IBUS0_ACS_MISS_CNT","L2_IBUS0_ACS_NXTLVL_CNT","L2_IBUS1_ACS_CONFLICT_CNT","L2_IBUS1_ACS_HIT_CNT","L2_IBUS1_ACS_MISS_CNT","L2_IBUS1_ACS_NXTLVL_CNT","L2_IBUS2_ACS_CONFLICT_CNT","L2_IBUS2_ACS_HIT_CNT","L2_IBUS2_ACS_MISS_CNT","L2_IBUS2_ACS_NXTLVL_CNT","L2_IBUS3_ACS_CONFLICT_CNT","L2_IBUS3_ACS_HIT_CNT","L2_IBUS3_ACS_MISS_CNT","L2_IBUS3_ACS_NXTLVL_CNT","L2_UNALLOCATE_BUFFER_CLEAR","LEVEL_SPLIT0","LEVEL_SPLIT1","REDUNDANCY_SIG0","REDUNDANCY_SIG1","REDUNDANCY_SIG2","REDUNDANCY_SIG3","REDUNDANCY_SIG4"]};