Loading plugins phase: Elapsed time ==> 0s.463ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\Hummingbird(Continuous Output).cyprj -d CY8C5888LTI-LP097 -s C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_0 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.602ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.135ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Hummingbird(Continuous Output).v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\Hummingbird(Continuous Output).cyprj -dcpsoc3 Hummingbird(Continuous Output).v -verilog
======================================================================

======================================================================
Compiling:  Hummingbird(Continuous Output).v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\Hummingbird(Continuous Output).cyprj -dcpsoc3 Hummingbird(Continuous Output).v -verilog
======================================================================

======================================================================
Compiling:  Hummingbird(Continuous Output).v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\Hummingbird(Continuous Output).cyprj -dcpsoc3 -verilog Hummingbird(Continuous Output).v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 16 18:44:35 2017


======================================================================
Compiling:  Hummingbird(Continuous Output).v
Program  :   vpp
Options  :    -yv2 -q10 Hummingbird(Continuous Output).v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 16 18:44:35 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Hummingbird(Continuous Output).ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Hummingbird(Continuous Output).v (line 1498, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Hummingbird(Continuous Output).v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\Hummingbird(Continuous Output).cyprj -dcpsoc3 -verilog Hummingbird(Continuous Output).v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 16 18:44:35 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\codegentemp\Hummingbird(Continuous Output).ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\codegentemp\Hummingbird(Continuous Output).v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Hummingbird(Continuous Output).v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\Hummingbird(Continuous Output).cyprj -dcpsoc3 -verilog Hummingbird(Continuous Output).v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 16 18:44:36 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\codegentemp\Hummingbird(Continuous Output).ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\codegentemp\Hummingbird(Continuous Output).v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\MIDI1_UART:BUART:reset_sr\
	\MIDI1_UART:BUART:rx_bitclk_pre16x\
	\MIDI1_UART:BUART:rx_count7_bit8_wire\
	Net_675
	\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_0\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_1\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_1\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:lt_0\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:gt_0\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:lti_0\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:gti_0\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_0\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_0\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xeq\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xlt\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xlte\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xgt\
	\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xgte\
	\MIDI1_UART:BUART:sRX:MODULE_3:lt\
	\MIDI1_UART:BUART:sRX:MODULE_3:eq\
	\MIDI1_UART:BUART:sRX:MODULE_3:gt\
	\MIDI1_UART:BUART:sRX:MODULE_3:gte\
	\MIDI1_UART:BUART:sRX:MODULE_3:lte\
	\MIDI2_UART:BUART:reset_sr\
	\MIDI2_UART:BUART:rx_bitclk_pre16x\
	\MIDI2_UART:BUART:rx_count7_bit8_wire\
	Net_329
	\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\MIDI2_UART:BUART:sRX:MODULE_5:lt\
	\MIDI2_UART:BUART:sRX:MODULE_5:eq\
	\MIDI2_UART:BUART:sRX:MODULE_5:gt\
	\MIDI2_UART:BUART:sRX:MODULE_5:gte\
	\MIDI2_UART:BUART:sRX:MODULE_5:lte\
	\USB:dma_nrq_0\
	\USB:Net_1800\
	\USB:dma_nrq_3\
	\USB:Net_1803\
	\USB:Net_1801\
	\USB:dma_nrq_1\
	\USB:dma_nrq_4\
	\USB:Net_1804\
	\USB:dma_nrq_5\
	\USB:Net_1805\
	\USB:dma_nrq_6\
	\USB:Net_1806\
	\USB:dma_nrq_7\
	\USB:Net_1807\
	\USB:dma_nrq_2\
	\USB:Net_1802\
	\TIMER_SAMPLERATE:Net_260\
	Net_657
	\TIMER_SAMPLERATE:Net_53\
	\TIMER_SAMPLERATE:TimerUDB:ctrl_ten\
	\TIMER_SAMPLERATE:TimerUDB:ctrl_cmode_0\
	\TIMER_SAMPLERATE:TimerUDB:ctrl_tmode_1\
	\TIMER_SAMPLERATE:TimerUDB:ctrl_tmode_0\
	\TIMER_SAMPLERATE:TimerUDB:ctrl_ic_1\
	\TIMER_SAMPLERATE:TimerUDB:ctrl_ic_0\
	Net_493
	\TIMER_SAMPLERATE:TimerUDB:zeros_3\
	\TIMER_SAMPLERATE:Net_102\
	\TIMER_SAMPLERATE:Net_266\
	\ADC_UI:SAR:Net_221\
	\ADC_UI:SAR:Net_381\
	\ADC_UI:Net_3905\
	\ADC_UI:Net_3867\
	\ADC_UI:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC_UI:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC_UI:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC_UI:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC_UI:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC_UI:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC_UI:MODULE_1:g1:a0:xneq\
	\ADC_UI:MODULE_1:g1:a0:xlt\
	\ADC_UI:MODULE_1:g1:a0:xlte\
	\ADC_UI:MODULE_1:g1:a0:xgt\
	\ADC_UI:MODULE_1:g1:a0:xgte\
	\ADC_UI:MODULE_1:lt\
	\ADC_UI:MODULE_1:gt\
	\ADC_UI:MODULE_1:gte\
	\ADC_UI:MODULE_1:lte\
	\ADC_UI:MODULE_1:neq\
	\TIMER_UI:Net_260\
	Net_615
	\TIMER_UI:Net_53\
	\TIMER_UI:TimerUDB:ctrl_ten\
	\TIMER_UI:TimerUDB:ctrl_cmode_0\
	\TIMER_UI:TimerUDB:ctrl_tmode_1\
	\TIMER_UI:TimerUDB:ctrl_tmode_0\
	\TIMER_UI:TimerUDB:ctrl_ic_1\
	\TIMER_UI:TimerUDB:ctrl_ic_0\
	Net_610
	\TIMER_UI:TimerUDB:zeros_3\
	\TIMER_UI:Net_102\
	\TIMER_UI:Net_266\
	\UART_MIDITX:BUART:HalfDuplexSend\
	\UART_MIDITX:BUART:FinalAddrMode_2\
	\UART_MIDITX:BUART:FinalAddrMode_1\
	\UART_MIDITX:BUART:FinalAddrMode_0\
	\UART_MIDITX:BUART:reset_sr\
	Net_631
	Net_632
	\I2C_CharLCD:udb_clk\
	Net_650
	\I2C_CharLCD:Net_973\
	Net_651
	\I2C_CharLCD:Net_974\
	\I2C_CharLCD:timeout_clk\
	Net_656
	\I2C_CharLCD:Net_975\
	Net_654
	Net_655


Deleted 125 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MIDI1_UART:BUART:HalfDuplexSend\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:FinalParityType_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:FinalParityType_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:FinalAddrMode_2\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:FinalAddrMode_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:FinalAddrMode_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:tx_ctrl_mark\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing zero to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:tx_status_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:tx_status_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:tx_status_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:rx_status_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_3\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_2\ to one
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_1\ to one
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \MIDI2_UART:Net_61\ to \MIDI1_UART:Net_61\
Aliasing \MIDI2_UART:BUART:tx_hd_send_break\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:HalfDuplexSend\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:FinalParityType_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:FinalParityType_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:FinalAddrMode_2\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:FinalAddrMode_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:FinalAddrMode_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:tx_ctrl_mark\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:tx_status_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:tx_status_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:tx_status_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:rx_status_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to one
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to one
Aliasing \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \USB:tmpOE__Dm_net_0\ to one
Aliasing \USB:tmpOE__Dp_net_0\ to one
Aliasing \ADC_MIC:vp_ctl_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_MIC:vp_ctl_2\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_MIC:vn_ctl_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_MIC:vn_ctl_3\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_MIC:vp_ctl_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_MIC:vp_ctl_3\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_MIC:vn_ctl_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_MIC:vn_ctl_2\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_MIC:soc\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_MIC:Net_381\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing tmpOE__MIC_IN_net_0 to one
Aliasing tmpOE__MIC_GND_net_0 to one
Aliasing Net_488 to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_SAMPLERATE:TimerUDB:ctrl_cmode_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_SAMPLERATE:TimerUDB:trigger_enable\ to one
Aliasing \TIMER_SAMPLERATE:TimerUDB:status_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_SAMPLERATE:TimerUDB:status_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_SAMPLERATE:TimerUDB:status_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_SAMPLERATE:TimerUDB:status_0\ to \TIMER_SAMPLERATE:TimerUDB:tc_i\
Aliasing \ADC_UI:AMuxHw_2_Decoder_enable\ to one
Aliasing \ADC_UI:SAR:vp_ctl_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:SAR:vp_ctl_2\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:SAR:vn_ctl_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:SAR:vn_ctl_3\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:SAR:vp_ctl_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:SAR:vp_ctl_3\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:SAR:vn_ctl_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:SAR:vn_ctl_2\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:bSAR_SEQ:status_7\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:bSAR_SEQ:status_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:bSAR_SEQ:status_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:bSAR_SEQ:status_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:bSAR_SEQ:status_3\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:bSAR_SEQ:status_2\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:bSAR_SEQ:status_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing Net_1072 to \ADC_UI:bSAR_SEQ:status_0\
Aliasing \ADC_UI:bSAR_SEQ:soc_edge_detect\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing Net_12 to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_UI:TimerUDB:ctrl_cmode_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_UI:TimerUDB:trigger_enable\ to one
Aliasing \TIMER_UI:TimerUDB:status_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_UI:TimerUDB:status_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_UI:TimerUDB:status_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_UI:TimerUDB:status_0\ to \TIMER_UI:TimerUDB:tc_i\
Aliasing tmpOE__POT_IN_KEY_net_0 to one
Aliasing tmpOE__POT_IN_SCALE_net_0 to one
Aliasing \UART_MIDITX:BUART:tx_hd_send_break\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \UART_MIDITX:BUART:FinalParityType_1\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \UART_MIDITX:BUART:FinalParityType_0\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \UART_MIDITX:BUART:tx_ctrl_mark\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \UART_MIDITX:BUART:tx_status_6\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \UART_MIDITX:BUART:tx_status_5\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \UART_MIDITX:BUART:tx_status_4\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing tmpOE__MIDI_OUT_net_0 to one
Aliasing tmpOE__SDA_net_0 to one
Aliasing tmpOE__SCL_net_0 to one
Aliasing \I2C_CharLCD:Net_969\ to one
Aliasing \I2C_CharLCD:Net_968\ to one
Aliasing tmpOE__POT_IN_HYST_net_0 to one
Aliasing tmpOE__POT_IN_VELO_net_0 to one
Aliasing \MIDI1_UART:BUART:reset_reg\\D\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing Net_676D to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI1_UART:BUART:rx_break_status\\D\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:reset_reg\\D\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing Net_330D to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \MIDI2_UART:BUART:rx_break_status\\D\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_SAMPLERATE:TimerUDB:capture_last\\D\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_SAMPLERATE:TimerUDB:hwEnable_reg\\D\ to \TIMER_SAMPLERATE:TimerUDB:run_mode\
Aliasing \TIMER_SAMPLERATE:TimerUDB:capture_out_reg_i\\D\ to \TIMER_SAMPLERATE:TimerUDB:capt_fifo_load_int\
Aliasing \ADC_UI:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC_UI:MODIN1_5\
Aliasing \ADC_UI:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC_UI:MODIN1_4\
Aliasing \ADC_UI:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC_UI:MODIN1_3\
Aliasing \ADC_UI:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC_UI:MODIN1_2\
Aliasing \ADC_UI:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC_UI:MODIN1_1\
Aliasing \ADC_UI:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC_UI:MODIN1_0\
Aliasing \ADC_UI:bSAR_SEQ:soc_reg\\D\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \ADC_UI:bSAR_SEQ:state_2\\D\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_UI:TimerUDB:capture_last\\D\ to \MIDI1_UART:BUART:tx_hd_send_break\
Aliasing \TIMER_UI:TimerUDB:hwEnable_reg\\D\ to \TIMER_UI:TimerUDB:run_mode\
Aliasing \TIMER_UI:TimerUDB:capture_out_reg_i\\D\ to \TIMER_UI:TimerUDB:capt_fifo_load_int\
Aliasing \UART_MIDITX:BUART:reset_reg\\D\ to \MIDI1_UART:BUART:tx_hd_send_break\
Removing Rhs of wire Net_678[3] = \MIDI1_UART:BUART:tx_interrupt_out\[25]
Removing Rhs of wire Net_679[5] = \MIDI1_UART:BUART:rx_interrupt_out\[26]
Removing Lhs of wire \MIDI1_UART:Net_61\[6] = Net_687[7]
Removing Lhs of wire \MIDI1_UART:BUART:HalfDuplexSend\[13] = \MIDI1_UART:BUART:tx_hd_send_break\[12]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_1\[14] = \MIDI1_UART:BUART:tx_hd_send_break\[12]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_0\[15] = \MIDI1_UART:BUART:tx_hd_send_break\[12]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_2\[16] = \MIDI1_UART:BUART:tx_hd_send_break\[12]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_1\[17] = \MIDI1_UART:BUART:tx_hd_send_break\[12]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_0\[18] = \MIDI1_UART:BUART:tx_hd_send_break\[12]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark\[19] = \MIDI1_UART:BUART:tx_hd_send_break\[12]
Removing Lhs of wire \MIDI1_UART:BUART:reset_reg_dp\[20] = \MIDI1_UART:BUART:reset_reg\[11]
Removing Rhs of wire zero[31] = \MIDI1_UART:BUART:tx_hd_send_break\[12]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_6\[80] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_5\[81] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_4\[82] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_1\[84] = \MIDI1_UART:BUART:tx_fifo_empty\[45]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_3\[86] = \MIDI1_UART:BUART:tx_fifo_notfull\[44]
Removing Lhs of wire \MIDI1_UART:BUART:rx_postpoll\[99] = Net_86[23]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_1\[150] = zero[31]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_2\[151] = \MIDI1_UART:BUART:rx_parity_error_status\[152]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_3\[153] = \MIDI1_UART:BUART:rx_stop_bit_error\[154]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[164] = \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_0\[213]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[168] = \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xneq\[235]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_6\[169] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_5\[170] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_4\[171] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_3\[172] = MODIN3_6[173]
Removing Rhs of wire MODIN3_6[173] = \MIDI1_UART:BUART:rx_count_6\[140]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_2\[174] = MODIN3_5[175]
Removing Rhs of wire MODIN3_5[175] = \MIDI1_UART:BUART:rx_count_5\[141]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_1\[176] = MODIN3_4[177]
Removing Rhs of wire MODIN3_4[177] = \MIDI1_UART:BUART:rx_count_4\[142]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_0\[178] = MODIN3_3[179]
Removing Rhs of wire MODIN3_3[179] = \MIDI1_UART:BUART:rx_count_3\[143]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_6\[180] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_5\[181] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_4\[182] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_3\[183] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_2\[184] = one[9]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_1\[185] = one[9]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_0\[186] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_6\[187] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_5\[188] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_4\[189] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_3\[190] = MODIN3_6[173]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_2\[191] = MODIN3_5[175]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_1\[192] = MODIN3_4[177]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_0\[193] = MODIN3_3[179]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_6\[194] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_5\[195] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_4\[196] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_3\[197] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_2\[198] = one[9]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_1\[199] = one[9]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_0\[200] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:newa_0\[215] = Net_86[23]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:newb_0\[216] = \MIDI1_UART:BUART:rx_parity_bit\[167]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:dataa_0\[217] = Net_86[23]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:datab_0\[218] = \MIDI1_UART:BUART:rx_parity_bit\[167]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:a_0\[219] = Net_86[23]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:b_0\[220] = \MIDI1_UART:BUART:rx_parity_bit\[167]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\[222] = one[9]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:eq_0\[223] = \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[221]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:eqi_0\[224] = \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[221]
Removing Rhs of wire Net_332[246] = \MIDI2_UART:BUART:tx_interrupt_out\[266]
Removing Rhs of wire Net_333[248] = \MIDI2_UART:BUART:rx_interrupt_out\[267]
Removing Lhs of wire \MIDI2_UART:Net_61\[249] = Net_687[7]
Removing Lhs of wire \MIDI2_UART:BUART:tx_hd_send_break\[253] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:HalfDuplexSend\[254] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:FinalParityType_1\[255] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:FinalParityType_0\[256] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:FinalAddrMode_2\[257] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:FinalAddrMode_1\[258] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:FinalAddrMode_0\[259] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:tx_ctrl_mark\[260] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:reset_reg_dp\[261] = \MIDI2_UART:BUART:reset_reg\[252]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_6\[320] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_5\[321] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_4\[322] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_1\[324] = \MIDI2_UART:BUART:tx_fifo_empty\[285]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_3\[326] = \MIDI2_UART:BUART:tx_fifo_notfull\[284]
Removing Lhs of wire \MIDI2_UART:BUART:rx_postpoll\[339] = Net_693[264]
Removing Lhs of wire \MIDI2_UART:BUART:rx_status_1\[390] = zero[31]
Removing Rhs of wire \MIDI2_UART:BUART:rx_status_2\[391] = \MIDI2_UART:BUART:rx_parity_error_status\[392]
Removing Rhs of wire \MIDI2_UART:BUART:rx_status_3\[393] = \MIDI2_UART:BUART:rx_stop_bit_error\[394]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[404] = \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[453]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[408] = \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[475]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[409] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[410] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[411] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[412] = \MIDI2_UART:BUART:sRX:MODIN4_6\[413]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN4_6\[413] = \MIDI2_UART:BUART:rx_count_6\[380]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[414] = \MIDI2_UART:BUART:sRX:MODIN4_5\[415]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN4_5\[415] = \MIDI2_UART:BUART:rx_count_5\[381]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[416] = \MIDI2_UART:BUART:sRX:MODIN4_4\[417]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN4_4\[417] = \MIDI2_UART:BUART:rx_count_4\[382]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[418] = \MIDI2_UART:BUART:sRX:MODIN4_3\[419]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN4_3\[419] = \MIDI2_UART:BUART:rx_count_3\[383]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[420] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[421] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[422] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[423] = one[9]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[424] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[425] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[426] = one[9]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[427] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[428] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[429] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[430] = \MIDI2_UART:BUART:rx_count_6\[380]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[431] = \MIDI2_UART:BUART:rx_count_5\[381]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[432] = \MIDI2_UART:BUART:rx_count_4\[382]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[433] = \MIDI2_UART:BUART:rx_count_3\[383]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[434] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[435] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[436] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[437] = one[9]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[438] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[439] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[440] = one[9]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[455] = Net_693[264]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[456] = \MIDI2_UART:BUART:rx_parity_bit\[407]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[457] = Net_693[264]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[458] = \MIDI2_UART:BUART:rx_parity_bit\[407]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[459] = Net_693[264]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[460] = \MIDI2_UART:BUART:rx_parity_bit\[407]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[462] = one[9]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[463] = \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[461]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[464] = \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[461]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[517] = one[9]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[524] = one[9]
Removing Lhs of wire \ADC_MIC:vp_ctl_0\[553] = zero[31]
Removing Lhs of wire \ADC_MIC:vp_ctl_2\[554] = zero[31]
Removing Lhs of wire \ADC_MIC:vn_ctl_1\[555] = zero[31]
Removing Lhs of wire \ADC_MIC:vn_ctl_3\[556] = zero[31]
Removing Lhs of wire \ADC_MIC:vp_ctl_1\[557] = zero[31]
Removing Lhs of wire \ADC_MIC:vp_ctl_3\[558] = zero[31]
Removing Lhs of wire \ADC_MIC:vn_ctl_0\[559] = zero[31]
Removing Lhs of wire \ADC_MIC:vn_ctl_2\[560] = zero[31]
Removing Rhs of wire \ADC_MIC:Net_188\[563] = \ADC_MIC:Net_221\[564]
Removing Lhs of wire \ADC_MIC:soc\[570] = zero[31]
Removing Lhs of wire \ADC_MIC:Net_381\[596] = zero[31]
Removing Lhs of wire tmpOE__MIC_IN_net_0[598] = one[9]
Removing Lhs of wire tmpOE__MIC_GND_net_0[604] = one[9]
Removing Lhs of wire Net_488[611] = zero[31]
Removing Rhs of wire Net_489[613] = \TIMER_SAMPLERATE:Net_55\[614]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:ctrl_enable\[630] = \TIMER_SAMPLERATE:TimerUDB:control_7\[622]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:ctrl_cmode_1\[632] = zero[31]
Removing Rhs of wire \TIMER_SAMPLERATE:TimerUDB:timer_enable\[641] = \TIMER_SAMPLERATE:TimerUDB:runmode_enable\[653]
Removing Rhs of wire \TIMER_SAMPLERATE:TimerUDB:run_mode\[642] = \TIMER_SAMPLERATE:TimerUDB:hwEnable\[643]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:run_mode\[642] = \TIMER_SAMPLERATE:TimerUDB:control_7\[622]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:trigger_enable\[645] = one[9]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:tc_i\[647] = \TIMER_SAMPLERATE:TimerUDB:status_tc\[644]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:capt_fifo_load_int\[652] = \TIMER_SAMPLERATE:TimerUDB:capt_fifo_load\[640]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:status_6\[655] = zero[31]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:status_5\[656] = zero[31]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:status_4\[657] = zero[31]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:status_0\[658] = \TIMER_SAMPLERATE:TimerUDB:status_tc\[644]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:status_1\[659] = \TIMER_SAMPLERATE:TimerUDB:capt_fifo_load\[640]
Removing Rhs of wire \TIMER_SAMPLERATE:TimerUDB:status_2\[660] = \TIMER_SAMPLERATE:TimerUDB:fifo_full\[661]
Removing Rhs of wire \TIMER_SAMPLERATE:TimerUDB:status_3\[662] = \TIMER_SAMPLERATE:TimerUDB:fifo_nempty\[663]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:cs_addr_2\[665] = zero[31]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:cs_addr_1\[666] = \TIMER_SAMPLERATE:TimerUDB:trig_reg\[654]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:cs_addr_0\[667] = \TIMER_SAMPLERATE:TimerUDB:per_zero\[646]
Removing Lhs of wire \ADC_UI:AMuxHw_2_Decoder_enable\[798] = one[9]
Removing Lhs of wire \ADC_UI:cmp_vv_vv_MODGEN_1\[800] = \ADC_UI:MODULE_1:g1:a0:xeq\[1141]
Removing Rhs of wire \ADC_UI:clock\[801] = \ADC_UI:Net_3874\[1041]
Removing Rhs of wire \ADC_UI:ch_addr_5\[803] = \ADC_UI:bSAR_SEQ:count_5\[1002]
Removing Rhs of wire \ADC_UI:ch_addr_4\[805] = \ADC_UI:bSAR_SEQ:count_4\[1003]
Removing Rhs of wire \ADC_UI:ch_addr_3\[807] = \ADC_UI:bSAR_SEQ:count_3\[1004]
Removing Rhs of wire \ADC_UI:ch_addr_2\[809] = \ADC_UI:bSAR_SEQ:count_2\[1005]
Removing Rhs of wire \ADC_UI:ch_addr_1\[811] = \ADC_UI:bSAR_SEQ:count_1\[1006]
Removing Rhs of wire \ADC_UI:ch_addr_0\[813] = \ADC_UI:bSAR_SEQ:count_0\[1007]
Removing Lhs of wire \ADC_UI:SAR:vp_ctl_0\[947] = zero[31]
Removing Lhs of wire \ADC_UI:SAR:vp_ctl_2\[948] = zero[31]
Removing Lhs of wire \ADC_UI:SAR:vn_ctl_1\[949] = zero[31]
Removing Lhs of wire \ADC_UI:SAR:vn_ctl_3\[950] = zero[31]
Removing Lhs of wire \ADC_UI:SAR:vp_ctl_1\[951] = zero[31]
Removing Lhs of wire \ADC_UI:SAR:vp_ctl_3\[952] = zero[31]
Removing Lhs of wire \ADC_UI:SAR:vn_ctl_0\[953] = zero[31]
Removing Lhs of wire \ADC_UI:SAR:vn_ctl_2\[954] = zero[31]
Removing Lhs of wire \ADC_UI:SAR:Net_188\[955] = \ADC_UI:clock\[801]
Removing Rhs of wire \ADC_UI:soc_out\[961] = \ADC_UI:bSAR_SEQ:state_0\[1025]
Removing Rhs of wire \ADC_UI:bSAR_SEQ:enable\[992] = \ADC_UI:bSAR_SEQ:control_0\[993]
Removing Rhs of wire \ADC_UI:bSAR_SEQ:load_period\[994] = \ADC_UI:bSAR_SEQ:control_1\[995]
Removing Rhs of wire \ADC_UI:bSAR_SEQ:sw_soc\[996] = \ADC_UI:bSAR_SEQ:control_2\[997]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:status_7\[1008] = zero[31]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:status_6\[1009] = zero[31]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:status_5\[1010] = zero[31]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:status_4\[1011] = zero[31]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:status_3\[1012] = zero[31]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:status_2\[1013] = zero[31]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:status_1\[1014] = zero[31]
Removing Rhs of wire \ADC_UI:bSAR_SEQ:status_0\[1015] = \ADC_UI:bSAR_SEQ:nrq_edge_detect_reg\[1016]
Removing Rhs of wire Net_1072[1023] = \ADC_UI:bSAR_SEQ:status_0\[1015]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:soc_in\[1024] = \ADC_UI:bSAR_SEQ:sw_soc\[996]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:soc_edge_detect\[1028] = zero[31]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newa_5\[1052] = \ADC_UI:MODIN1_5\[1053]
Removing Lhs of wire \ADC_UI:MODIN1_5\[1053] = \ADC_UI:ch_addr_5\[803]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newa_4\[1054] = \ADC_UI:MODIN1_4\[1055]
Removing Lhs of wire \ADC_UI:MODIN1_4\[1055] = \ADC_UI:ch_addr_4\[805]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newa_3\[1056] = \ADC_UI:MODIN1_3\[1057]
Removing Lhs of wire \ADC_UI:MODIN1_3\[1057] = \ADC_UI:ch_addr_3\[807]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newa_2\[1058] = \ADC_UI:MODIN1_2\[1059]
Removing Lhs of wire \ADC_UI:MODIN1_2\[1059] = \ADC_UI:ch_addr_2\[809]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newa_1\[1060] = \ADC_UI:MODIN1_1\[1061]
Removing Lhs of wire \ADC_UI:MODIN1_1\[1061] = \ADC_UI:ch_addr_1\[811]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newa_0\[1062] = \ADC_UI:MODIN1_0\[1063]
Removing Lhs of wire \ADC_UI:MODIN1_0\[1063] = \ADC_UI:ch_addr_0\[813]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newb_5\[1064] = \ADC_UI:MODIN2_5\[1065]
Removing Lhs of wire \ADC_UI:MODIN2_5\[1065] = \ADC_UI:AMuxHw_2_Decoder_old_id_5\[802]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newb_4\[1066] = \ADC_UI:MODIN2_4\[1067]
Removing Lhs of wire \ADC_UI:MODIN2_4\[1067] = \ADC_UI:AMuxHw_2_Decoder_old_id_4\[804]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newb_3\[1068] = \ADC_UI:MODIN2_3\[1069]
Removing Lhs of wire \ADC_UI:MODIN2_3\[1069] = \ADC_UI:AMuxHw_2_Decoder_old_id_3\[806]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newb_2\[1070] = \ADC_UI:MODIN2_2\[1071]
Removing Lhs of wire \ADC_UI:MODIN2_2\[1071] = \ADC_UI:AMuxHw_2_Decoder_old_id_2\[808]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newb_1\[1072] = \ADC_UI:MODIN2_1\[1073]
Removing Lhs of wire \ADC_UI:MODIN2_1\[1073] = \ADC_UI:AMuxHw_2_Decoder_old_id_1\[810]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:newb_0\[1074] = \ADC_UI:MODIN2_0\[1075]
Removing Lhs of wire \ADC_UI:MODIN2_0\[1075] = \ADC_UI:AMuxHw_2_Decoder_old_id_0\[812]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:dataa_5\[1076] = \ADC_UI:ch_addr_5\[803]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:dataa_4\[1077] = \ADC_UI:ch_addr_4\[805]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:dataa_3\[1078] = \ADC_UI:ch_addr_3\[807]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:dataa_2\[1079] = \ADC_UI:ch_addr_2\[809]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:dataa_1\[1080] = \ADC_UI:ch_addr_1\[811]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:dataa_0\[1081] = \ADC_UI:ch_addr_0\[813]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:datab_5\[1082] = \ADC_UI:AMuxHw_2_Decoder_old_id_5\[802]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:datab_4\[1083] = \ADC_UI:AMuxHw_2_Decoder_old_id_4\[804]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:datab_3\[1084] = \ADC_UI:AMuxHw_2_Decoder_old_id_3\[806]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:datab_2\[1085] = \ADC_UI:AMuxHw_2_Decoder_old_id_2\[808]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:datab_1\[1086] = \ADC_UI:AMuxHw_2_Decoder_old_id_1\[810]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:datab_0\[1087] = \ADC_UI:AMuxHw_2_Decoder_old_id_0\[812]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:a_5\[1088] = \ADC_UI:ch_addr_5\[803]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:a_4\[1089] = \ADC_UI:ch_addr_4\[805]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:a_3\[1090] = \ADC_UI:ch_addr_3\[807]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:a_2\[1091] = \ADC_UI:ch_addr_2\[809]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:a_1\[1092] = \ADC_UI:ch_addr_1\[811]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:a_0\[1093] = \ADC_UI:ch_addr_0\[813]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:b_5\[1094] = \ADC_UI:AMuxHw_2_Decoder_old_id_5\[802]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:b_4\[1095] = \ADC_UI:AMuxHw_2_Decoder_old_id_4\[804]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:b_3\[1096] = \ADC_UI:AMuxHw_2_Decoder_old_id_3\[806]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:b_2\[1097] = \ADC_UI:AMuxHw_2_Decoder_old_id_2\[808]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:b_1\[1098] = \ADC_UI:AMuxHw_2_Decoder_old_id_1\[810]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:b_0\[1099] = \ADC_UI:AMuxHw_2_Decoder_old_id_0\[812]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:aeqb_0\[1106] = one[9]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:eq_0\[1107] = \ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1105]
Removing Lhs of wire \ADC_UI:MODULE_1:g1:a0:gx:u0:eqi_0\[1113] = \ADC_UI:MODULE_1:g1:a0:gx:u0:eq_5\[1112]
Removing Rhs of wire \ADC_UI:MODULE_1:g1:a0:xeq\[1141] = \ADC_UI:MODULE_1:g1:a0:gx:u0:aeqb_1\[1114]
Removing Lhs of wire Net_12[1152] = zero[31]
Removing Rhs of wire Net_606[1154] = \TIMER_UI:Net_55\[1155]
Removing Lhs of wire \TIMER_UI:TimerUDB:ctrl_enable\[1172] = \TIMER_UI:TimerUDB:control_7\[1164]
Removing Lhs of wire \TIMER_UI:TimerUDB:ctrl_cmode_1\[1174] = zero[31]
Removing Rhs of wire \TIMER_UI:TimerUDB:timer_enable\[1183] = \TIMER_UI:TimerUDB:runmode_enable\[1195]
Removing Rhs of wire \TIMER_UI:TimerUDB:run_mode\[1184] = \TIMER_UI:TimerUDB:hwEnable\[1185]
Removing Lhs of wire \TIMER_UI:TimerUDB:run_mode\[1184] = \TIMER_UI:TimerUDB:control_7\[1164]
Removing Lhs of wire \TIMER_UI:TimerUDB:trigger_enable\[1187] = one[9]
Removing Lhs of wire \TIMER_UI:TimerUDB:tc_i\[1189] = \TIMER_UI:TimerUDB:status_tc\[1186]
Removing Lhs of wire \TIMER_UI:TimerUDB:capt_fifo_load_int\[1194] = \TIMER_UI:TimerUDB:capt_fifo_load\[1182]
Removing Lhs of wire \TIMER_UI:TimerUDB:status_6\[1197] = zero[31]
Removing Lhs of wire \TIMER_UI:TimerUDB:status_5\[1198] = zero[31]
Removing Lhs of wire \TIMER_UI:TimerUDB:status_4\[1199] = zero[31]
Removing Lhs of wire \TIMER_UI:TimerUDB:status_0\[1200] = \TIMER_UI:TimerUDB:status_tc\[1186]
Removing Lhs of wire \TIMER_UI:TimerUDB:status_1\[1201] = \TIMER_UI:TimerUDB:capt_fifo_load\[1182]
Removing Rhs of wire \TIMER_UI:TimerUDB:status_2\[1202] = \TIMER_UI:TimerUDB:fifo_full\[1203]
Removing Rhs of wire \TIMER_UI:TimerUDB:status_3\[1204] = \TIMER_UI:TimerUDB:fifo_nempty\[1205]
Removing Lhs of wire \TIMER_UI:TimerUDB:cs_addr_2\[1207] = zero[31]
Removing Lhs of wire \TIMER_UI:TimerUDB:cs_addr_1\[1208] = \TIMER_UI:TimerUDB:trig_reg\[1196]
Removing Lhs of wire \TIMER_UI:TimerUDB:cs_addr_0\[1209] = \TIMER_UI:TimerUDB:per_zero\[1188]
Removing Lhs of wire tmpOE__POT_IN_KEY_net_0[1341] = one[9]
Removing Lhs of wire tmpOE__POT_IN_SCALE_net_0[1347] = one[9]
Removing Lhs of wire \UART_MIDITX:Net_61\[1353] = Net_670[1]
Removing Lhs of wire \UART_MIDITX:BUART:tx_hd_send_break\[1357] = zero[31]
Removing Lhs of wire \UART_MIDITX:BUART:FinalParityType_1\[1359] = zero[31]
Removing Lhs of wire \UART_MIDITX:BUART:FinalParityType_0\[1360] = zero[31]
Removing Lhs of wire \UART_MIDITX:BUART:tx_ctrl_mark\[1364] = zero[31]
Removing Rhs of wire \UART_MIDITX:BUART:tx_bitclk_enable_pre\[1375] = \UART_MIDITX:BUART:tx_bitclk_dp\[1411]
Removing Lhs of wire \UART_MIDITX:BUART:tx_counter_tc\[1421] = \UART_MIDITX:BUART:tx_counter_dp\[1412]
Removing Lhs of wire \UART_MIDITX:BUART:tx_status_6\[1422] = zero[31]
Removing Lhs of wire \UART_MIDITX:BUART:tx_status_5\[1423] = zero[31]
Removing Lhs of wire \UART_MIDITX:BUART:tx_status_4\[1424] = zero[31]
Removing Lhs of wire \UART_MIDITX:BUART:tx_status_1\[1426] = \UART_MIDITX:BUART:tx_fifo_empty\[1389]
Removing Lhs of wire \UART_MIDITX:BUART:tx_status_3\[1428] = \UART_MIDITX:BUART:tx_fifo_notfull\[1388]
Removing Lhs of wire tmpOE__MIDI_OUT_net_0[1436] = one[9]
Removing Lhs of wire tmpOE__SDA_net_0[1442] = one[9]
Removing Lhs of wire tmpOE__SCL_net_0[1448] = one[9]
Removing Rhs of wire \I2C_CharLCD:sda_x_wire\[1453] = \I2C_CharLCD:Net_643_1\[1454]
Removing Rhs of wire \I2C_CharLCD:Net_697\[1456] = \I2C_CharLCD:Net_643_2\[1462]
Removing Rhs of wire \I2C_CharLCD:Net_1109_0\[1459] = \I2C_CharLCD:scl_yfb\[1472]
Removing Rhs of wire \I2C_CharLCD:Net_1109_1\[1460] = \I2C_CharLCD:sda_yfb\[1473]
Removing Lhs of wire \I2C_CharLCD:scl_x_wire\[1463] = \I2C_CharLCD:Net_643_0\[1461]
Removing Lhs of wire \I2C_CharLCD:Net_969\[1464] = one[9]
Removing Lhs of wire \I2C_CharLCD:Net_968\[1465] = one[9]
Removing Lhs of wire \I2C_CharLCD:tmpOE__Bufoe_scl_net_0\[1475] = one[9]
Removing Lhs of wire \I2C_CharLCD:tmpOE__Bufoe_sda_net_0\[1477] = one[9]
Removing Lhs of wire tmpOE__POT_IN_HYST_net_0[1484] = one[9]
Removing Lhs of wire tmpOE__POT_IN_VELO_net_0[1490] = one[9]
Removing Lhs of wire \MIDI1_UART:BUART:reset_reg\\D\[1495] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:tx_bitclk\\D\[1500] = \MIDI1_UART:BUART:tx_bitclk_enable_pre\[30]
Removing Lhs of wire Net_676D[1501] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:rx_bitclk\\D\[1510] = \MIDI1_UART:BUART:rx_bitclk_pre\[134]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_pre\\D\[1517] = \MIDI1_UART:BUART:rx_parity_error_pre\[162]
Removing Lhs of wire \MIDI1_UART:BUART:rx_break_status\\D\[1518] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:reset_reg\\D\[1522] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:tx_bitclk\\D\[1527] = \MIDI2_UART:BUART:tx_bitclk_enable_pre\[271]
Removing Lhs of wire Net_330D[1528] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:rx_bitclk\\D\[1537] = \MIDI2_UART:BUART:rx_bitclk_pre\[374]
Removing Lhs of wire \MIDI2_UART:BUART:rx_parity_error_pre\\D\[1544] = \MIDI2_UART:BUART:rx_parity_error_pre\[402]
Removing Lhs of wire \MIDI2_UART:BUART:rx_break_status\\D\[1545] = zero[31]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:capture_last\\D\[1549] = zero[31]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:tc_reg_i\\D\[1550] = \TIMER_SAMPLERATE:TimerUDB:status_tc\[644]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:hwEnable_reg\\D\[1551] = \TIMER_SAMPLERATE:TimerUDB:control_7\[622]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:capture_out_reg_i\\D\[1552] = \TIMER_SAMPLERATE:TimerUDB:capt_fifo_load\[640]
Removing Lhs of wire \ADC_UI:AMuxHw_2_Decoder_old_id_5\\D\[1553] = \ADC_UI:ch_addr_5\[803]
Removing Lhs of wire \ADC_UI:AMuxHw_2_Decoder_old_id_4\\D\[1554] = \ADC_UI:ch_addr_4\[805]
Removing Lhs of wire \ADC_UI:AMuxHw_2_Decoder_old_id_3\\D\[1555] = \ADC_UI:ch_addr_3\[807]
Removing Lhs of wire \ADC_UI:AMuxHw_2_Decoder_old_id_2\\D\[1556] = \ADC_UI:ch_addr_2\[809]
Removing Lhs of wire \ADC_UI:AMuxHw_2_Decoder_old_id_1\\D\[1557] = \ADC_UI:ch_addr_1\[811]
Removing Lhs of wire \ADC_UI:AMuxHw_2_Decoder_old_id_0\\D\[1558] = \ADC_UI:ch_addr_0\[813]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:nrq_edge_detect_reg\\D\[1623] = \ADC_UI:bSAR_SEQ:nrq_edge_detect\[1022]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:nrq_reg\\D\[1625] = \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\[1019]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:soc_reg\\D\[1627] = zero[31]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:soc_edge_detect_reg\\D\[1628] = zero[31]
Removing Lhs of wire \ADC_UI:bSAR_SEQ:state_2\\D\[1629] = zero[31]
Removing Lhs of wire \TIMER_UI:TimerUDB:capture_last\\D\[1631] = zero[31]
Removing Lhs of wire \TIMER_UI:TimerUDB:tc_reg_i\\D\[1632] = \TIMER_UI:TimerUDB:status_tc\[1186]
Removing Lhs of wire \TIMER_UI:TimerUDB:hwEnable_reg\\D\[1633] = \TIMER_UI:TimerUDB:control_7\[1164]
Removing Lhs of wire \TIMER_UI:TimerUDB:capture_out_reg_i\\D\[1634] = \TIMER_UI:TimerUDB:capt_fifo_load\[1182]
Removing Lhs of wire \UART_MIDITX:BUART:reset_reg\\D\[1635] = zero[31]

------------------------------------------------------
Aliased 0 equations, 328 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_86' (cost = 0):
Net_86 <= (not \MIDI1_UART:BUART:txn\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:counter_load\' (cost = 3):
\MIDI1_UART:BUART:counter_load\ <= ((not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_0\ and not \MIDI1_UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:tx_counter_tc\' (cost = 0):
\MIDI1_UART:BUART:tx_counter_tc\ <= (not \MIDI1_UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_addressmatch\' (cost = 0):
\MIDI1_UART:BUART:rx_addressmatch\ <= (\MIDI1_UART:BUART:rx_addressmatch2\
	OR \MIDI1_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_bitclk_pre\' (cost = 0):
\MIDI1_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_3\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_2\' (cost = 1):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_2\ <= ((not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_2\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_2\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_1\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_1\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_0\' (cost = 8):
\MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_0\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not \MIDI1_UART:BUART:rx_parity_bit\ and \MIDI1_UART:BUART:txn\)
	OR (not \MIDI1_UART:BUART:txn\ and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not \MIDI1_UART:BUART:rx_parity_bit\ and \MIDI1_UART:BUART:txn\)
	OR (not \MIDI1_UART:BUART:txn\ and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for 'Net_693' (cost = 0):
Net_693 <= (not \MIDI2_UART:BUART:txn\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:counter_load\' (cost = 3):
\MIDI2_UART:BUART:counter_load\ <= ((not \MIDI2_UART:BUART:tx_state_1\ and not \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_bitclk\)
	OR (not \MIDI2_UART:BUART:tx_state_1\ and not \MIDI2_UART:BUART:tx_state_0\ and not \MIDI2_UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:tx_counter_tc\' (cost = 0):
\MIDI2_UART:BUART:tx_counter_tc\ <= (not \MIDI2_UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:rx_addressmatch\' (cost = 0):
\MIDI2_UART:BUART:rx_addressmatch\ <= (\MIDI2_UART:BUART:rx_addressmatch2\
	OR \MIDI2_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:rx_bitclk_pre\' (cost = 0):
\MIDI2_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI2_UART:BUART:rx_count_2\ and not \MIDI2_UART:BUART:rx_count_1\ and not \MIDI2_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <= (not \MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= (not \MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 1):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= ((\MIDI2_UART:BUART:rx_count_6\ and \MIDI2_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= (not \MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 2):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= ((\MIDI2_UART:BUART:rx_count_6\ and \MIDI2_UART:BUART:rx_count_4\)
	OR (\MIDI2_UART:BUART:rx_count_6\ and \MIDI2_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 9):
\MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \MIDI2_UART:BUART:rx_count_5\ and not \MIDI2_UART:BUART:rx_count_4\ and not \MIDI2_UART:BUART:rx_count_3\)
	OR not \MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \MIDI2_UART:BUART:rx_parity_bit\ and \MIDI2_UART:BUART:txn\)
	OR (not \MIDI2_UART:BUART:txn\ and \MIDI2_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \MIDI2_UART:BUART:rx_parity_bit\ and \MIDI2_UART:BUART:txn\)
	OR (not \MIDI2_UART:BUART:txn\ and \MIDI2_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\TIMER_SAMPLERATE:TimerUDB:fifo_load_polarized\' (cost = 0):
\TIMER_SAMPLERATE:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TIMER_SAMPLERATE:TimerUDB:timer_enable\' (cost = 0):
\TIMER_SAMPLERATE:TimerUDB:timer_enable\ <= (\TIMER_SAMPLERATE:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC_UI:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC_UI:ch_addr_4\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_4\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC_UI:ch_addr_1\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_1\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\));

Note:  Expanding virtual equation for '\TIMER_UI:TimerUDB:fifo_load_polarized\' (cost = 0):
\TIMER_UI:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TIMER_UI:TimerUDB:timer_enable\' (cost = 0):
\TIMER_UI:TimerUDB:timer_enable\ <= (\TIMER_UI:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\ADC_UI:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC_UI:MODULE_1:g1:a0:xeq\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \ADC_UI:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC_UI:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 66 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MIDI1_UART:BUART:rx_status_0\ to zero
Aliasing \MIDI1_UART:BUART:rx_status_6\ to zero
Aliasing \MIDI2_UART:BUART:rx_status_0\ to zero
Aliasing \MIDI2_UART:BUART:rx_status_6\ to zero
Aliasing \TIMER_SAMPLERATE:TimerUDB:capt_fifo_load\ to zero
Aliasing \TIMER_UI:TimerUDB:capt_fifo_load\ to zero
Aliasing \MIDI1_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \MIDI1_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \MIDI1_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \MIDI1_UART:BUART:rx_bitclk_enable\[98] = \MIDI1_UART:BUART:rx_bitclk\[146]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_0\[148] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_6\[157] = zero[31]
Removing Rhs of wire \MIDI2_UART:BUART:rx_bitclk_enable\[338] = \MIDI2_UART:BUART:rx_bitclk\[386]
Removing Lhs of wire \MIDI2_UART:BUART:rx_status_0\[388] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:rx_status_6\[397] = zero[31]
Removing Lhs of wire \ADC_MIC:Net_188\[563] = \ADC_MIC:Net_376\[562]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:capt_fifo_load\[640] = zero[31]
Removing Lhs of wire \TIMER_SAMPLERATE:TimerUDB:trig_reg\[654] = \TIMER_SAMPLERATE:TimerUDB:control_7\[622]
Removing Lhs of wire \TIMER_UI:TimerUDB:capt_fifo_load\[1182] = zero[31]
Removing Lhs of wire \TIMER_UI:TimerUDB:trig_reg\[1196] = \TIMER_UI:TimerUDB:control_7\[1164]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark_last\\D\[1502] = \MIDI1_UART:BUART:tx_ctrl_mark_last\[89]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_status\\D\[1512] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_status\\D\[1513] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:rx_addr_match_status\\D\[1515] = zero[31]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_pre\\D\[1516] = \MIDI1_UART:BUART:rx_markspace_pre\[161]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_bit\\D\[1521] = \MIDI1_UART:BUART:rx_parity_bit\[167]
Removing Lhs of wire \MIDI2_UART:BUART:tx_ctrl_mark_last\\D\[1529] = \MIDI2_UART:BUART:tx_ctrl_mark_last\[329]
Removing Lhs of wire \MIDI2_UART:BUART:rx_markspace_status\\D\[1539] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:rx_parity_error_status\\D\[1540] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:rx_addr_match_status\\D\[1542] = zero[31]
Removing Lhs of wire \MIDI2_UART:BUART:rx_markspace_pre\\D\[1543] = \MIDI2_UART:BUART:rx_markspace_pre\[401]
Removing Lhs of wire \MIDI2_UART:BUART:rx_parity_bit\\D\[1548] = \MIDI2_UART:BUART:rx_parity_bit\[407]
Removing Lhs of wire \UART_MIDITX:BUART:tx_ctrl_mark_last\\D\[1642] = \UART_MIDITX:BUART:tx_ctrl_mark_last\[1432]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xneq\ <= ((not \MIDI1_UART:BUART:txn\ and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (\MIDI1_UART:BUART:txn\ and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \MIDI2_UART:BUART:txn\ and not \MIDI2_UART:BUART:rx_parity_bit\)
	OR (\MIDI2_UART:BUART:txn\ and \MIDI2_UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\Hummingbird(Continuous Output).cyprj" -dcpsoc3 "Hummingbird(Continuous Output).v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.568ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 16 May 2017 18:44:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgronber\Desktop\Hummingbird\Hummingbird(Continuous Output).cydsn\Hummingbird(Continuous Output).cyprj -d CY8C5888LTI-LP097 Hummingbird(Continuous Output).v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \ADC_UI:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC_UI:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC_UI:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC_UI:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC_UI:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC_UI:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC_UI:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC_UI:MODULE_1:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \MIDI1_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_676 from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_330 from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \TIMER_SAMPLERATE:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TIMER_SAMPLERATE:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ADC_UI:bSAR_SEQ:soc_reg\ from registered to combinatorial
    Converted constant MacroCell: \ADC_UI:bSAR_SEQ:soc_edge_detect_reg\ from registered to combinatorial
    Converted constant MacroCell: \ADC_UI:bSAR_SEQ:state_2\ from registered to combinatorial
    Converted constant MacroCell: \TIMER_UI:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TIMER_UI:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_MIDITX:BUART:reset_reg\ from registered to combinatorial
Assigning clock USB_Clock_vbus to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock ADC_UI_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock I2C_CharLCD_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_MIC_theACLK'. Fanout=1, Signal=\ADC_MIC:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'ADC_UI_IntClock'. Fanout=73, Signal=\ADC_UI:clock\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_670
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_687
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MIDI1_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \MIDI2_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \TIMER_SAMPLERATE:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ADC_UI:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC_UI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC_UI:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ADC_UI_IntClock, EnableOut: \ADC_UI:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ADC_UI:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ADC_UI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_UI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \TIMER_UI:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART_MIDITX:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USB:Dm(0)\, \USB:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_MIDITX:BUART:tx_parity_bit\, Duplicate of \UART_MIDITX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MIDITX:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MIDITX:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MIDITX:BUART:tx_mark\, Duplicate of \UART_MIDITX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MIDITX:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MIDITX:BUART:tx_mark\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_address_detected\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_parity_error_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_markspace_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_state_1\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_state_1\ (fanout=8)

    Removing \MIDI2_UART:BUART:tx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \MIDI2_UART:BUART:tx_mark\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:tx_mark\ (fanout=0)

    Removing \MIDI2_UART:BUART:tx_ctrl_mark_last\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_address_detected\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_parity_error_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_markspace_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_state_1\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_state_1\ (fanout=8)

    Removing \MIDI1_UART:BUART:tx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:tx_mark\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );

    Pin : Name = MIC_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIC_IN(0)__PA ,
            analog_term => Net_661 ,
            pad => MIC_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIC_GND(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIC_GND(0)__PA ,
            analog_term => Net_662 ,
            pad => MIC_GND(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT_IN_KEY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT_IN_KEY(0)__PA ,
            analog_term => Net_1199 ,
            pad => POT_IN_KEY(0)_PAD ,
            input => \ADC_UI:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = POT_IN_SCALE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT_IN_SCALE(0)__PA ,
            analog_term => Net_1074 ,
            pad => POT_IN_SCALE(0)_PAD ,
            input => \ADC_UI:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = MIDI_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_OUT(0)__PA ,
            input => Net_625 ,
            pad => MIDI_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C_CharLCD:Net_1109_1\ ,
            input => \I2C_CharLCD:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C_CharLCD:Net_1109_0\ ,
            input => \I2C_CharLCD:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT_IN_HYST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT_IN_HYST(0)__PA ,
            analog_term => Net_859 ,
            pad => POT_IN_HYST(0)_PAD ,
            input => \ADC_UI:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = POT_IN_VELO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT_IN_VELO(0)__PA ,
            analog_term => Net_751 ,
            pad => POT_IN_VELO(0)_PAD ,
            input => \ADC_UI:AMuxHw_2_Decoder_one_hot_3\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * !\ADC_UI:ch_addr_5\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * !\ADC_UI:ch_addr_4\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * !\ADC_UI:ch_addr_3\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * !\ADC_UI:ch_addr_2\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * \ADC_UI:ch_addr_1\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * !\ADC_UI:ch_addr_1\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_0\ * \ADC_UI:ch_addr_0\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_0\ * !\ADC_UI:ch_addr_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=Net_86, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:txn\
        );
        Output = Net_86 (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_bitclk_dp\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_693, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:txn\
        );
        Output = Net_693 (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_bitclk_dp\
        );
        Output = \MIDI2_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI2_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_load_fifo\ * 
              \MIDI2_UART:BUART:rx_fifofull\
        );
        Output = \MIDI2_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_fifonotempty\ * 
              \MIDI2_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI2_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\TIMER_SAMPLERATE:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER_SAMPLERATE:TimerUDB:control_7\ * 
              \TIMER_SAMPLERATE:TimerUDB:per_zero\
        );
        Output = \TIMER_SAMPLERATE:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * \ADC_UI:ch_addr_5\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * \ADC_UI:ch_addr_4\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * \ADC_UI:ch_addr_3\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * \ADC_UI:ch_addr_2\
            + \ADC_UI:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC_UI:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1071 * !\ADC_UI:bSAR_SEQ:load_period\
        );
        Output = \ADC_UI:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\TIMER_UI:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER_UI:TimerUDB:control_7\ * \TIMER_UI:TimerUDB:per_zero\
        );
        Output = \TIMER_UI:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_625, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MIDITX:BUART:txn\
        );
        Output = Net_625 (fanout=1)

    MacroCell: Name=\UART_MIDITX:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\
            + !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\
        );
        Output = \UART_MIDITX:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MIDITX:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_fifo_empty\ * 
              \UART_MIDITX:BUART:tx_state_2\
        );
        Output = \UART_MIDITX:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MIDITX:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MIDITX:BUART:tx_fifo_notfull\
        );
        Output = \UART_MIDITX:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MIDI1_UART:BUART:txn\ * \MIDI1_UART:BUART:tx_state_1\ * 
              !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:txn\ * \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\ * 
              \MIDI1_UART:BUART:tx_counter_dp\
        );
        Output = \MIDI1_UART:BUART:txn\ (fanout=6)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_bitclk_dp\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=16)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:txn\ * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MIDI1_UART:BUART:txn\ * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:txn\ * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:txn\
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MIDI2_UART:BUART:txn\ * \MIDI2_UART:BUART:tx_state_1\ * 
              !\MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:txn\ * \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * !\MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\ * 
              \MIDI2_UART:BUART:tx_counter_dp\
        );
        Output = \MIDI2_UART:BUART:txn\ (fanout=6)

    MacroCell: Name=\MIDI2_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\ * 
              !\MIDI2_UART:BUART:tx_counter_dp\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\ * 
              !\MIDI2_UART:BUART:tx_counter_dp\
        );
        Output = \MIDI2_UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\MIDI2_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_bitclk_dp\
        );
        Output = \MIDI2_UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * \MIDI2_UART:BUART:txn\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_5\ * 
              !\MIDI2_UART:BUART:rx_count_4\ * !\MIDI2_UART:BUART:rx_count_3\
        );
        Output = \MIDI2_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI2_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * !\MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_5\ * 
              !\MIDI2_UART:BUART:rx_count_4\ * !\MIDI2_UART:BUART:rx_count_3\
        );
        Output = \MIDI2_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_5\ * 
              !\MIDI2_UART:BUART:rx_count_4\ * !\MIDI2_UART:BUART:rx_count_3\
        );
        Output = \MIDI2_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * \MIDI2_UART:BUART:txn\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * \MIDI2_UART:BUART:rx_last\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_5\ * 
              !\MIDI2_UART:BUART:rx_count_4\ * !\MIDI2_UART:BUART:rx_count_3\
        );
        Output = \MIDI2_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:rx_count_2\ * !\MIDI2_UART:BUART:rx_count_1\ * 
              !\MIDI2_UART:BUART:rx_count_0\
        );
        Output = \MIDI2_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * \MIDI2_UART:BUART:rx_state_3\ * 
              \MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * \MIDI2_UART:BUART:txn\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:txn\
        );
        Output = \MIDI2_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_5\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_4\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_3\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_2\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_1\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_1072, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC_UI:bSAR_SEQ:nrq_reg\
        );
        Output = Net_1072 (fanout=3)

    MacroCell: Name=\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_1072
            + \ADC_UI:Net_3935\
        );
        Output = \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC_UI:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_UI:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\ADC_UI:soc_out\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC_UI:soc_out\ * \ADC_UI:Net_3830\ * 
              !\ADC_UI:bSAR_SEQ:load_period\ * \ADC_UI:bSAR_SEQ:state_1\ * 
              !\ADC_UI:bSAR_SEQ:cnt_tc\
            + !\ADC_UI:soc_out\ * !\ADC_UI:bSAR_SEQ:load_period\ * 
              \ADC_UI:bSAR_SEQ:sw_soc\ * !\ADC_UI:bSAR_SEQ:state_1\
        );
        Output = \ADC_UI:soc_out\ (fanout=3)

    MacroCell: Name=\ADC_UI:bSAR_SEQ:state_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC_UI:soc_out\ * !\ADC_UI:Net_3830\ * 
              !\ADC_UI:bSAR_SEQ:load_period\ * \ADC_UI:bSAR_SEQ:state_1\
            + \ADC_UI:soc_out\ * !\ADC_UI:bSAR_SEQ:load_period\ * 
              !\ADC_UI:bSAR_SEQ:state_1\
        );
        Output = \ADC_UI:bSAR_SEQ:state_1\ (fanout=2)

    MacroCell: Name=\UART_MIDITX:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MIDITX:BUART:txn\ * \UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_bitclk\
            + \UART_MIDITX:BUART:txn\ * \UART_MIDITX:BUART:tx_state_2\
            + !\UART_MIDITX:BUART:tx_state_1\ * 
              \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_shift_out\ * 
              !\UART_MIDITX:BUART:tx_state_2\
            + !\UART_MIDITX:BUART:tx_state_1\ * 
              \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * 
              !\UART_MIDITX:BUART:tx_bitclk\
            + \UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_shift_out\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * 
              !\UART_MIDITX:BUART:tx_counter_dp\ * 
              \UART_MIDITX:BUART:tx_bitclk\
        );
        Output = \UART_MIDITX:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MIDITX:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MIDITX:BUART:tx_state_1\ * \UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * 
              \UART_MIDITX:BUART:tx_counter_dp\ * 
              \UART_MIDITX:BUART:tx_bitclk\
            + \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * \UART_MIDITX:BUART:tx_bitclk\
        );
        Output = \UART_MIDITX:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MIDITX:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MIDITX:BUART:tx_fifo_empty\
            + !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_fifo_empty\ * 
              !\UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_1\ * \UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_fifo_empty\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * \UART_MIDITX:BUART:tx_bitclk\
        );
        Output = \UART_MIDITX:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MIDITX:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_1\ * \UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_1\ * \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * \UART_MIDITX:BUART:tx_bitclk\
            + \UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * 
              \UART_MIDITX:BUART:tx_counter_dp\ * 
              \UART_MIDITX:BUART:tx_bitclk\
        );
        Output = \UART_MIDITX:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MIDITX:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + !\UART_MIDITX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MIDITX:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_687 ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_687 ,
            cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
            cl0_comb => \MIDI1_UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \MIDI1_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_687 ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_86 ,
            f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI2_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_687 ,
            cs_addr_2 => \MIDI2_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \MIDI2_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MIDI2_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MIDI2_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_687 ,
            cs_addr_0 => \MIDI2_UART:BUART:counter_load_not\ ,
            cl0_comb => \MIDI2_UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \MIDI2_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI2_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_687 ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MIDI2_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \MIDI2_UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_693 ,
            f0_load => \MIDI2_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \MIDI2_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MIDI2_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000000011111000000001111111100011111101000000110001001000001110000000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TIMER_SAMPLERATE:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER_SAMPLERATE:TimerUDB:per_zero\ ,
            chain_out => \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TIMER_SAMPLERATE:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER_SAMPLERATE:TimerUDB:per_zero\ ,
            chain_in => \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\
        Next in chain : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TIMER_SAMPLERATE:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER_SAMPLERATE:TimerUDB:per_zero\ ,
            z0_comb => \TIMER_SAMPLERATE:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TIMER_SAMPLERATE:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TIMER_SAMPLERATE:TimerUDB:status_2\ ,
            chain_in => \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\TIMER_UI:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TIMER_UI:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER_UI:TimerUDB:per_zero\ ,
            chain_out => \TIMER_UI:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TIMER_UI:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\TIMER_UI:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TIMER_UI:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER_UI:TimerUDB:per_zero\ ,
            chain_in => \TIMER_UI:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \TIMER_UI:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TIMER_UI:TimerUDB:sT24:timerdp:u0\
        Next in chain : \TIMER_UI:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\TIMER_UI:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TIMER_UI:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER_UI:TimerUDB:per_zero\ ,
            z0_comb => \TIMER_UI:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TIMER_UI:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TIMER_UI:TimerUDB:status_2\ ,
            chain_in => \TIMER_UI:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TIMER_UI:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\UART_MIDITX:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_670 ,
            cs_addr_2 => \UART_MIDITX:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MIDITX:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MIDITX:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MIDITX:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MIDITX:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MIDITX:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_670 ,
            cs_addr_0 => \UART_MIDITX:BUART:counter_load_not\ ,
            ce0_reg => \UART_MIDITX:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MIDITX:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC_UI:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC_UI:clock\ ,
            status_0 => Net_1072 ,
            clk_en => \ADC_UI:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_687 ,
            status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
            status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
            status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
            interrupt => Net_678 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_687 ,
            status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
            status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
            status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
            interrupt => Net_679 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI2_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_687 ,
            status_3 => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \MIDI2_UART:BUART:tx_status_2\ ,
            status_1 => \MIDI2_UART:BUART:tx_fifo_empty\ ,
            status_0 => \MIDI2_UART:BUART:tx_status_0\ ,
            interrupt => Net_332 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI2_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_687 ,
            status_5 => \MIDI2_UART:BUART:rx_status_5\ ,
            status_4 => \MIDI2_UART:BUART:rx_status_4\ ,
            status_3 => \MIDI2_UART:BUART:rx_status_3\ ,
            interrupt => Net_333 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \TIMER_SAMPLERATE:TimerUDB:status_3\ ,
            status_2 => \TIMER_SAMPLERATE:TimerUDB:status_2\ ,
            status_0 => \TIMER_SAMPLERATE:TimerUDB:status_tc\ ,
            interrupt => Net_489 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TIMER_UI:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \TIMER_UI:TimerUDB:status_3\ ,
            status_2 => \TIMER_UI:TimerUDB:status_2\ ,
            status_0 => \TIMER_UI:TimerUDB:status_tc\ ,
            interrupt => Net_606 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MIDITX:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_670 ,
            status_3 => \UART_MIDITX:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MIDITX:BUART:tx_status_2\ ,
            status_1 => \UART_MIDITX:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MIDITX:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SDA(0)_SYNC
        PORT MAP (
            in => \I2C_CharLCD:Net_1109_1\ ,
            out => \I2C_CharLCD:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\ADC_UI:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC_UI:nrq\ ,
            out => \ADC_UI:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL(0)_SYNC
        PORT MAP (
            in => \I2C_CharLCD:Net_1109_0\ ,
            out => \I2C_CharLCD:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \TIMER_SAMPLERATE:TimerUDB:control_7\ ,
            control_6 => \TIMER_SAMPLERATE:TimerUDB:control_6\ ,
            control_5 => \TIMER_SAMPLERATE:TimerUDB:control_5\ ,
            control_4 => \TIMER_SAMPLERATE:TimerUDB:control_4\ ,
            control_3 => \TIMER_SAMPLERATE:TimerUDB:control_3\ ,
            control_2 => \TIMER_SAMPLERATE:TimerUDB:control_2\ ,
            control_1 => \TIMER_SAMPLERATE:TimerUDB:control_1\ ,
            control_0 => \TIMER_SAMPLERATE:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ADC_UI:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC_UI:clock\ ,
            control_7 => \ADC_UI:bSAR_SEQ:control_7\ ,
            control_6 => \ADC_UI:bSAR_SEQ:control_6\ ,
            control_5 => \ADC_UI:bSAR_SEQ:control_5\ ,
            control_4 => \ADC_UI:bSAR_SEQ:control_4\ ,
            control_3 => \ADC_UI:bSAR_SEQ:control_3\ ,
            control_2 => \ADC_UI:bSAR_SEQ:sw_soc\ ,
            control_1 => \ADC_UI:bSAR_SEQ:load_period\ ,
            control_0 => \ADC_UI:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \TIMER_UI:TimerUDB:control_7\ ,
            control_6 => \TIMER_UI:TimerUDB:control_6\ ,
            control_5 => \TIMER_UI:TimerUDB:control_5\ ,
            control_4 => \TIMER_UI:TimerUDB:control_4\ ,
            control_3 => \TIMER_UI:TimerUDB:control_3\ ,
            control_2 => \TIMER_UI:TimerUDB:control_2\ ,
            control_1 => \TIMER_UI:TimerUDB:control_1\ ,
            control_0 => \TIMER_UI:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_687 ,
            load => \MIDI1_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN3_6 ,
            count_5 => MODIN3_5 ,
            count_4 => MODIN3_4 ,
            count_3 => MODIN3_3 ,
            count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
            count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
            count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
            tc => \MIDI1_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\MIDI2_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_687 ,
            load => \MIDI2_UART:BUART:rx_counter_load\ ,
            count_6 => \MIDI2_UART:BUART:rx_count_6\ ,
            count_5 => \MIDI2_UART:BUART:rx_count_5\ ,
            count_4 => \MIDI2_UART:BUART:rx_count_4\ ,
            count_3 => \MIDI2_UART:BUART:rx_count_3\ ,
            count_2 => \MIDI2_UART:BUART:rx_count_2\ ,
            count_1 => \MIDI2_UART:BUART:rx_count_1\ ,
            count_0 => \MIDI2_UART:BUART:rx_count_0\ ,
            tc => \MIDI2_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ADC_UI:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC_UI:clock\ ,
            load => \ADC_UI:bSAR_SEQ:load_period\ ,
            enable => \ADC_UI:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC_UI:bSAR_SEQ:count_6\ ,
            count_5 => \ADC_UI:ch_addr_5\ ,
            count_4 => \ADC_UI:ch_addr_4\ ,
            count_3 => \ADC_UI:ch_addr_3\ ,
            count_2 => \ADC_UI:ch_addr_2\ ,
            count_1 => \ADC_UI:ch_addr_1\ ,
            count_0 => \ADC_UI:ch_addr_0\ ,
            tc => \ADC_UI:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC_UI:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000011"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC_UI:TempBuf\
        PORT MAP (
            dmareq => \ADC_UI:Net_3830\ ,
            termin => zero ,
            termout => \ADC_UI:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC_UI:FinalBuf\
        PORT MAP (
            dmareq => \ADC_UI:Net_3698\ ,
            termin => zero ,
            termout => \ADC_UI:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_678 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_679 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\MIDI2_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_332 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\MIDI2_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_333 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ept_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_81\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_79\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ept_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ept_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_339 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_MIC:IRQ\
        PORT MAP (
            interrupt => Net_481 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_489 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_UI:IRQ\
        PORT MAP (
            interrupt => Net_1072 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =UI_isr
        PORT MAP (
            interrupt => Net_606 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_CharLCD:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_CharLCD:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   16 :   16 :   32 : 50.00 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  132 :   60 :  192 : 68.75 %
  Unique P-terms              :  178 :  206 :  384 : 46.35 %
  Total P-terms               :  203 :      :      :        
  Datapath Cells              :   14 :   10 :   24 : 58.33 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.421ms
Tech Mapping phase: Elapsed time ==> 0s.596ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_1079" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1081" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1082" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1084" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1086" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1087" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1089" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1091" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1201" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1094" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1096" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1097" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1099" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1101" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1102" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1104" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1106" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1107" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1109" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1111" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1112" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1114" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1116" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1117" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1119" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1121" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1122" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1124" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1126" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1127" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1129" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1131" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1132" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1134" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1136" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1137" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1139" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1141" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1142" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1144" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1146" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1147" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1149" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1151" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1152" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1153" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1154" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1155" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1156" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1157" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1158" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1159" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1160" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1161" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1162" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1163" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1164" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1165" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1166" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1167" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : MIC_GND(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : MIC_IN(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MIDI_OUT(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : POT_IN_HYST(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : POT_IN_KEY(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : POT_IN_SCALE(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : POT_IN_VELO(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_MIC:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_MIC:vRef_1024\
SAR[1]@[FFB(SAR,1)] : \ADC_UI:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_UI:SAR:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USB:USB\
Log: apr.M0058: The analog placement iterative improvement is 45% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 97% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : MIC_GND(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : MIC_IN(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MIDI_OUT(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : POT_IN_HYST(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : POT_IN_KEY(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : POT_IN_SCALE(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : POT_IN_VELO(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_MIC:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_MIC:vRef_1024\
SAR[0]@[FFB(SAR,0)] : \ADC_UI:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_UI:SAR:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USB:USB\

Analog Placement phase: Elapsed time ==> 5s.786ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_661" overuses wire "AGL[2]"
Net "AmuxEye::\ADC_UI:AMuxHw_2\" overuses wire "AGL[2]"
Net "Net_661" overuses wire "AGL[2]"
Net "AmuxEye::\ADC_UI:AMuxHw_2\" overuses wire "AGL[2]"
Net "Net_662" overuses wire "amuxbusL"
Net "AmuxEye::\ADC_UI:AMuxHw_2\" overuses wire "amuxbusL"
Analog Routing phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_UI:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_1199 {
    p2_0
  }
  Net: Net_1074 {
    p2_1
  }
  Net: Net_859 {
    p2_3
  }
  Net: Net_751 {
    p2_2
  }
  Net: Net_1079 {
  }
  Net: Net_1081 {
  }
  Net: Net_1082 {
  }
  Net: Net_1084 {
  }
  Net: Net_1086 {
  }
  Net: Net_1087 {
  }
  Net: Net_1089 {
  }
  Net: Net_1091 {
  }
  Net: Net_1201 {
  }
  Net: Net_1094 {
  }
  Net: Net_1096 {
  }
  Net: Net_1097 {
  }
  Net: Net_1099 {
  }
  Net: Net_1101 {
  }
  Net: Net_1102 {
  }
  Net: Net_1104 {
  }
  Net: Net_1106 {
  }
  Net: Net_1107 {
  }
  Net: Net_1109 {
  }
  Net: Net_1111 {
  }
  Net: Net_1112 {
  }
  Net: Net_1114 {
  }
  Net: Net_1116 {
  }
  Net: Net_1117 {
  }
  Net: Net_1119 {
  }
  Net: Net_1121 {
  }
  Net: Net_1122 {
  }
  Net: Net_1124 {
  }
  Net: Net_1126 {
  }
  Net: Net_1127 {
  }
  Net: Net_1129 {
  }
  Net: Net_1131 {
  }
  Net: Net_1132 {
  }
  Net: Net_1134 {
  }
  Net: Net_1136 {
  }
  Net: Net_1137 {
  }
  Net: Net_1139 {
  }
  Net: Net_1141 {
  }
  Net: Net_1142 {
  }
  Net: Net_1144 {
  }
  Net: Net_1146 {
  }
  Net: Net_1147 {
  }
  Net: Net_1149 {
  }
  Net: Net_1151 {
  }
  Net: Net_1152 {
  }
  Net: Net_1153 {
  }
  Net: Net_1154 {
  }
  Net: Net_1155 {
  }
  Net: Net_1156 {
  }
  Net: Net_1157 {
  }
  Net: Net_1158 {
  }
  Net: Net_1159 {
  }
  Net: Net_1160 {
  }
  Net: Net_1161 {
  }
  Net: Net_1162 {
  }
  Net: Net_1163 {
  }
  Net: Net_1164 {
  }
  Net: Net_1165 {
  }
  Net: Net_1166 {
  }
  Net: Net_1167 {
  }
  Net: Net_662 {
    sar_1_vminus
    agr6_x_sar_1_vminus
    agr6
    agl6_x_agr6
    agl6
    agl6_x_dsm_0_vplus
    dsm_0_vplus
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p2_5
    p2_5
  }
  Net: Net_661 {
    sar_1_vplus
    agr2_x_sar_1_vplus
    agr2
    agl2_x_agr2
    agl2
    agl2_x_p2_6
    p2_6
  }
  Net: \ADC_MIC:Net_209\ {
  }
  Net: \ADC_MIC:Net_233\ {
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
  Net: \ADC_MIC:Net_255\ {
  }
  Net: \ADC_UI:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_UI:SAR:Net_209\ {
  }
  Net: \ADC_UI:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::\ADC_UI:AMuxHw_2\ {
    sar_0_vplus
    amuxbusl_x_sar_0_vplus
    amuxbusl
    amuxbusl_x_p2_2
    amuxbusl_x_p2_1
    agl0_x_sar_0_vplus
    agl0
    agl0_x_p2_0
    agl3_x_sar_0_vplus
    agl3
    agl3_x_p2_3
    p2_2
    p2_1
    p2_0
    p2_3
  }
}
Map of item to net {
  sar_1_vminus                                     -> Net_662
  agr6_x_sar_1_vminus                              -> Net_662
  agr6                                             -> Net_662
  agl6_x_agr6                                      -> Net_662
  agl6                                             -> Net_662
  agl6_x_dsm_0_vplus                               -> Net_662
  dsm_0_vplus                                      -> Net_662
  agl1_x_dsm_0_vplus                               -> Net_662
  agl1                                             -> Net_662
  agl1_x_p2_5                                      -> Net_662
  p2_5                                             -> Net_662
  sar_1_vplus                                      -> Net_661
  agr2_x_sar_1_vplus                               -> Net_661
  agr2                                             -> Net_661
  agl2_x_agr2                                      -> Net_661
  agl2                                             -> Net_661
  agl2_x_p2_6                                      -> Net_661
  p2_6                                             -> Net_661
  common_vref_1024                                 -> \ADC_MIC:Net_233\
  sar_1_vref_1024                                  -> \ADC_MIC:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_MIC:Net_233\
  sar_1_vref                                       -> \ADC_MIC:Net_233\
  sar_0_vrefhi                                     -> \ADC_UI:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_UI:SAR:Net_126\
  sar_0_vminus                                     -> \ADC_UI:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_UI:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_UI:SAR:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_UI:SAR:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_UI:SAR:Net_235\
  sar_0_vref                                       -> \ADC_UI:SAR:Net_235\
  sar_0_vplus                                      -> \ADC_UI:Net_2803\
  p2_0                                             -> Net_1199
  p2_1                                             -> Net_1074
  p2_3                                             -> Net_859
  p2_2                                             -> Net_751
  amuxbusl_x_sar_0_vplus                           -> AmuxNet::\ADC_UI:AMuxHw_2\
  amuxbusl                                         -> AmuxNet::\ADC_UI:AMuxHw_2\
  amuxbusl_x_p2_2                                  -> AmuxNet::\ADC_UI:AMuxHw_2\
  amuxbusl_x_p2_1                                  -> AmuxNet::\ADC_UI:AMuxHw_2\
  agl0_x_sar_0_vplus                               -> AmuxNet::\ADC_UI:AMuxHw_2\
  agl0                                             -> AmuxNet::\ADC_UI:AMuxHw_2\
  agl0_x_p2_0                                      -> AmuxNet::\ADC_UI:AMuxHw_2\
  agl3_x_sar_0_vplus                               -> AmuxNet::\ADC_UI:AMuxHw_2\
  agl3                                             -> AmuxNet::\ADC_UI:AMuxHw_2\
  agl3_x_p2_3                                      -> AmuxNet::\ADC_UI:AMuxHw_2\
}
Mux Info {
  Mux: \ADC_UI:AMuxHw_2\ {
     Mouth: \ADC_UI:Net_2803\
     Guts:  AmuxNet::\ADC_UI:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1199
      Outer: agl0_x_p2_0
      Inner: agl0_x_sar_0_vplus
      Path {
        p2_0
        agl0_x_p2_0
        agl0
        agl0_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_1074
      Outer: amuxbusl_x_p2_1
      Inner: __open__
      Path {
        p2_1
        amuxbusl_x_p2_1
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_859
      Outer: agl3_x_p2_3
      Inner: agl3_x_sar_0_vplus
      Path {
        p2_3
        agl3_x_p2_3
        agl3
        agl3_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_751
      Outer: amuxbusl_x_p2_2
      Inner: __open__
      Path {
        p2_2
        amuxbusl_x_p2_2
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_1079
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_1081
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_1082
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_1084
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_1086
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_1087
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_1089
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_1091
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_1201
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_1094
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_1096
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_1097
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_1099
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_1101
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_1102
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_1104
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_1106
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_1107
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_1109
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_1111
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_1112
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_1114
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_1116
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_1117
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_1119
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_1121
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_1122
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_1124
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_1126
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_1127
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_1129
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_1131
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_1132
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_1134
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_1136
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_1137
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_1139
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_1141
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_1142
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_1144
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_1146
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_1147
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_1149
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_1151
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_1152
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_1153
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_1154
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_1155
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_1156
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_1157
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_1158
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_1159
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_1160
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_1161
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_1162
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_1163
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_1164
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_1165
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_1166
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_1167
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.02
                   Pterms :            3.98
               Macrocells :            2.81
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.384ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.38 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_1\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_5\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TIMER_UI:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TIMER_UI:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER_UI:TimerUDB:per_zero\ ,
        z0_comb => \TIMER_UI:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TIMER_UI:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TIMER_UI:TimerUDB:status_2\ ,
        chain_in => \TIMER_UI:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TIMER_UI:TimerUDB:sT24:timerdp:u1\

statuscell: Name =\ADC_UI:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC_UI:clock\ ,
        status_0 => Net_1072 ,
        clk_en => \ADC_UI:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TIMER_UI:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TIMER_UI:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER_UI:TimerUDB:per_zero\ ,
        chain_in => \TIMER_UI:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \TIMER_UI:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TIMER_UI:TimerUDB:sT24:timerdp:u0\
    Next in chain : \TIMER_UI:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \TIMER_UI:TimerUDB:control_7\ ,
        control_6 => \TIMER_UI:TimerUDB:control_6\ ,
        control_5 => \TIMER_UI:TimerUDB:control_5\ ,
        control_4 => \TIMER_UI:TimerUDB:control_4\ ,
        control_3 => \TIMER_UI:TimerUDB:control_3\ ,
        control_2 => \TIMER_UI:TimerUDB:control_2\ ,
        control_1 => \TIMER_UI:TimerUDB:control_1\ ,
        control_0 => \TIMER_UI:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TIMER_UI:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER_UI:TimerUDB:control_7\ * \TIMER_UI:TimerUDB:per_zero\
        );
        Output = \TIMER_UI:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\TIMER_UI:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \TIMER_UI:TimerUDB:status_3\ ,
        status_2 => \TIMER_UI:TimerUDB:status_2\ ,
        status_0 => \TIMER_UI:TimerUDB:status_tc\ ,
        interrupt => Net_606 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:soc_out\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC_UI:soc_out\ * \ADC_UI:Net_3830\ * 
              !\ADC_UI:bSAR_SEQ:load_period\ * \ADC_UI:bSAR_SEQ:state_1\ * 
              !\ADC_UI:bSAR_SEQ:cnt_tc\
            + !\ADC_UI:soc_out\ * !\ADC_UI:bSAR_SEQ:load_period\ * 
              \ADC_UI:bSAR_SEQ:sw_soc\ * !\ADC_UI:bSAR_SEQ:state_1\
        );
        Output = \ADC_UI:soc_out\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:bSAR_SEQ:state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC_UI:soc_out\ * !\ADC_UI:Net_3830\ * 
              !\ADC_UI:bSAR_SEQ:load_period\ * \ADC_UI:bSAR_SEQ:state_1\
            + \ADC_UI:soc_out\ * !\ADC_UI:bSAR_SEQ:load_period\ * 
              !\ADC_UI:bSAR_SEQ:state_1\
        );
        Output = \ADC_UI:bSAR_SEQ:state_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_UI:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1072, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC_UI:bSAR_SEQ:nrq_reg\
        );
        Output = Net_1072 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_1072
            + \ADC_UI:Net_3935\
        );
        Output = \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\ADC_UI:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC_UI:clock\ ,
        control_7 => \ADC_UI:bSAR_SEQ:control_7\ ,
        control_6 => \ADC_UI:bSAR_SEQ:control_6\ ,
        control_5 => \ADC_UI:bSAR_SEQ:control_5\ ,
        control_4 => \ADC_UI:bSAR_SEQ:control_4\ ,
        control_3 => \ADC_UI:bSAR_SEQ:control_3\ ,
        control_2 => \ADC_UI:bSAR_SEQ:sw_soc\ ,
        control_1 => \ADC_UI:bSAR_SEQ:load_period\ ,
        control_0 => \ADC_UI:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_4\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_3\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TIMER_UI:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TIMER_UI:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER_UI:TimerUDB:per_zero\ ,
        chain_out => \TIMER_UI:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TIMER_UI:TimerUDB:sT24:timerdp:u1\

count7cell: Name =\ADC_UI:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC_UI:clock\ ,
        load => \ADC_UI:bSAR_SEQ:load_period\ ,
        enable => \ADC_UI:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC_UI:bSAR_SEQ:count_6\ ,
        count_5 => \ADC_UI:ch_addr_5\ ,
        count_4 => \ADC_UI:ch_addr_4\ ,
        count_3 => \ADC_UI:ch_addr_3\ ,
        count_2 => \ADC_UI:ch_addr_2\ ,
        count_1 => \ADC_UI:ch_addr_1\ ,
        count_0 => \ADC_UI:ch_addr_0\ ,
        tc => \ADC_UI:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC_UI:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000011"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_UI:bSAR_SEQ:enable\)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * \ADC_UI:ch_addr_5\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * \ADC_UI:ch_addr_4\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * \ADC_UI:ch_addr_3\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * \ADC_UI:ch_addr_2\
            + \ADC_UI:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:txn\
        );
        Output = \MIDI2_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * !\ADC_UI:ch_addr_5\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * !\ADC_UI:ch_addr_4\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * !\ADC_UI:ch_addr_3\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * !\ADC_UI:ch_addr_2\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * \ADC_UI:ch_addr_1\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * !\ADC_UI:ch_addr_1\
            + !\ADC_UI:AMuxHw_2_Decoder_old_id_0\ * \ADC_UI:ch_addr_0\
            + \ADC_UI:AMuxHw_2_Decoder_old_id_0\ * !\ADC_UI:ch_addr_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =\ADC_UI:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC_UI:nrq\ ,
        out => \ADC_UI:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_693, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:txn\
        );
        Output = Net_693 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1071 * !\ADC_UI:bSAR_SEQ:load_period\
        );
        Output = \ADC_UI:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_bitclk_dp\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:ch_addr_2\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_fifonotempty\ * 
              \MIDI2_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI2_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_load_fifo\ * 
              \MIDI2_UART:BUART:rx_fifofull\
        );
        Output = \MIDI2_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * \MIDI2_UART:BUART:txn\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI2_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_687 ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MIDI2_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \MIDI2_UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_693 ,
        f0_load => \MIDI2_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \MIDI2_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MIDI2_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000000011111000000001111111100011111101000000110001001000001110000000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI2_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_687 ,
        status_5 => \MIDI2_UART:BUART:rx_status_5\ ,
        status_4 => \MIDI2_UART:BUART:rx_status_4\ ,
        status_3 => \MIDI2_UART:BUART:rx_status_3\ ,
        interrupt => Net_333 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * \MIDI2_UART:BUART:rx_state_3\ * 
              \MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:rx_count_2\ * !\MIDI2_UART:BUART:rx_count_1\ * 
              !\MIDI2_UART:BUART:rx_count_0\
        );
        Output = \MIDI2_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * \MIDI2_UART:BUART:txn\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * \MIDI2_UART:BUART:rx_last\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_5\ * 
              !\MIDI2_UART:BUART:rx_count_4\ * !\MIDI2_UART:BUART:rx_count_3\
        );
        Output = \MIDI2_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * \MIDI2_UART:BUART:txn\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_5\ * 
              !\MIDI2_UART:BUART:rx_count_4\ * !\MIDI2_UART:BUART:rx_count_3\
        );
        Output = \MIDI2_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_5\ * 
              !\MIDI2_UART:BUART:rx_count_4\ * !\MIDI2_UART:BUART:rx_count_3\
        );
        Output = \MIDI2_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * !\MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_5\ * 
              !\MIDI2_UART:BUART:rx_count_4\ * !\MIDI2_UART:BUART:rx_count_3\
        );
        Output = \MIDI2_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\MIDI2_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_687 ,
        load => \MIDI2_UART:BUART:rx_counter_load\ ,
        count_6 => \MIDI2_UART:BUART:rx_count_6\ ,
        count_5 => \MIDI2_UART:BUART:rx_count_5\ ,
        count_4 => \MIDI2_UART:BUART:rx_count_4\ ,
        count_3 => \MIDI2_UART:BUART:rx_count_3\ ,
        count_2 => \MIDI2_UART:BUART:rx_count_2\ ,
        count_1 => \MIDI2_UART:BUART:rx_count_1\ ,
        count_0 => \MIDI2_UART:BUART:rx_count_0\ ,
        tc => \MIDI2_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_86, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:txn\
        );
        Output = Net_86 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_687 ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_86 ,
        f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_687 ,
        status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
        status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
        status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
        interrupt => Net_679 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MIDITX:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MIDITX:BUART:tx_fifo_notfull\
        );
        Output = \UART_MIDITX:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_687 ,
        cs_addr_0 => \MIDI2_UART:BUART:counter_load_not\ ,
        cl0_comb => \MIDI2_UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \MIDI2_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MIDITX:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_670 ,
        status_3 => \UART_MIDITX:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MIDITX:BUART:tx_status_2\ ,
        status_1 => \UART_MIDITX:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MIDITX:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\TIMER_SAMPLERATE:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER_SAMPLERATE:TimerUDB:control_7\ * 
              \TIMER_SAMPLERATE:TimerUDB:per_zero\
        );
        Output = \TIMER_SAMPLERATE:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MIDITX:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_fifo_empty\ * 
              \UART_MIDITX:BUART:tx_state_2\
        );
        Output = \UART_MIDITX:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_MIDITX:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_670 ,
        cs_addr_2 => \UART_MIDITX:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MIDITX:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MIDITX:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MIDITX:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MIDITX:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MIDITX:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \TIMER_SAMPLERATE:TimerUDB:status_3\ ,
        status_2 => \TIMER_SAMPLERATE:TimerUDB:status_2\ ,
        status_0 => \TIMER_SAMPLERATE:TimerUDB:status_tc\ ,
        interrupt => Net_489 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_bitclk_dp\
        );
        Output = \MIDI2_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_MIDITX:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_1\ * \UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_1\ * \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * \UART_MIDITX:BUART:tx_bitclk\
            + \UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * 
              \UART_MIDITX:BUART:tx_counter_dp\ * 
              \UART_MIDITX:BUART:tx_bitclk\
        );
        Output = \UART_MIDITX:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_MIDITX:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MIDITX:BUART:tx_fifo_empty\
            + !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_fifo_empty\ * 
              !\UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_1\ * \UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_fifo_empty\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * \UART_MIDITX:BUART:tx_bitclk\
        );
        Output = \UART_MIDITX:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MIDITX:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MIDITX:BUART:tx_state_1\ * \UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + \UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * 
              \UART_MIDITX:BUART:tx_counter_dp\ * 
              \UART_MIDITX:BUART:tx_bitclk\
            + \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * \UART_MIDITX:BUART:tx_bitclk\
        );
        Output = \UART_MIDITX:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TIMER_SAMPLERATE:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER_SAMPLERATE:TimerUDB:per_zero\ ,
        z0_comb => \TIMER_SAMPLERATE:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TIMER_SAMPLERATE:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TIMER_SAMPLERATE:TimerUDB:status_2\ ,
        chain_in => \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MIDI2_UART:BUART:txn\ * \MIDI2_UART:BUART:tx_state_1\ * 
              !\MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:txn\ * \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * !\MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\ * 
              \MIDI2_UART:BUART:tx_counter_dp\
        );
        Output = \MIDI2_UART:BUART:txn\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\ * 
              !\MIDI2_UART:BUART:tx_counter_dp\
        );
        Output = \MIDI2_UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\ * 
              !\MIDI2_UART:BUART:tx_counter_dp\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_bitclk_dp\
        );
        Output = \MIDI2_UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI2_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI2_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_687 ,
        cs_addr_2 => \MIDI2_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \MIDI2_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MIDI2_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MIDI2_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI2_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_687 ,
        status_3 => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \MIDI2_UART:BUART:tx_status_2\ ,
        status_1 => \MIDI2_UART:BUART:tx_fifo_empty\ ,
        status_0 => \MIDI2_UART:BUART:tx_status_0\ ,
        interrupt => Net_332 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_bitclk_dp\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MIDI1_UART:BUART:txn\ * \MIDI1_UART:BUART:tx_state_1\ * 
              !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:txn\ * \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\ * 
              \MIDI1_UART:BUART:tx_counter_dp\
        );
        Output = \MIDI1_UART:BUART:txn\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:txn\
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_687 ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_687 ,
        status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
        status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
        status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
        interrupt => Net_678 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MIDI1_UART:BUART:txn\ * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:txn\ * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:txn\ * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_687 ,
        cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
        cl0_comb => \MIDI1_UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \MIDI1_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_687 ,
        load => \MIDI1_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN3_6 ,
        count_5 => MODIN3_5 ,
        count_4 => MODIN3_4 ,
        count_3 => MODIN3_3 ,
        count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
        count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
        count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
        tc => \MIDI1_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_625, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MIDITX:BUART:txn\
        );
        Output = Net_625 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =SCL(0)_SYNC
    PORT MAP (
        in => \I2C_CharLCD:Net_1109_0\ ,
        out => \I2C_CharLCD:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA(0)_SYNC
    PORT MAP (
        in => \I2C_CharLCD:Net_1109_1\ ,
        out => \I2C_CharLCD:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_MIDITX:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MIDITX:BUART:txn\ * \UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_bitclk\
            + \UART_MIDITX:BUART:txn\ * \UART_MIDITX:BUART:tx_state_2\
            + !\UART_MIDITX:BUART:tx_state_1\ * 
              \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_shift_out\ * 
              !\UART_MIDITX:BUART:tx_state_2\
            + !\UART_MIDITX:BUART:tx_state_1\ * 
              \UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * 
              !\UART_MIDITX:BUART:tx_bitclk\
            + \UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_shift_out\ * 
              !\UART_MIDITX:BUART:tx_state_2\ * 
              !\UART_MIDITX:BUART:tx_counter_dp\ * 
              \UART_MIDITX:BUART:tx_bitclk\
        );
        Output = \UART_MIDITX:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MIDITX:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_670) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_state_2\
            + !\UART_MIDITX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MIDITX:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TIMER_SAMPLERATE:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER_SAMPLERATE:TimerUDB:per_zero\ ,
        chain_in => \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\
    Next in chain : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TIMER_SAMPLERATE:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER_SAMPLERATE:TimerUDB:per_zero\ ,
        chain_out => \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MIDITX:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              \UART_MIDITX:BUART:tx_bitclk_enable_pre\
            + !\UART_MIDITX:BUART:tx_state_1\ * 
              !\UART_MIDITX:BUART:tx_state_0\ * 
              !\UART_MIDITX:BUART:tx_state_2\
        );
        Output = \UART_MIDITX:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_670 ,
        cs_addr_0 => \UART_MIDITX:BUART:counter_load_not\ ,
        ce0_reg => \UART_MIDITX:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MIDITX:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \TIMER_SAMPLERATE:TimerUDB:control_7\ ,
        control_6 => \TIMER_SAMPLERATE:TimerUDB:control_6\ ,
        control_5 => \TIMER_SAMPLERATE:TimerUDB:control_5\ ,
        control_4 => \TIMER_SAMPLERATE:TimerUDB:control_4\ ,
        control_3 => \TIMER_SAMPLERATE:TimerUDB:control_3\ ,
        control_2 => \TIMER_SAMPLERATE:TimerUDB:control_2\ ,
        control_1 => \TIMER_SAMPLERATE:TimerUDB:control_1\ ,
        control_0 => \TIMER_SAMPLERATE:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_UI:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_UI:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_UI:AMuxHw_2_Decoder_is_active\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_UI:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_UI:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_UI:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =UI_isr
        PORT MAP (
            interrupt => Net_606 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_MIC:IRQ\
        PORT MAP (
            interrupt => Net_481 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_UI:IRQ\
        PORT MAP (
            interrupt => Net_1072 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_679 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_678 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\MIDI2_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_333 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\MIDI2_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_332 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ept_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ept_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_489 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_CharLCD:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_CharLCD:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_339 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_79\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_81\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ept_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\ADC_UI:FinalBuf\
        PORT MAP (
            dmareq => \ADC_UI:Net_3698\ ,
            termin => zero ,
            termout => \ADC_UI:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC_UI:TempBuf\
        PORT MAP (
            dmareq => \ADC_UI:Net_3830\ ,
            termin => zero ,
            termout => \ADC_UI:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = POT_IN_KEY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT_IN_KEY(0)__PA ,
        analog_term => Net_1199 ,
        pad => POT_IN_KEY(0)_PAD ,
        input => \ADC_UI:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = POT_IN_SCALE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT_IN_SCALE(0)__PA ,
        analog_term => Net_1074 ,
        pad => POT_IN_SCALE(0)_PAD ,
        input => \ADC_UI:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = POT_IN_VELO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT_IN_VELO(0)__PA ,
        analog_term => Net_751 ,
        pad => POT_IN_VELO(0)_PAD ,
        input => \ADC_UI:AMuxHw_2_Decoder_one_hot_3\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = POT_IN_HYST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT_IN_HYST(0)__PA ,
        analog_term => Net_859 ,
        pad => POT_IN_HYST(0)_PAD ,
        input => \ADC_UI:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MIC_GND(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIC_GND(0)__PA ,
        analog_term => Net_662 ,
        pad => MIC_GND(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MIC_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIC_IN(0)__PA ,
        analog_term => Net_661 ,
        pad => MIC_IN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MIDI_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_OUT(0)__PA ,
        input => Net_625 ,
        pad => MIDI_OUT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C_CharLCD:Net_1109_0\ ,
        input => \I2C_CharLCD:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C_CharLCD:Net_1109_1\ ,
        input => \I2C_CharLCD:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "207de35d-96fa-4d9c-93e8-b56a5d18b7b9/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = ""
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = ""
            ovt_needed = ""
            ovt_slew_control = ""
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_MIC:Net_376\ ,
            dclk_0 => \ADC_MIC:Net_376_local\ ,
            dclk_glb_1 => \ADC_UI:clock\ ,
            dclk_1 => \ADC_UI:clock_local\ ,
            dclk_glb_2 => Net_670 ,
            dclk_2 => Net_670_local ,
            dclk_glb_3 => Net_687 ,
            dclk_3 => Net_687_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_CharLCD:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_CharLCD:Net_1109_0\ ,
            sda_in => \I2C_CharLCD:Net_1109_1\ ,
            scl_out => \I2C_CharLCD:Net_643_0\ ,
            sda_out => \I2C_CharLCD:sda_x_wire\ ,
            interrupt => \I2C_CharLCD:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_339 ,
            arb_int => \USB:Net_79\ ,
            usb_int => \USB:Net_81\ ,
            ept_int_8 => \USB:ept_int_8\ ,
            ept_int_7 => \USB:ept_int_7\ ,
            ept_int_6 => \USB:ept_int_6\ ,
            ept_int_5 => \USB:ept_int_5\ ,
            ept_int_4 => \USB:ept_int_4\ ,
            ept_int_3 => \USB:ept_int_3\ ,
            ept_int_2 => \USB:ept_int_2\ ,
            ept_int_1 => \USB:ept_int_1\ ,
            ept_int_0 => \USB:ept_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_req_7\ ,
            dma_req_6 => \USB:dma_req_6\ ,
            dma_req_5 => \USB:dma_req_5\ ,
            dma_req_4 => \USB:dma_req_4\ ,
            dma_req_3 => \USB:dma_req_3\ ,
            dma_req_2 => \USB:dma_req_2\ ,
            dma_req_1 => \USB:dma_req_1\ ,
            dma_req_0 => \USB:dma_req_0\ ,
            dma_termin => \USB:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_MIC:vRef_1024\
        PORT MAP (
            vout => \ADC_MIC:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_UI:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_UI:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_UI:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC_UI:Net_2803\ ,
            vminus => \ADC_UI:SAR:Net_126\ ,
            ext_pin => \ADC_UI:SAR:Net_209\ ,
            vrefhi_out => \ADC_UI:SAR:Net_126\ ,
            vref => \ADC_UI:SAR:Net_235\ ,
            clk_udb => \ADC_UI:clock_local\ ,
            sof_udb => \ADC_UI:soc_out\ ,
            irq => \ADC_UI:SAR:Net_252\ ,
            next => Net_1071 ,
            data_out_udb_11 => \ADC_UI:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_UI:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_UI:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_UI:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_UI:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_UI:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_UI:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_UI:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_UI:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_UI:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_UI:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_UI:SAR:Net_207_0\ ,
            eof_udb => \ADC_UI:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_MIC:ADC_SAR\
        PORT MAP (
            vplus => Net_661 ,
            vminus => Net_662 ,
            ext_pin => \ADC_MIC:Net_209\ ,
            vrefhi_out => \ADC_MIC:Net_255\ ,
            vref => \ADC_MIC:Net_233\ ,
            clk_udb => \ADC_MIC:Net_376_local\ ,
            irq => \ADC_MIC:Net_252\ ,
            next => Net_484 ,
            data_out_udb_11 => \ADC_MIC:Net_207_11\ ,
            data_out_udb_10 => \ADC_MIC:Net_207_10\ ,
            data_out_udb_9 => \ADC_MIC:Net_207_9\ ,
            data_out_udb_8 => \ADC_MIC:Net_207_8\ ,
            data_out_udb_7 => \ADC_MIC:Net_207_7\ ,
            data_out_udb_6 => \ADC_MIC:Net_207_6\ ,
            data_out_udb_5 => \ADC_MIC:Net_207_5\ ,
            data_out_udb_4 => \ADC_MIC:Net_207_4\ ,
            data_out_udb_3 => \ADC_MIC:Net_207_3\ ,
            data_out_udb_2 => \ADC_MIC:Net_207_2\ ,
            data_out_udb_1 => \ADC_MIC:Net_207_1\ ,
            data_out_udb_0 => \ADC_MIC:Net_207_0\ ,
            eof_udb => Net_481 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_UI:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_1167 ,
            muxin_62 => Net_1166 ,
            muxin_61 => Net_1165 ,
            muxin_60 => Net_1164 ,
            muxin_59 => Net_1163 ,
            muxin_58 => Net_1162 ,
            muxin_57 => Net_1161 ,
            muxin_56 => Net_1160 ,
            muxin_55 => Net_1159 ,
            muxin_54 => Net_1158 ,
            muxin_53 => Net_1157 ,
            muxin_52 => Net_1156 ,
            muxin_51 => Net_1155 ,
            muxin_50 => Net_1154 ,
            muxin_49 => Net_1153 ,
            muxin_48 => Net_1152 ,
            muxin_47 => Net_1151 ,
            muxin_46 => Net_1149 ,
            muxin_45 => Net_1147 ,
            muxin_44 => Net_1146 ,
            muxin_43 => Net_1144 ,
            muxin_42 => Net_1142 ,
            muxin_41 => Net_1141 ,
            muxin_40 => Net_1139 ,
            muxin_39 => Net_1137 ,
            muxin_38 => Net_1136 ,
            muxin_37 => Net_1134 ,
            muxin_36 => Net_1132 ,
            muxin_35 => Net_1131 ,
            muxin_34 => Net_1129 ,
            muxin_33 => Net_1127 ,
            muxin_32 => Net_1126 ,
            muxin_31 => Net_1124 ,
            muxin_30 => Net_1122 ,
            muxin_29 => Net_1121 ,
            muxin_28 => Net_1119 ,
            muxin_27 => Net_1117 ,
            muxin_26 => Net_1116 ,
            muxin_25 => Net_1114 ,
            muxin_24 => Net_1112 ,
            muxin_23 => Net_1111 ,
            muxin_22 => Net_1109 ,
            muxin_21 => Net_1107 ,
            muxin_20 => Net_1106 ,
            muxin_19 => Net_1104 ,
            muxin_18 => Net_1102 ,
            muxin_17 => Net_1101 ,
            muxin_16 => Net_1099 ,
            muxin_15 => Net_1097 ,
            muxin_14 => Net_1096 ,
            muxin_13 => Net_1094 ,
            muxin_12 => Net_1201 ,
            muxin_11 => Net_1091 ,
            muxin_10 => Net_1089 ,
            muxin_9 => Net_1087 ,
            muxin_8 => Net_1086 ,
            muxin_7 => Net_1084 ,
            muxin_6 => Net_1082 ,
            muxin_5 => Net_1081 ,
            muxin_4 => Net_1079 ,
            muxin_3 => Net_751 ,
            muxin_2 => Net_859 ,
            muxin_1 => Net_1074 ,
            muxin_0 => Net_1199 ,
            hw_ctrl_en_63 => \ADC_UI:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC_UI:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC_UI:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC_UI:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC_UI:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC_UI:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC_UI:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC_UI:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC_UI:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC_UI:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC_UI:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC_UI:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC_UI:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC_UI:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC_UI:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC_UI:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC_UI:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC_UI:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC_UI:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC_UI:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC_UI:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC_UI:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC_UI:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC_UI:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC_UI:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC_UI:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC_UI:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC_UI:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC_UI:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC_UI:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC_UI:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC_UI:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC_UI:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC_UI:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC_UI:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC_UI:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC_UI:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC_UI:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC_UI:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC_UI:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC_UI:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC_UI:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC_UI:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC_UI:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC_UI:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC_UI:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC_UI:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC_UI:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC_UI:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC_UI:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC_UI:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC_UI:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC_UI:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC_UI:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC_UI:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC_UI:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ADC_UI:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ADC_UI:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \ADC_UI:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \ADC_UI:AMuxHw_2_Decoder_one_hot_4\ ,
            vout => \ADC_UI:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |   POT_IN_KEY(0) | In(\ADC_UI:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_1199)
     |   1 |     * |      NONE |      HI_Z_ANALOG | POT_IN_SCALE(0) | In(\ADC_UI:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_1074)
     |   2 |     * |      NONE |      HI_Z_ANALOG |  POT_IN_VELO(0) | In(\ADC_UI:AMuxHw_2_Decoder_one_hot_3\), Analog(Net_751)
     |   3 |     * |      NONE |      HI_Z_ANALOG |  POT_IN_HYST(0) | In(\ADC_UI:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_859)
     |   5 |     * |      NONE |      HI_Z_ANALOG |      MIC_GND(0) | Analog(Net_662)
     |   6 |     * |      NONE |      HI_Z_ANALOG |       MIC_IN(0) | Analog(Net_661)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     MIDI_OUT(0) | In(Net_625)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          SCL(0) | FB(\I2C_CharLCD:Net_1109_0\), In(\I2C_CharLCD:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          SDA(0) | FB(\I2C_CharLCD:Net_1109_1\), In(\I2C_CharLCD:sda_x_wire\)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |     \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |     \USB:Dm(0)\ | Analog(\USB:Net_597\)
--------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.022ms
Digital Placement phase: Elapsed time ==> 5s.286ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.828ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.350ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.091ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Hummingbird(Continuous Output)_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.819ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 18s.521ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 18s.531ms
API generation phase: Elapsed time ==> 1s.749ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.002ms
