#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 14:10:34 2024
# Process ID: 17260
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40336 D:\NEW\TYUT\FPGA\Code\1_Learning\PL\2_SilverDivision\DigitalTubeDisplay\digital_tube_hc595\digital_tube_hc595.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595/digital_tube_hc595.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 820.992 ; gain = 179.504
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305B4A1ABCD
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1757.480 ; gain = 894.035
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595/digital_tube_hc595.runs/impl_1/digital_tube_hc595.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1435] Device xc7z015 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595/digital_tube_hc595.runs/impl_1/digital_tube_hc595.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305B4A1ABCD
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305B4A1ABCD
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z015 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595/digital_tube_hc595.runs/impl_1/digital_tube_hc595.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_run impl_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2680.750 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2680.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2680.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2818.648 ; gain = 986.727
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {switch_i[1]} AB22
place_ports {switch_i[0]} AB21
place_ports dio_o AA16
place_ports rclk_o AA17
place_ports srclk_o AB13
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.023 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Mar 29 14:26:10 2024] Launched impl_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595/digital_tube_hc595.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2933.941 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2933.941 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2933.941 ; gain = 12.062
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 29 14:29:45 2024] Launched impl_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595/digital_tube_hc595.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305B4A1ABCD
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595/digital_tube_hc595.runs/impl_1/digital_tube_hc595.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/2_SilverDivision/DigitalTubeDisplay/digital_tube_hc595/digital_tube_hc595.runs/impl_1/digital_tube_hc595.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 14:34:27 2024...
