// Seed: 588140964
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input wire id_4#(
        .id_5(id_4[1]),
        .id_6(id_1[1]),
        .id_7(1)
    )
);
  logic id_8;
  assign id_0 = 1;
  logic id_9;
  assign id_7 = 1;
endmodule
