

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:27:17 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 9 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_11 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 30, i32 39)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i10 %p_Val2_11 to i14" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_11, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i13 %shl_ln to i14" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_14 = add i14 %sext_ln1118_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 15 'add' 'r_V_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_1, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 17 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_27 = sub i14 %lhs_V_1, %r_V_14" [firmware/myproject.cpp:50]   --->   Operation 18 'sub' 'ret_V_27' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_27, i32 4, i32 13)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [4/4] (2.53ns)   --->   "%p_s = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 20 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)" [firmware/myproject.cpp:50]   --->   Operation 22 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %p_Val2_s to i14" [firmware/myproject.cpp:51]   --->   Operation 23 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%mul_ln1192_9 = mul i14 %sext_ln1118_6, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 24 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_PartSelect.i9.i160.i32.i32(i160 %x_V_read, i32 30, i32 38)" [firmware/myproject.cpp:51]   --->   Operation 25 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_V_s = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_9, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 26 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.76ns)   --->   "%add_ln1192_7 = add i14 %r_V_s, -64" [firmware/myproject.cpp:51]   --->   Operation 27 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %add_ln1192_7, i32 4, i32 13)" [firmware/myproject.cpp:51]   --->   Operation 28 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [4/4] (2.53ns)   --->   "%p_5 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 29 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i10 %p_Val2_1 to i14" [firmware/myproject.cpp:53]   --->   Operation 30 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 31 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i13 %shl_ln1118_s to i14" [firmware/myproject.cpp:52]   --->   Operation 32 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_1, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 33 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i11 %shl_ln1118_1 to i14" [firmware/myproject.cpp:52]   --->   Operation 34 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i11 %shl_ln1118_1 to i15" [firmware/myproject.cpp:52]   --->   Operation 35 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.75ns)   --->   "%r_V_17 = add i14 %sext_ln1118_12, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 36 'add' 'r_V_17' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_11, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i11 %shl_ln1118_5 to i14" [firmware/myproject.cpp:52]   --->   Operation 38 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.75ns)   --->   "%r_V_18 = add i14 %sext_ln1118_3, %sext_ln1118_15" [firmware/myproject.cpp:52]   --->   Operation 39 'add' 'r_V_18' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i14 %r_V_17 to i15" [firmware/myproject.cpp:52]   --->   Operation 40 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i14 %r_V_18 to i15" [firmware/myproject.cpp:52]   --->   Operation 41 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i15 %sext_ln703_3, %sext_ln703_4" [firmware/myproject.cpp:52]   --->   Operation 42 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_14 = add i15 %ret_V_35, 256" [firmware/myproject.cpp:52]   --->   Operation 43 'add' 'add_ln1192_14' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i15 %add_ln1192_14 to i26" [firmware/myproject.cpp:52]   --->   Operation 44 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 45 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i10 %p_Val2_1 to i18" [firmware/myproject.cpp:53]   --->   Operation 46 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.70ns)   --->   "%mul_ln700_2 = mul i18 %sext_ln1118_18, %sext_ln1118_18" [firmware/myproject.cpp:53]   --->   Operation 47 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_3 = mul i18 %mul_ln700_2, 52" [firmware/myproject.cpp:53]   --->   Operation 48 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (1.70ns)   --->   "%mul_ln700_4 = mul i14 %sext_ln700_3, 52" [firmware/myproject.cpp:53]   --->   Operation 49 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %mul_ln700_4, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 50 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i18 %mul_ln700_3, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 51 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i14 %r_V_s, -448" [firmware/myproject.cpp:54]   --->   Operation 52 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_27 = add i14 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 53 'add' 'add_ln1192_27' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %add_ln1192_27, i32 4, i32 13)" [firmware/myproject.cpp:54]   --->   Operation 54 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [4/4] (2.53ns)   --->   "%p_2 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 55 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i14 %lhs_V_1 to i15" [firmware/myproject.cpp:54]   --->   Operation 56 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_24 = sub i15 %sext_ln1118_23, %sext_ln1118_14" [firmware/myproject.cpp:54]   --->   Operation 57 'sub' 'r_V_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_29 = add i15 %r_V_24, 256" [firmware/myproject.cpp:54]   --->   Operation 58 'add' 'add_ln1192_29' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i15 %add_ln1192_29 to i26" [firmware/myproject.cpp:54]   --->   Operation 59 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %sext_ln1118_24, %sext_ln1118_24" [firmware/myproject.cpp:54]   --->   Operation 60 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_6 = mul i14 %sext_ln1118_2, %sext_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 61 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i14 %mul_ln1192_6, -144" [firmware/myproject.cpp:54]   --->   Operation 62 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_42, i32 4, i32 13)" [firmware/myproject.cpp:54]   --->   Operation 63 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i10 %p_Val2_11 to i18" [firmware/myproject.cpp:50]   --->   Operation 64 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [3/4] (4.33ns)   --->   "%p_s = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 65 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i10 %p_Val2_2 to i18" [firmware/myproject.cpp:50]   --->   Operation 66 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i10 %p_Val2_s to i18" [firmware/myproject.cpp:50]   --->   Operation 67 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.70ns)   --->   "%mul_ln1192 = mul i18 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:50]   --->   Operation 68 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.49ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1192_1 = mul i18 %sext_ln1192, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 69 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %p_Val2_3, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 70 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_28 = add i18 %mul_ln1192_1, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 71 'add' 'ret_V_28' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %ret_V_28, i32 8, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 72 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_3, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 73 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_3, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 74 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %shl_ln1118_2 to i14" [firmware/myproject.cpp:50]   --->   Operation 75 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.76ns)   --->   "%sub_ln1192 = sub i14 %sext_ln1192_3, %lhs_V_3" [firmware/myproject.cpp:50]   --->   Operation 76 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_s, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 77 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 78 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i12 %shl_ln1118_4 to i14" [firmware/myproject.cpp:50]   --->   Operation 79 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.76ns)   --->   "%sub_ln1192_1 = sub i14 %shl_ln1118_3, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 80 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_4 = add i14 %sub_ln1192_1, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 81 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_30 = add i14 %add_ln1192_4, 192" [firmware/myproject.cpp:50]   --->   Operation 82 'add' 'ret_V_30' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_30, i32 4, i32 13)" [firmware/myproject.cpp:50]   --->   Operation 83 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [4/4] (2.53ns)   --->   "%p_Val2_5 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 84 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 85 [4/4] (2.53ns)   --->   "%p_Val2_6 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 85 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.76ns)   --->   "%add_ln1192_8 = add i14 %mul_ln1192_9, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 86 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_11, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 87 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i14 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 88 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_32 = add i14 %sub_ln1192_2, -400" [firmware/myproject.cpp:51]   --->   Operation 89 'add' 'ret_V_32' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_32, i32 4, i32 13)" [firmware/myproject.cpp:51]   --->   Operation 90 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [4/4] (2.53ns)   --->   "%p_Val2_s_28 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 91 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 92 [3/4] (4.33ns)   --->   "%p_5 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 92 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 93 [4/4] (2.53ns)   --->   "%p_6 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 93 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i10 %p_Val2_3 to i13" [firmware/myproject.cpp:52]   --->   Operation 94 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.76ns)   --->   "%ret_V_34 = add i14 %mul_ln1192_9, -288" [firmware/myproject.cpp:52]   --->   Operation 95 'add' 'ret_V_34' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_34, i32 4, i32 13)" [firmware/myproject.cpp:52]   --->   Operation 96 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [4/4] (2.53ns)   --->   "%p_7 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 97 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i26 %mul_ln1118, 39" [firmware/myproject.cpp:52]   --->   Operation 98 'mul' 'r_V_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %r_V_19, i32 16, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 99 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%rhs_V_3 = mul i18 %sext_ln1118_1, 1680" [firmware/myproject.cpp:53]   --->   Operation 100 'mul' 'rhs_V_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = add i18 %add_ln700, %rhs_V_3" [firmware/myproject.cpp:53]   --->   Operation 101 'add' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %ret_V_37, i32 8, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 102 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i12 %shl_ln1118_2 to i13" [firmware/myproject.cpp:54]   --->   Operation 103 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.74ns)   --->   "%r_V_21 = sub i13 %sext_ln1118_21, %sext_ln1118_10" [firmware/myproject.cpp:54]   --->   Operation 104 'sub' 'r_V_21' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %r_V_21, i32 4, i32 12)" [firmware/myproject.cpp:54]   --->   Operation 105 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i9 %trunc_ln708_10 to i10" [firmware/myproject.cpp:54]   --->   Operation 106 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [4/4] (2.53ns)   --->   "%p_Val2_9 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 107 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 108 [3/4] (4.33ns)   --->   "%p_2 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 108 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 109 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_25 = mul i26 %mul_ln1118_4, 73" [firmware/myproject.cpp:54]   --->   Operation 109 'mul' 'r_V_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %r_V_25, i32 16, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 110 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [4/4] (2.53ns)   --->   "%p_Val2_7 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 111 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 112 [2/4] (4.33ns)   --->   "%p_s = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 112 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [4/4] (2.53ns)   --->   "%p_Val2_4 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 113 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [3/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 114 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [3/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 115 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 116 [3/4] (4.33ns)   --->   "%p_Val2_s_28 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 116 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 117 [2/4] (4.33ns)   --->   "%p_5 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 117 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [3/4] (4.33ns)   --->   "%p_6 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 118 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 119 [3/4] (4.33ns)   --->   "%p_7 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 119 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 120 [4/4] (2.53ns)   --->   "%p_8 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 120 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 121 [1/1] (0.72ns)   --->   "%add_ln703 = add i10 %p_Val2_11, -12" [firmware/myproject.cpp:53]   --->   Operation 121 'add' 'add_ln703' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [4/4] (2.53ns)   --->   "%p_9 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 122 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 123 [4/4] (2.53ns)   --->   "%p_1 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 123 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 124 [1/1] (0.72ns)   --->   "%add_ln703_1 = add i10 %p_Val2_3, %p_Val2_11" [firmware/myproject.cpp:53]   --->   Operation 124 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [4/4] (2.53ns)   --->   "%p_Val2_8 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 125 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 126 [3/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 126 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 127 [2/4] (4.33ns)   --->   "%p_2 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 127 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 128 [4/4] (2.53ns)   --->   "%p_Val2_10 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 128 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 129 [3/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 129 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 130 [1/4] (2.82ns)   --->   "%p_s = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 130 'call' 'p_s' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [3/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 131 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [2/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 132 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 133 [2/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 133 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [2/4] (4.33ns)   --->   "%p_Val2_s_28 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 134 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [1/4] (2.82ns)   --->   "%p_5 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 135 'call' 'p_5' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 136 [2/4] (4.33ns)   --->   "%p_6 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 136 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 137 [2/4] (4.33ns)   --->   "%p_7 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 137 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 138 [3/4] (4.33ns)   --->   "%p_8 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 138 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 139 [3/4] (4.33ns)   --->   "%p_9 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 139 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 140 [3/4] (4.33ns)   --->   "%p_1 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 140 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 141 [3/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 141 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 142 [2/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 142 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [1/4] (2.82ns)   --->   "%p_2 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 143 'call' 'p_2' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 144 [3/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 144 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 145 [2/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 145 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 146 [1/1] (0.72ns)   --->   "%add_ln703_2 = add i10 %p_Val2_1, 23" [firmware/myproject.cpp:54]   --->   Operation 146 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [4/4] (2.53ns)   --->   "%p_0 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 147 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%lhs_V = sext i10 %p_Val2_s to i11" [firmware/myproject.cpp:50]   --->   Operation 148 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%ret_V = add nsw i11 %lhs_V, -15" [firmware/myproject.cpp:50]   --->   Operation 149 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%sext_ln1118 = sext i11 %ret_V to i20" [firmware/myproject.cpp:50]   --->   Operation 150 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.49ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln703 = mul i20 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 151 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_1 = sub i20 1536, %mul_ln703" [firmware/myproject.cpp:50]   --->   Operation 152 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i6 %p_s to i12" [firmware/myproject.cpp:50]   --->   Operation 153 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_15 = mul i12 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 154 'mul' 'r_V_15' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i12 %r_V_15, -48" [firmware/myproject.cpp:50]   --->   Operation 155 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [2/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 156 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [1/4] (2.82ns)   --->   "%p_Val2_5 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 157 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 158 [1/4] (2.82ns)   --->   "%p_Val2_6 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 158 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 159 [1/4] (2.82ns)   --->   "%p_Val2_s_28 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 159 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 160 [1/4] (2.82ns)   --->   "%p_6 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 160 'call' 'p_6' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 161 [1/4] (2.82ns)   --->   "%p_7 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 161 'call' 'p_7' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 162 [2/4] (4.33ns)   --->   "%p_8 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 162 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 163 [2/4] (4.33ns)   --->   "%p_9 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 163 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 164 [2/4] (4.33ns)   --->   "%p_1 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 164 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 165 [2/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 165 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 166 [1/4] (2.82ns)   --->   "%p_Val2_9 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 166 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 167 [2/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 167 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 168 [1/4] (2.82ns)   --->   "%p_Val2_7 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 168 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 169 [3/4] (4.33ns)   --->   "%p_0 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 169 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i20 %ret_V_1 to i30" [firmware/myproject.cpp:50]   --->   Operation 170 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i12 %ret_V_3 to i30" [firmware/myproject.cpp:50]   --->   Operation 171 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i30 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 172 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/4] (2.82ns)   --->   "%p_Val2_4 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 173 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i10 %p_Val2_2 to i11" [firmware/myproject.cpp:50]   --->   Operation 174 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i6 %p_Val2_4 to i11" [firmware/myproject.cpp:50]   --->   Operation 175 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = sub i11 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 176 'sub' 'ret_V_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i11 %ret_V_29, 62" [firmware/myproject.cpp:50]   --->   Operation 177 'add' 'add_ln1192' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i10 %p_Val2_3 to i11" [firmware/myproject.cpp:50]   --->   Operation 178 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i6 %p_Val2_6 to i7" [firmware/myproject.cpp:51]   --->   Operation 179 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into DSP with root node r_V)   --->   "%ret_V_8 = add i7 %sext_ln703, -22" [firmware/myproject.cpp:51]   --->   Operation 180 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i6 %p_Val2_s_28 to i7" [firmware/myproject.cpp:51]   --->   Operation 181 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.70ns)   --->   "%ret_V_10 = add i7 %sext_ln703_1, -15" [firmware/myproject.cpp:51]   --->   Operation 182 'add' 'ret_V_10' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into DSP with root node r_V)   --->   "%sext_ln1116_1 = sext i7 %ret_V_8 to i14" [firmware/myproject.cpp:51]   --->   Operation 183 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i7 %ret_V_10 to i14" [firmware/myproject.cpp:51]   --->   Operation 184 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i14 %sext_ln1116_1, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 185 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_1, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 186 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i12 %shl_ln1118_7 to i13" [firmware/myproject.cpp:52]   --->   Operation 187 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.74ns)   --->   "%r_V_16 = sub i13 0, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 188 'sub' 'r_V_16' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%r_V_3 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_3, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 189 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i6 %p_7 to i11" [firmware/myproject.cpp:52]   --->   Operation 190 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%ret_V_13 = add i11 %rhs_V_4, %sext_ln703_2" [firmware/myproject.cpp:52]   --->   Operation 191 'add' 'ret_V_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i13 %r_V_3 to i22" [firmware/myproject.cpp:52]   --->   Operation 192 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%sext_ln1192_10 = sext i11 %ret_V_13 to i22" [firmware/myproject.cpp:52]   --->   Operation 193 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%mul_ln1192_4 = mul i22 %sext_ln1192_9, %sext_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 194 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %r_V_16, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 195 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i21 %lhs_V_4 to i22" [firmware/myproject.cpp:52]   --->   Operation 196 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_3 = sub i22 %sext_ln1192_11, %mul_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 197 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i21 @_ssdm_op_BitConcatenate.i21.i10.i11(i10 %p_Val2_s, i11 0)" [firmware/myproject.cpp:52]   --->   Operation 198 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i21 %rhs_V_2 to i22" [firmware/myproject.cpp:52]   --->   Operation 199 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i22 %sub_ln1192_3, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 200 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i6 %p_6 to i12" [firmware/myproject.cpp:52]   --->   Operation 201 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_1 = call i17 @_ssdm_op_BitConcatenate.i17.i6.i11(i6 %p_6, i11 0)" [firmware/myproject.cpp:52]   --->   Operation 202 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i17 %tmp_1 to i22" [firmware/myproject.cpp:52]   --->   Operation 203 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i22 %add_ln1192_16, %sext_ln1192_13" [firmware/myproject.cpp:52]   --->   Operation 204 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 205 [1/4] (2.82ns)   --->   "%p_8 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 205 'call' 'p_8' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_2 = call i17 @_ssdm_op_BitConcatenate.i17.i6.i11(i6 %p_8, i11 0)" [firmware/myproject.cpp:52]   --->   Operation 206 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i17 %tmp_2 to i22" [firmware/myproject.cpp:52]   --->   Operation 207 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_18 = add i22 %add_ln1192_17, %sext_ln1192_14" [firmware/myproject.cpp:52]   --->   Operation 208 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 209 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_36 = add i22 %add_ln1192_18, -45056" [firmware/myproject.cpp:52]   --->   Operation 209 'add' 'ret_V_36' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_36, i32 12, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 210 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/4] (2.82ns)   --->   "%p_9 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 211 'call' 'p_9' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_9, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 212 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i7 %tmp_3 to i8" [firmware/myproject.cpp:53]   --->   Operation 213 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/4] (2.82ns)   --->   "%p_1 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 214 'call' 'p_1' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_1, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 215 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i7 %tmp_4 to i9" [firmware/myproject.cpp:53]   --->   Operation 216 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.70ns)   --->   "%add_ln1192_21 = add i8 %sext_ln1118_17, -16" [firmware/myproject.cpp:53]   --->   Operation 217 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i8 %add_ln1192_21 to i9" [firmware/myproject.cpp:53]   --->   Operation 218 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln1192_22 = add i9 %sext_ln1118_19, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 219 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i10 %p_Val2_1 to i11" [firmware/myproject.cpp:53]   --->   Operation 220 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.72ns)   --->   "%ret_V_38 = add nsw i11 %lhs_V_5, %rhs_V_4" [firmware/myproject.cpp:53]   --->   Operation 221 'add' 'ret_V_38' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%r_V_20 = mul i12 %sext_ln1118_11, %sext_ln1118_11" [firmware/myproject.cpp:53]   --->   Operation 222 'mul' 'r_V_20' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into DSP with root node ret_V_39)   --->   "%sext_ln1118_20 = sext i12 %r_V_20 to i16" [firmware/myproject.cpp:53]   --->   Operation 223 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %ret_V_38, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 224 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i15 %lhs_V_6 to i16" [firmware/myproject.cpp:53]   --->   Operation 225 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add i16 %sext_ln1118_20, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 226 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [1/4] (2.82ns)   --->   "%p_Val2_8 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 227 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %p_Val2_8, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 228 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i10 %tmp_5 to i16" [firmware/myproject.cpp:53]   --->   Operation 229 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_40 = add i16 %ret_V_39, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 230 'add' 'ret_V_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_20 = add i16 %ret_V_40, -960" [firmware/myproject.cpp:53]   --->   Operation 231 'add' 'ret_V_20' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [1/4] (2.82ns)   --->   "%p_Val2_10 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 232 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i6 %p_Val2_10 to i7" [firmware/myproject.cpp:54]   --->   Operation 233 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i6 %p_Val2_7 to i7" [firmware/myproject.cpp:54]   --->   Operation 234 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.70ns)   --->   "%ret_V_43 = sub i7 %sext_ln703_7, %sext_ln703_8" [firmware/myproject.cpp:54]   --->   Operation 235 'sub' 'ret_V_43' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [2/4] (4.33ns)   --->   "%p_0 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 236 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i11 %add_ln1192 to i30" [firmware/myproject.cpp:50]   --->   Operation 237 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (3.02ns)   --->   "%mul_ln700_1 = mul i30 %sext_ln700_2, %mul_ln700" [firmware/myproject.cpp:50]   --->   Operation 238 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_7 = call i26 @_ssdm_op_BitConcatenate.i26.i6.i20(i6 %p_Val2_5, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 239 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%rhs_V = sext i26 %tmp_7 to i30" [firmware/myproject.cpp:50]   --->   Operation 240 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.86ns)   --->   "%ret_V_31 = sub i30 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 241 'sub' 'ret_V_31' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i10 @_ssdm_op_PartSelect.i10.i30.i32.i32(i30 %ret_V_31, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 242 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %p_5, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 243 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %tmp_s to i9" [firmware/myproject.cpp:51]   --->   Operation 244 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%add_ln1192_11 = add i9 %sext_ln1118_8, -32" [firmware/myproject.cpp:51]   --->   Operation 245 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i14 %r_V to i23" [firmware/myproject.cpp:51]   --->   Operation 246 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%sext_ln1192_6 = sext i9 %add_ln1192_11 to i23" [firmware/myproject.cpp:51]   --->   Operation 247 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i23 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 248 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i9 %add_ln1192_22 to i22" [firmware/myproject.cpp:53]   --->   Operation 249 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i16 %ret_V_20 to i22" [firmware/myproject.cpp:53]   --->   Operation 250 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1192_5 = mul i22 %sext_ln1192_15, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 251 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 252 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i22 %mul_ln1192_5, -65536" [firmware/myproject.cpp:53]   --->   Operation 252 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_41, i32 12, i32 21)" [firmware/myproject.cpp:53]   --->   Operation 253 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i6 %p_Val2_9 to i7" [firmware/myproject.cpp:54]   --->   Operation 254 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.70ns)   --->   "%r_V_22 = sub i7 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 255 'sub' 'r_V_22' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i6 %p_2 to i12" [firmware/myproject.cpp:54]   --->   Operation 256 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (1.23ns)   --->   "%r_V_23 = mul i12 %sext_ln1116_2, %sext_ln1116_2" [firmware/myproject.cpp:54]   --->   Operation 257 'mul' 'r_V_23' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i12 %r_V_23 to i13" [firmware/myproject.cpp:54]   --->   Operation 258 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %r_V_22, i4 0)" [firmware/myproject.cpp:54]   --->   Operation 259 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i11 %tmp_11 to i13" [firmware/myproject.cpp:54]   --->   Operation 260 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_7)   --->   "%ret_V_22 = add i13 %sext_ln1118_22, %sext_ln700_4" [firmware/myproject.cpp:54]   --->   Operation 261 'add' 'ret_V_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i7 %ret_V_43 to i8" [firmware/myproject.cpp:54]   --->   Operation 262 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.70ns)   --->   "%ret_V_25 = add i8 %sext_ln703_9, 3" [firmware/myproject.cpp:54]   --->   Operation 263 'add' 'ret_V_25' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_7)   --->   "%sext_ln1192_20 = sext i13 %ret_V_22 to i21" [firmware/myproject.cpp:54]   --->   Operation 264 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i8 %ret_V_25 to i21" [firmware/myproject.cpp:54]   --->   Operation 265 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_7 = mul i21 %sext_ln1192_21, %sext_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 266 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 267 [1/4] (2.82ns)   --->   "%p_0 = call fastcc i6 @"sin_lut<ap_fixed<10, 6, 5, 3, 0> >"(i10 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 267 'call' 'p_0' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.53>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !195"   --->   Operation 268 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !201"   --->   Operation 269 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !207"   --->   Operation 270 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !213"   --->   Operation 271 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !219"   --->   Operation 272 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !225"   --->   Operation 273 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 274 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 275 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 276 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 277 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 278 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i23 %mul_ln1192_2 to i25" [firmware/myproject.cpp:51]   --->   Operation 279 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i6 %p_6 to i25" [firmware/myproject.cpp:51]   --->   Operation 280 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.49ns) (grouped into DSP with root node ret_V_33)   --->   "%mul_ln1192_3 = mul i25 %sext_ln1192_8, %sext_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 281 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 282 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_33 = add i25 %mul_ln1192_3, -917504" [firmware/myproject.cpp:51]   --->   Operation 282 'add' 'ret_V_33' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i25.i32.i32(i25 %ret_V_33, i32 16, i32 24)" [firmware/myproject.cpp:51]   --->   Operation 283 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i9 %tmp to i10" [firmware/myproject.cpp:51]   --->   Operation 284 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 285 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 286 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 287 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i21 %mul_ln1192_7 to i22" [firmware/myproject.cpp:54]   --->   Operation 288 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i6 %p_0 to i22" [firmware/myproject.cpp:54]   --->   Operation 289 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%mul_ln1192_8 = mul i22 %sext_ln1192_19, %sext_ln1192_22" [firmware/myproject.cpp:54]   --->   Operation 290 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 291 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add i22 %mul_ln1192_8, -57344" [firmware/myproject.cpp:54]   --->   Operation 291 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_44, i32 12, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 292 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 293 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 294 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000]
p_Val2_s           (partselect    ) [ 011111100]
p_Val2_11          (partselect    ) [ 011100000]
sext_ln1118_2      (sext          ) [ 000000000]
shl_ln             (bitconcatenate) [ 000000000]
sext_ln1118_3      (sext          ) [ 000000000]
r_V_14             (add           ) [ 000000000]
p_Val2_1           (partselect    ) [ 011111100]
lhs_V_1            (bitconcatenate) [ 000000000]
ret_V_27           (sub           ) [ 000000000]
trunc_ln           (partselect    ) [ 000000000]
p_Val2_2           (partselect    ) [ 011111100]
p_Val2_3           (partselect    ) [ 011111100]
sext_ln1118_6      (sext          ) [ 000000000]
mul_ln1192_9       (mul           ) [ 011000000]
tmp_9              (partselect    ) [ 000000000]
r_V_s              (bitconcatenate) [ 000000000]
add_ln1192_7       (add           ) [ 000000000]
trunc_ln708_5      (partselect    ) [ 000000000]
sext_ln700_3       (sext          ) [ 000000000]
shl_ln1118_s       (bitconcatenate) [ 000000000]
sext_ln1118_12     (sext          ) [ 000000000]
shl_ln1118_1       (bitconcatenate) [ 000000000]
sext_ln1118_13     (sext          ) [ 000000000]
sext_ln1118_14     (sext          ) [ 000000000]
r_V_17             (add           ) [ 000000000]
shl_ln1118_5       (bitconcatenate) [ 000000000]
sext_ln1118_15     (sext          ) [ 000000000]
r_V_18             (add           ) [ 000000000]
sext_ln703_3       (sext          ) [ 000000000]
sext_ln703_4       (sext          ) [ 000000000]
ret_V_35           (sub           ) [ 000000000]
add_ln1192_14      (add           ) [ 000000000]
sext_ln1118_16     (sext          ) [ 000000000]
mul_ln1118         (mul           ) [ 011000000]
sext_ln1118_18     (sext          ) [ 000000000]
mul_ln700_2        (mul           ) [ 000000000]
mul_ln700_3        (mul           ) [ 000000000]
mul_ln700_4        (mul           ) [ 000000000]
shl_ln1            (bitconcatenate) [ 000000000]
add_ln700          (add           ) [ 011000000]
add_ln1192_30      (add           ) [ 000000000]
add_ln1192_27      (add           ) [ 000000000]
trunc_ln708_11     (partselect    ) [ 000000000]
sext_ln1118_23     (sext          ) [ 000000000]
r_V_24             (sub           ) [ 000000000]
add_ln1192_29      (add           ) [ 000000000]
sext_ln1118_24     (sext          ) [ 000000000]
mul_ln1118_4       (mul           ) [ 011000000]
mul_ln1192_6       (mul           ) [ 000000000]
ret_V_42           (add           ) [ 000000000]
trunc_ln708_13     (partselect    ) [ 011000000]
sext_ln1118_1      (sext          ) [ 000000000]
sext_ln1118_4      (sext          ) [ 000000000]
sext_ln1192        (sext          ) [ 000000000]
mul_ln1192         (mul           ) [ 000000000]
mul_ln1192_1       (mul           ) [ 000000000]
lhs_V_2            (bitconcatenate) [ 000000000]
ret_V_28           (add           ) [ 000000000]
trunc_ln708_1      (partselect    ) [ 010100000]
lhs_V_3            (bitconcatenate) [ 000000000]
shl_ln1118_2       (bitconcatenate) [ 000000000]
sext_ln1192_3      (sext          ) [ 000000000]
sub_ln1192         (sub           ) [ 000000000]
shl_ln1118_3       (bitconcatenate) [ 000000000]
shl_ln1118_4       (bitconcatenate) [ 000000000]
sext_ln1192_4      (sext          ) [ 000000000]
sub_ln1192_1       (sub           ) [ 000000000]
add_ln1192_4       (add           ) [ 000000000]
ret_V_30           (add           ) [ 000000000]
trunc_ln708_2      (partselect    ) [ 000000000]
add_ln1192_8       (add           ) [ 000000000]
rhs_V_1            (bitconcatenate) [ 000000000]
sub_ln1192_2       (sub           ) [ 000000000]
ret_V_32           (add           ) [ 000000000]
trunc_ln708_4      (partselect    ) [ 000000000]
sext_ln1118_10     (sext          ) [ 000000000]
ret_V_34           (add           ) [ 000000000]
trunc_ln708_7      (partselect    ) [ 000000000]
r_V_19             (mul           ) [ 000000000]
trunc_ln708_8      (partselect    ) [ 010100000]
rhs_V_3            (mul           ) [ 000000000]
ret_V_37           (add           ) [ 000000000]
trunc_ln708_s      (partselect    ) [ 010100000]
sext_ln1118_21     (sext          ) [ 000000000]
r_V_21             (sub           ) [ 000000000]
trunc_ln708_10     (partselect    ) [ 000000000]
sext_ln708         (sext          ) [ 000000000]
r_V_25             (mul           ) [ 000000000]
trunc_ln708_12     (partselect    ) [ 010100000]
add_ln703          (add           ) [ 000000000]
add_ln703_1        (add           ) [ 000000000]
p_s                (call          ) [ 010001000]
p_5                (call          ) [ 010001110]
p_2                (call          ) [ 010001110]
add_ln703_2        (add           ) [ 000000000]
lhs_V              (sext          ) [ 000000000]
ret_V              (add           ) [ 000000000]
sext_ln1118        (sext          ) [ 000000000]
mul_ln703          (mul           ) [ 000000000]
ret_V_1            (sub           ) [ 010000100]
sext_ln1116        (sext          ) [ 000000000]
r_V_15             (mul           ) [ 000000000]
ret_V_3            (add           ) [ 010000100]
p_Val2_5           (call          ) [ 010000110]
p_Val2_6           (call          ) [ 010000100]
p_Val2_s_28        (call          ) [ 010000100]
p_6                (call          ) [ 010000111]
p_7                (call          ) [ 010000100]
p_Val2_9           (call          ) [ 010000110]
p_Val2_7           (call          ) [ 010000100]
sext_ln700         (sext          ) [ 000000000]
sext_ln700_1       (sext          ) [ 000000000]
mul_ln700          (mul           ) [ 010000010]
p_Val2_4           (call          ) [ 000000000]
sext_ln1192_1      (sext          ) [ 000000000]
sext_ln1192_2      (sext          ) [ 000000000]
ret_V_29           (sub           ) [ 000000000]
add_ln1192         (add           ) [ 010000010]
rhs_V_4            (sext          ) [ 000000000]
sext_ln703         (sext          ) [ 000000000]
ret_V_8            (add           ) [ 000000000]
sext_ln703_1       (sext          ) [ 000000000]
ret_V_10           (add           ) [ 000000000]
sext_ln1116_1      (sext          ) [ 000000000]
sext_ln1118_7      (sext          ) [ 000000000]
r_V                (mul           ) [ 010000010]
shl_ln1118_7       (bitconcatenate) [ 000000000]
sext_ln1118_9      (sext          ) [ 000000000]
r_V_16             (sub           ) [ 000000000]
r_V_3              (bitconcatenate) [ 000000000]
sext_ln703_2       (sext          ) [ 000000000]
ret_V_13           (add           ) [ 000000000]
sext_ln1192_9      (sext          ) [ 000000000]
sext_ln1192_10     (sext          ) [ 000000000]
mul_ln1192_4       (mul           ) [ 000000000]
lhs_V_4            (bitconcatenate) [ 000000000]
sext_ln1192_11     (sext          ) [ 000000000]
sub_ln1192_3       (sub           ) [ 000000000]
rhs_V_2            (bitconcatenate) [ 000000000]
sext_ln1192_12     (sext          ) [ 000000000]
add_ln1192_16      (add           ) [ 000000000]
sext_ln1118_11     (sext          ) [ 000000000]
tmp_1              (bitconcatenate) [ 000000000]
sext_ln1192_13     (sext          ) [ 000000000]
add_ln1192_17      (add           ) [ 000000000]
p_8                (call          ) [ 000000000]
tmp_2              (bitconcatenate) [ 000000000]
sext_ln1192_14     (sext          ) [ 000000000]
add_ln1192_18      (add           ) [ 000000000]
ret_V_36           (add           ) [ 000000000]
trunc_ln708_9      (partselect    ) [ 010000011]
p_9                (call          ) [ 000000000]
tmp_3              (bitconcatenate) [ 000000000]
sext_ln1118_17     (sext          ) [ 000000000]
p_1                (call          ) [ 000000000]
tmp_4              (bitconcatenate) [ 000000000]
sext_ln1118_19     (sext          ) [ 000000000]
add_ln1192_21      (add           ) [ 000000000]
sext_ln1192_17     (sext          ) [ 000000000]
add_ln1192_22      (add           ) [ 010000010]
lhs_V_5            (sext          ) [ 000000000]
ret_V_38           (add           ) [ 000000000]
r_V_20             (mul           ) [ 000000000]
sext_ln1118_20     (sext          ) [ 000000000]
lhs_V_6            (bitconcatenate) [ 000000000]
sext_ln728         (sext          ) [ 000000000]
ret_V_39           (add           ) [ 000000000]
p_Val2_8           (call          ) [ 000000000]
tmp_5              (bitconcatenate) [ 000000000]
sext_ln1192_18     (sext          ) [ 000000000]
ret_V_40           (add           ) [ 000000000]
ret_V_20           (add           ) [ 010000010]
p_Val2_10          (call          ) [ 000000000]
sext_ln703_7       (sext          ) [ 000000000]
sext_ln703_8       (sext          ) [ 000000000]
ret_V_43           (sub           ) [ 010000010]
sext_ln700_2       (sext          ) [ 000000000]
mul_ln700_1        (mul           ) [ 000000000]
tmp_7              (bitconcatenate) [ 000000000]
rhs_V              (sext          ) [ 000000000]
ret_V_31           (sub           ) [ 000000000]
trunc_ln708_3      (partselect    ) [ 010000001]
tmp_s              (bitconcatenate) [ 000000000]
sext_ln1118_8      (sext          ) [ 000000000]
add_ln1192_11      (add           ) [ 000000000]
sext_ln1192_5      (sext          ) [ 000000000]
sext_ln1192_6      (sext          ) [ 000000000]
mul_ln1192_2       (mul           ) [ 010000001]
sext_ln1192_15     (sext          ) [ 000000000]
sext_ln1192_16     (sext          ) [ 000000000]
mul_ln1192_5       (mul           ) [ 000000000]
ret_V_41           (add           ) [ 000000000]
trunc_ln708_6      (partselect    ) [ 010000001]
sext_ln1253        (sext          ) [ 000000000]
r_V_22             (sub           ) [ 000000000]
sext_ln1116_2      (sext          ) [ 000000000]
r_V_23             (mul           ) [ 000000000]
sext_ln1118_22     (sext          ) [ 000000000]
tmp_11             (bitconcatenate) [ 000000000]
sext_ln700_4       (sext          ) [ 000000000]
ret_V_22           (add           ) [ 000000000]
sext_ln703_9       (sext          ) [ 000000000]
ret_V_25           (add           ) [ 000000000]
sext_ln1192_20     (sext          ) [ 000000000]
sext_ln1192_21     (sext          ) [ 000000000]
mul_ln1192_7       (mul           ) [ 010000001]
p_0                (call          ) [ 010000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln32 (specinterface ) [ 000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000]
write_ln50         (write         ) [ 000000000]
sext_ln1192_7      (sext          ) [ 000000000]
sext_ln1192_8      (sext          ) [ 000000000]
mul_ln1192_3       (mul           ) [ 000000000]
ret_V_33           (add           ) [ 000000000]
tmp                (partselect    ) [ 000000000]
sext_ln708_1       (sext          ) [ 000000000]
write_ln51         (write         ) [ 000000000]
write_ln52         (write         ) [ 000000000]
write_ln53         (write         ) [ 000000000]
sext_ln1192_22     (sext          ) [ 000000000]
sext_ln1192_19     (sext          ) [ 000000000]
mul_ln1192_8       (mul           ) [ 000000000]
ret_V_44           (add           ) [ 000000000]
trunc_ln708_14     (partselect    ) [ 000000000]
write_ln54         (write         ) [ 000000000]
ret_ln56           (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sincos1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sincos1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i160P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<10, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i10.i11"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i6.i11"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i6.i20"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i10P"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1004" name="x_V_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="160" slack="0"/>
<pin id="210" dir="0" index="1" bw="160" slack="0"/>
<pin id="211" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln50_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="1"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln51_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="10" slack="0"/>
<pin id="224" dir="0" index="2" bw="9" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln52_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="2"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln53_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="1"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln54_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="10" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="10" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="5" slack="0"/>
<pin id="254" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="0" index="3" bw="5" slack="0"/>
<pin id="272" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="0" index="3" bw="5" slack="0"/>
<pin id="281" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="10" slack="1"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="0" index="3" bw="5" slack="0"/>
<pin id="290" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="0" index="3" bw="5" slack="0"/>
<pin id="299" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_28/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="10" slack="1"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="5" slack="0"/>
<pin id="308" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="10" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="0" index="3" bw="5" slack="0"/>
<pin id="317" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="9" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="0" index="3" bw="5" slack="0"/>
<pin id="326" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="1"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="0" index="3" bw="5" slack="0"/>
<pin id="335" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="10" slack="1"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="0" index="3" bw="5" slack="0"/>
<pin id="344" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="10" slack="1"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="0" index="3" bw="5" slack="0"/>
<pin id="353" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="0" index="3" bw="5" slack="0"/>
<pin id="362" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="0" index="1" bw="10" slack="1"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="0" index="3" bw="5" slack="0"/>
<pin id="371" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="10" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="0" index="3" bw="5" slack="0"/>
<pin id="380" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="1"/>
<pin id="387" dir="0" index="2" bw="4" slack="0"/>
<pin id="388" dir="0" index="3" bw="5" slack="0"/>
<pin id="389" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="10" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="0" index="3" bw="5" slack="0"/>
<pin id="398" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_Val2_s_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="160" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Val2_11_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="160" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="0" index="3" bw="7" slack="0"/>
<pin id="417" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln1118_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="shl_ln_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="0"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln1118_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="0"/>
<pin id="436" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="r_V_14_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="13" slack="0"/>
<pin id="441" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_Val2_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="160" slack="0"/>
<pin id="447" dir="0" index="2" bw="9" slack="0"/>
<pin id="448" dir="0" index="3" bw="9" slack="0"/>
<pin id="449" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="lhs_V_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="ret_V_27_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="0"/>
<pin id="464" dir="0" index="1" bw="14" slack="0"/>
<pin id="465" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_27/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="14" slack="0"/>
<pin id="471" dir="0" index="2" bw="4" slack="0"/>
<pin id="472" dir="0" index="3" bw="5" slack="0"/>
<pin id="473" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Val2_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="160" slack="0"/>
<pin id="482" dir="0" index="2" bw="7" slack="0"/>
<pin id="483" dir="0" index="3" bw="7" slack="0"/>
<pin id="484" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Val2_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="0" index="1" bw="160" slack="0"/>
<pin id="492" dir="0" index="2" bw="9" slack="0"/>
<pin id="493" dir="0" index="3" bw="9" slack="0"/>
<pin id="494" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln1118_6_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="mul_ln1192_9_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="0"/>
<pin id="506" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_9_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="9" slack="0"/>
<pin id="511" dir="0" index="1" bw="160" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="7" slack="0"/>
<pin id="514" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="r_V_s_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="0" index="1" bw="9" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln1192_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="14" slack="0"/>
<pin id="529" dir="0" index="1" bw="7" slack="0"/>
<pin id="530" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln708_5_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="0" index="1" bw="14" slack="0"/>
<pin id="536" dir="0" index="2" bw="4" slack="0"/>
<pin id="537" dir="0" index="3" bw="5" slack="0"/>
<pin id="538" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln700_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="shl_ln1118_s_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="13" slack="0"/>
<pin id="550" dir="0" index="1" bw="10" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sext_ln1118_12_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="0"/>
<pin id="558" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="shl_ln1118_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln1118_13_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="0"/>
<pin id="570" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln1118_14_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="r_V_17_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="13" slack="0"/>
<pin id="578" dir="0" index="1" bw="11" slack="0"/>
<pin id="579" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="shl_ln1118_5_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="0"/>
<pin id="584" dir="0" index="1" bw="10" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln1118_15_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="r_V_18_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="13" slack="0"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_18/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln703_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="14" slack="0"/>
<pin id="602" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sext_ln703_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="0"/>
<pin id="606" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="ret_V_35_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="0" index="1" bw="14" slack="0"/>
<pin id="611" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln1192_14_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="15" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="0"/>
<pin id="617" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_14/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sext_ln1118_16_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="15" slack="0"/>
<pin id="622" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln1118_18_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="mul_ln700_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="0"/>
<pin id="630" dir="0" index="1" bw="10" slack="0"/>
<pin id="631" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="mul_ln700_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="7" slack="0"/>
<pin id="637" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_4/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="shl_ln1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="18" slack="0"/>
<pin id="642" dir="0" index="1" bw="14" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln1192_30_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="14" slack="0"/>
<pin id="650" dir="0" index="1" bw="10" slack="0"/>
<pin id="651" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln1192_27_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="0"/>
<pin id="656" dir="0" index="1" bw="14" slack="0"/>
<pin id="657" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_27/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln708_11_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="0"/>
<pin id="662" dir="0" index="1" bw="14" slack="0"/>
<pin id="663" dir="0" index="2" bw="4" slack="0"/>
<pin id="664" dir="0" index="3" bw="5" slack="0"/>
<pin id="665" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln1118_23_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="14" slack="0"/>
<pin id="673" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="r_V_24_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="14" slack="0"/>
<pin id="677" dir="0" index="1" bw="11" slack="0"/>
<pin id="678" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_24/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln1192_29_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="15" slack="0"/>
<pin id="683" dir="0" index="1" bw="10" slack="0"/>
<pin id="684" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_29/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln1118_24_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="15" slack="0"/>
<pin id="689" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="trunc_ln708_13_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="0" index="1" bw="14" slack="0"/>
<pin id="694" dir="0" index="2" bw="4" slack="0"/>
<pin id="695" dir="0" index="3" bw="5" slack="0"/>
<pin id="696" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln1118_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="1"/>
<pin id="702" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln1118_4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln1192_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="1"/>
<pin id="708" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="mul_ln1192_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="0"/>
<pin id="711" dir="0" index="1" bw="10" slack="0"/>
<pin id="712" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="lhs_V_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="18" slack="0"/>
<pin id="717" dir="0" index="1" bw="10" slack="1"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="trunc_ln708_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="0"/>
<pin id="724" dir="0" index="1" bw="18" slack="0"/>
<pin id="725" dir="0" index="2" bw="5" slack="0"/>
<pin id="726" dir="0" index="3" bw="6" slack="0"/>
<pin id="727" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="lhs_V_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="0"/>
<pin id="733" dir="0" index="1" bw="10" slack="1"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="shl_ln1118_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="0"/>
<pin id="740" dir="0" index="1" bw="10" slack="1"/>
<pin id="741" dir="0" index="2" bw="1" slack="0"/>
<pin id="742" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sext_ln1192_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="12" slack="0"/>
<pin id="747" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sub_ln1192_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="12" slack="0"/>
<pin id="751" dir="0" index="1" bw="14" slack="0"/>
<pin id="752" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="shl_ln1118_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="14" slack="0"/>
<pin id="757" dir="0" index="1" bw="10" slack="1"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="shl_ln1118_4_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="12" slack="0"/>
<pin id="764" dir="0" index="1" bw="10" slack="1"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sext_ln1192_4_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="12" slack="0"/>
<pin id="771" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sub_ln1192_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="14" slack="0"/>
<pin id="775" dir="0" index="1" bw="12" slack="0"/>
<pin id="776" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln1192_4_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="14" slack="0"/>
<pin id="781" dir="0" index="1" bw="14" slack="0"/>
<pin id="782" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="ret_V_30_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="14" slack="0"/>
<pin id="787" dir="0" index="1" bw="9" slack="0"/>
<pin id="788" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln708_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="0"/>
<pin id="793" dir="0" index="1" bw="14" slack="0"/>
<pin id="794" dir="0" index="2" bw="4" slack="0"/>
<pin id="795" dir="0" index="3" bw="5" slack="0"/>
<pin id="796" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln1192_8_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="14" slack="1"/>
<pin id="804" dir="0" index="1" bw="14" slack="0"/>
<pin id="805" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="rhs_V_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="14" slack="0"/>
<pin id="809" dir="0" index="1" bw="10" slack="1"/>
<pin id="810" dir="0" index="2" bw="1" slack="0"/>
<pin id="811" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sub_ln1192_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="0"/>
<pin id="816" dir="0" index="1" bw="14" slack="0"/>
<pin id="817" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/2 "/>
</bind>
</comp>

<comp id="820" class="1004" name="ret_V_32_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="0"/>
<pin id="822" dir="0" index="1" bw="10" slack="0"/>
<pin id="823" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln708_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="0" index="1" bw="14" slack="0"/>
<pin id="829" dir="0" index="2" bw="4" slack="0"/>
<pin id="830" dir="0" index="3" bw="5" slack="0"/>
<pin id="831" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln1118_10_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="10" slack="1"/>
<pin id="839" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="ret_V_34_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="1"/>
<pin id="842" dir="0" index="1" bw="10" slack="0"/>
<pin id="843" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="trunc_ln708_7_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="10" slack="0"/>
<pin id="847" dir="0" index="1" bw="14" slack="0"/>
<pin id="848" dir="0" index="2" bw="4" slack="0"/>
<pin id="849" dir="0" index="3" bw="5" slack="0"/>
<pin id="850" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/2 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln708_8_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="0"/>
<pin id="858" dir="0" index="1" bw="26" slack="0"/>
<pin id="859" dir="0" index="2" bw="6" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/2 "/>
</bind>
</comp>

<comp id="865" class="1004" name="trunc_ln708_s_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="10" slack="0"/>
<pin id="867" dir="0" index="1" bw="18" slack="0"/>
<pin id="868" dir="0" index="2" bw="5" slack="0"/>
<pin id="869" dir="0" index="3" bw="6" slack="0"/>
<pin id="870" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln1118_21_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="0"/>
<pin id="876" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="r_V_21_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="12" slack="0"/>
<pin id="880" dir="0" index="1" bw="10" slack="0"/>
<pin id="881" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_21/2 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln708_10_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="0"/>
<pin id="886" dir="0" index="1" bw="13" slack="0"/>
<pin id="887" dir="0" index="2" bw="4" slack="0"/>
<pin id="888" dir="0" index="3" bw="5" slack="0"/>
<pin id="889" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln708_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="9" slack="0"/>
<pin id="896" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln708_12_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="0"/>
<pin id="901" dir="0" index="1" bw="26" slack="0"/>
<pin id="902" dir="0" index="2" bw="6" slack="0"/>
<pin id="903" dir="0" index="3" bw="6" slack="0"/>
<pin id="904" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="add_ln703_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="2"/>
<pin id="910" dir="0" index="1" bw="5" slack="0"/>
<pin id="911" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="914" class="1004" name="add_ln703_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="10" slack="2"/>
<pin id="916" dir="0" index="1" bw="10" slack="2"/>
<pin id="917" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln703_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="10" slack="3"/>
<pin id="921" dir="0" index="1" bw="6" slack="0"/>
<pin id="922" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="925" class="1004" name="lhs_V_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="4"/>
<pin id="927" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="928" class="1004" name="sext_ln1116_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="6" slack="1"/>
<pin id="930" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln700_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="20" slack="1"/>
<pin id="933" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/6 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sext_ln700_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="1"/>
<pin id="936" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln1192_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="10" slack="5"/>
<pin id="939" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln1192_2_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="0"/>
<pin id="942" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="ret_V_29_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="0"/>
<pin id="946" dir="0" index="1" bw="10" slack="0"/>
<pin id="947" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_29/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln1192_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="11" slack="0"/>
<pin id="952" dir="0" index="1" bw="7" slack="0"/>
<pin id="953" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="rhs_V_4_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="10" slack="5"/>
<pin id="958" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/6 "/>
</bind>
</comp>

<comp id="959" class="1004" name="sext_ln703_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="6" slack="1"/>
<pin id="961" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/6 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sext_ln703_1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="6" slack="1"/>
<pin id="964" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/6 "/>
</bind>
</comp>

<comp id="965" class="1004" name="ret_V_10_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="6" slack="0"/>
<pin id="967" dir="0" index="1" bw="5" slack="0"/>
<pin id="968" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/6 "/>
</bind>
</comp>

<comp id="971" class="1004" name="sext_ln1118_7_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="7" slack="0"/>
<pin id="973" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="975" class="1004" name="shl_ln1118_7_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="12" slack="0"/>
<pin id="977" dir="0" index="1" bw="10" slack="5"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/6 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln1118_9_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="12" slack="0"/>
<pin id="984" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/6 "/>
</bind>
</comp>

<comp id="986" class="1004" name="r_V_16_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="12" slack="0"/>
<pin id="989" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_16/6 "/>
</bind>
</comp>

<comp id="992" class="1004" name="r_V_3_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="13" slack="0"/>
<pin id="994" dir="0" index="1" bw="10" slack="5"/>
<pin id="995" dir="0" index="2" bw="1" slack="0"/>
<pin id="996" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_3/6 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln703_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="1"/>
<pin id="1001" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sext_ln1192_9_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="13" slack="0"/>
<pin id="1004" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="lhs_V_4_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="21" slack="0"/>
<pin id="1008" dir="0" index="1" bw="13" slack="0"/>
<pin id="1009" dir="0" index="2" bw="1" slack="0"/>
<pin id="1010" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="sext_ln1192_11_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="21" slack="0"/>
<pin id="1016" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/6 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="rhs_V_2_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="21" slack="0"/>
<pin id="1020" dir="0" index="1" bw="10" slack="5"/>
<pin id="1021" dir="0" index="2" bw="1" slack="0"/>
<pin id="1022" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/6 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sext_ln1192_12_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="21" slack="0"/>
<pin id="1027" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="add_ln1192_16_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="22" slack="0"/>
<pin id="1031" dir="0" index="1" bw="21" slack="0"/>
<pin id="1032" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sext_ln1118_11_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="1"/>
<pin id="1036" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="17" slack="0"/>
<pin id="1039" dir="0" index="1" bw="6" slack="1"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sext_ln1192_13_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="17" slack="0"/>
<pin id="1046" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/6 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="add_ln1192_17_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="22" slack="0"/>
<pin id="1050" dir="0" index="1" bw="17" slack="0"/>
<pin id="1051" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="17" slack="0"/>
<pin id="1056" dir="0" index="1" bw="6" slack="0"/>
<pin id="1057" dir="0" index="2" bw="1" slack="0"/>
<pin id="1058" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sext_ln1192_14_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="17" slack="0"/>
<pin id="1064" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/6 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="add_ln1192_18_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="22" slack="0"/>
<pin id="1068" dir="0" index="1" bw="17" slack="0"/>
<pin id="1069" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="ret_V_36_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="22" slack="0"/>
<pin id="1074" dir="0" index="1" bw="17" slack="0"/>
<pin id="1075" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="trunc_ln708_9_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="10" slack="0"/>
<pin id="1080" dir="0" index="1" bw="22" slack="0"/>
<pin id="1081" dir="0" index="2" bw="5" slack="0"/>
<pin id="1082" dir="0" index="3" bw="6" slack="0"/>
<pin id="1083" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_3_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="7" slack="0"/>
<pin id="1090" dir="0" index="1" bw="6" slack="0"/>
<pin id="1091" dir="0" index="2" bw="1" slack="0"/>
<pin id="1092" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="sext_ln1118_17_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="7" slack="0"/>
<pin id="1098" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/6 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_4_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="7" slack="0"/>
<pin id="1102" dir="0" index="1" bw="6" slack="0"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln1118_19_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="7" slack="0"/>
<pin id="1110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/6 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="add_ln1192_21_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="7" slack="0"/>
<pin id="1114" dir="0" index="1" bw="5" slack="0"/>
<pin id="1115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_21/6 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="sext_ln1192_17_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/6 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="add_ln1192_22_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="7" slack="0"/>
<pin id="1124" dir="0" index="1" bw="8" slack="0"/>
<pin id="1125" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_22/6 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="lhs_V_5_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="5"/>
<pin id="1130" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/6 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="ret_V_38_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="10" slack="0"/>
<pin id="1133" dir="0" index="1" bw="10" slack="0"/>
<pin id="1134" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="lhs_V_6_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="15" slack="0"/>
<pin id="1139" dir="0" index="1" bw="11" slack="0"/>
<pin id="1140" dir="0" index="2" bw="1" slack="0"/>
<pin id="1141" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/6 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="sext_ln728_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="15" slack="0"/>
<pin id="1147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/6 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp_5_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="10" slack="0"/>
<pin id="1151" dir="0" index="1" bw="6" slack="0"/>
<pin id="1152" dir="0" index="2" bw="1" slack="0"/>
<pin id="1153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sext_ln1192_18_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="10" slack="0"/>
<pin id="1159" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/6 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="ret_V_40_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="0"/>
<pin id="1163" dir="0" index="1" bw="10" slack="0"/>
<pin id="1164" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/6 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="ret_V_20_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="16" slack="0"/>
<pin id="1168" dir="0" index="1" bw="11" slack="0"/>
<pin id="1169" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20/6 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="sext_ln703_7_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="6" slack="0"/>
<pin id="1174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/6 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="sext_ln703_8_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="6" slack="1"/>
<pin id="1178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/6 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="ret_V_43_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="6" slack="0"/>
<pin id="1181" dir="0" index="1" bw="6" slack="0"/>
<pin id="1182" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_43/6 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="sext_ln700_2_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="11" slack="1"/>
<pin id="1187" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/7 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="mul_ln700_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="11" slack="0"/>
<pin id="1190" dir="0" index="1" bw="30" slack="1"/>
<pin id="1191" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/7 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_7_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="26" slack="0"/>
<pin id="1195" dir="0" index="1" bw="6" slack="2"/>
<pin id="1196" dir="0" index="2" bw="1" slack="0"/>
<pin id="1197" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="rhs_V_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="26" slack="0"/>
<pin id="1202" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="ret_V_31_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="30" slack="0"/>
<pin id="1206" dir="0" index="1" bw="26" slack="0"/>
<pin id="1207" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_31/7 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="trunc_ln708_3_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="10" slack="0"/>
<pin id="1212" dir="0" index="1" bw="30" slack="0"/>
<pin id="1213" dir="0" index="2" bw="6" slack="0"/>
<pin id="1214" dir="0" index="3" bw="6" slack="0"/>
<pin id="1215" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/7 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_s_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="0"/>
<pin id="1222" dir="0" index="1" bw="6" slack="3"/>
<pin id="1223" dir="0" index="2" bw="1" slack="0"/>
<pin id="1224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="sext_ln1118_8_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="0"/>
<pin id="1229" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/7 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="sext_ln1192_5_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="14" slack="1"/>
<pin id="1233" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/7 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="sext_ln1192_15_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="9" slack="1"/>
<pin id="1236" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/7 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="sext_ln1192_16_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="16" slack="1"/>
<pin id="1239" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/7 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="trunc_ln708_6_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="10" slack="0"/>
<pin id="1242" dir="0" index="1" bw="22" slack="0"/>
<pin id="1243" dir="0" index="2" bw="5" slack="0"/>
<pin id="1244" dir="0" index="3" bw="6" slack="0"/>
<pin id="1245" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/7 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="sext_ln1253_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="6" slack="2"/>
<pin id="1251" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/7 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="r_V_22_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="6" slack="0"/>
<pin id="1255" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_22/7 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="sext_ln1116_2_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="6" slack="3"/>
<pin id="1260" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/7 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="r_V_23_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="6" slack="0"/>
<pin id="1263" dir="0" index="1" bw="6" slack="0"/>
<pin id="1264" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/7 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="sext_ln1118_22_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="12" slack="0"/>
<pin id="1269" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/7 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="tmp_11_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="11" slack="0"/>
<pin id="1273" dir="0" index="1" bw="7" slack="0"/>
<pin id="1274" dir="0" index="2" bw="1" slack="0"/>
<pin id="1275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="sext_ln700_4_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="11" slack="0"/>
<pin id="1281" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/7 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="sext_ln703_9_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="7" slack="1"/>
<pin id="1285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/7 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="ret_V_25_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="7" slack="0"/>
<pin id="1288" dir="0" index="1" bw="3" slack="0"/>
<pin id="1289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/7 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="sext_ln1192_21_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="0"/>
<pin id="1294" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_21/7 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="sext_ln1192_7_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="23" slack="1"/>
<pin id="1298" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/8 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="sext_ln1192_8_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="6" slack="3"/>
<pin id="1301" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/8 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="9" slack="0"/>
<pin id="1304" dir="0" index="1" bw="25" slack="0"/>
<pin id="1305" dir="0" index="2" bw="6" slack="0"/>
<pin id="1306" dir="0" index="3" bw="6" slack="0"/>
<pin id="1307" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="sext_ln708_1_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="9" slack="0"/>
<pin id="1313" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/8 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sext_ln1192_22_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="21" slack="1"/>
<pin id="1318" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_22/8 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="sext_ln1192_19_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="6" slack="1"/>
<pin id="1321" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/8 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="trunc_ln708_14_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="10" slack="0"/>
<pin id="1324" dir="0" index="1" bw="22" slack="0"/>
<pin id="1325" dir="0" index="2" bw="5" slack="0"/>
<pin id="1326" dir="0" index="3" bw="6" slack="0"/>
<pin id="1327" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/8 "/>
</bind>
</comp>

<comp id="1332" class="1007" name="mul_ln1118_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="15" slack="0"/>
<pin id="1334" dir="0" index="1" bw="15" slack="0"/>
<pin id="1335" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="1338" class="1007" name="grp_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="18" slack="0"/>
<pin id="1340" dir="0" index="1" bw="18" slack="0"/>
<pin id="1341" dir="0" index="2" bw="18" slack="0"/>
<pin id="1342" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/1 add_ln700/1 "/>
</bind>
</comp>

<comp id="1346" class="1007" name="mul_ln1118_4_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="15" slack="0"/>
<pin id="1348" dir="0" index="1" bw="15" slack="0"/>
<pin id="1349" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/1 "/>
</bind>
</comp>

<comp id="1352" class="1007" name="grp_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="10" slack="0"/>
<pin id="1354" dir="0" index="1" bw="10" slack="0"/>
<pin id="1355" dir="0" index="2" bw="14" slack="0"/>
<pin id="1356" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/1 ret_V_42/1 "/>
</bind>
</comp>

<comp id="1361" class="1007" name="grp_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="10" slack="0"/>
<pin id="1363" dir="0" index="1" bw="18" slack="0"/>
<pin id="1364" dir="0" index="2" bw="18" slack="0"/>
<pin id="1365" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/2 ret_V_28/2 "/>
</bind>
</comp>

<comp id="1370" class="1007" name="r_V_19_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="26" slack="1"/>
<pin id="1372" dir="0" index="1" bw="26" slack="0"/>
<pin id="1373" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/2 "/>
</bind>
</comp>

<comp id="1376" class="1007" name="grp_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="10" slack="0"/>
<pin id="1378" dir="0" index="1" bw="18" slack="0"/>
<pin id="1379" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1380" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="rhs_V_3/2 ret_V_37/2 "/>
</bind>
</comp>

<comp id="1384" class="1007" name="r_V_25_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="26" slack="1"/>
<pin id="1386" dir="0" index="1" bw="26" slack="0"/>
<pin id="1387" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/2 "/>
</bind>
</comp>

<comp id="1390" class="1007" name="grp_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="10" slack="0"/>
<pin id="1392" dir="0" index="1" bw="11" slack="0"/>
<pin id="1393" dir="0" index="2" bw="20" slack="0"/>
<pin id="1394" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="ret_V/5 sext_ln1118/5 mul_ln703/5 ret_V_1/5 "/>
</bind>
</comp>

<comp id="1398" class="1007" name="grp_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="6" slack="0"/>
<pin id="1400" dir="0" index="1" bw="6" slack="0"/>
<pin id="1401" dir="0" index="2" bw="12" slack="0"/>
<pin id="1402" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_15/5 ret_V_3/5 "/>
</bind>
</comp>

<comp id="1406" class="1007" name="mul_ln700_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="12" slack="0"/>
<pin id="1408" dir="0" index="1" bw="20" slack="0"/>
<pin id="1409" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/6 "/>
</bind>
</comp>

<comp id="1412" class="1007" name="grp_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="6" slack="0"/>
<pin id="1414" dir="0" index="1" bw="7" slack="0"/>
<pin id="1415" dir="0" index="2" bw="7" slack="0"/>
<pin id="1416" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/6 sext_ln1116_1/6 r_V/6 "/>
</bind>
</comp>

<comp id="1420" class="1007" name="grp_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="10" slack="0"/>
<pin id="1422" dir="0" index="1" bw="6" slack="0"/>
<pin id="1423" dir="0" index="2" bw="13" slack="0"/>
<pin id="1424" dir="0" index="3" bw="21" slack="0"/>
<pin id="1425" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="ret_V_13/6 sext_ln1192_10/6 mul_ln1192_4/6 sub_ln1192_3/6 "/>
</bind>
</comp>

<comp id="1431" class="1007" name="grp_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="6" slack="0"/>
<pin id="1433" dir="0" index="1" bw="6" slack="0"/>
<pin id="1434" dir="0" index="2" bw="15" slack="0"/>
<pin id="1435" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_20/6 sext_ln1118_20/6 ret_V_39/6 "/>
</bind>
</comp>

<comp id="1440" class="1007" name="grp_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="8" slack="0"/>
<pin id="1442" dir="0" index="1" bw="9" slack="0"/>
<pin id="1443" dir="0" index="2" bw="14" slack="0"/>
<pin id="1444" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln1192_11/7 sext_ln1192_6/7 mul_ln1192_2/7 "/>
</bind>
</comp>

<comp id="1448" class="1007" name="grp_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="9" slack="0"/>
<pin id="1450" dir="0" index="1" bw="16" slack="0"/>
<pin id="1451" dir="0" index="2" bw="22" slack="0"/>
<pin id="1452" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/7 ret_V_41/7 "/>
</bind>
</comp>

<comp id="1457" class="1007" name="grp_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="12" slack="0"/>
<pin id="1459" dir="0" index="1" bw="11" slack="0"/>
<pin id="1460" dir="0" index="2" bw="8" slack="0"/>
<pin id="1461" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_22/7 sext_ln1192_20/7 mul_ln1192_7/7 "/>
</bind>
</comp>

<comp id="1465" class="1007" name="grp_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="6" slack="0"/>
<pin id="1467" dir="0" index="1" bw="23" slack="0"/>
<pin id="1468" dir="0" index="2" bw="25" slack="0"/>
<pin id="1469" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_3/8 ret_V_33/8 "/>
</bind>
</comp>

<comp id="1474" class="1007" name="grp_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="6" slack="0"/>
<pin id="1476" dir="0" index="1" bw="21" slack="0"/>
<pin id="1477" dir="0" index="2" bw="22" slack="0"/>
<pin id="1478" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/8 ret_V_44/8 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="p_Val2_s_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="10" slack="1"/>
<pin id="1485" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1493" class="1005" name="p_Val2_11_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="10" slack="1"/>
<pin id="1495" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="p_Val2_1_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="10" slack="1"/>
<pin id="1503" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="p_Val2_2_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="10" slack="1"/>
<pin id="1511" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="p_Val2_3_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="10" slack="1"/>
<pin id="1517" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="mul_ln1192_9_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="14" slack="1"/>
<pin id="1528" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="mul_ln1118_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="26" slack="1"/>
<pin id="1534" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="add_ln700_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="18" slack="1"/>
<pin id="1539" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="mul_ln1118_4_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="26" slack="1"/>
<pin id="1544" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="trunc_ln708_13_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="10" slack="1"/>
<pin id="1549" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="trunc_ln708_1_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="10" slack="1"/>
<pin id="1554" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="trunc_ln708_8_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="10" slack="1"/>
<pin id="1559" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="trunc_ln708_s_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="10" slack="1"/>
<pin id="1564" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1567" class="1005" name="trunc_ln708_12_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="10" slack="1"/>
<pin id="1569" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="p_s_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="6" slack="1"/>
<pin id="1574" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1577" class="1005" name="p_5_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="6" slack="3"/>
<pin id="1579" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="p_2_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="6" slack="3"/>
<pin id="1584" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="ret_V_1_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="20" slack="1"/>
<pin id="1589" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="ret_V_3_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="12" slack="1"/>
<pin id="1594" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="p_Val2_5_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="6" slack="2"/>
<pin id="1599" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="p_Val2_6_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="6" slack="1"/>
<pin id="1604" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="p_Val2_s_28_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="6" slack="1"/>
<pin id="1609" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_28 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="p_6_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="6" slack="1"/>
<pin id="1614" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="p_7_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="6" slack="1"/>
<pin id="1621" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_7 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="p_Val2_9_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="6" slack="2"/>
<pin id="1626" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="p_Val2_7_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="6" slack="1"/>
<pin id="1631" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="mul_ln700_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="30" slack="1"/>
<pin id="1636" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="add_ln1192_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="11" slack="1"/>
<pin id="1641" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="r_V_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="14" slack="1"/>
<pin id="1646" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1649" class="1005" name="trunc_ln708_9_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="10" slack="2"/>
<pin id="1651" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="add_ln1192_22_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="9" slack="1"/>
<pin id="1656" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_22 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="ret_V_20_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="16" slack="1"/>
<pin id="1661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_20 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="ret_V_43_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="7" slack="1"/>
<pin id="1666" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_43 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="trunc_ln708_3_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="10" slack="1"/>
<pin id="1671" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="mul_ln1192_2_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="23" slack="1"/>
<pin id="1676" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="trunc_ln708_6_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="10" slack="1"/>
<pin id="1681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="mul_ln1192_7_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="21" slack="1"/>
<pin id="1686" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="p_0_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="6" slack="1"/>
<pin id="1691" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="212"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="198" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="198" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="198" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="198" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="198" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="12" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="12" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="372"><net_src comp="46" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="12" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="381"><net_src comp="46" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="12" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="14" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="12" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="12" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="408"><net_src comp="18" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="208" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="22" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="208" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="26" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="412" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="412" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="422" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="18" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="208" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="32" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="34" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="459"><net_src comp="36" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="444" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="38" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="438" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="42" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="478"><net_src comp="468" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="485"><net_src comp="18" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="208" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="48" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="495"><net_src comp="18" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="208" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="502"><net_src comp="402" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="56" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="208" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="58" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="524"><net_src comp="60" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="509" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="62" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="64" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="40" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="42" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="44" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="543"><net_src comp="533" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="547"><net_src comp="444" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="28" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="444" pin="4"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="30" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="66" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="444" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="68" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="560" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="556" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="568" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="66" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="412" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="68" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="434" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="576" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="594" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="600" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="70" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="444" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="544" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="74" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="76" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="38" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="519" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="78" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="454" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="40" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="42" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="44" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="670"><net_src comp="660" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="674"><net_src comp="454" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="572" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="70" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="697"><net_src comp="40" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="42" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="699"><net_src comp="44" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="713"><net_src comp="703" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="703" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="82" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="84" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="728"><net_src comp="86" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="88" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="730"><net_src comp="90" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="736"><net_src comp="36" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="38" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="92" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="94" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="748"><net_src comp="738" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="731" pin="3"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="36" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="38" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="767"><net_src comp="92" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="94" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="772"><net_src comp="762" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="755" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="769" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="749" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="96" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="797"><net_src comp="40" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="42" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="44" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="801"><net_src comp="791" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="806"><net_src comp="731" pin="3"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="36" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="38" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="818"><net_src comp="802" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="807" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="98" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="832"><net_src comp="40" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="820" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="42" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="44" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="836"><net_src comp="826" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="844"><net_src comp="100" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="851"><net_src comp="40" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="840" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="853"><net_src comp="42" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="854"><net_src comp="44" pin="0"/><net_sink comp="845" pin=3"/></net>

<net id="855"><net_src comp="845" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="862"><net_src comp="104" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="106" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="864"><net_src comp="108" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="871"><net_src comp="86" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="88" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="873"><net_src comp="90" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="877"><net_src comp="738" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="837" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="890"><net_src comp="112" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="878" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="42" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="893"><net_src comp="114" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="897"><net_src comp="884" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="905"><net_src comp="104" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="106" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="907"><net_src comp="108" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="912"><net_src comp="118" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="913"><net_src comp="908" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="918"><net_src comp="914" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="923"><net_src comp="120" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="924"><net_src comp="919" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="943"><net_src comp="339" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="937" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="944" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="128" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="969"><net_src comp="962" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="132" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="92" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="94" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="985"><net_src comp="975" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="134" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="982" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="997"><net_src comp="28" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="30" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1005"><net_src comp="992" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1011"><net_src comp="136" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="986" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="84" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1017"><net_src comp="1006" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="138" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="140" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1028"><net_src comp="1018" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1042"><net_src comp="142" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="140" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1047"><net_src comp="1037" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="1029" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1059"><net_src comp="142" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="348" pin="4"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="140" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1065"><net_src comp="1054" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1048" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="144" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1084"><net_src comp="146" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1085"><net_src comp="1072" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1086"><net_src comp="114" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1087"><net_src comp="148" pin="0"/><net_sink comp="1078" pin=3"/></net>

<net id="1093"><net_src comp="150" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="357" pin="4"/><net_sink comp="1088" pin=1"/></net>

<net id="1095"><net_src comp="68" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1099"><net_src comp="1088" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1105"><net_src comp="150" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="366" pin="4"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="68" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1111"><net_src comp="1100" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1116"><net_src comp="1096" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="152" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="1108" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1118" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1135"><net_src comp="1128" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="956" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1142"><net_src comp="154" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="38" pin="0"/><net_sink comp="1137" pin=2"/></net>

<net id="1148"><net_src comp="1137" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1154"><net_src comp="156" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="375" pin="4"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="38" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1160"><net_src comp="1149" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="1157" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1170"><net_src comp="1161" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="158" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1175"><net_src comp="384" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1183"><net_src comp="1172" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="1176" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1192"><net_src comp="1185" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1198"><net_src comp="160" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="162" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1203"><net_src comp="1193" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1208"><net_src comp="1188" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1200" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1216"><net_src comp="164" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1217"><net_src comp="1204" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1218"><net_src comp="20" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1219"><net_src comp="22" pin="0"/><net_sink comp="1210" pin=3"/></net>

<net id="1225"><net_src comp="166" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="94" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1230"><net_src comp="1220" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1246"><net_src comp="146" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1247"><net_src comp="114" pin="0"/><net_sink comp="1240" pin=2"/></net>

<net id="1248"><net_src comp="148" pin="0"/><net_sink comp="1240" pin=3"/></net>

<net id="1256"><net_src comp="172" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="1249" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1265"><net_src comp="1258" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="1258" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1270"><net_src comp="1261" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1276"><net_src comp="174" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1252" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="38" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1282"><net_src comp="1271" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1290"><net_src comp="1283" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="176" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1295"><net_src comp="1286" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1308"><net_src comp="202" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="106" pin="0"/><net_sink comp="1302" pin=2"/></net>

<net id="1310"><net_src comp="204" pin="0"/><net_sink comp="1302" pin=3"/></net>

<net id="1314"><net_src comp="1302" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1328"><net_src comp="146" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="114" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1330"><net_src comp="148" pin="0"/><net_sink comp="1322" pin=3"/></net>

<net id="1331"><net_src comp="1322" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="1336"><net_src comp="620" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="620" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1343"><net_src comp="628" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1344"><net_src comp="72" pin="0"/><net_sink comp="1338" pin=1"/></net>

<net id="1345"><net_src comp="640" pin="3"/><net_sink comp="1338" pin=2"/></net>

<net id="1350"><net_src comp="687" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="687" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1357"><net_src comp="422" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1358"><net_src comp="422" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1359"><net_src comp="80" pin="0"/><net_sink comp="1352" pin=2"/></net>

<net id="1360"><net_src comp="1352" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="1366"><net_src comp="706" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="709" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1368"><net_src comp="715" pin="3"/><net_sink comp="1361" pin=2"/></net>

<net id="1369"><net_src comp="1361" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="1374"><net_src comp="102" pin="0"/><net_sink comp="1370" pin=1"/></net>

<net id="1375"><net_src comp="1370" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="1381"><net_src comp="700" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1382"><net_src comp="110" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1383"><net_src comp="1376" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="1388"><net_src comp="116" pin="0"/><net_sink comp="1384" pin=1"/></net>

<net id="1389"><net_src comp="1384" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="1395"><net_src comp="925" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1396"><net_src comp="122" pin="0"/><net_sink comp="1390" pin=1"/></net>

<net id="1397"><net_src comp="124" pin="0"/><net_sink comp="1390" pin=2"/></net>

<net id="1403"><net_src comp="928" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1404"><net_src comp="928" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1405"><net_src comp="126" pin="0"/><net_sink comp="1398" pin=2"/></net>

<net id="1410"><net_src comp="934" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="931" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="1417"><net_src comp="959" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1418"><net_src comp="130" pin="0"/><net_sink comp="1412" pin=1"/></net>

<net id="1419"><net_src comp="971" pin="1"/><net_sink comp="1412" pin=2"/></net>

<net id="1426"><net_src comp="956" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1427"><net_src comp="999" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1428"><net_src comp="1002" pin="1"/><net_sink comp="1420" pin=2"/></net>

<net id="1429"><net_src comp="1014" pin="1"/><net_sink comp="1420" pin=3"/></net>

<net id="1430"><net_src comp="1420" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1436"><net_src comp="1034" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1437"><net_src comp="1034" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1438"><net_src comp="1145" pin="1"/><net_sink comp="1431" pin=2"/></net>

<net id="1439"><net_src comp="1431" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1445"><net_src comp="1227" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1446"><net_src comp="168" pin="0"/><net_sink comp="1440" pin=1"/></net>

<net id="1447"><net_src comp="1231" pin="1"/><net_sink comp="1440" pin=2"/></net>

<net id="1453"><net_src comp="1234" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1454"><net_src comp="1237" pin="1"/><net_sink comp="1448" pin=1"/></net>

<net id="1455"><net_src comp="170" pin="0"/><net_sink comp="1448" pin=2"/></net>

<net id="1456"><net_src comp="1448" pin="3"/><net_sink comp="1240" pin=1"/></net>

<net id="1462"><net_src comp="1267" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="1279" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="1292" pin="1"/><net_sink comp="1457" pin=2"/></net>

<net id="1470"><net_src comp="1299" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1471"><net_src comp="1296" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="1472"><net_src comp="200" pin="0"/><net_sink comp="1465" pin=2"/></net>

<net id="1473"><net_src comp="1465" pin="3"/><net_sink comp="1302" pin=1"/></net>

<net id="1479"><net_src comp="1319" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1480"><net_src comp="1316" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1481"><net_src comp="206" pin="0"/><net_sink comp="1474" pin=2"/></net>

<net id="1482"><net_src comp="1474" pin="3"/><net_sink comp="1322" pin=1"/></net>

<net id="1486"><net_src comp="402" pin="4"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1489"><net_src comp="1483" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1490"><net_src comp="1483" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1491"><net_src comp="1483" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1492"><net_src comp="1483" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1496"><net_src comp="412" pin="4"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1498"><net_src comp="1493" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1499"><net_src comp="1493" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1500"><net_src comp="1493" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1504"><net_src comp="444" pin="4"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1507"><net_src comp="1501" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1508"><net_src comp="1501" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1512"><net_src comp="479" pin="4"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1518"><net_src comp="489" pin="4"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1521"><net_src comp="1515" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1522"><net_src comp="1515" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1523"><net_src comp="1515" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1524"><net_src comp="1515" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1525"><net_src comp="1515" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1529"><net_src comp="503" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1535"><net_src comp="1332" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1540"><net_src comp="1338" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1545"><net_src comp="1346" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1550"><net_src comp="691" pin="4"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1555"><net_src comp="722" pin="4"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1560"><net_src comp="856" pin="4"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1565"><net_src comp="865" pin="4"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1570"><net_src comp="899" pin="4"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1575"><net_src comp="249" pin="4"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1580"><net_src comp="258" pin="4"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1585"><net_src comp="267" pin="4"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1590"><net_src comp="1390" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1595"><net_src comp="1398" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1600"><net_src comp="276" pin="4"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1605"><net_src comp="285" pin="4"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1610"><net_src comp="294" pin="4"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1615"><net_src comp="303" pin="4"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1618"><net_src comp="1612" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1622"><net_src comp="312" pin="4"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1627"><net_src comp="321" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1632"><net_src comp="330" pin="4"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1637"><net_src comp="1406" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1642"><net_src comp="950" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1647"><net_src comp="1412" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1652"><net_src comp="1078" pin="4"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1657"><net_src comp="1122" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1662"><net_src comp="1166" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1667"><net_src comp="1179" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1672"><net_src comp="1210" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1677"><net_src comp="1440" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1682"><net_src comp="1240" pin="4"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1687"><net_src comp="1457" pin="3"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1692"><net_src comp="393" pin="4"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1319" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {8 }
	Port: y_1_V | {8 }
	Port: y_2_V | {8 }
	Port: y_3_V | {8 }
	Port: y_4_V | {8 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sincos1_1 | {3 4 5 6 7 }
	Port: myproject : sincos1_0 | {3 4 5 6 7 }
  - Chain level:
	State 1
		sext_ln1118_2 : 1
		shl_ln : 1
		sext_ln1118_3 : 2
		r_V_14 : 3
		lhs_V_1 : 1
		ret_V_27 : 4
		trunc_ln : 5
		p_s : 6
		sext_ln1118_6 : 1
		mul_ln1192_9 : 2
		r_V_s : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		p_5 : 4
		sext_ln700_3 : 1
		shl_ln1118_s : 1
		sext_ln1118_12 : 2
		shl_ln1118_1 : 1
		sext_ln1118_13 : 2
		sext_ln1118_14 : 2
		r_V_17 : 3
		shl_ln1118_5 : 1
		sext_ln1118_15 : 2
		r_V_18 : 3
		sext_ln703_3 : 4
		sext_ln703_4 : 4
		ret_V_35 : 5
		add_ln1192_14 : 6
		sext_ln1118_16 : 7
		mul_ln1118 : 8
		sext_ln1118_18 : 1
		mul_ln700_2 : 2
		mul_ln700_3 : 3
		mul_ln700_4 : 2
		shl_ln1 : 3
		add_ln700 : 4
		add_ln1192_30 : 2
		add_ln1192_27 : 3
		trunc_ln708_11 : 4
		p_2 : 5
		sext_ln1118_23 : 2
		r_V_24 : 3
		add_ln1192_29 : 4
		sext_ln1118_24 : 5
		mul_ln1118_4 : 6
		mul_ln1192_6 : 2
		ret_V_42 : 3
		trunc_ln708_13 : 4
	State 2
		mul_ln1192 : 1
		mul_ln1192_1 : 2
		ret_V_28 : 3
		trunc_ln708_1 : 4
		sext_ln1192_3 : 1
		sub_ln1192 : 2
		sext_ln1192_4 : 1
		sub_ln1192_1 : 2
		add_ln1192_4 : 3
		ret_V_30 : 4
		trunc_ln708_2 : 5
		p_Val2_5 : 6
		add_ln1192_8 : 1
		sub_ln1192_2 : 2
		ret_V_32 : 3
		trunc_ln708_4 : 4
		p_Val2_s_28 : 5
		trunc_ln708_7 : 1
		p_7 : 2
		trunc_ln708_8 : 1
		rhs_V_3 : 1
		ret_V_37 : 2
		trunc_ln708_s : 3
		sext_ln1118_21 : 1
		r_V_21 : 2
		trunc_ln708_10 : 3
		sext_ln708 : 4
		p_Val2_9 : 5
		trunc_ln708_12 : 1
	State 3
		p_9 : 1
		p_Val2_8 : 1
	State 4
		p_0 : 1
	State 5
		ret_V : 1
		sext_ln1118 : 2
		mul_ln703 : 3
		ret_V_1 : 4
		r_V_15 : 1
		ret_V_3 : 2
	State 6
		mul_ln700 : 1
		sext_ln1192_2 : 1
		ret_V_29 : 2
		add_ln1192 : 3
		ret_V_8 : 1
		ret_V_10 : 1
		sext_ln1116_1 : 2
		sext_ln1118_7 : 2
		r_V : 3
		sext_ln1118_9 : 1
		r_V_16 : 2
		ret_V_13 : 1
		sext_ln1192_9 : 1
		sext_ln1192_10 : 2
		mul_ln1192_4 : 3
		lhs_V_4 : 3
		sext_ln1192_11 : 4
		sub_ln1192_3 : 5
		sext_ln1192_12 : 1
		add_ln1192_16 : 6
		sext_ln1192_13 : 1
		add_ln1192_17 : 7
		tmp_2 : 1
		sext_ln1192_14 : 2
		add_ln1192_18 : 8
		ret_V_36 : 9
		trunc_ln708_9 : 10
		tmp_3 : 1
		sext_ln1118_17 : 2
		tmp_4 : 1
		sext_ln1118_19 : 2
		add_ln1192_21 : 3
		sext_ln1192_17 : 4
		add_ln1192_22 : 5
		ret_V_38 : 1
		r_V_20 : 1
		sext_ln1118_20 : 2
		lhs_V_6 : 2
		sext_ln728 : 3
		ret_V_39 : 4
		tmp_5 : 1
		sext_ln1192_18 : 2
		ret_V_40 : 5
		ret_V_20 : 6
		sext_ln703_7 : 1
		ret_V_43 : 2
	State 7
		mul_ln700_1 : 1
		rhs_V : 1
		ret_V_31 : 2
		trunc_ln708_3 : 3
		sext_ln1118_8 : 1
		add_ln1192_11 : 2
		sext_ln1192_6 : 3
		mul_ln1192_2 : 4
		mul_ln1192_5 : 1
		ret_V_41 : 2
		trunc_ln708_6 : 3
		r_V_22 : 1
		r_V_23 : 1
		sext_ln1118_22 : 2
		tmp_11 : 2
		sext_ln700_4 : 3
		ret_V_22 : 4
		ret_V_25 : 1
		sext_ln1192_20 : 5
		sext_ln1192_21 : 2
		mul_ln1192_7 : 6
	State 8
		mul_ln1192_3 : 1
		ret_V_33 : 2
		tmp : 3
		sext_ln708_1 : 4
		write_ln51 : 5
		mul_ln1192_8 : 1
		ret_V_44 : 2
		trunc_ln708_14 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312 |    1    |  3.618  |   733   |   1256  |
|   call   | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384 |    1    |  3.618  |   733   |   1256  |
|          | grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393 |    1    |  3.618  |   733   |   1256  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |               r_V_14_fu_438              |    0    |    0    |    0    |    17   |
|          |            add_ln1192_7_fu_527           |    0    |    0    |    0    |    21   |
|          |               r_V_17_fu_576              |    0    |    0    |    0    |    20   |
|          |               r_V_18_fu_594              |    0    |    0    |    0    |    20   |
|          |           add_ln1192_14_fu_614           |    0    |    0    |    0    |    17   |
|          |           add_ln1192_30_fu_648           |    0    |    0    |    0    |    17   |
|          |           add_ln1192_27_fu_654           |    0    |    0    |    0    |    17   |
|          |           add_ln1192_29_fu_681           |    0    |    0    |    0    |    17   |
|          |            add_ln1192_4_fu_779           |    0    |    0    |    0    |    17   |
|          |              ret_V_30_fu_785             |    0    |    0    |    0    |    17   |
|          |            add_ln1192_8_fu_802           |    0    |    0    |    0    |    21   |
|          |              ret_V_32_fu_820             |    0    |    0    |    0    |    17   |
|          |              ret_V_34_fu_840             |    0    |    0    |    0    |    21   |
|    add   |             add_ln703_fu_908             |    0    |    0    |    0    |    17   |
|          |            add_ln703_1_fu_914            |    0    |    0    |    0    |    17   |
|          |            add_ln703_2_fu_919            |    0    |    0    |    0    |    17   |
|          |             add_ln1192_fu_950            |    0    |    0    |    0    |    17   |
|          |              ret_V_10_fu_965             |    0    |    0    |    0    |    15   |
|          |           add_ln1192_16_fu_1029          |    0    |    0    |    0    |    17   |
|          |           add_ln1192_17_fu_1048          |    0    |    0    |    0    |    17   |
|          |           add_ln1192_18_fu_1066          |    0    |    0    |    0    |    17   |
|          |             ret_V_36_fu_1072             |    0    |    0    |    0    |    17   |
|          |           add_ln1192_21_fu_1112          |    0    |    0    |    0    |    15   |
|          |           add_ln1192_22_fu_1122          |    0    |    0    |    0    |    15   |
|          |             ret_V_38_fu_1131             |    0    |    0    |    0    |    17   |
|          |             ret_V_40_fu_1161             |    0    |    0    |    0    |    17   |
|          |             ret_V_20_fu_1166             |    0    |    0    |    0    |    17   |
|          |             ret_V_25_fu_1286             |    0    |    0    |    0    |    15   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            mul_ln1192_9_fu_503           |    0    |    0    |    0    |    62   |
|          |            mul_ln700_2_fu_628            |    0    |    0    |    0    |    62   |
|          |            mul_ln700_4_fu_634            |    0    |    0    |    0    |    62   |
|          |             mul_ln1192_fu_709            |    0    |    0    |    0    |    62   |
|          |            mul_ln700_1_fu_1188           |    1    |    0    |    0    |    30   |
|    mul   |              r_V_23_fu_1261              |    0    |    0    |    0    |    23   |
|          |            mul_ln1118_fu_1332            |    1    |    0    |    0    |    0    |
|          |           mul_ln1118_4_fu_1346           |    1    |    0    |    0    |    0    |
|          |              r_V_19_fu_1370              |    1    |    0    |    0    |    0    |
|          |              r_V_25_fu_1384              |    1    |    0    |    0    |    0    |
|          |             mul_ln700_fu_1406            |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              ret_V_27_fu_462             |    0    |    0    |    0    |    17   |
|          |              ret_V_35_fu_608             |    0    |    0    |    0    |    17   |
|          |               r_V_24_fu_675              |    0    |    0    |    0    |    17   |
|          |             sub_ln1192_fu_749            |    0    |    0    |    0    |    21   |
|          |            sub_ln1192_1_fu_773           |    0    |    0    |    0    |    21   |
|    sub   |            sub_ln1192_2_fu_814           |    0    |    0    |    0    |    17   |
|          |               r_V_21_fu_878              |    0    |    0    |    0    |    19   |
|          |              ret_V_29_fu_944             |    0    |    0    |    0    |    17   |
|          |               r_V_16_fu_986              |    0    |    0    |    0    |    19   |
|          |             ret_V_43_fu_1179             |    0    |    0    |    0    |    15   |
|          |             ret_V_31_fu_1204             |    0    |    0    |    0    |    37   |
|          |              r_V_22_fu_1252              |    0    |    0    |    0    |    15   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1338               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1352               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1361               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1376               |    1    |    0    |    0    |    0    |
|  muladd  |                grp_fu_1398               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1431               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1448               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1465               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1474               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1412               |    1    |    0    |    0    |    0    |
|  addmul  |                grp_fu_1440               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1457               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| addmulsub|                grp_fu_1390               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1420               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_208           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |          write_ln50_write_fu_214         |    0    |    0    |    0    |    0    |
|          |          write_ln51_write_fu_221         |    0    |    0    |    0    |    0    |
|   write  |          write_ln52_write_fu_228         |    0    |    0    |    0    |    0    |
|          |          write_ln53_write_fu_235         |    0    |    0    |    0    |    0    |
|          |          write_ln54_write_fu_242         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              p_Val2_s_fu_402             |    0    |    0    |    0    |    0    |
|          |             p_Val2_11_fu_412             |    0    |    0    |    0    |    0    |
|          |              p_Val2_1_fu_444             |    0    |    0    |    0    |    0    |
|          |              trunc_ln_fu_468             |    0    |    0    |    0    |    0    |
|          |              p_Val2_2_fu_479             |    0    |    0    |    0    |    0    |
|          |              p_Val2_3_fu_489             |    0    |    0    |    0    |    0    |
|          |               tmp_9_fu_509               |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_533           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_11_fu_660          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_13_fu_691          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_722           |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln708_2_fu_791           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_826           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_845           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_856           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_865           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_10_fu_884          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_12_fu_899          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_1078          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_1210          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_1240          |    0    |    0    |    0    |    0    |
|          |                tmp_fu_1302               |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_14_fu_1322          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |           sext_ln1118_2_fu_422           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_3_fu_434           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_499           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_3_fu_544           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_12_fu_556          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_13_fu_568          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_14_fu_572          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_15_fu_590          |    0    |    0    |    0    |    0    |
|          |            sext_ln703_3_fu_600           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_4_fu_604           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_16_fu_620          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_18_fu_624          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_23_fu_671          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_24_fu_687          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_1_fu_700           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_703           |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_706            |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_745           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_769           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_10_fu_837          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_21_fu_874          |    0    |    0    |    0    |    0    |
|          |             sext_ln708_fu_894            |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_925               |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_928            |    0    |    0    |    0    |    0    |
|          |             sext_ln700_fu_931            |    0    |    0    |    0    |    0    |
|          |            sext_ln700_1_fu_934           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_937           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_940           |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_956              |    0    |    0    |    0    |    0    |
|          |             sext_ln703_fu_959            |    0    |    0    |    0    |    0    |
|          |            sext_ln703_1_fu_962           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_971           |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln1118_9_fu_982           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_2_fu_999           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_9_fu_1002          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1014          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1025          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_11_fu_1034          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1044          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1062          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_17_fu_1096          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_19_fu_1108          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_17_fu_1118          |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_1128             |    0    |    0    |    0    |    0    |
|          |            sext_ln728_fu_1145            |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_18_fu_1157          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_7_fu_1172           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_8_fu_1176           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_1185           |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_1200              |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_1227          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_1231          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_15_fu_1234          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_16_fu_1237          |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_1249           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_2_fu_1258          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_22_fu_1267          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_4_fu_1279           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_9_fu_1283           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_21_fu_1292          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_7_fu_1296          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_8_fu_1299          |    0    |    0    |    0    |    0    |
|          |           sext_ln708_1_fu_1311           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_22_fu_1316          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_19_fu_1319          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |               shl_ln_fu_426              |    0    |    0    |    0    |    0    |
|          |              lhs_V_1_fu_454              |    0    |    0    |    0    |    0    |
|          |               r_V_s_fu_519               |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_s_fu_548           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_1_fu_560           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_5_fu_582           |    0    |    0    |    0    |    0    |
|          |              shl_ln1_fu_640              |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_715              |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_731              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_2_fu_738           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_3_fu_755           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_4_fu_762           |    0    |    0    |    0    |    0    |
|bitconcatenate|              rhs_V_1_fu_807              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_7_fu_975           |    0    |    0    |    0    |    0    |
|          |               r_V_3_fu_992               |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_1006             |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_1018             |    0    |    0    |    0    |    0    |
|          |               tmp_1_fu_1037              |    0    |    0    |    0    |    0    |
|          |               tmp_2_fu_1054              |    0    |    0    |    0    |    0    |
|          |               tmp_3_fu_1088              |    0    |    0    |    0    |    0    |
|          |               tmp_4_fu_1100              |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_1137             |    0    |    0    |    0    |    0    |
|          |               tmp_5_fu_1149              |    0    |    0    |    0    |    0    |
|          |               tmp_7_fu_1193              |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_1220              |    0    |    0    |    0    |    0    |
|          |              tmp_11_fu_1271              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    37   |  61.506 |  12461  |  22371  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sincos1_0|    1   |    0   |    0   |
|sincos1_1|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_22_reg_1654|    9   |
|  add_ln1192_reg_1639  |   11   |
|   add_ln700_reg_1537  |   18   |
| mul_ln1118_4_reg_1542 |   26   |
|  mul_ln1118_reg_1532  |   26   |
| mul_ln1192_2_reg_1674 |   23   |
| mul_ln1192_7_reg_1684 |   21   |
| mul_ln1192_9_reg_1526 |   14   |
|   mul_ln700_reg_1634  |   30   |
|      p_0_reg_1689     |    6   |
|      p_2_reg_1582     |    6   |
|      p_5_reg_1577     |    6   |
|      p_6_reg_1612     |    6   |
|      p_7_reg_1619     |    6   |
|   p_Val2_11_reg_1493  |   10   |
|   p_Val2_1_reg_1501   |   10   |
|   p_Val2_2_reg_1509   |   10   |
|   p_Val2_3_reg_1515   |   10   |
|   p_Val2_5_reg_1597   |    6   |
|   p_Val2_6_reg_1602   |    6   |
|   p_Val2_7_reg_1629   |    6   |
|   p_Val2_9_reg_1624   |    6   |
|  p_Val2_s_28_reg_1607 |    6   |
|   p_Val2_s_reg_1483   |   10   |
|      p_s_reg_1572     |    6   |
|      r_V_reg_1644     |   14   |
|    ret_V_1_reg_1587   |   20   |
|   ret_V_20_reg_1659   |   16   |
|    ret_V_3_reg_1592   |   12   |
|   ret_V_43_reg_1664   |    7   |
|trunc_ln708_12_reg_1567|   10   |
|trunc_ln708_13_reg_1547|   10   |
| trunc_ln708_1_reg_1552|   10   |
| trunc_ln708_3_reg_1669|   10   |
| trunc_ln708_6_reg_1679|   10   |
| trunc_ln708_8_reg_1557|   10   |
| trunc_ln708_9_reg_1649|   10   |
| trunc_ln708_s_reg_1562|   10   |
+-----------------------+--------+
|         Total         |   443  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1376 |  p0  |   2  |  10  |   20   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   20   ||  0.603  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   37   |   61   |  12461 |  22371 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   443  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   37   |   62   |  12904 |  22380 |
+-----------+--------+--------+--------+--------+--------+
