library verilog;
use verilog.vl_types.all;
entity Oscill_adc_clk is
    port(
        rst_n           : in     vl_logic;
        clk             : in     vl_logic;
        adc_clk_sel     : in     vl_logic_vector(4 downto 0);
        clk_adc         : out    vl_logic
    );
end Oscill_adc_clk;
