module prob(n14 n19 n18 n1 n2 n3 n4 n5 n6 n7)
  output n14 0 n19 1 n18 1
  input n1 0 n2 0 n3 0 n4 0 n5 0 n6 0 n7 0
  wire n8 1 n9 1 n10 0 n11 1 n12 0 n13 1 n15 0 n16 0 n17 0
 
  NAND2 g1 n8 n1 n2
  INV g2 n9 n3
  XOR2 g3 n10 n4 n5
  XNOR2 g4 n11 n6 n7
  NOR3 g5 n12 n8 n9 n10
  NAND3 g6 n13 n10 n9 n11
  NAND2 g7 n14 n8 n9
  XOR2 g8 n15 n12 n4
  INV g9 n16 n13
  INV g10 n17 n11
  NOR2 g11 n18 n17 n7
  NAND2 g12 n19 n15 n16
endmodule