

================================================================
== Vitis HLS Report for 'sar'
================================================================
* Date:           Mon Aug 23 09:42:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.505 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1   |        3|        3|         1|          -|          -|      4|        no|
        |- Loop 2   |        4|        4|         1|          -|          -|      4|        no|
        |- Loop 3   |        4|        4|         1|          -|          -|      4|        no|
        |- Loop 4   |        4|        4|         1|          -|          -|      4|        no|
        |- Loop 5   |        3|        3|         1|          -|          -|      4|        no|
        |- Loop 6   |        1|        4|         1|          1|          1|  1 ~ 4|       yes|
        |- Loop 7   |        3|        3|         1|          1|          1|      4|       yes|
        |- Loop 8   |        1|        4|         1|          1|          1|  1 ~ 4|       yes|
        |- Loop 9   |        3|        3|         1|          1|          1|      4|       yes|
        |- Loop 10  |        4|        4|         1|          1|          1|      4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 5
  Pipeline-0 : II = 1, D = 1, States = { 11 }
  Pipeline-1 : II = 1, D = 1, States = { 13 }
  Pipeline-2 : II = 1, D = 1, States = { 15 }
  Pipeline-3 : II = 1, D = 1, States = { 17 }
  Pipeline-4 : II = 1, D = 1, States = { 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 
4 --> 5 
5 --> 5 6 
6 --> 6 7 23 
7 --> 8 
8 --> 8 9 20 
9 --> 12 10 
10 --> 10 11 
11 --> 12 11 
12 --> 16 13 
13 --> 14 13 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 17 
18 --> 19 
19 --> 20 19 
20 --> 21 
21 --> 22 
22 --> 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%z_words_0_0 = alloca i32 1"   --->   Operation 27 'alloca' 'z_words_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%z_words_1_0 = alloca i32 1"   --->   Operation 28 'alloca' 'z_words_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%z_words_2_0 = alloca i32 1"   --->   Operation 29 'alloca' 'z_words_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%z_words_3_0 = alloca i32 1"   --->   Operation 30 'alloca' 'z_words_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:45]   --->   Operation 31 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:45]   --->   Operation 32 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 34 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:45]   --->   Operation 35 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%br_ln29 = br void %_ifconv1" [./intx/intx.hpp:29]   --->   Operation 36 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 %add_ln29, void %_ifconv1, i2 0, void %split" [./intx/intx.hpp:29]   --->   Operation 37 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 38 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%z_words_0_0_load = load i64 %z_words_0_0" [./intx/intx.hpp:29]   --->   Operation 39 'load' 'z_words_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%z_words_1_0_load = load i64 %z_words_1_0" [./intx/intx.hpp:29]   --->   Operation 40 'load' 'z_words_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%z_words_2_0_load = load i64 %z_words_2_0" [./intx/intx.hpp:29]   --->   Operation 41 'load' 'z_words_2_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%z_words_3_0_load = load i64 %z_words_3_0" [./intx/intx.hpp:29]   --->   Operation 42 'load' 'z_words_3_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 2" [./intx/intx.hpp:29]   --->   Operation 43 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%select_ln29 = select i1 %icmp_ln29, i64 %z_words_3_0_load, i64 0" [./intx/intx.hpp:29]   --->   Operation 44 'select' 'select_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.39ns)   --->   "%icmp_ln29_15 = icmp_eq  i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 45 'icmp' 'icmp_ln29_15' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%select_ln29_27 = select i1 %icmp_ln29_15, i64 %z_words_3_0_load, i64 %select_ln29" [./intx/intx.hpp:29]   --->   Operation 46 'select' 'select_ln29_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.39ns)   --->   "%icmp_ln29_16 = icmp_eq  i2 %phi_ln29, i2 0" [./intx/intx.hpp:29]   --->   Operation 47 'icmp' 'icmp_ln29_16' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_28 = select i1 %icmp_ln29_16, i64 %z_words_3_0_load, i64 %select_ln29_27" [./intx/intx.hpp:29]   --->   Operation 48 'select' 'select_ln29_28' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_31)   --->   "%select_ln29_29 = select i1 %icmp_ln29, i64 0, i64 %z_words_2_0_load" [./intx/intx.hpp:29]   --->   Operation 49 'select' 'select_ln29_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_31)   --->   "%select_ln29_30 = select i1 %icmp_ln29_15, i64 %z_words_2_0_load, i64 %select_ln29_29" [./intx/intx.hpp:29]   --->   Operation 50 'select' 'select_ln29_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_31 = select i1 %icmp_ln29_16, i64 %z_words_2_0_load, i64 %select_ln29_30" [./intx/intx.hpp:29]   --->   Operation 51 'select' 'select_ln29_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_33)   --->   "%select_ln29_32 = select i1 %icmp_ln29_15, i64 0, i64 %z_words_1_0_load" [./intx/intx.hpp:29]   --->   Operation 52 'select' 'select_ln29_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_33 = select i1 %icmp_ln29_16, i64 %z_words_1_0_load, i64 %select_ln29_32" [./intx/intx.hpp:29]   --->   Operation 53 'select' 'select_ln29_33' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.43ns)   --->   "%select_ln29_34 = select i1 %icmp_ln29_16, i64 0, i64 %z_words_0_0_load" [./intx/intx.hpp:29]   --->   Operation 54 'select' 'select_ln29_34' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.39ns)   --->   "%icmp_ln29_6 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 55 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_28, i64 %z_words_3_0" [./intx/intx.hpp:29]   --->   Operation 57 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_31, i64 %z_words_2_0" [./intx/intx.hpp:29]   --->   Operation 58 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_33, i64 %z_words_1_0" [./intx/intx.hpp:29]   --->   Operation 59 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_34, i64 %z_words_0_0" [./intx/intx.hpp:29]   --->   Operation 60 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_6, void %_ifconv1, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i" [./intx/intx.hpp:29]   --->   Operation 61 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%z_words_3 = alloca i32 1"   --->   Operation 62 'alloca' 'z_words_3' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%z_words_3_19 = alloca i32 1"   --->   Operation 63 'alloca' 'z_words_3_19' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%z_words_3_20 = alloca i32 1"   --->   Operation 64 'alloca' 'z_words_3_20' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%z_words_3_2 = alloca i32 1"   --->   Operation 65 'alloca' 'z_words_3_2' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i256 %state_load" [./execution_state.hpp:45]   --->   Operation 66 'trunc' 'trunc_ln45' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i256 %state_load" [./execution_state.hpp:45]   --->   Operation 67 'trunc' 'trunc_ln45_1' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln45 = add i32 %trunc_ln45, i32 4294967295" [./execution_state.hpp:45]   --->   Operation 68 'add' 'add_ln45' <Predicate = (icmp_ln29_6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.05ns)   --->   "%add_ln45_3 = add i14 %trunc_ln45_1, i14 16382" [./execution_state.hpp:45]   --->   Operation 69 'add' 'add_ln45_3' <Predicate = (icmp_ln29_6)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_3, i5 0" [./intx/intx.hpp:50]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.12ns)   --->   "%add_ln50 = add i19 %shl_ln, i19 64" [./intx/intx.hpp:50]   --->   Operation 71 'add' 'add_ln50' <Predicate = (icmp_ln29_6)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln220_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18" [./intx/intx.hpp:220]   --->   Operation 72 'partselect' 'lshr_ln220_4' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i14 %lshr_ln220_4" [./intx/intx.hpp:220]   --->   Operation 73 'zext' 'zext_ln220' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr i256 %state, i64 0, i64 %zext_ln220" [./intx/intx.hpp:220]   --->   Operation 74 'getelementptr' 'state_addr_12' <Predicate = (icmp_ln29_6)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.29ns)   --->   "%state_load_11 = load i14 %state_addr_12" [./intx/intx.hpp:220]   --->   Operation 75 'load' 'state_load_11' <Predicate = (icmp_ln29_6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_3 : Operation 76 [1/1] (0.46ns)   --->   "%store_ln219 = store i64 %select_ln29_28, i64 %z_words_3_2" [./intx/intx.hpp:219]   --->   Operation 76 'store' 'store_ln219' <Predicate = (icmp_ln29_6)> <Delay = 0.46>
ST_3 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln219 = store i64 %select_ln29_31, i64 %z_words_3_20" [./intx/intx.hpp:219]   --->   Operation 77 'store' 'store_ln219' <Predicate = (icmp_ln29_6)> <Delay = 0.46>
ST_3 : Operation 78 [1/1] (0.46ns)   --->   "%store_ln219 = store i64 %select_ln29_33, i64 %z_words_3_19" [./intx/intx.hpp:219]   --->   Operation 78 'store' 'store_ln219' <Predicate = (icmp_ln29_6)> <Delay = 0.46>
ST_3 : Operation 79 [1/1] (0.46ns)   --->   "%store_ln219 = store i64 %select_ln29_34, i64 %z_words_3" [./intx/intx.hpp:219]   --->   Operation 79 'store' 'store_ln219' <Predicate = (icmp_ln29_6)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 80 [1/2] (1.29ns)   --->   "%state_load_11 = load i14 %state_addr_12" [./intx/intx.hpp:220]   --->   Operation 80 'load' 'state_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 81 [1/1] (0.46ns)   --->   "%br_ln219 = br void" [./intx/intx.hpp:219]   --->   Operation 81 'br' 'br_ln219' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 1.90>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i, i3 %i_47, void %.split1290"   --->   Operation 82 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.71ns)   --->   "%i_47 = add i3 %i, i3 1" [./intx/intx.hpp:219]   --->   Operation 83 'add' 'i_47' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.56ns)   --->   "%icmp_ln219 = icmp_eq  i3 %i, i3 4" [./intx/intx.hpp:219]   --->   Operation 84 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_139 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 85 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %.split12, void %memset.loop127.preheader" [./intx/intx.hpp:219]   --->   Operation 86 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 87 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%shl_ln14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0" [./intx/intx.hpp:220]   --->   Operation 88 'bitconcatenate' 'shl_ln14' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%zext_ln220_6 = zext i8 %shl_ln14" [./intx/intx.hpp:220]   --->   Operation 89 'zext' 'zext_ln220_6' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%lshr_ln220 = lshr i256 %state_load_11, i256 %zext_ln220_6" [./intx/intx.hpp:220]   --->   Operation 90 'lshr' 'lshr_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%trunc_ln220 = trunc i256 %lshr_ln220" [./intx/intx.hpp:220]   --->   Operation 91 'trunc' 'trunc_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 9223372036854775808, i2 %trunc_ln50" [./intx/intx.hpp:220]   --->   Operation 92 'mux' 'tmp' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.44ns) (out node of the LUT)   --->   "%z_words_0 = and i64 %tmp, i64 %trunc_ln220" [./intx/intx.hpp:220]   --->   Operation 93 'and' 'z_words_0' <Predicate = (!icmp_ln219)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.72ns)   --->   "%switch_ln220 = switch i2 %trunc_ln50, void %branch3, i2 0, void %.split12..split1290_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [./intx/intx.hpp:220]   --->   Operation 94 'switch' 'switch_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.72>
ST_5 : Operation 95 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0, i64 %z_words_3_20" [./intx/intx.hpp:220]   --->   Operation 95 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50 == 2)> <Delay = 0.46>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split1290" [./intx/intx.hpp:220]   --->   Operation 96 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50 == 2)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0, i64 %z_words_3_19" [./intx/intx.hpp:220]   --->   Operation 97 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50 == 1)> <Delay = 0.46>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split1290" [./intx/intx.hpp:220]   --->   Operation 98 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50 == 1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0, i64 %z_words_3" [./intx/intx.hpp:220]   --->   Operation 99 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50 == 0)> <Delay = 0.46>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split1290" [./intx/intx.hpp:220]   --->   Operation 100 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50 == 0)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0, i64 %z_words_3_2" [./intx/intx.hpp:220]   --->   Operation 101 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50 == 3)> <Delay = 0.46>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split1290" [./intx/intx.hpp:220]   --->   Operation 102 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50 == 3)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.46ns)   --->   "%br_ln82 = br void %memset.loop127" [./intx/intx.hpp:82]   --->   Operation 104 'br' 'br_ln82' <Predicate = (icmp_ln219)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 3.48>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%i_45 = phi i3 %i_46, void %.split10, i3 0, void %memset.loop127.preheader"   --->   Operation 105 'phi' 'i_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%result = phi i1 %result_14, void %.split10, i1 1, void %memset.loop127.preheader"   --->   Operation 106 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.71ns)   --->   "%i_46 = add i3 %i_45, i3 1" [./intx/intx.hpp:82]   --->   Operation 107 'add' 'i_46' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.56ns)   --->   "%icmp_ln82 = icmp_eq  i3 %i_45, i3 4" [./intx/intx.hpp:82]   --->   Operation 108 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_140 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 109 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %.split10, void %_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.130.exit" [./intx/intx.hpp:82]   --->   Operation 110 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%z_words_3_load = load i64 %z_words_3" [./intx/intx.hpp:83]   --->   Operation 111 'load' 'z_words_3_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%z_words_3_19_load = load i64 %z_words_3_19" [./intx/intx.hpp:83]   --->   Operation 112 'load' 'z_words_3_19_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%z_words_3_20_load = load i64 %z_words_3_20" [./intx/intx.hpp:83]   --->   Operation 113 'load' 'z_words_3_20_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%z_words_3_2_load = load i64 %z_words_3_2" [./intx/intx.hpp:83]   --->   Operation 114 'load' 'z_words_3_2_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln50_13 = trunc i3 %i_45" [./intx/intx.hpp:50]   --->   Operation 115 'trunc' 'trunc_ln50_13' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.54ns)   --->   "%tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_load, i64 %z_words_3_19_load, i64 %z_words_3_20_load, i64 %z_words_3_2_load, i2 %trunc_ln50_13" [./intx/intx.hpp:83]   --->   Operation 116 'mux' 'tmp_12' <Predicate = (!icmp_ln82)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83)   --->   "%tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_13" [./intx/intx.hpp:83]   --->   Operation 117 'mux' 'tmp_13' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln83 = icmp_eq  i64 %tmp_12, i64 %tmp_13" [./intx/intx.hpp:83]   --->   Operation 118 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln82)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.14ns)   --->   "%result_14 = and i1 %icmp_ln83, i1 %result" [./intx/intx.hpp:83]   --->   Operation 119 'and' 'result_14' <Predicate = (!icmp_ln82)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop127"   --->   Operation 120 'br' 'br_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %result, void %memset.loop125, void" [./instructions.hpp:268]   --->   Operation 121 'br' 'br_ln268' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.05ns)   --->   "%add_ln50_2 = add i14 %trunc_ln45_1, i14 16383" [./intx/intx.hpp:50]   --->   Operation 122 'add' 'add_ln50_2' <Predicate = (icmp_ln82 & !result)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln50_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln50_2, i5 0" [./intx/intx.hpp:50]   --->   Operation 123 'bitconcatenate' 'shl_ln50_5' <Predicate = (icmp_ln82 & !result)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.12ns)   --->   "%add_ln50_3 = add i19 %shl_ln50_5, i19 64" [./intx/intx.hpp:50]   --->   Operation 124 'add' 'add_ln50_3' <Predicate = (icmp_ln82 & !result)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_3, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 125 'partselect' 'tmp_18' <Predicate = (icmp_ln82 & !result)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i14 %tmp_18" [./intx/int128.hpp:213]   --->   Operation 126 'zext' 'zext_ln213' <Predicate = (icmp_ln82 & !result)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr i256 %state, i64 0, i64 %zext_ln213" [./intx/int128.hpp:213]   --->   Operation 127 'getelementptr' 'state_addr_14' <Predicate = (icmp_ln82 & !result)> <Delay = 0.00>
ST_6 : Operation 128 [2/2] (1.29ns)   --->   "%state_load_13 = load i14 %state_addr_14" [./intx/int128.hpp:213]   --->   Operation 128 'load' 'state_load_13' <Predicate = (icmp_ln82 & !result)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln45" [./execution_state.hpp:60]   --->   Operation 129 'zext' 'zext_ln60' <Predicate = (icmp_ln82 & result)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 130 'store' 'store_ln60' <Predicate = (icmp_ln82 & result)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 131 [1/2] (1.29ns)   --->   "%state_load_13 = load i14 %state_addr_14" [./intx/int128.hpp:213]   --->   Operation 131 'load' 'state_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_7 : Operation 132 [1/1] (0.46ns)   --->   "%br_ln211 = br void" [./intx/int128.hpp:211]   --->   Operation 132 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 8 <SV = 7> <Delay = 4.09>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%i_48 = phi i3 0, void %memset.loop125, i3 %i_50, void %.split8"   --->   Operation 133 'phi' 'i_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%k = phi i1 0, void %memset.loop125, i1 %k_12, void %.split8"   --->   Operation 134 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%p_phi = phi i14 0, void %memset.loop125, i14 %tmp_18, void %.split8" [./intx/intx.hpp:50]   --->   Operation 135 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.71ns)   --->   "%i_50 = add i3 %i_48, i3 1" [./intx/int128.hpp:211]   --->   Operation 136 'add' 'i_50' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i_48, i3 4" [./intx/int128.hpp:211]   --->   Operation 137 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%empty_141 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 138 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split8, void %_ZN4intxgeILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit" [./intx/int128.hpp:211]   --->   Operation 139 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln50_14 = trunc i3 %i_48" [./intx/intx.hpp:50]   --->   Operation 140 'trunc' 'trunc_ln50_14' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_14, i6 0" [./intx/int128.hpp:213]   --->   Operation 141 'bitconcatenate' 'shl_ln16' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln213_3 = zext i8 %shl_ln16" [./intx/int128.hpp:213]   --->   Operation 142 'zext' 'zext_ln213_3' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (1.44ns)   --->   "%lshr_ln213 = lshr i256 %state_load_13, i256 %zext_ln213_3" [./intx/int128.hpp:213]   --->   Operation 143 'lshr' 'lshr_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i256 %lshr_ln213" [./intx/int128.hpp:213]   --->   Operation 144 'trunc' 'trunc_ln213' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.54ns)   --->   "%tmp_14 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 256, i64 0, i64 0, i64 0, i2 %trunc_ln50_14" [./intx/int128.hpp:213]   --->   Operation 145 'mux' 'tmp_14' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %trunc_ln213, i64 %tmp_14" [./intx/int128.hpp:213]   --->   Operation 146 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %trunc_ln213, i64 %tmp_14" [./intx/int128.hpp:214]   --->   Operation 147 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 148 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 149 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.14ns)   --->   "%k_12 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 150 'or' 'k_12' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i14 %p_phi" [./intx/int128.hpp:211]   --->   Operation 152 'zext' 'zext_ln211' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %k, void, void" [./instructions.hpp:273]   --->   Operation 153 'br' 'br_ln273' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (1.29ns)   --->   "%store_ln274 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_12, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i32 4294967295" [./instructions.hpp:274]   --->   Operation 154 'store' 'store_ln274' <Predicate = (icmp_ln211 & !k)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln274 = br void" [./instructions.hpp:274]   --->   Operation 155 'br' 'br_ln274' <Predicate = (icmp_ln211 & !k)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr i256 %state, i64 0, i64 %zext_ln211" [./intx/intx.hpp:69]   --->   Operation 156 'getelementptr' 'state_addr_15' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_8 : Operation 157 [2/2] (1.29ns)   --->   "%state_load_14 = load i14 %state_addr_15" [./intx/intx.hpp:69]   --->   Operation 157 'load' 'state_load_14' <Predicate = (icmp_ln211 & k)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 9 <SV = 8> <Delay = 2.63>
ST_9 : Operation 158 [1/2] (1.29ns)   --->   "%state_load_14 = load i14 %state_addr_15" [./intx/intx.hpp:69]   --->   Operation 158 'load' 'state_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%shift_1 = trunc i256 %state_load_14" [./intx/intx.hpp:69]   --->   Operation 159 'trunc' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i24 @_ssdm_op_PartSelect.i24.i256.i32.i32, i256 %state_load_14, i32 8, i32 31" [./intx/intx.hpp:294]   --->   Operation 160 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.87ns)   --->   "%icmp_ln294 = icmp_eq  i24 %tmp_24, i24 0" [./intx/intx.hpp:294]   --->   Operation 161 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.46ns)   --->   "%br_ln294 = br i1 %icmp_ln294, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, void %.preheader1_ifconv.preheader" [./intx/intx.hpp:294]   --->   Operation 162 'br' 'br_ln294' <Predicate = true> <Delay = 0.46>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%r_word_num_bits_3138_0 = alloca i32 1"   --->   Operation 163 'alloca' 'r_word_num_bits_3138_0' <Predicate = (icmp_ln294)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_0 = alloca i32 1"   --->   Operation 164 'alloca' 'r_word_num_bits_2_0' <Predicate = (icmp_ln294)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_0 = alloca i32 1"   --->   Operation 165 'alloca' 'r_word_num_bits_1_0' <Predicate = (icmp_ln294)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_0 = alloca i32 1"   --->   Operation 166 'alloca' 'r_word_num_bits_0_0' <Predicate = (icmp_ln294)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.46ns)   --->   "%br_ln29 = br void %.preheader1_ifconv" [./intx/intx.hpp:29]   --->   Operation 167 'br' 'br_ln29' <Predicate = (icmp_ln294)> <Delay = 0.46>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%phi_ln29_6 = phi i2 %add_ln29_6, void %.preheader1_ifconv, i2 0, void %.preheader1_ifconv.preheader" [./intx/intx.hpp:29]   --->   Operation 168 'phi' 'phi_ln29_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.62ns)   --->   "%add_ln29_6 = add i2 %phi_ln29_6, i2 1" [./intx/intx.hpp:29]   --->   Operation 169 'add' 'add_ln29_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%r_word_num_bits_3138_0_load = load i64 %r_word_num_bits_3138_0" [./intx/intx.hpp:29]   --->   Operation 170 'load' 'r_word_num_bits_3138_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_0_load = load i64 %r_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 171 'load' 'r_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_0_load = load i64 %r_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 172 'load' 'r_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_0_load = load i64 %r_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 173 'load' 'r_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.39ns)   --->   "%icmp_ln29_17 = icmp_eq  i2 %phi_ln29_6, i2 0" [./intx/intx.hpp:29]   --->   Operation 174 'icmp' 'icmp_ln29_17' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.43ns)   --->   "%select_ln29_35 = select i1 %icmp_ln29_17, i64 0, i64 %r_word_num_bits_0_0_load" [./intx/intx.hpp:29]   --->   Operation 175 'select' 'select_ln29_35' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.39ns)   --->   "%icmp_ln29_18 = icmp_eq  i2 %phi_ln29_6, i2 1" [./intx/intx.hpp:29]   --->   Operation 176 'icmp' 'icmp_ln29_18' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_37)   --->   "%select_ln29_36 = select i1 %icmp_ln29_18, i64 0, i64 %r_word_num_bits_1_0_load" [./intx/intx.hpp:29]   --->   Operation 177 'select' 'select_ln29_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_37 = select i1 %icmp_ln29_17, i64 %r_word_num_bits_1_0_load, i64 %select_ln29_36" [./intx/intx.hpp:29]   --->   Operation 178 'select' 'select_ln29_37' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.39ns)   --->   "%icmp_ln29_19 = icmp_eq  i2 %phi_ln29_6, i2 2" [./intx/intx.hpp:29]   --->   Operation 179 'icmp' 'icmp_ln29_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%select_ln29_38 = select i1 %icmp_ln29_19, i64 0, i64 %r_word_num_bits_2_0_load" [./intx/intx.hpp:29]   --->   Operation 180 'select' 'select_ln29_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%select_ln29_39 = select i1 %icmp_ln29_18, i64 %r_word_num_bits_2_0_load, i64 %select_ln29_38" [./intx/intx.hpp:29]   --->   Operation 181 'select' 'select_ln29_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_40 = select i1 %icmp_ln29_17, i64 %r_word_num_bits_2_0_load, i64 %select_ln29_39" [./intx/intx.hpp:29]   --->   Operation 182 'select' 'select_ln29_40' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_43)   --->   "%select_ln29_41 = select i1 %icmp_ln29_19, i64 %r_word_num_bits_3138_0_load, i64 0" [./intx/intx.hpp:29]   --->   Operation 183 'select' 'select_ln29_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_43)   --->   "%select_ln29_42 = select i1 %icmp_ln29_18, i64 %r_word_num_bits_3138_0_load, i64 %select_ln29_41" [./intx/intx.hpp:29]   --->   Operation 184 'select' 'select_ln29_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_43 = select i1 %icmp_ln29_17, i64 %r_word_num_bits_3138_0_load, i64 %select_ln29_42" [./intx/intx.hpp:29]   --->   Operation 185 'select' 'select_ln29_43' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.39ns)   --->   "%icmp_ln29_7 = icmp_eq  i2 %phi_ln29_6, i2 3" [./intx/intx.hpp:29]   --->   Operation 186 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%empty_142 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 187 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_35, i64 %r_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 188 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_37, i64 %r_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 189 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_40, i64 %r_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 190 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_43, i64 %r_word_num_bits_3138_0" [./intx/intx.hpp:29]   --->   Operation 191 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_7, void %.preheader1_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i50" [./intx/intx.hpp:29]   --->   Operation 192 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%r_word_num_bits_3138_2 = alloca i32 1"   --->   Operation 193 'alloca' 'r_word_num_bits_3138_2' <Predicate = (icmp_ln29_7)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_2 = alloca i32 1"   --->   Operation 194 'alloca' 'r_word_num_bits_2_2' <Predicate = (icmp_ln29_7)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_2 = alloca i32 1"   --->   Operation 195 'alloca' 'r_word_num_bits_1_2' <Predicate = (icmp_ln29_7)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_2 = alloca i32 1"   --->   Operation 196 'alloca' 'r_word_num_bits_0_2' <Predicate = (icmp_ln29_7)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%s = trunc i256 %state_load_14" [./intx/intx.hpp:262]   --->   Operation 197 'trunc' 's' <Predicate = (icmp_ln29_7)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i6 %s" [./intx/intx.hpp:267]   --->   Operation 198 'zext' 'zext_ln267' <Predicate = (icmp_ln29_7)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i256.i32.i32, i256 %state_load_14, i32 6, i32 7" [./intx/intx.hpp:268]   --->   Operation 199 'partselect' 'trunc_ln' <Predicate = (icmp_ln29_7)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i2 %trunc_ln" [./intx/intx.hpp:268]   --->   Operation 200 'zext' 'zext_ln268' <Predicate = (icmp_ln29_7)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.71ns)   --->   "%sub_i_i48 = sub i3 4, i3 %zext_ln268" [./intx/intx.hpp:268]   --->   Operation 201 'sub' 'sub_i_i48' <Predicate = (icmp_ln29_7)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.14ns)   --->   "%empty_143 = xor i6 %s, i6 63" [./intx/intx.hpp:262]   --->   Operation 202 'xor' 'empty_143' <Predicate = (icmp_ln29_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i6 %empty_143" [./intx/intx.hpp:272]   --->   Operation 203 'zext' 'zext_ln272' <Predicate = (icmp_ln29_7)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_35, i64 %r_word_num_bits_0_2" [./intx/intx.hpp:29]   --->   Operation 204 'store' 'store_ln29' <Predicate = (icmp_ln29_7)> <Delay = 0.46>
ST_10 : Operation 205 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_37, i64 %r_word_num_bits_1_2" [./intx/intx.hpp:29]   --->   Operation 205 'store' 'store_ln29' <Predicate = (icmp_ln29_7)> <Delay = 0.46>
ST_10 : Operation 206 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_40, i64 %r_word_num_bits_2_2" [./intx/intx.hpp:29]   --->   Operation 206 'store' 'store_ln29' <Predicate = (icmp_ln29_7)> <Delay = 0.46>
ST_10 : Operation 207 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %r_word_num_bits_3138_2"   --->   Operation 207 'store' 'store_ln0' <Predicate = (icmp_ln29_7)> <Delay = 0.46>
ST_10 : Operation 208 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.lr.ph.i.i51"   --->   Operation 208 'br' 'br_ln0' <Predicate = (icmp_ln29_7)> <Delay = 0.46>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%i_34 = phi i3 %i_51, void %.split6148, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i50"   --->   Operation 209 'phi' 'i_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%carry = phi i64 %carry_1, void %.split6148, i64 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i50"   --->   Operation 210 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.71ns)   --->   "%i_51 = add i3 %i_34, i3 1" [./intx/intx.hpp:272]   --->   Operation 211 'add' 'i_51' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%r_word_num_bits_3138_2_load = load i64 %r_word_num_bits_3138_2"   --->   Operation 212 'load' 'r_word_num_bits_3138_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_2_load = load i64 %r_word_num_bits_2_2"   --->   Operation 213 'load' 'r_word_num_bits_2_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_2_load = load i64 %r_word_num_bits_1_2"   --->   Operation 214 'load' 'r_word_num_bits_1_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_2_load = load i64 %r_word_num_bits_0_2"   --->   Operation 215 'load' 'r_word_num_bits_0_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 216 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.56ns)   --->   "%icmp_ln272 = icmp_eq  i3 %i_34, i3 %sub_i_i48" [./intx/intx.hpp:272]   --->   Operation 217 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%empty_144 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0"   --->   Operation 218 'speclooptripcount' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %icmp_ln272, void %.split6, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit" [./intx/intx.hpp:272]   --->   Operation 219 'br' 'br_ln272' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%empty_145 = trunc i3 %i_34" [./intx/intx.hpp:272]   --->   Operation 220 'trunc' 'empty_145' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.14ns)   --->   "%xor_ln274 = xor i2 %empty_145, i2 3" [./intx/intx.hpp:274]   --->   Operation 221 'xor' 'xor_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %xor_ln274, i6 0" [./intx/intx.hpp:274]   --->   Operation 222 'bitconcatenate' 'shl_ln17' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i8 %shl_ln17" [./intx/intx.hpp:274]   --->   Operation 223 'zext' 'zext_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (1.44ns)   --->   "%lshr_ln274 = lshr i256 %state_load_11, i256 %zext_ln274" [./intx/intx.hpp:274]   --->   Operation 224 'lshr' 'lshr_ln274' <Predicate = (!icmp_ln272)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i256 %lshr_ln274" [./intx/intx.hpp:274]   --->   Operation 225 'trunc' 'trunc_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln274)   --->   "%lshr_ln274_1 = lshr i64 %trunc_ln274, i64 %zext_ln267" [./intx/intx.hpp:274]   --->   Operation 226 'lshr' 'lshr_ln274_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (1.30ns) (out node of the LUT)   --->   "%or_ln274 = or i64 %lshr_ln274_1, i64 %carry" [./intx/intx.hpp:274]   --->   Operation 227 'or' 'or_ln274' <Predicate = (!icmp_ln272)> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.62ns)   --->   "%sub_ln48 = sub i2 %xor_ln274, i2 %trunc_ln" [./intx/intx.hpp:48]   --->   Operation 228 'sub' 'sub_ln48' <Predicate = (!icmp_ln272)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.72ns)   --->   "%switch_ln274 = switch i2 %sub_ln48, void %branch27, i2 0, void %.split6..split6148_crit_edge, i2 1, void %branch25, i2 2, void %branch26" [./intx/intx.hpp:274]   --->   Operation 229 'switch' 'switch_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.72>
ST_11 : Operation 230 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_2_2" [./intx/intx.hpp:274]   --->   Operation 230 'store' 'store_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 2)> <Delay = 0.46>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split6148" [./intx/intx.hpp:274]   --->   Operation 231 'br' 'br_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 2)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_1_2" [./intx/intx.hpp:274]   --->   Operation 232 'store' 'store_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 1)> <Delay = 0.46>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split6148" [./intx/intx.hpp:274]   --->   Operation 233 'br' 'br_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 1)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_0_2" [./intx/intx.hpp:274]   --->   Operation 234 'store' 'store_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 0)> <Delay = 0.46>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split6148" [./intx/intx.hpp:274]   --->   Operation 235 'br' 'br_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 0)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_3138_2" [./intx/intx.hpp:274]   --->   Operation 236 'store' 'store_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 3)> <Delay = 0.46>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split6148" [./intx/intx.hpp:274]   --->   Operation 237 'br' 'br_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 3)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (1.30ns)   --->   "%shl_ln275 = shl i64 %trunc_ln274, i64 %zext_ln272" [./intx/intx.hpp:275]   --->   Operation 238 'shl' 'shl_ln275' <Predicate = (!icmp_ln272)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%carry_1 = shl i64 %shl_ln275, i64 1" [./intx/intx.hpp:275]   --->   Operation 239 'shl' 'carry_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i51"   --->   Operation 240 'br' 'br_ln0' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.47>
ST_12 : Operation 241 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit"   --->   Operation 241 'br' 'br_ln0' <Predicate = (icmp_ln294)> <Delay = 0.46>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_4 = phi i64 0, void, i64 %r_word_num_bits_0_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit"   --->   Operation 242 'phi' 'r_word_num_bits_0_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_4 = phi i64 0, void, i64 %r_word_num_bits_1_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit"   --->   Operation 243 'phi' 'r_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_4 = phi i64 0, void, i64 %r_word_num_bits_2_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit"   --->   Operation 244 'phi' 'r_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%r_word_num_bits_3138_4 = phi i64 0, void, i64 %r_word_num_bits_3138_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit"   --->   Operation 245 'phi' 'r_word_num_bits_3138_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (1.14ns)   --->   "%shift = sub i32 256, i32 %shift_1" [./instructions.hpp:278]   --->   Operation 246 'sub' 'shift' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %shift, i32 8, i32 31" [./intx/intx.hpp:285]   --->   Operation 247 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.87ns)   --->   "%icmp_ln285 = icmp_eq  i24 %tmp_25, i24 0" [./intx/intx.hpp:285]   --->   Operation 248 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.46ns)   --->   "%br_ln285 = br i1 %icmp_ln285, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, void %.preheader_ifconv.preheader" [./intx/intx.hpp:285]   --->   Operation 249 'br' 'br_ln285' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_3_0 = alloca i32 1"   --->   Operation 250 'alloca' 'r_word_num_bits_3_3_0' <Predicate = (icmp_ln285)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_2_0 = alloca i32 1"   --->   Operation 251 'alloca' 'r_word_num_bits_3_2_0' <Predicate = (icmp_ln285)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_1_0 = alloca i32 1"   --->   Operation 252 'alloca' 'r_word_num_bits_3_1_0' <Predicate = (icmp_ln285)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_0_0 = alloca i32 1"   --->   Operation 253 'alloca' 'r_word_num_bits_3_0_0' <Predicate = (icmp_ln285)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader_ifconv"   --->   Operation 254 'br' 'br_ln0' <Predicate = (icmp_ln285)> <Delay = 0.46>

State 13 <SV = 12> <Delay = 0.83>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%phi_ln29_7 = phi i2 %add_ln29_7, void %.preheader_ifconv, i2 0, void %.preheader_ifconv.preheader" [./intx/intx.hpp:29]   --->   Operation 255 'phi' 'phi_ln29_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.62ns)   --->   "%add_ln29_7 = add i2 %phi_ln29_7, i2 1" [./intx/intx.hpp:29]   --->   Operation 256 'add' 'add_ln29_7' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_3_0_load = load i64 %r_word_num_bits_3_3_0" [./intx/intx.hpp:29]   --->   Operation 257 'load' 'r_word_num_bits_3_3_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_2_0_load = load i64 %r_word_num_bits_3_2_0" [./intx/intx.hpp:29]   --->   Operation 258 'load' 'r_word_num_bits_3_2_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_1_0_load = load i64 %r_word_num_bits_3_1_0" [./intx/intx.hpp:29]   --->   Operation 259 'load' 'r_word_num_bits_3_1_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_0_0_load = load i64 %r_word_num_bits_3_0_0" [./intx/intx.hpp:29]   --->   Operation 260 'load' 'r_word_num_bits_3_0_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 261 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.39ns)   --->   "%icmp_ln29_20 = icmp_eq  i2 %phi_ln29_7, i2 0" [./intx/intx.hpp:29]   --->   Operation 262 'icmp' 'icmp_ln29_20' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [1/1] (0.43ns)   --->   "%select_ln29_44 = select i1 %icmp_ln29_20, i64 0, i64 %r_word_num_bits_3_0_0_load" [./intx/intx.hpp:29]   --->   Operation 263 'select' 'select_ln29_44' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (0.39ns)   --->   "%icmp_ln29_21 = icmp_eq  i2 %phi_ln29_7, i2 1" [./intx/intx.hpp:29]   --->   Operation 264 'icmp' 'icmp_ln29_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_46)   --->   "%select_ln29_45 = select i1 %icmp_ln29_21, i64 0, i64 %r_word_num_bits_3_1_0_load" [./intx/intx.hpp:29]   --->   Operation 265 'select' 'select_ln29_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 266 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_46 = select i1 %icmp_ln29_20, i64 %r_word_num_bits_3_1_0_load, i64 %select_ln29_45" [./intx/intx.hpp:29]   --->   Operation 266 'select' 'select_ln29_46' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (0.39ns)   --->   "%icmp_ln29_22 = icmp_eq  i2 %phi_ln29_7, i2 2" [./intx/intx.hpp:29]   --->   Operation 267 'icmp' 'icmp_ln29_22' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_49)   --->   "%select_ln29_47 = select i1 %icmp_ln29_22, i64 0, i64 %r_word_num_bits_3_2_0_load" [./intx/intx.hpp:29]   --->   Operation 268 'select' 'select_ln29_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_49)   --->   "%select_ln29_48 = select i1 %icmp_ln29_21, i64 %r_word_num_bits_3_2_0_load, i64 %select_ln29_47" [./intx/intx.hpp:29]   --->   Operation 269 'select' 'select_ln29_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 270 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_49 = select i1 %icmp_ln29_20, i64 %r_word_num_bits_3_2_0_load, i64 %select_ln29_48" [./intx/intx.hpp:29]   --->   Operation 270 'select' 'select_ln29_49' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_52)   --->   "%select_ln29_50 = select i1 %icmp_ln29_22, i64 %r_word_num_bits_3_3_0_load, i64 0" [./intx/intx.hpp:29]   --->   Operation 271 'select' 'select_ln29_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_52)   --->   "%select_ln29_51 = select i1 %icmp_ln29_21, i64 %r_word_num_bits_3_3_0_load, i64 %select_ln29_50" [./intx/intx.hpp:29]   --->   Operation 272 'select' 'select_ln29_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 273 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_52 = select i1 %icmp_ln29_20, i64 %r_word_num_bits_3_3_0_load, i64 %select_ln29_51" [./intx/intx.hpp:29]   --->   Operation 273 'select' 'select_ln29_52' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 274 [1/1] (0.39ns)   --->   "%icmp_ln29_8 = icmp_eq  i2 %phi_ln29_7, i2 3" [./intx/intx.hpp:29]   --->   Operation 274 'icmp' 'icmp_ln29_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%empty_146 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 275 'speclooptripcount' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_44, i64 %r_word_num_bits_3_0_0" [./intx/intx.hpp:29]   --->   Operation 276 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_46, i64 %r_word_num_bits_3_1_0" [./intx/intx.hpp:29]   --->   Operation 277 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_49, i64 %r_word_num_bits_3_2_0" [./intx/intx.hpp:29]   --->   Operation 278 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_52, i64 %r_word_num_bits_3_3_0" [./intx/intx.hpp:29]   --->   Operation 279 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_8, void %.preheader_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i77" [./intx/intx.hpp:29]   --->   Operation 280 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.71>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_3_2 = alloca i32 1"   --->   Operation 281 'alloca' 'r_word_num_bits_3_3_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_2_2 = alloca i32 1"   --->   Operation 282 'alloca' 'r_word_num_bits_3_2_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_1_2 = alloca i32 1"   --->   Operation 283 'alloca' 'r_word_num_bits_3_1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_0_2 = alloca i32 1"   --->   Operation 284 'alloca' 'r_word_num_bits_3_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%s_1 = trunc i32 %shift" [./intx/intx.hpp:243]   --->   Operation 285 'trunc' 's_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i6 %s_1" [./intx/intx.hpp:247]   --->   Operation 286 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln28 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %shift, i32 6, i32 7" [./intx/intx.hpp:248]   --->   Operation 287 'partselect' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i2 %trunc_ln28" [./intx/intx.hpp:248]   --->   Operation 288 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.71ns)   --->   "%sub_i_i73 = sub i3 4, i3 %zext_ln248" [./intx/intx.hpp:248]   --->   Operation 289 'sub' 'sub_i_i73' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (0.14ns)   --->   "%empty_147 = xor i6 %s_1, i6 63" [./intx/intx.hpp:243]   --->   Operation 290 'xor' 'empty_147' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i6 %empty_147" [./intx/intx.hpp:252]   --->   Operation 291 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_44, i64 %r_word_num_bits_3_0_2" [./intx/intx.hpp:29]   --->   Operation 292 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 293 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_46, i64 %r_word_num_bits_3_1_2" [./intx/intx.hpp:29]   --->   Operation 293 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 294 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_49, i64 %r_word_num_bits_3_2_2" [./intx/intx.hpp:29]   --->   Operation 294 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 295 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %r_word_num_bits_3_3_2"   --->   Operation 295 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 296 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.lr.ph.i.i78"   --->   Operation 296 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 15 <SV = 14> <Delay = 2.64>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%i_36 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i77, i3 %i_52, void %.split4183"   --->   Operation 297 'phi' 'i_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%carry_2 = phi i63 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i77, i63 %trunc_ln29, void %.split4183" [./intx/intx.hpp:252]   --->   Operation 298 'phi' 'carry_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.71ns)   --->   "%i_52 = add i3 %i_36, i3 1" [./intx/intx.hpp:252]   --->   Operation 299 'add' 'i_52' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_3_2_load = load i64 %r_word_num_bits_3_3_2"   --->   Operation 300 'load' 'r_word_num_bits_3_3_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_2_2_load = load i64 %r_word_num_bits_3_2_2"   --->   Operation 301 'load' 'r_word_num_bits_3_2_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_1_2_load = load i64 %r_word_num_bits_3_1_2"   --->   Operation 302 'load' 'r_word_num_bits_3_1_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_0_2_load = load i64 %r_word_num_bits_3_0_2"   --->   Operation 303 'load' 'r_word_num_bits_3_0_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 304 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 305 [1/1] (0.56ns)   --->   "%icmp_ln252 = icmp_eq  i3 %i_36, i3 %sub_i_i73" [./intx/intx.hpp:252]   --->   Operation 305 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%empty_148 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0"   --->   Operation 306 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %.split4, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit" [./intx/intx.hpp:252]   --->   Operation 307 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln50_15 = trunc i3 %i_36" [./intx/intx.hpp:50]   --->   Operation 308 'trunc' 'trunc_ln50_15' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (0.54ns)   --->   "%tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 18446744073709551615, i64 18446744073709551615, i64 18446744073709551615, i64 18446744073709551615, i2 %trunc_ln50_15" [./intx/intx.hpp:254]   --->   Operation 309 'mux' 'tmp_15' <Predicate = (!icmp_ln252)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [1/1] (1.30ns)   --->   "%shl_ln254 = shl i64 %tmp_15, i64 %zext_ln247" [./intx/intx.hpp:254]   --->   Operation 310 'shl' 'shl_ln254' <Predicate = (!icmp_ln252)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i64 %shl_ln254" [./intx/intx.hpp:254]   --->   Operation 311 'trunc' 'trunc_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.33ns)   --->   "%or_ln254 = or i63 %trunc_ln254, i63 %carry_2" [./intx/intx.hpp:254]   --->   Operation 312 'or' 'or_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln254, i32 63" [./intx/intx.hpp:254]   --->   Operation 313 'bitselect' 'tmp_26' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_26, i63 %or_ln254" [./intx/intx.hpp:254]   --->   Operation 314 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_15 : Operation 315 [1/1] (0.62ns)   --->   "%add_ln48 = add i2 %trunc_ln50_15, i2 %trunc_ln28" [./intx/intx.hpp:48]   --->   Operation 315 'add' 'add_ln48' <Predicate = (!icmp_ln252)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 316 [1/1] (0.72ns)   --->   "%switch_ln254 = switch i2 %add_ln48, void %branch35, i2 0, void %.split4..split4183_crit_edge, i2 1, void %branch33, i2 2, void %branch34" [./intx/intx.hpp:254]   --->   Operation 316 'switch' 'switch_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.72>
ST_15 : Operation 317 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_2_2" [./intx/intx.hpp:254]   --->   Operation 317 'store' 'store_ln254' <Predicate = (!icmp_ln252 & add_ln48 == 2)> <Delay = 0.46>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split4183" [./intx/intx.hpp:254]   --->   Operation 318 'br' 'br_ln254' <Predicate = (!icmp_ln252 & add_ln48 == 2)> <Delay = 0.00>
ST_15 : Operation 319 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_1_2" [./intx/intx.hpp:254]   --->   Operation 319 'store' 'store_ln254' <Predicate = (!icmp_ln252 & add_ln48 == 1)> <Delay = 0.46>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split4183" [./intx/intx.hpp:254]   --->   Operation 320 'br' 'br_ln254' <Predicate = (!icmp_ln252 & add_ln48 == 1)> <Delay = 0.00>
ST_15 : Operation 321 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_0_2" [./intx/intx.hpp:254]   --->   Operation 321 'store' 'store_ln254' <Predicate = (!icmp_ln252 & add_ln48 == 0)> <Delay = 0.46>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split4183" [./intx/intx.hpp:254]   --->   Operation 322 'br' 'br_ln254' <Predicate = (!icmp_ln252 & add_ln48 == 0)> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_3_2" [./intx/intx.hpp:254]   --->   Operation 323 'store' 'store_ln254' <Predicate = (!icmp_ln252 & add_ln48 == 3)> <Delay = 0.46>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split4183" [./intx/intx.hpp:254]   --->   Operation 324 'br' 'br_ln254' <Predicate = (!icmp_ln252 & add_ln48 == 3)> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (1.30ns)   --->   "%lshr_ln255 = lshr i64 %tmp_15, i64 %zext_ln252" [./intx/intx.hpp:255]   --->   Operation 325 'lshr' 'lshr_ln255' <Predicate = (!icmp_ln252)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln29 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln255, i32 1, i32 63" [./intx/intx.hpp:252]   --->   Operation 326 'partselect' 'trunc_ln29' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i78"   --->   Operation 327 'br' 'br_ln0' <Predicate = (!icmp_ln252)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.46>
ST_16 : Operation 328 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit"   --->   Operation 328 'br' 'br_ln0' <Predicate = (icmp_ln285)> <Delay = 0.46>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_0_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_0_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit"   --->   Operation 329 'phi' 'r_word_num_bits_3_0_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_1_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_1_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit"   --->   Operation 330 'phi' 'r_word_num_bits_3_1_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_2_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_2_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit"   --->   Operation 331 'phi' 'r_word_num_bits_3_2_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_3_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_3_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit"   --->   Operation 332 'phi' 'r_word_num_bits_3_3_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_0 = alloca i32 1"   --->   Operation 333 'alloca' 'z_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0 = alloca i32 1"   --->   Operation 334 'alloca' 'z_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_0 = alloca i32 1"   --->   Operation 335 'alloca' 'z_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_0 = alloca i32 1"   --->   Operation 336 'alloca' 'z_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 337 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch12" [./intx/intx.hpp:29]   --->   Operation 337 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 17 <SV = 16> <Delay = 0.62>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%phi_ln29_8 = phi i2 0, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i2 %add_ln29_8, void %branch12" [./intx/intx.hpp:29]   --->   Operation 338 'phi' 'phi_ln29_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.62ns)   --->   "%add_ln29_8 = add i2 %phi_ln29_8, i2 1" [./intx/intx.hpp:29]   --->   Operation 339 'add' 'add_ln29_8' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0"   --->   Operation 340 'load' 'z_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 341 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_load = load i64 %z_word_num_bits_1_0"   --->   Operation 341 'load' 'z_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0"   --->   Operation 342 'load' 'z_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0"   --->   Operation 343 'load' 'z_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 344 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (0.54ns)   --->   "%z_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i2 %phi_ln29_8" [./intx/intx.hpp:29]   --->   Operation 345 'mux' 'z_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 346 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_0_load, i64 0, i64 %z_word_num_bits_1_0_load, i64 %z_word_num_bits_1_0_load, i2 %phi_ln29_8" [./intx/intx.hpp:29]   --->   Operation 346 'mux' 'z_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [1/1] (0.54ns)   --->   "%z_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_0_load, i64 %z_word_num_bits_2_0_load, i64 0, i64 %z_word_num_bits_2_0_load, i2 %phi_ln29_8" [./intx/intx.hpp:29]   --->   Operation 347 'mux' 'z_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 348 [1/1] (0.54ns)   --->   "%z_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_8" [./intx/intx.hpp:29]   --->   Operation 348 'mux' 'z_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 349 [1/1] (0.39ns)   --->   "%icmp_ln29_9 = icmp_eq  i2 %phi_ln29_8, i2 3" [./intx/intx.hpp:29]   --->   Operation 349 'icmp' 'icmp_ln29_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%empty_149 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 350 'speclooptripcount' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 351 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 352 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 353 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 354 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_9, void %branch12, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 355 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.46>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_2 = alloca i32 1"   --->   Operation 356 'alloca' 'z_word_num_bits_0_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2 = alloca i32 1"   --->   Operation 357 'alloca' 'z_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 358 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_2 = alloca i32 1"   --->   Operation 358 'alloca' 'z_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 359 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_2 = alloca i32 1"   --->   Operation 359 'alloca' 'z_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 360 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_2" [./intx/intx.hpp:29]   --->   Operation 360 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 361 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_2" [./intx/intx.hpp:29]   --->   Operation 361 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 362 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_2" [./intx/intx.hpp:29]   --->   Operation 362 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 363 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_2" [./intx/intx.hpp:29]   --->   Operation 363 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 364 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i"   --->   Operation 364 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%i_49 = phi i3 %i_53, void %.split117, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader"   --->   Operation 365 'phi' 'i_49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.71ns)   --->   "%i_53 = add i3 %i_49, i3 1" [./intx/intx.hpp:210]   --->   Operation 366 'add' 'i_53' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 367 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.56ns)   --->   "%icmp_ln210 = icmp_eq  i3 %i_49, i3 4" [./intx/intx.hpp:210]   --->   Operation 368 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%empty_150 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 369 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %.split, void" [./intx/intx.hpp:210]   --->   Operation 370 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln50_16 = trunc i3 %i_49" [./intx/intx.hpp:50]   --->   Operation 371 'trunc' 'trunc_ln50_16' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_19 : Operation 372 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_0_4, i64 %r_word_num_bits_1_4, i64 %r_word_num_bits_2_4, i64 %r_word_num_bits_3138_4, i2 %trunc_ln50_16" [./intx/intx.hpp:211]   --->   Operation 372 'mux' 'tmp_s' <Predicate = (!icmp_ln210)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 373 [1/1] (0.54ns)   --->   "%tmp_17 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_3_0_4, i64 %r_word_num_bits_3_1_4, i64 %r_word_num_bits_3_2_4, i64 %r_word_num_bits_3_3_4, i2 %trunc_ln50_16" [./intx/intx.hpp:211]   --->   Operation 373 'mux' 'tmp_17' <Predicate = (!icmp_ln210)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 374 [1/1] (0.32ns)   --->   "%or_ln211 = or i64 %tmp_17, i64 %tmp_s" [./intx/intx.hpp:211]   --->   Operation 374 'or' 'or_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 375 [1/1] (0.72ns)   --->   "%switch_ln211 = switch i2 %trunc_ln50_16, void %branch19, i2 0, void %.split..split117_crit_edge, i2 1, void %branch17, i2 2, void %branch18" [./intx/intx.hpp:211]   --->   Operation 375 'switch' 'switch_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.72>
ST_19 : Operation 376 [1/1] (0.46ns)   --->   "%store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_2_2" [./intx/intx.hpp:211]   --->   Operation 376 'store' 'store_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_16 == 2)> <Delay = 0.46>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln211 = br void %.split117" [./intx/intx.hpp:211]   --->   Operation 377 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_16 == 2)> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (0.46ns)   --->   "%store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_2" [./intx/intx.hpp:211]   --->   Operation 378 'store' 'store_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_16 == 1)> <Delay = 0.46>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln211 = br void %.split117" [./intx/intx.hpp:211]   --->   Operation 379 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_16 == 1)> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (0.46ns)   --->   "%store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_0_2" [./intx/intx.hpp:211]   --->   Operation 380 'store' 'store_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_16 == 0)> <Delay = 0.46>
ST_19 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln211 = br void %.split117" [./intx/intx.hpp:211]   --->   Operation 381 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_16 == 0)> <Delay = 0.00>
ST_19 : Operation 382 [1/1] (0.46ns)   --->   "%store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_3_2" [./intx/intx.hpp:211]   --->   Operation 382 'store' 'store_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_16 == 3)> <Delay = 0.46>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln211 = br void %.split117" [./intx/intx.hpp:211]   --->   Operation 383 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_16 == 3)> <Delay = 0.00>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i"   --->   Operation 384 'br' 'br_ln0' <Predicate = (!icmp_ln210)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_2_load = load i64 %z_word_num_bits_0_2" [./instructions.hpp:278]   --->   Operation 385 'load' 'z_word_num_bits_0_2_load' <Predicate = (k)> <Delay = 0.00>
ST_20 : Operation 386 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_load = load i64 %z_word_num_bits_1_2" [./instructions.hpp:278]   --->   Operation 386 'load' 'z_word_num_bits_1_2_load' <Predicate = (k)> <Delay = 0.00>
ST_20 : Operation 387 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_2_load = load i64 %z_word_num_bits_2_2" [./instructions.hpp:278]   --->   Operation 387 'load' 'z_word_num_bits_2_2_load' <Predicate = (k)> <Delay = 0.00>
ST_20 : Operation 388 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_2_load = load i64 %z_word_num_bits_3_2" [./instructions.hpp:278]   --->   Operation 388 'load' 'z_word_num_bits_3_2_load' <Predicate = (k)> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln278_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_3_2_load, i64 %z_word_num_bits_2_2_load, i64 %z_word_num_bits_1_2_load, i64 %z_word_num_bits_0_2_load" [./instructions.hpp:278]   --->   Operation 389 'bitconcatenate' 'or_ln278_2' <Predicate = (k)> <Delay = 0.00>
ST_20 : Operation 390 [1/1] (1.29ns)   --->   "%store_ln278 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_12, i256 %or_ln278_2, i32 4294967295" [./instructions.hpp:278]   --->   Operation 390 'store' 'store_ln278' <Predicate = (k)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 391 'br' 'br_ln0' <Predicate = (k)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 392 [2/2] (1.29ns)   --->   "%state_load_16 = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 392 'load' 'state_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 22 <SV = 21> <Delay = 3.73>
ST_22 : Operation 393 [1/2] (1.29ns)   --->   "%state_load_16 = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 393 'load' 'state_load_16' <Predicate = (!result)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_22 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = trunc i256 %state_load_16" [./execution_state.hpp:60]   --->   Operation 394 'trunc' 'trunc_ln60_7' <Predicate = (!result)> <Delay = 0.00>
ST_22 : Operation 395 [1/1] (1.14ns)   --->   "%add_ln60_3 = add i32 %trunc_ln60_7, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 395 'add' 'add_ln60_3' <Predicate = (!result)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %add_ln60_3" [./execution_state.hpp:60]   --->   Operation 396 'zext' 'zext_ln60_1' <Predicate = (!result)> <Delay = 0.00>
ST_22 : Operation 397 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_1, i32 15" [./execution_state.hpp:60]   --->   Operation 397 'store' 'store_ln60' <Predicate = (!result)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_22 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln282 = br void" [./instructions.hpp:282]   --->   Operation 398 'br' 'br_ln282' <Predicate = (!result)> <Delay = 0.00>
ST_22 : Operation 399 [1/1] (0.00ns)   --->   "%ret_ln282 = ret" [./instructions.hpp:282]   --->   Operation 399 'ret' 'ret_ln282' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 3.48>
ST_23 : Operation 400 [1/1] (1.05ns)   --->   "%add_ln60_4 = add i14 %trunc_ln45_1, i14 16383" [./execution_state.hpp:60]   --->   Operation 400 'add' 'add_ln60_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_4, i5 0" [./execution_state.hpp:60]   --->   Operation 401 'bitconcatenate' 'shl_ln15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 402 [1/1] (1.12ns)   --->   "%add_ln60 = add i19 %shl_ln15, i19 64" [./execution_state.hpp:60]   --->   Operation 402 'add' 'add_ln60' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 403 [1/1] (0.00ns)   --->   "%lshr_ln60_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 403 'partselect' 'lshr_ln60_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i14 %lshr_ln60_7" [./execution_state.hpp:60]   --->   Operation 404 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 405 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr i256 %state, i64 0, i64 %zext_ln60_3" [./execution_state.hpp:60]   --->   Operation 405 'getelementptr' 'state_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 406 [2/2] (1.29ns)   --->   "%state_load_12 = load i14 %state_addr_13" [./execution_state.hpp:60]   --->   Operation 406 'load' 'state_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 24 <SV = 7> <Delay = 1.29>
ST_24 : Operation 407 [1/2] (1.29ns)   --->   "%state_load_12 = load i14 %state_addr_13" [./execution_state.hpp:60]   --->   Operation 407 'load' 'state_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_24 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load_12" [./execution_state.hpp:60]   --->   Operation 408 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_12, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 409 'partselect' 'trunc_ln60_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_12, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 410 'partselect' 'trunc_ln60_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_12, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 411 'partselect' 'trunc_ln60_6' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 0.00>
ST_25 : Operation 412 [2/2] (0.00ns)   --->   "%call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln50, i64 %trunc_ln60, i64 %trunc_ln60_4, i64 %trunc_ln60_5, i64 %trunc_ln60_6" [./instructions.hpp:263]   --->   Operation 412 'call' 'call_ln263' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 9> <Delay = 0.00>
ST_26 : Operation 413 [1/2] (0.00ns)   --->   "%call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln50, i64 %trunc_ln60, i64 %trunc_ln60_4, i64 %trunc_ln60_5, i64 %trunc_ln60_6" [./instructions.hpp:263]   --->   Operation 413 'call' 'call_ln263' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln269 = br void" [./instructions.hpp:269]   --->   Operation 414 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr', ./execution_state.hpp:45) [8]  (0 ns)
	'load' operation ('state_load', ./execution_state.hpp:45) on array 'state' [9]  (1.3 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load', ./execution_state.hpp:45) on array 'state' [9]  (1.3 ns)

 <State 3>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln45_3', ./execution_state.hpp:45) [45]  (1.06 ns)
	'add' operation ('add_ln50', ./intx/intx.hpp:50) [47]  (1.12 ns)
	'getelementptr' operation ('state_addr_12', ./intx/intx.hpp:220) [50]  (0 ns)
	'load' operation ('state_load_11', ./intx/intx.hpp:220) on array 'state' [51]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_11', ./intx/intx.hpp:220) on array 'state' [51]  (1.3 ns)

 <State 5>: 1.9ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:219) [58]  (0 ns)
	'mux' operation ('tmp', ./intx/intx.hpp:220) [69]  (0 ns)
	'and' operation ('z.words_[0]', ./intx/intx.hpp:220) [70]  (1.44 ns)
	'store' operation ('store_ln220', ./intx/intx.hpp:220) of variable 'z.words_[0]', ./intx/intx.hpp:220 on local variable 'z.words_[3]' [76]  (0.46 ns)

 <State 6>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln50_2', ./intx/intx.hpp:50) [109]  (1.06 ns)
	'add' operation ('add_ln50_3', ./intx/intx.hpp:50) [111]  (1.12 ns)
	'getelementptr' operation ('state_addr_14', ./intx/int128.hpp:213) [114]  (0 ns)
	'load' operation ('state_load_13', ./intx/int128.hpp:213) on array 'state' [115]  (1.3 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_13', ./intx/int128.hpp:213) on array 'state' [115]  (1.3 ns)

 <State 8>: 4.09ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:211) [118]  (0 ns)
	'lshr' operation ('lshr_ln213', ./intx/int128.hpp:213) [129]  (1.44 ns)
	'sub' operation ('sub_ln213', ./intx/int128.hpp:213) [132]  (1.36 ns)
	'icmp' operation ('k2', ./intx/int128.hpp:215) [135]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:217) [136]  (0.148 ns)

 <State 9>: 2.63ns
The critical path consists of the following:
	'load' operation ('state_load_14', ./intx/intx.hpp:69) on array 'state' [146]  (1.3 ns)
	'icmp' operation ('icmp_ln294', ./intx/intx.hpp:294) [149]  (0.876 ns)
	multiplexor before 'phi' operation ('r_word_num_bits_0_4') with incoming values : ('r_word_num_bits_0_2_load') [242]  (0.46 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_6', ./intx/intx.hpp:29) with incoming values : ('add_ln29_6', ./intx/intx.hpp:29) [158]  (0 ns)
	'icmp' operation ('icmp_ln29_17', ./intx/intx.hpp:29) [164]  (0.399 ns)
	'select' operation ('select_ln29_35', ./intx/intx.hpp:29) [165]  (0.438 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of variable 'select_ln29_35', ./intx/intx.hpp:29 on local variable 'r_word_num_bits_0_2' [195]  (0.46 ns)

 <State 11>: 3.36ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:272) [201]  (0 ns)
	'xor' operation ('i', ./intx/intx.hpp:274) [214]  (0.148 ns)
	'lshr' operation ('lshr_ln274', ./intx/intx.hpp:274) [217]  (1.44 ns)
	'lshr' operation ('lshr_ln274_1', ./intx/intx.hpp:274) [219]  (0 ns)
	'or' operation ('or_ln274', ./intx/intx.hpp:274) [220]  (1.31 ns)
	'store' operation ('store_ln274', ./intx/intx.hpp:274) of variable 'or_ln274', ./intx/intx.hpp:274 on local variable 'r_word_num_bits_2_2' [224]  (0.46 ns)

 <State 12>: 2.48ns
The critical path consists of the following:
	'sub' operation ('shift', ./instructions.hpp:278) [246]  (1.14 ns)
	'icmp' operation ('icmp_ln285', ./intx/intx.hpp:285) [248]  (0.876 ns)
	multiplexor before 'phi' operation ('r_word_num_bits_3_0_4') with incoming values : ('r_word_num_bits_3_0_2_load') [341]  (0.46 ns)

 <State 13>: 0.837ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_7', ./intx/intx.hpp:29) with incoming values : ('add_ln29_7', ./intx/intx.hpp:29) [257]  (0 ns)
	'icmp' operation ('icmp_ln29_20', ./intx/intx.hpp:29) [264]  (0.399 ns)
	'select' operation ('select_ln29_44', ./intx/intx.hpp:29) [265]  (0.438 ns)

 <State 14>: 0.715ns
The critical path consists of the following:
	'sub' operation ('sub_i_i73', ./intx/intx.hpp:248) [292]  (0.715 ns)

 <State 15>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:252) [301]  (0 ns)
	'mux' operation ('tmp_15', ./intx/intx.hpp:254) [314]  (0.544 ns)
	'shl' operation ('shl_ln254', ./intx/intx.hpp:254) [315]  (1.31 ns)
	'or' operation ('or_ln254', ./intx/intx.hpp:254) [317]  (0.331 ns)
	'store' operation ('store_ln254', ./intx/intx.hpp:254) of variable 'or_ln', ./intx/intx.hpp:254 on local variable 'r_word_num_bits_3_0_2' [329]  (0.46 ns)

 <State 16>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r_word_num_bits_3_0_4') with incoming values : ('r_word_num_bits_3_0_2_load') [341]  (0.46 ns)

 <State 17>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_8', ./intx/intx.hpp:29) with incoming values : ('add_ln29_8', ./intx/intx.hpp:29) [351]  (0 ns)
	'add' operation ('add_ln29_8', ./intx/intx.hpp:29) [352]  (0.621 ns)

 <State 18>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('z_word_num_bits_3_2') [373]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of variable 'z_word_num_bits_3_1', ./intx/intx.hpp:29 on local variable 'z_word_num_bits_3_2' [374]  (0.46 ns)

 <State 19>: 1.33ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:210) [380]  (0 ns)
	'mux' operation ('tmp_17', ./intx/intx.hpp:211) [389]  (0.544 ns)
	'or' operation ('or_ln211', ./intx/intx.hpp:211) [390]  (0.326 ns)
	'store' operation ('store_ln211', ./intx/intx.hpp:211) of variable 'or_ln211', ./intx/intx.hpp:211 on local variable 'z_word_num_bits_2_2' [393]  (0.46 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'load' operation ('z_word_num_bits_0_2_load', ./instructions.hpp:278) on local variable 'z_word_num_bits_0_2' [407]  (0 ns)
	'store' operation ('store_ln278', ./instructions.hpp:278) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [412]  (1.3 ns)

 <State 21>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_16', ./execution_state.hpp:60) on array 'state' [415]  (1.3 ns)

 <State 22>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_16', ./execution_state.hpp:60) on array 'state' [415]  (1.3 ns)
	'add' operation ('add_ln60_3', ./execution_state.hpp:60) [417]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [419]  (1.3 ns)

 <State 23>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_4', ./execution_state.hpp:60) [424]  (1.06 ns)
	'add' operation ('add_ln60', ./execution_state.hpp:60) [426]  (1.12 ns)
	'getelementptr' operation ('state_addr_13', ./execution_state.hpp:60) [429]  (0 ns)
	'load' operation ('state_load_12', ./execution_state.hpp:60) on array 'state' [430]  (1.3 ns)

 <State 24>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_12', ./execution_state.hpp:60) on array 'state' [430]  (1.3 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
