<profile>

<section name = "Vitis HLS Report for 'wah'" level="0">
<item name = "Date">Thu Apr 25 16:16:28 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Guitar_Effects</item>
<item name = "Solution">int_to_short (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">660, 660, 6.600 us, 6.600 us, 660, 660, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_wah_Pipeline_WAH_LOOP_fu_159">wah_Pipeline_WAH_LOOP, 632, 632, 6.320 us, 6.320 us, 632, 632, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 656, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 1634, 2325, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 226, -</column>
<column name="Register">-, -, 225, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 1, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_34ns_65_2_1_U37">mul_32s_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="srem_16ns_5ns_5_20_seq_1_U39">srem_16ns_5ns_5_20_seq_1, 0, 0, 202, 123, 0</column>
<column name="srem_17ns_8ns_8_21_seq_1_U38">srem_17ns_8ns_8_21_seq_1, 0, 0, 214, 130, 0</column>
<column name="grp_wah_Pipeline_WAH_LOOP_fu_159">wah_Pipeline_WAH_LOOP, 0, 2, 1045, 2018, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln240_fu_294_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln346_fu_333_p2">+, 0, 0, 14, 9, 8</column>
<column name="grp_fu_269_p0">+, 0, 0, 24, 17, 1</column>
<column name="result_V_2_fu_429_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1512_fu_347_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln227_1_fu_226_p2">-, 0, 0, 72, 1, 65</column>
<column name="sub_ln227_2_fu_247_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln227_fu_193_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_V_fu_385_p2">lshr, 0, 0, 179, 63, 63</column>
<column name="result_V_fu_434_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln227_1_fu_253_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln227_fu_241_p3">select, 0, 0, 16, 1, 16</column>
<column name="ush_fu_357_p3">select, 0, 0, 9, 1, 9</column>
<column name="val_fu_419_p3">select, 0, 0, 16, 1, 16</column>
<column name="r_V_1_fu_391_p2">shl, 0, 0, 179, 63, 63</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">134, 30, 1, 30</column>
<column name="control_signal_buffer_address0">14, 3, 7, 21</column>
<column name="control_signal_buffer_ce0">14, 3, 1, 3</column>
<column name="grp_fu_541_ce">9, 2, 1, 2</column>
<column name="grp_fu_545_ce">9, 2, 1, 2</column>
<column name="m_axi_gmem_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem_RREADY">9, 2, 1, 2</column>
<column name="wah_values_buffer_address0">14, 3, 7, 21</column>
<column name="wah_values_buffer_ce0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln240_reg_505">8, 0, 8, 0</column>
<column name="ap_CS_fsm">29, 0, 29, 0</column>
<column name="grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start_reg">1, 0, 1, 0</column>
<column name="isNeg_reg_525">1, 0, 1, 0</column>
<column name="mul_ln227_reg_474">65, 0, 65, 0</column>
<column name="p_Result_7_reg_520">23, 0, 23, 0</column>
<column name="p_Result_s_reg_515">1, 0, 1, 0</column>
<column name="select_ln227_1_reg_490">16, 0, 16, 0</column>
<column name="sub_ln227_reg_458">31, 0, 32, 1</column>
<column name="tmp_5_reg_479">16, 0, 16, 0</column>
<column name="tmp_reg_463">1, 0, 1, 0</column>
<column name="trunc_ln231_reg_500">8, 0, 8, 0</column>
<column name="ush_reg_530">9, 0, 9, 0</column>
<column name="val_reg_535">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, wah, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, wah, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, wah, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, wah, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, wah, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, wah, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, wah, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, wah, return value</column>
<column name="grp_fu_607_p_din0">out, 32, ap_ctrl_hs, wah, return value</column>
<column name="grp_fu_607_p_din1">out, 32, ap_ctrl_hs, wah, return value</column>
<column name="grp_fu_607_p_dout0">in, 32, ap_ctrl_hs, wah, return value</column>
<column name="grp_fu_607_p_ce">out, 1, ap_ctrl_hs, wah, return value</column>
<column name="grp_fu_611_p_din0">out, 32, ap_ctrl_hs, wah, return value</column>
<column name="grp_fu_611_p_dout0">in, 32, ap_ctrl_hs, wah, return value</column>
<column name="grp_fu_611_p_ce">out, 1, ap_ctrl_hs, wah, return value</column>
<column name="input_r">in, 16, ap_none, input_r, scalar</column>
<column name="p_read">in, 31, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
<column name="wah_values_buffer_address0">out, 7, ap_memory, wah_values_buffer, array</column>
<column name="wah_values_buffer_ce0">out, 1, ap_memory, wah_values_buffer, array</column>
<column name="wah_values_buffer_we0">out, 1, ap_memory, wah_values_buffer, array</column>
<column name="wah_values_buffer_d0">out, 16, ap_memory, wah_values_buffer, array</column>
<column name="wah_values_buffer_q0">in, 16, ap_memory, wah_values_buffer, array</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="bandpass_coeffs">in, 64, ap_none, bandpass_coeffs, scalar</column>
<column name="control_signal_buffer_address0">out, 7, ap_memory, control_signal_buffer, array</column>
<column name="control_signal_buffer_ce0">out, 1, ap_memory, control_signal_buffer, array</column>
<column name="control_signal_buffer_we0">out, 1, ap_memory, control_signal_buffer, array</column>
<column name="control_signal_buffer_d0">out, 5, ap_memory, control_signal_buffer, array</column>
<column name="control_signal_buffer_q0">in, 5, ap_memory, control_signal_buffer, array</column>
</table>
</item>
</section>
</profile>
