{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698780120285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698780120285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:22:00 2023 " "Processing started: Tue Oct 31 15:22:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698780120285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780120285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_p1 -c lab6_p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_p1 -c lab6_p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780120285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698780121090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698780121090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arch " "Found design unit 1: top_level-arch" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/top_level.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131285 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/top_level.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multfp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multfp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultFP32-rtl " "Found design unit 1: MultFP32-rtl" {  } { { "MultFP32.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131287 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultFP32 " "Found entity 1: MultFP32" {  } { { "MultFP32.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multfp32/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file multfp32/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (multfp32) " "Found design unit 1: dspba_library_package (multfp32)" {  } { { "MultFP32/dspba_library_package.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multfp32/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file multfp32/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "MultFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131306 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "MultFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131306 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "MultFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131306 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "MultFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131306 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "MultFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131306 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "MultFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multfp32/multfp32_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multfp32/multfp32_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultFP32_0002-normal " "Found design unit 1: MultFP32_0002-normal" {  } { { "MultFP32/MultFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131318 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultFP32_0002 " "Found entity 1: MultFP32_0002" {  } { { "MultFP32/MultFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addfp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addfp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddFP32-rtl " "Found design unit 1: AddFP32-rtl" {  } { { "AddFP32.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131320 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddFP32 " "Found entity 1: AddFP32" {  } { { "AddFP32.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addfp32/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addfp32/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (addfp32) " "Found design unit 1: dspba_library_package (addfp32)" {  } { { "AddFP32/dspba_library_package.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addfp32/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file addfp32/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "AddFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "AddFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "AddFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131334 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "AddFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131334 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "AddFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131334 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "AddFP32/dspba_library.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addfp32/addfp32_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addfp32/addfp32_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddFP32_0002-normal " "Found design unit 1: AddFP32_0002-normal" {  } { { "AddFP32/AddFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131349 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddFP32_0002 " "Found entity 1: AddFP32_0002" {  } { { "AddFP32/AddFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch " "Found design unit 1: Datapath-arch" {  } { { "Datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/Datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131352 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/Datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericregister-arch " "Found design unit 1: genericregister-arch" {  } { { "genericregister.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/genericregister.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131355 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericregister " "Found entity 1: genericregister" {  } { { "genericregister.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/genericregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/ROM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131358 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-TB " "Found design unit 1: top_level_tb-TB" {  } { { "top_level_tb.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/top_level_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131366 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/top_level_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698780131657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom1\"" {  } { { "top_level.vhd" "rom1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/top_level.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780131681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/ROM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780131880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/ROM.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780131896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FIR_INPUT.mif " "Parameter \"init_file\" = \"FIR_INPUT.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780131897 ""}  } { { "ROM.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/ROM.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698780131897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_des3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_des3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_des3 " "Found entity 1: altsyncram_des3" {  } { { "db/altsyncram_des3.tdf" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/db/altsyncram_des3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780131973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780131973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_des3 ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_des3:auto_generated " "Elaborating entity \"altsyncram_des3\" for hierarchy \"ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_des3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780131974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:FIR " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:FIR\"" {  } { { "top_level.vhd" "FIR" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/top_level.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780131987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericregister Datapath:FIR\|genericregister:dff1 " "Elaborating entity \"genericregister\" for hierarchy \"Datapath:FIR\|genericregister:dff1\"" {  } { { "Datapath.vhd" "dff1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/Datapath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultFP32 Datapath:FIR\|MultFP32:mult1 " "Elaborating entity \"MultFP32\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\"" {  } { { "Datapath.vhd" "mult1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/Datapath.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultFP32_0002 Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst " "Elaborating entity \"MultFP32_0002\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\"" {  } { { "MultFP32.vhd" "multfp32_inst" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay\"" {  } { { "MultFP32/MultFP32_0002.vhd" "fracXIsZero_uid17_fpMulTest_delay" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6\"" {  } { { "MultFP32/MultFP32_0002.vhd" "redist13_fracXIsZero_uid17_fpMulTest_q_6" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\"" {  } { { "MultFP32/MultFP32_0002.vhd" "prodXY_uid105_prod_uid47_fpMulTest_im8_component" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component " "Elaborated megafunction instantiation \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\"" {  } { { "MultFP32/MultFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component " "Instantiated megafunction \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132188 ""}  } { { "MultFP32/MultFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698780132188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gut " "Found entity 1: mult_gut" {  } { { "db/mult_gut.tdf" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/db/mult_gut.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780132246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780132246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gut Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\|mult_gut:auto_generated " "Elaborating entity \"mult_gut\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\|mult_gut:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1\"" {  } { { "MultFP32/MultFP32_0002.vhd" "redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\"" {  } { { "MultFP32/MultFP32_0002.vhd" "prodXY_uid105_prod_uid47_fpMulTest_im0_component" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component " "Elaborated megafunction instantiation \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\"" {  } { { "MultFP32/MultFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 477 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component " "Instantiated megafunction \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132299 ""}  } { { "MultFP32/MultFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 477 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698780132299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rlt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rlt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rlt " "Found entity 1: mult_rlt" {  } { { "db/mult_rlt.tdf" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/db/mult_rlt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780132350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780132350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rlt Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\|mult_rlt:auto_generated " "Elaborating entity \"mult_rlt\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\|mult_rlt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\"" {  } { { "MultFP32/MultFP32_0002.vhd" "prodXY_uid105_prod_uid47_fpMulTest_im11_component" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component " "Elaborated megafunction instantiation \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\"" {  } { { "MultFP32/MultFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 502 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component " "Instantiated megafunction \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698780132377 ""}  } { { "MultFP32/MultFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 502 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698780132377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_60u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_60u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_60u " "Found entity 1: mult_60u" {  } { { "db/mult_60u.tdf" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/db/mult_60u.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780132425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780132425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_60u Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\|mult_60u:auto_generated " "Elaborating entity \"mult_60u\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\|mult_60u:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1\"" {  } { { "MultFP32/MultFP32_0002.vhd" "redist1_osig_uid106_prod_uid47_fpMulTest_b_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4\"" {  } { { "MultFP32/MultFP32_0002.vhd" "redist9_expSum_uid44_fpMulTest_q_4" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1\"" {  } { { "MultFP32/MultFP32_0002.vhd" "redist4_expRPreExcExt_uid71_fpMulTest_b_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1\"" {  } { { "MultFP32/MultFP32_0002.vhd" "redist3_expRPreExc_uid72_fpMulTest_b_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1\"" {  } { { "MultFP32/MultFP32_0002.vhd" "redist2_concExc_uid90_fpMulTest_q_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|MultFP32:mult1\|MultFP32_0002:multfp32_inst\|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2\"" {  } { { "MultFP32/MultFP32_0002.vhd" "redist5_fracRPreExc_uid70_fpMulTest_b_2" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/MultFP32/MultFP32_0002.vhd" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddFP32 Datapath:FIR\|AddFP32:add1 " "Elaborating entity \"AddFP32\" for hierarchy \"Datapath:FIR\|AddFP32:add1\"" {  } { { "Datapath.vhd" "add1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/Datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddFP32_0002 Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst " "Elaborating entity \"AddFP32_0002\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\"" {  } { { "AddFP32.vhd" "addfp32_inst" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q AddFP32_0002.vhd(50) " "Verilog HDL or VHDL warning at AddFP32_0002.vhd(50): object \"VCC_q\" assigned a value but never read" {  } { { "AddFP32/AddFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698780132828 "|Datapath|AddFP32:add1|AddFP32_0002:addfp32_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist21_sigB_uid51_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist21_sigB_uid51_fpAddTest_b_2\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist21_sigB_uid51_fpAddTest_b_2" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist23_sigA_uid50_fpAddTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist23_sigA_uid50_fpAddTest_b_3\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist23_sigA_uid50_fpAddTest_b_3" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist37_exp_aSig_uid21_fpAddTest_b_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist19_shiftedOut_uid63_fpAddTest_c_2" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay\"" {  } { { "AddFP32/AddFP32_0002.vhd" "fracBAddOpPostXor_uid81_fpAddTest_delay" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist36_frac_aSig_uid22_fpAddTest_b_4" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist17_fracGRS_uid84_fpAddTest_q_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist24_sigA_uid50_fpAddTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist24_sigA_uid50_fpAddTest_b_7\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist24_sigA_uid50_fpAddTest_b_7" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780132980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist25_excR_bSig_uid45_fpAddTest_q_6" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist38_exp_aSig_uid21_fpAddTest_b_6" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist20_effSub_uid52_fpAddTest_q_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist20_effSub_uid52_fpAddTest_q_7\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist20_effSub_uid52_fpAddTest_q_7" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist15_expPostNorm_uid92_fpAddTest_q_2" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist14_fracPostNormRndRange_uid102_fpAddTest_b_1" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist12_expRPreExc_uid117_fpAddTest_b_2" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"Datapath:FIR\|AddFP32:add1\|AddFP32_0002:addfp32_inst\|dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2\"" {  } { { "AddFP32/AddFP32_0002.vhd" "redist13_fracRPreExc_uid116_fpAddTest_b_2" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780133160 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "AddFP32/AddFP32_0002.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/AddFP32/AddFP32_0002.vhd" 1640 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698780139515 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698780139515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698780143220 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698780147244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698780148379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780148379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10526 " "Implemented 10526 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698780149387 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698780149387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10393 " "Implemented 10393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698780149387 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698780149387 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "56 " "Implemented 56 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1698780149387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698780149387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698780149489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 15:22:29 2023 " "Processing ended: Tue Oct 31 15:22:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698780149489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698780149489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698780149489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780149489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698780151741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698780151742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:22:30 2023 " "Processing started: Tue Oct 31 15:22:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698780151742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698780151742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6_p1 -c lab6_p1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6_p1 -c lab6_p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698780151742 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698780153113 ""}
{ "Info" "0" "" "Project  = lab6_p1" {  } {  } 0 0 "Project  = lab6_p1" 0 0 "Fitter" 0 0 1698780153114 ""}
{ "Info" "0" "" "Revision = lab6_p1" {  } {  } 0 0 "Revision = lab6_p1" 0 0 "Fitter" 0 0 1698780153114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698780153400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698780153401 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6_p1 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"lab6_p1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698780153490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698780153533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698780153534 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_des3:auto_generated\|ram_block1a31 " "Atom \"ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_des3:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1698780153601 "|top_level|ROM:rom1|altsyncram:altsyncram_component|altsyncram_des3:auto_generated|ram_block1a31"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1698780153601 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698780154011 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698780154021 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698780154485 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698780154511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698780154511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698780154511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698780154511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698780154511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698780154511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698780154511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698780154511 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698780154511 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698780154512 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698780154512 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698780154512 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698780154512 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698780154520 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698780155669 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698780156282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6_p1.sdc " "Synopsys Design Constraints File file not found: 'lab6_p1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698780157700 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698780157700 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698780157911 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698780157911 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698780157915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698780159200 ""}  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/top_level.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698780159200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node resetn~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698780159200 ""}  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab6/83190817/p1/top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 0 { 0 ""} 0 23429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698780159200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698780160585 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698780160606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698780160607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698780160630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698780160670 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698780160706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698780161190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1698780161211 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698780161211 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 11 32 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 11 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1698780161310 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1698780161310 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698780161310 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698780161311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698780161311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698780161311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698780161311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698780161311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698780161311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698780161311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698780161311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698780161311 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1698780161311 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698780161311 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698780162495 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698780162522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698780165049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698780167867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698780167956 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698780194013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698780194013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698780195890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "C:/Users/steve/source/eel4712/lab6/83190817/p1/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698780199895 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698780199895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698780206252 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698780206252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698780206255 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.52 " "Total time spent on timing analysis during the Fitter is 6.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698780206678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698780206759 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1698780206759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698780210021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698780210027 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1698780210027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698780213345 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698780215426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/source/eel4712/lab6/83190817/p1/output_files/lab6_p1.fit.smsg " "Generated suppressed messages file C:/Users/steve/source/eel4712/lab6/83190817/p1/output_files/lab6_p1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698780218018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5770 " "Peak virtual memory: 5770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698780219834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 15:23:39 2023 " "Processing ended: Tue Oct 31 15:23:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698780219834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698780219834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698780219834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698780219834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698780221325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698780221326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:23:41 2023 " "Processing started: Tue Oct 31 15:23:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698780221326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698780221326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6_p1 -c lab6_p1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6_p1 -c lab6_p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698780221326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698780221917 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698780224174 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698780224322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698780225452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 15:23:45 2023 " "Processing ended: Tue Oct 31 15:23:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698780225452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698780225452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698780225452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698780225452 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698780226370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698780227254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698780227255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:23:46 2023 " "Processing started: Tue Oct 31 15:23:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698780227255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698780227255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6_p1 -c lab6_p1 " "Command: quartus_sta lab6_p1 -c lab6_p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698780227255 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698780227425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698780227976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698780227976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780228020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780228020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6_p1.sdc " "Synopsys Design Constraints File file not found: 'lab6_p1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698780228781 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780228781 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698780228846 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698780228846 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698780228946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698780228946 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698780228950 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698780228977 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1698780229049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698780229083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.321 " "Worst-case setup slack is -4.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780229085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780229085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.321          -10971.749 clk  " "   -4.321          -10971.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780229085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780229085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780229119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780229119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk  " "    0.348               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780229119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780229119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698780229126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698780229133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780229142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780229142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -9347.450 clk  " "   -3.000           -9347.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780229142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780229142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698780229199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698780229245 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1698780229245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698780232644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698780232991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698780233084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.809 " "Worst-case setup slack is -3.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.809           -9348.640 clk  " "   -3.809           -9348.640 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780233086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clk  " "    0.323               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780233124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698780233130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698780233133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -9340.586 clk  " "   -3.000           -9340.586 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780233140 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698780233190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698780233522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698780233551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.580 " "Worst-case setup slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580           -2635.711 clk  " "   -1.580           -2635.711 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780233553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk  " "    0.153               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780233581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698780233587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698780233600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -7384.496 clk  " "   -3.000           -7384.496 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698780233608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698780233608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698780234572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698780234605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698780234719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 15:23:54 2023 " "Processing ended: Tue Oct 31 15:23:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698780234719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698780234719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698780234719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698780234719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698780235964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698780235965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:23:55 2023 " "Processing started: Tue Oct 31 15:23:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698780235965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698780235965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab6_p1 -c lab6_p1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab6_p1 -c lab6_p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698780235966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698780236812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_p1.vho C:/Users/steve/source/eel4712/lab6/83190817/p1/simulation/modelsim/ simulation " "Generated file lab6_p1.vho in folder \"C:/Users/steve/source/eel4712/lab6/83190817/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698780238386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698780238513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 15:23:58 2023 " "Processing ended: Tue Oct 31 15:23:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698780238513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698780238513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698780238513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698780238513 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698780239260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698780570400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698780570400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:29:30 2023 " "Processing started: Tue Oct 31 15:29:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698780570400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698780570400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lab6_p1 -c lab6_p1 --netlist_type=sgate " "Command: quartus_npp lab6_p1 -c lab6_p1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698780570400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1698780570730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698780571724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 15:29:31 2023 " "Processing ended: Tue Oct 31 15:29:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698780571724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698780571724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698780571724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698780571724 ""}
