$date
	Tue Sep  5 18:39:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 $ D $end
$var wire 1 ! Q $end
$var wire 1 % clk $end
$var reg 1 & Q_next $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#5
1"
1$
#10
1&
1!
1#
1%
#15
0#
0%
#20
0"
0$
#25
0&
0!
1#
1%
#30
0#
0%
