
# CMOS AND Gate Design in Cadence Virtuoso

This repository documents the complete **CMOS AND Gate** design flow in **Cadence Virtuoso**, covering schematic creation, layout, simulation, verification (DRC/LVS), and power analysis.

---

## ğŸ“ Table of Contents  
- [Schematic](#schematic)  
- [Symbol View](#symbol-view)  
- [Testbench](#testbench)  
- [Transient Simulation](#transient-simulation)  
- [Layout](#layout)  
- [DRC and LVS Checks](#drc-and-lvs-checks)  
- [Schematic vs Layout Matching](#schematic-vs-layout-matching)  
- [Energy Estimation](#energy-estimation)  
- [Tools Used](#tools-used)  
- [Author](#author)

---

## ğŸ“ Schematic  
The AND gate is implemented using CMOS logic with pull-up PMOS and pull-down NMOS networks.

![CMOS Schematic](./CMOS_AND_Gate_schematic.png)

---

## ğŸ”£ Symbol View  
A symbol was generated from the schematic for hierarchical testbench connection.

![Symbol](./AND_Gate_Symbol.png)

---

## ğŸ§ª Testbench  
The testbench is used to provide input stimulus and observe output response.

![Testbench](./AND_Gate_tb.png)

---

## ğŸ“Š Transient Simulation  
Transient simulation validates the functionality of the AND gate under dynamic conditions.

![Transient Waveform](./AND_Gate_transient_waveform.png)

---

## ğŸ§± Layout  
The full custom layout of the AND gate was drawn following foundry design rules.

![Layout](./AND_GATE_Layout.png)

---

## âœ… DRC and LVS Checks

- âœ… **No DRC Errors:**  
  Verified using DRC tool â€” no design rule violations.

  ![DRC](./No_DRC_errors_AND.png)

- âœ… **LVS Clean:**  
  The layout matches the schematic with no mismatches.

  ![LVS](./LVS_Clearance.png)

---

## ğŸ”„ Schematic vs Layout Matching  
A visual confirmation of netlist and connectivity matching between schematic and layout.

![Layout vs Schematic Match](./Layout_and_Schematic_Match.png)

---

## âš¡ Energy Estimation  
Post-layout transient waveform was used to estimate switching energy consumption.

![Energy](./Energy_Calculation_AND.png)

---

## ğŸ§° Tools Used  
- **Cadence Virtuoso** â€“ Schematic, Symbol, and Layout Design  
- **Spectre** â€“ Transient Simulation  
- **Assura** â€“ DRC and LVS  
- **ADE XL** â€“ Waveform analysis and power estimation  

---

## ğŸ‘¨â€ğŸ’» Author  
**Ram Tripathi**

