Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: bonus.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bonus.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bonus"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : bonus
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Alex\Desktop\lab03_skel\lab03_skel\bonus.v" into library work
Parsing module <bonus>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <bonus>.
WARNING:HDLCompiler:413 - "C:\Users\Alex\Desktop\lab03_skel\lab03_skel\bonus.v" Line 37: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bonus>.
    Related source file is "C:\Users\Alex\Desktop\lab03_skel\lab03_skel\bonus.v".
    Found 8-bit register for signal <led>.
    Found 32-bit register for signal <counter2>.
    Found 32-bit adder for signal <counter2[31]_GND_1_o_add_1_OUT> created at line 35.
    Found 8-bit adder for signal <counter[7]_GND_1_o_add_4_OUT> created at line 37.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
Unit <bonus> synthesized.

Synthesizing Unit <mod_32u_26u>.
    Related source file is "".
    Found 58-bit adder for signal <GND_2_o_b[25]_add_1_OUT> created at line 0.
    Found 57-bit adder for signal <GND_2_o_b[25]_add_3_OUT> created at line 0.
    Found 56-bit adder for signal <GND_2_o_b[25]_add_5_OUT> created at line 0.
    Found 55-bit adder for signal <GND_2_o_b[25]_add_7_OUT> created at line 0.
    Found 54-bit adder for signal <GND_2_o_b[25]_add_9_OUT> created at line 0.
    Found 53-bit adder for signal <GND_2_o_b[25]_add_11_OUT> created at line 0.
    Found 52-bit adder for signal <GND_2_o_b[25]_add_13_OUT> created at line 0.
    Found 51-bit adder for signal <GND_2_o_b[25]_add_15_OUT> created at line 0.
    Found 50-bit adder for signal <GND_2_o_b[25]_add_17_OUT> created at line 0.
    Found 49-bit adder for signal <GND_2_o_b[25]_add_19_OUT> created at line 0.
    Found 48-bit adder for signal <GND_2_o_b[25]_add_21_OUT> created at line 0.
    Found 47-bit adder for signal <GND_2_o_b[25]_add_23_OUT> created at line 0.
    Found 46-bit adder for signal <GND_2_o_b[25]_add_25_OUT> created at line 0.
    Found 45-bit adder for signal <GND_2_o_b[25]_add_27_OUT> created at line 0.
    Found 44-bit adder for signal <GND_2_o_b[25]_add_29_OUT> created at line 0.
    Found 43-bit adder for signal <GND_2_o_b[25]_add_31_OUT> created at line 0.
    Found 42-bit adder for signal <GND_2_o_b[25]_add_33_OUT> created at line 0.
    Found 41-bit adder for signal <GND_2_o_b[25]_add_35_OUT> created at line 0.
    Found 40-bit adder for signal <GND_2_o_b[25]_add_37_OUT> created at line 0.
    Found 39-bit adder for signal <GND_2_o_b[25]_add_39_OUT> created at line 0.
    Found 38-bit adder for signal <GND_2_o_b[25]_add_41_OUT> created at line 0.
    Found 37-bit adder for signal <GND_2_o_b[25]_add_43_OUT> created at line 0.
    Found 36-bit adder for signal <GND_2_o_b[25]_add_45_OUT> created at line 0.
    Found 35-bit adder for signal <GND_2_o_b[25]_add_47_OUT> created at line 0.
    Found 34-bit adder for signal <GND_2_o_b[25]_add_49_OUT> created at line 0.
    Found 33-bit adder for signal <GND_2_o_b[25]_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[25]_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_65_OUT> created at line 0.
    Found 58-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_26u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 35
 32-bit adder                                          : 8
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 42-bit adder                                          : 1
 43-bit adder                                          : 1
 44-bit adder                                          : 1
 45-bit adder                                          : 1
 46-bit adder                                          : 1
 47-bit adder                                          : 1
 48-bit adder                                          : 1
 49-bit adder                                          : 1
 50-bit adder                                          : 1
 51-bit adder                                          : 1
 52-bit adder                                          : 1
 53-bit adder                                          : 1
 54-bit adder                                          : 1
 55-bit adder                                          : 1
 56-bit adder                                          : 1
 57-bit adder                                          : 1
 58-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 2
 32-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 33
 32-bit comparator lessequal                           : 7
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
# Multiplexers                                         : 1025
 1-bit 2-to-1 multiplexer                              : 1024
 26-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bonus>.
The following registers are absorbed into counter <counter2>: 1 register on signal <counter2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <bonus> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 33
 26-bit adder                                          : 1
 32-bit adder                                          : 32
# Counters                                             : 2
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Comparators                                          : 33
 32-bit comparator lessequal                           : 7
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
# Multiplexers                                         : 1025
 1-bit 2-to-1 multiplexer                              : 1024
 26-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <bonus> ...

Optimizing unit <mod_32u_26u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bonus, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bonus.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 664
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 44
#      LUT2                        : 11
#      LUT3                        : 35
#      LUT4                        : 15
#      LUT5                        : 69
#      LUT6                        : 157
#      MUXCY                       : 156
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 153
# FlipFlops/Latches                : 40
#      FDC                         : 32
#      FDCE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              40  out of  18224     0%  
 Number of Slice LUTs:                  347  out of   9112     3%  
    Number used as Logic:               347  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    366
   Number with an unused Flip Flop:     326  out of    366    89%  
   Number with an unused LUT:            19  out of    366     5%  
   Number of fully used LUT-FF pairs:    21  out of    366     5%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 18.957ns (Maximum Frequency: 52.752MHz)
   Minimum input arrival time before clock: 3.057ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 18.957ns (frequency: 52.752MHz)
  Total number of paths / destination ports: 71296139524 / 48
-------------------------------------------------------------------------
Delay:               18.957ns (Levels of Logic = 25)
  Source:            counter2_21 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter2_21 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  counter2_21 (counter2_21)
     LUT6:I1->O           17   0.203   1.028  counter2[31]_PWR_1_o_mod_2/BUS_0027_INV_1211_o24_SW0 (N4)
     LUT6:I5->O            4   0.205   0.684  counter2[31]_PWR_1_o_mod_2/BUS_0027_INV_1211_o24_1 (counter2[31]_PWR_1_o_mod_2/BUS_0027_INV_1211_o24)
     LUT6:I5->O            4   0.205   0.912  counter2[31]_PWR_1_o_mod_2/BUS_0028_INV_1244_o22 (counter2[31]_PWR_1_o_mod_2/BUS_0028_INV_1244_o21)
     LUT5:I2->O           15   0.205   0.982  counter2[31]_PWR_1_o_mod_2/Madd_a[31]_GND_2_o_add_57_OUT_lut<18>_SW0 (N169)
     LUT6:I5->O           10   0.205   0.961  counter2[31]_PWR_1_o_mod_2/Mmux_a[0]_a[31]_MUX_2462_o1171 (counter2[31]_PWR_1_o_mod_2/a[25]_a[31]_MUX_2437_o)
     LUT6:I4->O            5   0.203   0.715  counter2[31]_PWR_1_o_mod_2/BUS_0029_INV_1277_o25_1 (counter2[31]_PWR_1_o_mod_2/BUS_0029_INV_1277_o25)
     LUT6:I5->O           19   0.205   1.072  counter2[31]_PWR_1_o_mod_2/BUS_0030_INV_1310_o21 (counter2[31]_PWR_1_o_mod_2/BUS_0030_INV_1310_o2)
     LUT6:I5->O            4   0.205   0.684  counter2[31]_PWR_1_o_mod_2/BUS_0030_INV_1310_o25_1 (counter2[31]_PWR_1_o_mod_2/BUS_0030_INV_1310_o25)
     LUT6:I5->O           17   0.205   1.132  counter2[31]_PWR_1_o_mod_2/BUS_0031_INV_1343_o21 (counter2[31]_PWR_1_o_mod_2/BUS_0031_INV_1343_o2)
     LUT6:I4->O            5   0.203   0.715  counter2[31]_PWR_1_o_mod_2/BUS_0031_INV_1343_o25_1 (counter2[31]_PWR_1_o_mod_2/BUS_0031_INV_1343_o25)
     LUT6:I5->O            4   0.205   1.028  counter2[31]_PWR_1_o_mod_2/BUS_0032_INV_1376_o34 (counter2[31]_PWR_1_o_mod_2/BUS_0032_INV_1376_o33)
     LUT5:I0->O           12   0.203   0.909  counter2[31]_PWR_1_o_mod_2/Mmux_a[0]_a[31]_MUX_2590_o1121_SW0 (N46)
     LUT6:I5->O            5   0.205   0.943  counter2[31]_PWR_1_o_mod_2/Mmux_a[0]_a[31]_MUX_2590_o1121 (counter2[31]_PWR_1_o_mod_2/a[20]_a[31]_MUX_2570_o)
     LUT4:I1->O            7   0.205   0.774  counter2[31]_PWR_1_o_mod_2/BUS_0033_INV_1409_o37_SW1 (N61)
     LUT6:I5->O            1   0.205   0.000  _n0053<0>_wg_lut<2> (_n0053<0>_wg_lut<2>)
     MUXCY:S->O            1   0.172   0.000  _n0053<0>_wg_cy<2> (_n0053<0>_wg_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _n0053<0>_wg_cy<3> (_n0053<0>_wg_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _n0053<0>_wg_cy<4> (_n0053<0>_wg_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  _n0053<0>_wg_cy<5> (_n0053<0>_wg_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  _n0053<0>_wg_cy<6> (_n0053<0>_wg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  _n0053<0>_wg_cy<7> (_n0053<0>_wg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  _n0053<0>_wg_cy<8> (_n0053<0>_wg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  _n0053<0>_wg_cy<9> (_n0053<0>_wg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  _n0053<0>_wg_cy<10> (_n0053<0>_wg_cy<10>)
     MUXCY:CI->O           8   0.258   0.802  _n0053<0>_wg_cy<11> (_n0053)
     FDCE:CE                   0.322          counter_0
    ----------------------------------------
    Total                     18.957ns (4.418ns logic, 14.539ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              3.057ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.405  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.430          counter_0
    ----------------------------------------
    Total                      3.057ns (1.652ns logic, 1.405ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            counter_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: counter_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  counter_7 (counter_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.957|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.19 secs
 
--> 

Total memory usage is 299428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

