{
    "code": "module TopModule (\n    input logic clk,\n    input logic j,\n    input logic k,\n    output logic Q\n);\n    always @(posedge clk) begin\n        case ({j, k})\n            2'b00: Q <= Q;       // Qold\n            2'b01: Q <= 1'b0;    // 0\n            2'b10: Q <= 1'b1;    // 1\n            2'b11: Q <= ~Q;      // ~Qold\n        endcase\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}