<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/blackparrot/bp_be/src/v/bp_be_calculator/bp_be_pipe_mem.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/**</span>
<a name="l-2"></a><span class="cm"> *</span>
<a name="l-3"></a><span class="cm"> * Name:</span>
<a name="l-4"></a><span class="cm"> *   bp_be_pipe_mem.v</span>
<a name="l-5"></a><span class="cm"> * </span>
<a name="l-6"></a><span class="cm"> * Description:</span>
<a name="l-7"></a><span class="cm"> *   Pipeline for RISC-V memory instructions. This includes both int + float loads + stores.</span>
<a name="l-8"></a><span class="cm"> *</span>
<a name="l-9"></a><span class="cm"> * Parameters:</span>
<a name="l-10"></a><span class="cm"> *   vaddr_width_p    -</span>
<a name="l-11"></a><span class="cm"> *</span>
<a name="l-12"></a><span class="cm"> * Inputs:</span>
<a name="l-13"></a><span class="cm"> *   clk_i            -</span>
<a name="l-14"></a><span class="cm"> *   reset_i          -</span>
<a name="l-15"></a><span class="cm"> *</span>
<a name="l-16"></a><span class="cm"> *   decode_i         - All of the pipeline control information needed for a dispatched instruction</span>
<a name="l-17"></a><span class="cm"> *   pc_i             - PC of the dispatched instruction</span>
<a name="l-18"></a><span class="cm"> *   rs1_i            - Source register data for the dispatched instruction</span>
<a name="l-19"></a><span class="cm"> *   rs2_i            - Source register data for the dispatched instruction</span>
<a name="l-20"></a><span class="cm"> *   imm_i            - Immediate data for the dispatched instruction</span>
<a name="l-21"></a><span class="cm"> *   exc_i            - Exception information for a dispatched instruction</span>
<a name="l-22"></a><span class="cm"> *</span>
<a name="l-23"></a><span class="cm"> *   mem_resp_i       - Load / store response from the MMU.</span>
<a name="l-24"></a><span class="cm"> *   mem_resp_v_i     - &#39;ready-then-valid&#39; interface</span>
<a name="l-25"></a><span class="cm"> *   mem_resp_ready_o   - </span>
<a name="l-26"></a>
<a name="l-27"></a><span class="cm"> *</span>
<a name="l-28"></a><span class="cm"> * Outputs:</span>
<a name="l-29"></a><span class="cm"> *   mmu_cmd_o        -  Load / store command to the MMU</span>
<a name="l-30"></a><span class="cm"> *   mmu_cmd_v_o      -  &#39;ready-then-valid&#39; interface</span>
<a name="l-31"></a><span class="cm"> *   mmu_cmd_ready_i  - </span>
<a name="l-32"></a><span class="cm"> * </span>
<a name="l-33"></a><span class="cm"> *   data_o         - The calculated result of a load </span>
<a name="l-34"></a><span class="cm"> *   cache_miss_o     - Goes high when the result of the load or store is a cache miss </span>
<a name="l-35"></a><span class="cm"> *   </span>
<a name="l-36"></a><span class="cm"> * Keywords:</span>
<a name="l-37"></a><span class="cm"> *   calculator, mem, mmu, load, store, rv64i, rv64f</span>
<a name="l-38"></a><span class="cm"> *</span>
<a name="l-39"></a><span class="cm"> * Notes:</span>
<a name="l-40"></a><span class="cm"> *   </span>
<a name="l-41"></a><span class="cm"> */</span>
<a name="l-42"></a>
<a name="l-43"></a><span class="k">module</span> <span class="n">bp_be_pipe_mem</span> 
<a name="l-44"></a> <span class="k">import</span> <span class="n">bp_common_pkg</span><span class="o">::*</span><span class="p">;</span>
<a name="l-45"></a> <span class="kn">import</span> <span class="nn">bp_common_aviary_pkg::*</span><span class="p">;</span>
<a name="l-46"></a> <span class="kn">import</span> <span class="nn">bp_common_rv64_pkg::*</span><span class="p">;</span>
<a name="l-47"></a> <span class="kn">import</span> <span class="nn">bp_be_pkg::*</span><span class="p">;</span>
<a name="l-48"></a> <span class="p">#(</span><span class="k">parameter</span> <span class="n">bp_cfg_e</span> <span class="n">cfg_p</span> <span class="o">=</span> <span class="n">e_bp_inv_cfg</span>
<a name="l-49"></a>   <span class="no">`declare_bp_proc_params</span><span class="p">(</span><span class="n">cfg_p</span><span class="p">)</span>
<a name="l-50"></a>   <span class="c1">// Generated parameters</span>
<a name="l-51"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">decode_width_lp</span>        <span class="o">=</span> <span class="no">`bp_be_decode_width</span>
<a name="l-52"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">exception_width_lp</span>     <span class="o">=</span> <span class="no">`bp_be_exception_width</span>
<a name="l-53"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">mmu_cmd_width_lp</span>       <span class="o">=</span> <span class="no">`bp_be_mmu_cmd_width</span><span class="p">(</span><span class="n">vaddr_width_p</span><span class="p">)</span>
<a name="l-54"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">csr_cmd_width_lp</span>       <span class="o">=</span> <span class="no">`bp_be_csr_cmd_width</span>
<a name="l-55"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">mem_resp_width_lp</span>      <span class="o">=</span> <span class="no">`bp_be_mem_resp_width</span><span class="p">(</span><span class="n">vaddr_width_p</span><span class="p">)</span>
<a name="l-56"></a>
<a name="l-57"></a>   <span class="c1">// From RISC-V specifications</span>
<a name="l-58"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">reg_data_width_lp</span> <span class="o">=</span> <span class="n">rv64_reg_data_width_gp</span>
<a name="l-59"></a>   <span class="p">)</span>
<a name="l-60"></a>  <span class="p">(</span><span class="k">input</span>                                  <span class="n">clk_i</span>
<a name="l-61"></a>   <span class="p">,</span> <span class="k">input</span>                                <span class="n">reset_i</span>
<a name="l-62"></a>
<a name="l-63"></a>   <span class="p">,</span> <span class="k">input</span>                                <span class="n">kill_ex1_i</span>
<a name="l-64"></a>   <span class="p">,</span> <span class="k">input</span>                                <span class="n">kill_ex2_i</span>
<a name="l-65"></a>   <span class="p">,</span> <span class="k">input</span>                                <span class="n">kill_ex3_i</span>
<a name="l-66"></a>
<a name="l-67"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">decode_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">decode_i</span>
<a name="l-68"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">vaddr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="n">pc_i</span>
<a name="l-69"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">rv64_instr_width_gp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">instr_i</span>
<a name="l-70"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">rs1_i</span>
<a name="l-71"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">rs2_i</span>
<a name="l-72"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">imm_i</span>
<a name="l-73"></a>
<a name="l-74"></a>   <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">mmu_cmd_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">mmu_cmd_o</span>
<a name="l-75"></a>   <span class="p">,</span> <span class="k">output</span>                               <span class="n">mmu_cmd_v_o</span>
<a name="l-76"></a>   <span class="p">,</span> <span class="k">input</span>                                <span class="n">mmu_cmd_ready_i</span>
<a name="l-77"></a>
<a name="l-78"></a>   <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">csr_cmd_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">csr_cmd_o</span>
<a name="l-79"></a>   <span class="p">,</span> <span class="k">output</span>                               <span class="n">csr_cmd_v_o</span>
<a name="l-80"></a>   <span class="p">,</span> <span class="k">input</span>                                <span class="n">csr_cmd_ready_i</span>
<a name="l-81"></a>
<a name="l-82"></a>   <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">mem_resp_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">mem_resp_i</span>
<a name="l-83"></a>   <span class="p">,</span> <span class="k">input</span>                                <span class="n">mem_resp_v_i</span>
<a name="l-84"></a>   <span class="p">,</span> <span class="k">output</span>                               <span class="n">mem_resp_ready_o</span>
<a name="l-85"></a>
<a name="l-86"></a>   <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span>                              <span class="n">exc_v_o</span>
<a name="l-87"></a>   <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span>                              <span class="n">miss_v_o</span>
<a name="l-88"></a>   <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">data_o</span>
<a name="l-89"></a>   <span class="p">);</span>
<a name="l-90"></a>
<a name="l-91"></a><span class="c1">// Declare parameterizable structs</span>
<a name="l-92"></a><span class="no">`declare_bp_be_mmu_structs</span><span class="p">(</span><span class="n">vaddr_width_p</span><span class="p">,</span> <span class="n">ppn_width_p</span><span class="p">,</span> <span class="n">lce_sets_p</span><span class="p">,</span> <span class="n">cce_block_width_p</span><span class="o">/</span><span class="mh">8</span><span class="p">)</span>
<a name="l-93"></a>
<a name="l-94"></a><span class="c1">// Cast input and output ports </span>
<a name="l-95"></a><span class="n">bp_be_decode_s</span>    <span class="n">decode</span><span class="p">;</span>
<a name="l-96"></a><span class="n">bp_be_mmu_cmd_s</span>   <span class="n">mem1_cmd</span><span class="p">,</span> <span class="n">mem3_cmd_li</span><span class="p">,</span> <span class="n">mem3_cmd_lo</span><span class="p">,</span> <span class="n">mem3_cmd</span><span class="p">;</span>
<a name="l-97"></a><span class="n">bp_be_csr_cmd_s</span>   <span class="n">csr_cmd_li</span><span class="p">,</span> <span class="n">csr_cmd_lo</span><span class="p">;</span>
<a name="l-98"></a><span class="n">bp_be_mem_resp_s</span>  <span class="n">mem_resp</span><span class="p">;</span>
<a name="l-99"></a><span class="n">rv64_instr_s</span>      <span class="n">instr</span><span class="p">;</span>
<a name="l-100"></a>
<a name="l-101"></a><span class="k">assign</span> <span class="n">decode</span> <span class="o">=</span> <span class="n">decode_i</span><span class="p">;</span>
<a name="l-102"></a><span class="k">assign</span> <span class="n">mem_resp</span> <span class="o">=</span> <span class="n">mem_resp_i</span><span class="p">;</span>
<a name="l-103"></a><span class="k">assign</span> <span class="n">csr_cmd_o</span> <span class="o">=</span> <span class="n">csr_cmd_lo</span><span class="p">;</span>
<a name="l-104"></a><span class="k">assign</span> <span class="n">instr</span> <span class="o">=</span> <span class="n">instr_i</span><span class="p">;</span>
<a name="l-105"></a>
<a name="l-106"></a><span class="c1">// Suppress unused signal warnings</span>
<a name="l-107"></a><span class="k">wire</span> <span class="n">unused0</span> <span class="o">=</span> <span class="n">kill_ex2_i</span><span class="p">;</span>
<a name="l-108"></a>
<a name="l-109"></a><span class="k">logic</span> <span class="n">csr_cmd_v_lo</span><span class="p">,</span> <span class="n">mem1_cmd_v</span><span class="p">;</span>
<a name="l-110"></a>
<a name="l-111"></a><span class="c1">// Suppress unused signal warnings</span>
<a name="l-112"></a><span class="k">wire</span> <span class="n">unused2</span> <span class="o">=</span> <span class="n">mmu_cmd_ready_i</span><span class="p">;</span>
<a name="l-113"></a><span class="k">wire</span> <span class="n">unused3</span> <span class="o">=</span> <span class="n">csr_cmd_ready_i</span><span class="p">;</span>
<a name="l-114"></a>
<a name="l-115"></a><span class="k">assign</span> <span class="n">data_o</span> <span class="o">=</span> <span class="n">mem_resp</span><span class="p">.</span><span class="n">data</span><span class="p">;</span>
<a name="l-116"></a>
<a name="l-117"></a><span class="n">bsg_shift_reg</span>
<a name="l-118"></a> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">csr_cmd_width_lp</span><span class="p">)</span>
<a name="l-119"></a>   <span class="p">,.</span><span class="n">stages_p</span><span class="p">(</span><span class="mh">2</span><span class="p">)</span>
<a name="l-120"></a>   <span class="p">)</span>
<a name="l-121"></a> <span class="n">csr_shift_reg</span>
<a name="l-122"></a>  <span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk_i</span><span class="p">)</span>
<a name="l-123"></a>   <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="n">reset_i</span><span class="p">)</span>
<a name="l-124"></a>
<a name="l-125"></a>   <span class="p">,.</span><span class="n">valid_i</span><span class="p">(</span><span class="n">decode</span><span class="p">.</span><span class="n">csr_v</span><span class="p">)</span>
<a name="l-126"></a>   <span class="p">,.</span><span class="n">data_i</span><span class="p">(</span><span class="n">csr_cmd_li</span><span class="p">)</span>
<a name="l-127"></a>
<a name="l-128"></a>   <span class="p">,.</span><span class="n">valid_o</span><span class="p">(</span><span class="n">csr_cmd_v_lo</span><span class="p">)</span>
<a name="l-129"></a>   <span class="p">,.</span><span class="n">data_o</span><span class="p">(</span><span class="n">csr_cmd_lo</span><span class="p">)</span>
<a name="l-130"></a>   <span class="p">);</span>
<a name="l-131"></a>
<a name="l-132"></a><span class="k">logic</span> <span class="p">[</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">offset</span><span class="p">;</span>
<a name="l-133"></a>
<a name="l-134"></a><span class="k">assign</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">decode</span><span class="p">.</span><span class="n">offset_sel</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">imm_i</span><span class="p">[</span><span class="mh">0</span><span class="o">+:</span><span class="n">vaddr_width_p</span><span class="p">];</span>
<a name="l-135"></a>
<a name="l-136"></a><span class="k">assign</span> <span class="n">mem1_cmd_v</span> <span class="o">=</span> <span class="n">decode</span><span class="p">.</span><span class="n">mem_v</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">kill_ex1_i</span><span class="p">;</span>
<a name="l-137"></a><span class="k">always_comb</span> 
<a name="l-138"></a>  <span class="k">begin</span>
<a name="l-139"></a>    <span class="n">mem1_cmd</span><span class="p">.</span><span class="n">mem_op</span>   <span class="o">=</span> <span class="n">decode</span><span class="p">.</span><span class="n">fu_op</span><span class="p">;</span>
<a name="l-140"></a>    <span class="n">mem1_cmd</span><span class="p">.</span><span class="n">data</span>     <span class="o">=</span> <span class="n">rs2_i</span><span class="p">;</span>
<a name="l-141"></a>    <span class="n">mem1_cmd</span><span class="p">.</span><span class="n">vaddr</span>    <span class="o">=</span> <span class="p">(</span><span class="n">mem1_cmd</span><span class="p">.</span><span class="n">mem_op</span> <span class="o">==</span> <span class="n">e_itlb_fill</span><span class="p">)</span> <span class="o">?</span> <span class="n">pc_i</span> <span class="o">:</span> <span class="p">(</span><span class="n">rs1_i</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<a name="l-142"></a>  <span class="k">end</span>
<a name="l-143"></a>
<a name="l-144"></a><span class="k">assign</span> <span class="n">csr_cmd_v_o</span> <span class="o">=</span> <span class="n">csr_cmd_v_lo</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">kill_ex3_i</span><span class="p">;</span>
<a name="l-145"></a><span class="k">wire</span> <span class="n">csr_imm_op</span> <span class="o">=</span> <span class="p">(</span><span class="n">decode</span><span class="p">.</span><span class="n">fu_op</span> <span class="o">==</span> <span class="n">e_csrrwi</span><span class="p">)</span> 
<a name="l-146"></a>                  <span class="o">|</span> <span class="p">(</span><span class="n">decode</span><span class="p">.</span><span class="n">fu_op</span> <span class="o">==</span> <span class="n">e_csrrsi</span><span class="p">)</span> 
<a name="l-147"></a>                  <span class="o">|</span> <span class="p">(</span><span class="n">decode</span><span class="p">.</span><span class="n">fu_op</span> <span class="o">==</span> <span class="n">e_csrrci</span><span class="p">);</span>
<a name="l-148"></a><span class="k">always_comb</span>
<a name="l-149"></a>  <span class="k">begin</span>
<a name="l-150"></a>    <span class="n">csr_cmd_li</span><span class="p">.</span><span class="n">csr_op</span>   <span class="o">=</span> <span class="n">decode</span><span class="p">.</span><span class="n">fu_op</span><span class="p">;</span>
<a name="l-151"></a>    <span class="n">csr_cmd_li</span><span class="p">.</span><span class="n">csr_addr</span> <span class="o">=</span> <span class="n">instr</span><span class="p">.</span><span class="n">fields</span><span class="p">.</span><span class="n">itype</span><span class="p">.</span><span class="n">imm12</span><span class="p">;</span>
<a name="l-152"></a>    <span class="n">csr_cmd_li</span><span class="p">.</span><span class="n">data</span>     <span class="o">=</span> <span class="n">csr_imm_op</span> <span class="o">?</span> <span class="n">imm_i</span> <span class="o">:</span> <span class="n">rs1_i</span><span class="p">;</span>
<a name="l-153"></a>  <span class="k">end</span>
<a name="l-154"></a>
<a name="l-155"></a><span class="c1">// Output results of memory op</span>
<a name="l-156"></a><span class="k">assign</span> <span class="n">exc_v_o</span>            <span class="o">=</span> <span class="n">mem_resp_v_i</span> <span class="o">&amp;</span> <span class="n">mem_resp</span><span class="p">.</span><span class="n">exc_v</span><span class="p">;</span>
<a name="l-157"></a><span class="k">assign</span> <span class="n">miss_v_o</span>           <span class="o">=</span> <span class="n">mem_resp_v_i</span> <span class="o">&amp;</span> <span class="n">mem_resp</span><span class="p">.</span><span class="n">miss_v</span><span class="p">;</span>
<a name="l-158"></a><span class="k">assign</span> <span class="n">mem_resp_ready_o</span>   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-159"></a>
<a name="l-160"></a><span class="c1">// Set MMU cmd signal</span>
<a name="l-161"></a><span class="k">assign</span> <span class="n">mmu_cmd_v_o</span> <span class="o">=</span> <span class="n">mem1_cmd_v</span><span class="p">;</span>
<a name="l-162"></a><span class="k">assign</span> <span class="n">mmu_cmd_o</span> <span class="o">=</span> <span class="n">mem1_cmd</span><span class="p">;</span>
<a name="l-163"></a>
<a name="l-164"></a><span class="k">endmodule</span> <span class="o">:</span> <span class="n">bp_be_pipe_mem</span>
</pre></div>
</td></tr></table>
  </body>
</html>