1,567c0c1402a0,add2q_l,L1: The message is added to the processing queue from the core,0,2,cycle
1,567c0c1402a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
1,567c0c1402a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2,cycle
1,567c0c1402a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2,cycle
1,567c0c1402a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2,cycle
1,567c0c1402a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3,cycle
1,567c0c1402a0,add2q_u,L1 receives message from the bus,0,4,cycle
1,567c0c1402a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4,cycle
1,567c0c1402a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1,567c0c1402a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4,cycle
1,567c0c1402a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4,cycle
1,567c0c1402a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4,cycle
1,567c0c1402a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,261,cycle
1,567c0c1402a0,respond,LLC sends response message to the requesting L1,LLC,261,cycle
1,567c0c1402a0,updaDat,LLC updates its data array,LLC,261,cycle
1,567c0c1402a0,wrCache,LLC: New data written to cache,LLC,261,cycle
1,567c0c1402a0,respond,LLC sends response message to the requesting L1,LLC,262,cycle
1,567c0c1402a0,add2q_u,L1 receives message from the bus,0,266,cycle
1,567c0c1402a0,respond,L1 responds to core,0,266,cycle
1,567c0c1402a0,updaDat,L1 attempts to update its data array,0,266,cycle
1,567c0c1402a0,wrCache,L1: New data written to cache,0,266,cycle
2,567c0c1402a4,add2q_l,L1: The message is added to the processing queue from the core,0,268,cycle
2,567c0c1402a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,268,cycle
2,567c0c1402a4,hitActn,L1: request is a hit,0,268,cycle
3,567c0c1402a8,add2q_l,L1: The message is added to the processing queue from the core,0,270,cycle
3,567c0c1402a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,270,cycle
3,567c0c1402a8,hitActn,L1: request is a hit,0,270,cycle
4,567c0c1402ac,add2q_l,L1: The message is added to the processing queue from the core,0,272,cycle
4,567c0c1402ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,272,cycle
4,567c0c1402ac,hitActn,L1: request is a hit,0,272,cycle
5,567c0c1402b0,add2q_l,L1: The message is added to the processing queue from the core,0,274,cycle
5,567c0c1402b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
5,567c0c1402b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,274,cycle
5,567c0c1402b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,274,cycle
5,567c0c1402b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,274,cycle
5,567c0c1402b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,275,cycle
5,567c0c1402b0,add2q_u,L1 receives message from the bus,0,276,cycle
5,567c0c1402b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,276,cycle
5,567c0c1402b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
5,567c0c1402b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,276,cycle
5,567c0c1402b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,276,cycle
5,567c0c1402b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,276,cycle
5,567c0c1402b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,533,cycle
5,567c0c1402b0,respond,LLC sends response message to the requesting L1,LLC,533,cycle
5,567c0c1402b0,updaDat,LLC updates its data array,LLC,533,cycle
5,567c0c1402b0,wrCache,LLC: New data written to cache,LLC,533,cycle
5,567c0c1402b0,respond,LLC sends response message to the requesting L1,LLC,534,cycle
5,567c0c1402b0,add2q_u,L1 receives message from the bus,0,538,cycle
5,567c0c1402b0,respond,L1 responds to core,0,538,cycle
5,567c0c1402b0,updaDat,L1 attempts to update its data array,0,538,cycle
5,567c0c1402b0,wrCache,L1: New data written to cache,0,538,cycle
6,567c0c1402b4,add2q_l,L1: The message is added to the processing queue from the core,0,540,cycle
6,567c0c1402b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,540,cycle
6,567c0c1402b4,hitActn,L1: request is a hit,0,540,cycle
7,567c0c1402b8,add2q_l,L1: The message is added to the processing queue from the core,0,542,cycle
7,567c0c1402b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,542,cycle
7,567c0c1402b8,hitActn,L1: request is a hit,0,542,cycle
8,567c0c1402bc,add2q_l,L1: The message is added to the processing queue from the core,0,544,cycle
8,567c0c1402bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,544,cycle
8,567c0c1402bc,hitActn,L1: request is a hit,0,544,cycle
9,567c0c1402c0,add2q_l,L1: The message is added to the processing queue from the core,0,546,cycle
9,567c0c1402c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
9,567c0c1402c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,546,cycle
9,567c0c1402c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,546,cycle
9,567c0c1402c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,546,cycle
9,567c0c1402c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,547,cycle
9,567c0c1402c0,add2q_u,L1 receives message from the bus,0,548,cycle
9,567c0c1402c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,548,cycle
9,567c0c1402c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
9,567c0c1402c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,548,cycle
9,567c0c1402c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,548,cycle
9,567c0c1402c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,548,cycle
9,567c0c1402c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,805,cycle
9,567c0c1402c0,respond,LLC sends response message to the requesting L1,LLC,805,cycle
9,567c0c1402c0,updaDat,LLC updates its data array,LLC,805,cycle
9,567c0c1402c0,wrCache,LLC: New data written to cache,LLC,805,cycle
9,567c0c1402c0,respond,LLC sends response message to the requesting L1,LLC,806,cycle
9,567c0c1402c0,add2q_u,L1 receives message from the bus,0,810,cycle
9,567c0c1402c0,respond,L1 responds to core,0,810,cycle
9,567c0c1402c0,updaDat,L1 attempts to update its data array,0,810,cycle
9,567c0c1402c0,wrCache,L1: New data written to cache,0,810,cycle
10,567c0c1402c4,add2q_l,L1: The message is added to the processing queue from the core,0,812,cycle
10,567c0c1402c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,812,cycle
10,567c0c1402c4,hitActn,L1: request is a hit,0,812,cycle
11,567c0c1402c8,add2q_l,L1: The message is added to the processing queue from the core,0,814,cycle
11,567c0c1402c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,814,cycle
11,567c0c1402c8,hitActn,L1: request is a hit,0,814,cycle
12,567c0c1402cc,add2q_l,L1: The message is added to the processing queue from the core,0,816,cycle
12,567c0c1402cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,816,cycle
12,567c0c1402cc,hitActn,L1: request is a hit,0,816,cycle
13,567c0c1402d0,add2q_l,L1: The message is added to the processing queue from the core,0,818,cycle
13,567c0c1402d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
13,567c0c1402d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,818,cycle
13,567c0c1402d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,818,cycle
13,567c0c1402d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,818,cycle
13,567c0c1402d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,819,cycle
13,567c0c1402d0,add2q_u,L1 receives message from the bus,0,820,cycle
13,567c0c1402d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,820,cycle
13,567c0c1402d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
13,567c0c1402d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,820,cycle
13,567c0c1402d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,820,cycle
13,567c0c1402d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,820,cycle
13,567c0c1402d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1077,cycle
13,567c0c1402d0,respond,LLC sends response message to the requesting L1,LLC,1077,cycle
13,567c0c1402d0,updaDat,LLC updates its data array,LLC,1077,cycle
13,567c0c1402d0,wrCache,LLC: New data written to cache,LLC,1077,cycle
13,567c0c1402d0,respond,LLC sends response message to the requesting L1,LLC,1078,cycle
13,567c0c1402d0,add2q_u,L1 receives message from the bus,0,1082,cycle
13,567c0c1402d0,respond,L1 responds to core,0,1082,cycle
13,567c0c1402d0,updaDat,L1 attempts to update its data array,0,1082,cycle
13,567c0c1402d0,wrCache,L1: New data written to cache,0,1082,cycle
14,567c0c1402d4,add2q_l,L1: The message is added to the processing queue from the core,0,1084,cycle
14,567c0c1402d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1084,cycle
14,567c0c1402d4,hitActn,L1: request is a hit,0,1084,cycle
15,567c0c1402d8,add2q_l,L1: The message is added to the processing queue from the core,0,1086,cycle
15,567c0c1402d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1086,cycle
15,567c0c1402d8,hitActn,L1: request is a hit,0,1086,cycle
16,567c0c1402dc,add2q_l,L1: The message is added to the processing queue from the core,0,1088,cycle
16,567c0c1402dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1088,cycle
16,567c0c1402dc,hitActn,L1: request is a hit,0,1088,cycle
17,567c0c1402e0,add2q_l,L1: The message is added to the processing queue from the core,0,1090,cycle
17,567c0c1402e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
17,567c0c1402e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,1090,cycle
17,567c0c1402e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1090,cycle
17,567c0c1402e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1090,cycle
17,567c0c1402e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1091,cycle
17,567c0c1402e0,add2q_u,L1 receives message from the bus,0,1092,cycle
17,567c0c1402e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1092,cycle
17,567c0c1402e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
17,567c0c1402e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1092,cycle
17,567c0c1402e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1092,cycle
17,567c0c1402e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,1092,cycle
17,567c0c1402e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1349,cycle
17,567c0c1402e0,respond,LLC sends response message to the requesting L1,LLC,1349,cycle
17,567c0c1402e0,updaDat,LLC updates its data array,LLC,1349,cycle
17,567c0c1402e0,wrCache,LLC: New data written to cache,LLC,1349,cycle
17,567c0c1402e0,respond,LLC sends response message to the requesting L1,LLC,1350,cycle
17,567c0c1402e0,add2q_u,L1 receives message from the bus,0,1354,cycle
17,567c0c1402e0,respond,L1 responds to core,0,1354,cycle
17,567c0c1402e0,updaDat,L1 attempts to update its data array,0,1354,cycle
17,567c0c1402e0,wrCache,L1: New data written to cache,0,1354,cycle
18,567c0c1402e4,add2q_l,L1: The message is added to the processing queue from the core,0,1356,cycle
18,567c0c1402e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1356,cycle
18,567c0c1402e4,hitActn,L1: request is a hit,0,1356,cycle
19,567c0c1402e8,add2q_l,L1: The message is added to the processing queue from the core,0,1358,cycle
19,567c0c1402e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1358,cycle
19,567c0c1402e8,hitActn,L1: request is a hit,0,1358,cycle
20,567c0c1402ec,add2q_l,L1: The message is added to the processing queue from the core,0,1360,cycle
20,567c0c1402ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1360,cycle
20,567c0c1402ec,hitActn,L1: request is a hit,0,1360,cycle
21,567c0c1402f0,add2q_l,L1: The message is added to the processing queue from the core,0,1362,cycle
21,567c0c1402f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
21,567c0c1402f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,1362,cycle
21,567c0c1402f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1362,cycle
21,567c0c1402f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1362,cycle
21,567c0c1402f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1363,cycle
21,567c0c1402f0,add2q_u,L1 receives message from the bus,0,1364,cycle
21,567c0c1402f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1364,cycle
21,567c0c1402f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
21,567c0c1402f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1364,cycle
21,567c0c1402f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1364,cycle
21,567c0c1402f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,1364,cycle
21,567c0c1402f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1621,cycle
21,567c0c1402f0,respond,LLC sends response message to the requesting L1,LLC,1621,cycle
21,567c0c1402f0,updaDat,LLC updates its data array,LLC,1621,cycle
21,567c0c1402f0,wrCache,LLC: New data written to cache,LLC,1621,cycle
21,567c0c1402f0,respond,LLC sends response message to the requesting L1,LLC,1622,cycle
21,567c0c1402f0,add2q_u,L1 receives message from the bus,0,1626,cycle
21,567c0c1402f0,respond,L1 responds to core,0,1626,cycle
21,567c0c1402f0,updaDat,L1 attempts to update its data array,0,1626,cycle
21,567c0c1402f0,wrCache,L1: New data written to cache,0,1626,cycle
22,567c0c1402f4,add2q_l,L1: The message is added to the processing queue from the core,0,1628,cycle
22,567c0c1402f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1628,cycle
22,567c0c1402f4,hitActn,L1: request is a hit,0,1628,cycle
23,567c0c1402f8,add2q_l,L1: The message is added to the processing queue from the core,0,1630,cycle
23,567c0c1402f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1630,cycle
23,567c0c1402f8,hitActn,L1: request is a hit,0,1630,cycle
24,567c0c1402fc,add2q_l,L1: The message is added to the processing queue from the core,0,1632,cycle
24,567c0c1402fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1632,cycle
24,567c0c1402fc,hitActn,L1: request is a hit,0,1632,cycle
25,567c0c140300,add2q_l,L1: The message is added to the processing queue from the core,0,1634,cycle
25,567c0c140300,Miss?  ,L1: Was the request a miss?,0,1,boolean
25,567c0c140300,MSIredy,L1: Protocol determines message is now ready to be processed,0,1634,cycle
25,567c0c140300,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1634,cycle
25,567c0c140300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1634,cycle
25,567c0c140300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1635,cycle
25,567c0c140300,add2q_u,L1 receives message from the bus,0,1636,cycle
25,567c0c140300,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1636,cycle
25,567c0c140300,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
25,567c0c140300,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1636,cycle
25,567c0c140300,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1636,cycle
25,567c0c140300,add_req,LLC miss -> LLC sends request to DRAM,LLC,1636,cycle
25,567c0c140300,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1893,cycle
25,567c0c140300,respond,LLC sends response message to the requesting L1,LLC,1893,cycle
25,567c0c140300,updaDat,LLC updates its data array,LLC,1893,cycle
25,567c0c140300,wrCache,LLC: New data written to cache,LLC,1893,cycle
25,567c0c140300,respond,LLC sends response message to the requesting L1,LLC,1894,cycle
25,567c0c140300,add2q_u,L1 receives message from the bus,0,1898,cycle
25,567c0c140300,respond,L1 responds to core,0,1898,cycle
25,567c0c140300,updaDat,L1 attempts to update its data array,0,1898,cycle
25,567c0c140300,wrCache,L1: New data written to cache,0,1898,cycle
26,567c0c140304,add2q_l,L1: The message is added to the processing queue from the core,0,1900,cycle
26,567c0c140304,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1900,cycle
26,567c0c140304,hitActn,L1: request is a hit,0,1900,cycle
27,567c0c140308,add2q_l,L1: The message is added to the processing queue from the core,0,1902,cycle
27,567c0c140308,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1902,cycle
27,567c0c140308,hitActn,L1: request is a hit,0,1902,cycle
28,567c0c14030c,add2q_l,L1: The message is added to the processing queue from the core,0,1904,cycle
28,567c0c14030c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1904,cycle
28,567c0c14030c,hitActn,L1: request is a hit,0,1904,cycle
29,567c0c140310,add2q_l,L1: The message is added to the processing queue from the core,0,1906,cycle
29,567c0c140310,Miss?  ,L1: Was the request a miss?,0,1,boolean
29,567c0c140310,MSIredy,L1: Protocol determines message is now ready to be processed,0,1906,cycle
29,567c0c140310,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1906,cycle
29,567c0c140310,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1906,cycle
29,567c0c140310,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1907,cycle
29,567c0c140310,add2q_u,L1 receives message from the bus,0,1908,cycle
29,567c0c140310,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1908,cycle
29,567c0c140310,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
29,567c0c140310,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1908,cycle
29,567c0c140310,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1908,cycle
29,567c0c140310,add_req,LLC miss -> LLC sends request to DRAM,LLC,1908,cycle
29,567c0c140310,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2165,cycle
29,567c0c140310,respond,LLC sends response message to the requesting L1,LLC,2165,cycle
29,567c0c140310,updaDat,LLC updates its data array,LLC,2165,cycle
29,567c0c140310,wrCache,LLC: New data written to cache,LLC,2165,cycle
29,567c0c140310,respond,LLC sends response message to the requesting L1,LLC,2166,cycle
29,567c0c140310,add2q_u,L1 receives message from the bus,0,2170,cycle
29,567c0c140310,respond,L1 responds to core,0,2170,cycle
29,567c0c140310,updaDat,L1 attempts to update its data array,0,2170,cycle
29,567c0c140310,wrCache,L1: New data written to cache,0,2170,cycle
30,567c0c140314,add2q_l,L1: The message is added to the processing queue from the core,0,2172,cycle
30,567c0c140314,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2172,cycle
30,567c0c140314,hitActn,L1: request is a hit,0,2172,cycle
31,567c0c140318,add2q_l,L1: The message is added to the processing queue from the core,0,2174,cycle
31,567c0c140318,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2174,cycle
31,567c0c140318,hitActn,L1: request is a hit,0,2174,cycle
32,567c0c14031c,add2q_l,L1: The message is added to the processing queue from the core,0,2176,cycle
32,567c0c14031c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2176,cycle
32,567c0c14031c,hitActn,L1: request is a hit,0,2176,cycle
33,567c0c140320,add2q_l,L1: The message is added to the processing queue from the core,0,2178,cycle
33,567c0c140320,Miss?  ,L1: Was the request a miss?,0,1,boolean
33,567c0c140320,MSIredy,L1: Protocol determines message is now ready to be processed,0,2178,cycle
33,567c0c140320,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2178,cycle
33,567c0c140320,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2178,cycle
33,567c0c140320,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2179,cycle
33,567c0c140320,add2q_u,L1 receives message from the bus,0,2180,cycle
33,567c0c140320,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2180,cycle
33,567c0c140320,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
33,567c0c140320,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2180,cycle
33,567c0c140320,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2180,cycle
33,567c0c140320,add_req,LLC miss -> LLC sends request to DRAM,LLC,2180,cycle
33,567c0c140320,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2437,cycle
33,567c0c140320,respond,LLC sends response message to the requesting L1,LLC,2437,cycle
33,567c0c140320,updaDat,LLC updates its data array,LLC,2437,cycle
33,567c0c140320,wrCache,LLC: New data written to cache,LLC,2437,cycle
33,567c0c140320,respond,LLC sends response message to the requesting L1,LLC,2438,cycle
33,567c0c140320,add2q_u,L1 receives message from the bus,0,2442,cycle
33,567c0c140320,respond,L1 responds to core,0,2442,cycle
33,567c0c140320,updaDat,L1 attempts to update its data array,0,2442,cycle
33,567c0c140320,wrCache,L1: New data written to cache,0,2442,cycle
34,567c0c140324,add2q_l,L1: The message is added to the processing queue from the core,0,2444,cycle
34,567c0c140324,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2444,cycle
34,567c0c140324,hitActn,L1: request is a hit,0,2444,cycle
35,567c0c140328,add2q_l,L1: The message is added to the processing queue from the core,0,2446,cycle
35,567c0c140328,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2446,cycle
35,567c0c140328,hitActn,L1: request is a hit,0,2446,cycle
36,567c0c14032c,add2q_l,L1: The message is added to the processing queue from the core,0,2448,cycle
36,567c0c14032c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2448,cycle
36,567c0c14032c,hitActn,L1: request is a hit,0,2448,cycle
37,567c0c140330,add2q_l,L1: The message is added to the processing queue from the core,0,2450,cycle
37,567c0c140330,Miss?  ,L1: Was the request a miss?,0,1,boolean
37,567c0c140330,MSIredy,L1: Protocol determines message is now ready to be processed,0,2450,cycle
37,567c0c140330,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2450,cycle
37,567c0c140330,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2450,cycle
37,567c0c140330,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2451,cycle
37,567c0c140330,add2q_u,L1 receives message from the bus,0,2452,cycle
37,567c0c140330,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2452,cycle
37,567c0c140330,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
37,567c0c140330,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2452,cycle
37,567c0c140330,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2452,cycle
37,567c0c140330,add_req,LLC miss -> LLC sends request to DRAM,LLC,2452,cycle
37,567c0c140330,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2709,cycle
37,567c0c140330,respond,LLC sends response message to the requesting L1,LLC,2709,cycle
37,567c0c140330,updaDat,LLC updates its data array,LLC,2709,cycle
37,567c0c140330,wrCache,LLC: New data written to cache,LLC,2709,cycle
37,567c0c140330,respond,LLC sends response message to the requesting L1,LLC,2710,cycle
37,567c0c140330,add2q_u,L1 receives message from the bus,0,2714,cycle
37,567c0c140330,respond,L1 responds to core,0,2714,cycle
37,567c0c140330,updaDat,L1 attempts to update its data array,0,2714,cycle
37,567c0c140330,wrCache,L1: New data written to cache,0,2714,cycle
38,567c0c140334,add2q_l,L1: The message is added to the processing queue from the core,0,2716,cycle
38,567c0c140334,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2716,cycle
38,567c0c140334,hitActn,L1: request is a hit,0,2716,cycle
39,567c0c140338,add2q_l,L1: The message is added to the processing queue from the core,0,2718,cycle
39,567c0c140338,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2718,cycle
39,567c0c140338,hitActn,L1: request is a hit,0,2718,cycle
40,567c0c14033c,add2q_l,L1: The message is added to the processing queue from the core,0,2720,cycle
40,567c0c14033c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2720,cycle
40,567c0c14033c,hitActn,L1: request is a hit,0,2720,cycle
41,567c0c140340,add2q_l,L1: The message is added to the processing queue from the core,0,2722,cycle
41,567c0c140340,Miss?  ,L1: Was the request a miss?,0,1,boolean
41,567c0c140340,MSIredy,L1: Protocol determines message is now ready to be processed,0,2722,cycle
41,567c0c140340,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2722,cycle
41,567c0c140340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2722,cycle
41,567c0c140340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2723,cycle
41,567c0c140340,add2q_u,L1 receives message from the bus,0,2724,cycle
41,567c0c140340,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2724,cycle
41,567c0c140340,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
41,567c0c140340,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2724,cycle
41,567c0c140340,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2724,cycle
41,567c0c140340,add_req,LLC miss -> LLC sends request to DRAM,LLC,2724,cycle
41,567c0c140340,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2981,cycle
41,567c0c140340,respond,LLC sends response message to the requesting L1,LLC,2981,cycle
41,567c0c140340,updaDat,LLC updates its data array,LLC,2981,cycle
41,567c0c140340,wrCache,LLC: New data written to cache,LLC,2981,cycle
41,567c0c140340,respond,LLC sends response message to the requesting L1,LLC,2982,cycle
41,567c0c140340,add2q_u,L1 receives message from the bus,0,2986,cycle
41,567c0c140340,respond,L1 responds to core,0,2986,cycle
41,567c0c140340,updaDat,L1 attempts to update its data array,0,2986,cycle
41,567c0c140340,wrCache,L1: New data written to cache,0,2986,cycle
42,567c0c140344,add2q_l,L1: The message is added to the processing queue from the core,0,2988,cycle
42,567c0c140344,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2988,cycle
42,567c0c140344,hitActn,L1: request is a hit,0,2988,cycle
43,567c0c140348,add2q_l,L1: The message is added to the processing queue from the core,0,2990,cycle
43,567c0c140348,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2990,cycle
43,567c0c140348,hitActn,L1: request is a hit,0,2990,cycle
44,567c0c14034c,add2q_l,L1: The message is added to the processing queue from the core,0,2992,cycle
44,567c0c14034c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2992,cycle
44,567c0c14034c,hitActn,L1: request is a hit,0,2992,cycle
45,567c0c140350,add2q_l,L1: The message is added to the processing queue from the core,0,2994,cycle
45,567c0c140350,Miss?  ,L1: Was the request a miss?,0,1,boolean
45,567c0c140350,MSIredy,L1: Protocol determines message is now ready to be processed,0,2994,cycle
45,567c0c140350,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2994,cycle
45,567c0c140350,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2994,cycle
45,567c0c140350,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2995,cycle
45,567c0c140350,add2q_u,L1 receives message from the bus,0,2996,cycle
45,567c0c140350,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2996,cycle
45,567c0c140350,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
45,567c0c140350,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2996,cycle
45,567c0c140350,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2996,cycle
45,567c0c140350,add_req,LLC miss -> LLC sends request to DRAM,LLC,2996,cycle
45,567c0c140350,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3253,cycle
45,567c0c140350,respond,LLC sends response message to the requesting L1,LLC,3253,cycle
45,567c0c140350,updaDat,LLC updates its data array,LLC,3253,cycle
45,567c0c140350,wrCache,LLC: New data written to cache,LLC,3253,cycle
45,567c0c140350,respond,LLC sends response message to the requesting L1,LLC,3254,cycle
45,567c0c140350,add2q_u,L1 receives message from the bus,0,3258,cycle
45,567c0c140350,respond,L1 responds to core,0,3258,cycle
45,567c0c140350,updaDat,L1 attempts to update its data array,0,3258,cycle
45,567c0c140350,wrCache,L1: New data written to cache,0,3258,cycle
46,567c0c140354,add2q_l,L1: The message is added to the processing queue from the core,0,3260,cycle
46,567c0c140354,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3260,cycle
46,567c0c140354,hitActn,L1: request is a hit,0,3260,cycle
47,567c0c140358,add2q_l,L1: The message is added to the processing queue from the core,0,3262,cycle
47,567c0c140358,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3262,cycle
47,567c0c140358,hitActn,L1: request is a hit,0,3262,cycle
48,567c0c14035c,add2q_l,L1: The message is added to the processing queue from the core,0,3264,cycle
48,567c0c14035c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3264,cycle
48,567c0c14035c,hitActn,L1: request is a hit,0,3264,cycle
49,567c0c140360,add2q_l,L1: The message is added to the processing queue from the core,0,3266,cycle
49,567c0c140360,Miss?  ,L1: Was the request a miss?,0,1,boolean
49,567c0c140360,MSIredy,L1: Protocol determines message is now ready to be processed,0,3266,cycle
49,567c0c140360,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3266,cycle
49,567c0c140360,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3266,cycle
49,567c0c140360,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3267,cycle
49,567c0c140360,add2q_u,L1 receives message from the bus,0,3268,cycle
49,567c0c140360,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3268,cycle
49,567c0c140360,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
49,567c0c140360,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3268,cycle
49,567c0c140360,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3268,cycle
49,567c0c140360,add_req,LLC miss -> LLC sends request to DRAM,LLC,3268,cycle
49,567c0c140360,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3525,cycle
49,567c0c140360,respond,LLC sends response message to the requesting L1,LLC,3525,cycle
49,567c0c140360,updaDat,LLC updates its data array,LLC,3525,cycle
49,567c0c140360,wrCache,LLC: New data written to cache,LLC,3525,cycle
49,567c0c140360,respond,LLC sends response message to the requesting L1,LLC,3526,cycle
49,567c0c140360,add2q_u,L1 receives message from the bus,0,3530,cycle
49,567c0c140360,respond,L1 responds to core,0,3530,cycle
49,567c0c140360,updaDat,L1 attempts to update its data array,0,3530,cycle
49,567c0c140360,wrCache,L1: New data written to cache,0,3530,cycle
50,567c0c140364,add2q_l,L1: The message is added to the processing queue from the core,0,3532,cycle
50,567c0c140364,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3532,cycle
50,567c0c140364,hitActn,L1: request is a hit,0,3532,cycle
51,567c0c140368,add2q_l,L1: The message is added to the processing queue from the core,0,3534,cycle
51,567c0c140368,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3534,cycle
51,567c0c140368,hitActn,L1: request is a hit,0,3534,cycle
52,567c0c14036c,add2q_l,L1: The message is added to the processing queue from the core,0,3536,cycle
52,567c0c14036c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3536,cycle
52,567c0c14036c,hitActn,L1: request is a hit,0,3536,cycle
53,567c0c140370,add2q_l,L1: The message is added to the processing queue from the core,0,3538,cycle
53,567c0c140370,Miss?  ,L1: Was the request a miss?,0,1,boolean
53,567c0c140370,MSIredy,L1: Protocol determines message is now ready to be processed,0,3538,cycle
53,567c0c140370,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3538,cycle
53,567c0c140370,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3538,cycle
53,567c0c140370,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3539,cycle
53,567c0c140370,add2q_u,L1 receives message from the bus,0,3540,cycle
53,567c0c140370,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3540,cycle
53,567c0c140370,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
53,567c0c140370,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3540,cycle
53,567c0c140370,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3540,cycle
53,567c0c140370,add_req,LLC miss -> LLC sends request to DRAM,LLC,3540,cycle
53,567c0c140370,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3797,cycle
53,567c0c140370,respond,LLC sends response message to the requesting L1,LLC,3797,cycle
53,567c0c140370,updaDat,LLC updates its data array,LLC,3797,cycle
53,567c0c140370,wrCache,LLC: New data written to cache,LLC,3797,cycle
53,567c0c140370,respond,LLC sends response message to the requesting L1,LLC,3798,cycle
53,567c0c140370,add2q_u,L1 receives message from the bus,0,3802,cycle
53,567c0c140370,respond,L1 responds to core,0,3802,cycle
53,567c0c140370,updaDat,L1 attempts to update its data array,0,3802,cycle
53,567c0c140370,wrCache,L1: New data written to cache,0,3802,cycle
54,567c0c140374,add2q_l,L1: The message is added to the processing queue from the core,0,3804,cycle
54,567c0c140374,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3804,cycle
54,567c0c140374,hitActn,L1: request is a hit,0,3804,cycle
55,567c0c140378,add2q_l,L1: The message is added to the processing queue from the core,0,3806,cycle
55,567c0c140378,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3806,cycle
55,567c0c140378,hitActn,L1: request is a hit,0,3806,cycle
56,567c0c14037c,add2q_l,L1: The message is added to the processing queue from the core,0,3808,cycle
56,567c0c14037c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3808,cycle
56,567c0c14037c,hitActn,L1: request is a hit,0,3808,cycle
57,567c0c140380,add2q_l,L1: The message is added to the processing queue from the core,0,3810,cycle
57,567c0c140380,Miss?  ,L1: Was the request a miss?,0,1,boolean
57,567c0c140380,MSIredy,L1: Protocol determines message is now ready to be processed,0,3810,cycle
57,567c0c140380,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3810,cycle
57,567c0c140380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3810,cycle
57,567c0c140380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3811,cycle
57,567c0c140380,add2q_u,L1 receives message from the bus,0,3812,cycle
57,567c0c140380,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3812,cycle
57,567c0c140380,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
57,567c0c140380,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3812,cycle
57,567c0c140380,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3812,cycle
57,567c0c140380,add_req,LLC miss -> LLC sends request to DRAM,LLC,3812,cycle
57,567c0c140380,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4069,cycle
57,567c0c140380,respond,LLC sends response message to the requesting L1,LLC,4069,cycle
57,567c0c140380,updaDat,LLC updates its data array,LLC,4069,cycle
57,567c0c140380,wrCache,LLC: New data written to cache,LLC,4069,cycle
57,567c0c140380,respond,LLC sends response message to the requesting L1,LLC,4070,cycle
57,567c0c140380,add2q_u,L1 receives message from the bus,0,4074,cycle
57,567c0c140380,respond,L1 responds to core,0,4074,cycle
57,567c0c140380,updaDat,L1 attempts to update its data array,0,4074,cycle
57,567c0c140380,wrCache,L1: New data written to cache,0,4074,cycle
58,567c0c140384,add2q_l,L1: The message is added to the processing queue from the core,0,4076,cycle
58,567c0c140384,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4076,cycle
58,567c0c140384,hitActn,L1: request is a hit,0,4076,cycle
59,567c0c140388,add2q_l,L1: The message is added to the processing queue from the core,0,4078,cycle
59,567c0c140388,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4078,cycle
59,567c0c140388,hitActn,L1: request is a hit,0,4078,cycle
60,567c0c14038c,add2q_l,L1: The message is added to the processing queue from the core,0,4080,cycle
60,567c0c14038c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4080,cycle
60,567c0c14038c,hitActn,L1: request is a hit,0,4080,cycle
61,567c0c140390,add2q_l,L1: The message is added to the processing queue from the core,0,4082,cycle
61,567c0c140390,Miss?  ,L1: Was the request a miss?,0,1,boolean
61,567c0c140390,MSIredy,L1: Protocol determines message is now ready to be processed,0,4082,cycle
61,567c0c140390,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4082,cycle
61,567c0c140390,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4082,cycle
61,567c0c140390,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4083,cycle
61,567c0c140390,add2q_u,L1 receives message from the bus,0,4084,cycle
61,567c0c140390,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4084,cycle
61,567c0c140390,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
61,567c0c140390,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4084,cycle
61,567c0c140390,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4084,cycle
61,567c0c140390,add_req,LLC miss -> LLC sends request to DRAM,LLC,4084,cycle
61,567c0c140390,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4341,cycle
61,567c0c140390,respond,LLC sends response message to the requesting L1,LLC,4341,cycle
61,567c0c140390,updaDat,LLC updates its data array,LLC,4341,cycle
61,567c0c140390,wrCache,LLC: New data written to cache,LLC,4341,cycle
61,567c0c140390,respond,LLC sends response message to the requesting L1,LLC,4342,cycle
61,567c0c140390,add2q_u,L1 receives message from the bus,0,4346,cycle
61,567c0c140390,respond,L1 responds to core,0,4346,cycle
61,567c0c140390,updaDat,L1 attempts to update its data array,0,4346,cycle
61,567c0c140390,wrCache,L1: New data written to cache,0,4346,cycle
62,567c0c140394,add2q_l,L1: The message is added to the processing queue from the core,0,4348,cycle
62,567c0c140394,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4348,cycle
62,567c0c140394,hitActn,L1: request is a hit,0,4348,cycle
63,567c0c140398,add2q_l,L1: The message is added to the processing queue from the core,0,4350,cycle
63,567c0c140398,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4350,cycle
63,567c0c140398,hitActn,L1: request is a hit,0,4350,cycle
64,567c0c14039c,add2q_l,L1: The message is added to the processing queue from the core,0,4352,cycle
64,567c0c14039c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4352,cycle
64,567c0c14039c,hitActn,L1: request is a hit,0,4352,cycle
65,567c0c1403a0,add2q_l,L1: The message is added to the processing queue from the core,0,4354,cycle
65,567c0c1403a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
65,567c0c1403a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,4354,cycle
65,567c0c1403a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4354,cycle
65,567c0c1403a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4354,cycle
65,567c0c1403a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4355,cycle
65,567c0c1403a0,add2q_u,L1 receives message from the bus,0,4356,cycle
65,567c0c1403a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4356,cycle
65,567c0c1403a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
65,567c0c1403a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4356,cycle
65,567c0c1403a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4356,cycle
65,567c0c1403a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4356,cycle
65,567c0c1403a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4613,cycle
65,567c0c1403a0,respond,LLC sends response message to the requesting L1,LLC,4613,cycle
65,567c0c1403a0,updaDat,LLC updates its data array,LLC,4613,cycle
65,567c0c1403a0,wrCache,LLC: New data written to cache,LLC,4613,cycle
65,567c0c1403a0,respond,LLC sends response message to the requesting L1,LLC,4614,cycle
65,567c0c1403a0,add2q_u,L1 receives message from the bus,0,4618,cycle
65,567c0c1403a0,respond,L1 responds to core,0,4618,cycle
65,567c0c1403a0,updaDat,L1 attempts to update its data array,0,4618,cycle
65,567c0c1403a0,wrCache,L1: New data written to cache,0,4618,cycle
66,567c0c1403a4,add2q_l,L1: The message is added to the processing queue from the core,0,4620,cycle
66,567c0c1403a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4620,cycle
66,567c0c1403a4,hitActn,L1: request is a hit,0,4620,cycle
67,567c0c1403a8,add2q_l,L1: The message is added to the processing queue from the core,0,4622,cycle
67,567c0c1403a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4622,cycle
67,567c0c1403a8,hitActn,L1: request is a hit,0,4622,cycle
68,567c0c1403ac,add2q_l,L1: The message is added to the processing queue from the core,0,4624,cycle
68,567c0c1403ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4624,cycle
68,567c0c1403ac,hitActn,L1: request is a hit,0,4624,cycle
69,567c0c1403b0,add2q_l,L1: The message is added to the processing queue from the core,0,4626,cycle
69,567c0c1403b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
69,567c0c1403b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,4626,cycle
69,567c0c1403b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4626,cycle
69,567c0c1403b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4626,cycle
69,567c0c1403b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4627,cycle
69,567c0c1403b0,add2q_u,L1 receives message from the bus,0,4628,cycle
69,567c0c1403b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4628,cycle
69,567c0c1403b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
69,567c0c1403b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4628,cycle
69,567c0c1403b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4628,cycle
69,567c0c1403b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4628,cycle
69,567c0c1403b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4885,cycle
69,567c0c1403b0,respond,LLC sends response message to the requesting L1,LLC,4885,cycle
69,567c0c1403b0,updaDat,LLC updates its data array,LLC,4885,cycle
69,567c0c1403b0,wrCache,LLC: New data written to cache,LLC,4885,cycle
69,567c0c1403b0,respond,LLC sends response message to the requesting L1,LLC,4886,cycle
69,567c0c1403b0,add2q_u,L1 receives message from the bus,0,4890,cycle
69,567c0c1403b0,respond,L1 responds to core,0,4890,cycle
69,567c0c1403b0,updaDat,L1 attempts to update its data array,0,4890,cycle
69,567c0c1403b0,wrCache,L1: New data written to cache,0,4890,cycle
70,567c0c1403b4,add2q_l,L1: The message is added to the processing queue from the core,0,4892,cycle
70,567c0c1403b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4892,cycle
70,567c0c1403b4,hitActn,L1: request is a hit,0,4892,cycle
71,567c0c1403b8,add2q_l,L1: The message is added to the processing queue from the core,0,4894,cycle
71,567c0c1403b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4894,cycle
71,567c0c1403b8,hitActn,L1: request is a hit,0,4894,cycle
72,567c0c1403bc,add2q_l,L1: The message is added to the processing queue from the core,0,4896,cycle
72,567c0c1403bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4896,cycle
72,567c0c1403bc,hitActn,L1: request is a hit,0,4896,cycle
73,567c0c1403c0,add2q_l,L1: The message is added to the processing queue from the core,0,4898,cycle
73,567c0c1403c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
73,567c0c1403c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,4898,cycle
73,567c0c1403c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4898,cycle
73,567c0c1403c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4898,cycle
73,567c0c1403c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4899,cycle
73,567c0c1403c0,add2q_u,L1 receives message from the bus,0,4900,cycle
73,567c0c1403c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4900,cycle
73,567c0c1403c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
73,567c0c1403c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4900,cycle
73,567c0c1403c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4900,cycle
73,567c0c1403c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4900,cycle
73,567c0c1403c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5157,cycle
73,567c0c1403c0,respond,LLC sends response message to the requesting L1,LLC,5157,cycle
73,567c0c1403c0,updaDat,LLC updates its data array,LLC,5157,cycle
73,567c0c1403c0,wrCache,LLC: New data written to cache,LLC,5157,cycle
73,567c0c1403c0,respond,LLC sends response message to the requesting L1,LLC,5158,cycle
73,567c0c1403c0,add2q_u,L1 receives message from the bus,0,5162,cycle
73,567c0c1403c0,respond,L1 responds to core,0,5162,cycle
73,567c0c1403c0,updaDat,L1 attempts to update its data array,0,5162,cycle
73,567c0c1403c0,wrCache,L1: New data written to cache,0,5162,cycle
74,567c0c1403c4,add2q_l,L1: The message is added to the processing queue from the core,0,5164,cycle
74,567c0c1403c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5164,cycle
74,567c0c1403c4,hitActn,L1: request is a hit,0,5164,cycle
75,567c0c1403c8,add2q_l,L1: The message is added to the processing queue from the core,0,5166,cycle
75,567c0c1403c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5166,cycle
75,567c0c1403c8,hitActn,L1: request is a hit,0,5166,cycle
76,567c0c1403cc,add2q_l,L1: The message is added to the processing queue from the core,0,5168,cycle
76,567c0c1403cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5168,cycle
76,567c0c1403cc,hitActn,L1: request is a hit,0,5168,cycle
77,567c0c1403d0,add2q_l,L1: The message is added to the processing queue from the core,0,5170,cycle
77,567c0c1403d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
77,567c0c1403d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,5170,cycle
77,567c0c1403d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5170,cycle
77,567c0c1403d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5170,cycle
77,567c0c1403d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5171,cycle
77,567c0c1403d0,add2q_u,L1 receives message from the bus,0,5172,cycle
77,567c0c1403d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5172,cycle
77,567c0c1403d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
77,567c0c1403d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5172,cycle
77,567c0c1403d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5172,cycle
77,567c0c1403d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,5172,cycle
77,567c0c1403d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5429,cycle
77,567c0c1403d0,respond,LLC sends response message to the requesting L1,LLC,5429,cycle
77,567c0c1403d0,updaDat,LLC updates its data array,LLC,5429,cycle
77,567c0c1403d0,wrCache,LLC: New data written to cache,LLC,5429,cycle
77,567c0c1403d0,respond,LLC sends response message to the requesting L1,LLC,5430,cycle
77,567c0c1403d0,add2q_u,L1 receives message from the bus,0,5434,cycle
77,567c0c1403d0,respond,L1 responds to core,0,5434,cycle
77,567c0c1403d0,updaDat,L1 attempts to update its data array,0,5434,cycle
77,567c0c1403d0,wrCache,L1: New data written to cache,0,5434,cycle
78,567c0c1403d4,add2q_l,L1: The message is added to the processing queue from the core,0,5436,cycle
78,567c0c1403d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5436,cycle
78,567c0c1403d4,hitActn,L1: request is a hit,0,5436,cycle
79,567c0c1403d8,add2q_l,L1: The message is added to the processing queue from the core,0,5438,cycle
79,567c0c1403d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5438,cycle
79,567c0c1403d8,hitActn,L1: request is a hit,0,5438,cycle
80,567c0c1403dc,add2q_l,L1: The message is added to the processing queue from the core,0,5440,cycle
80,567c0c1403dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5440,cycle
80,567c0c1403dc,hitActn,L1: request is a hit,0,5440,cycle
81,567c0c1403e0,add2q_l,L1: The message is added to the processing queue from the core,0,5442,cycle
81,567c0c1403e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
81,567c0c1403e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,5442,cycle
81,567c0c1403e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5442,cycle
81,567c0c1403e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5442,cycle
81,567c0c1403e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5443,cycle
81,567c0c1403e0,add2q_u,L1 receives message from the bus,0,5444,cycle
81,567c0c1403e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5444,cycle
81,567c0c1403e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
81,567c0c1403e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5444,cycle
81,567c0c1403e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5444,cycle
81,567c0c1403e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,5444,cycle
81,567c0c1403e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5701,cycle
81,567c0c1403e0,respond,LLC sends response message to the requesting L1,LLC,5701,cycle
81,567c0c1403e0,updaDat,LLC updates its data array,LLC,5701,cycle
81,567c0c1403e0,wrCache,LLC: New data written to cache,LLC,5701,cycle
81,567c0c1403e0,respond,LLC sends response message to the requesting L1,LLC,5702,cycle
81,567c0c1403e0,add2q_u,L1 receives message from the bus,0,5706,cycle
81,567c0c1403e0,respond,L1 responds to core,0,5706,cycle
81,567c0c1403e0,updaDat,L1 attempts to update its data array,0,5706,cycle
81,567c0c1403e0,wrCache,L1: New data written to cache,0,5706,cycle
82,567c0c1403e4,add2q_l,L1: The message is added to the processing queue from the core,0,5708,cycle
82,567c0c1403e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5708,cycle
82,567c0c1403e4,hitActn,L1: request is a hit,0,5708,cycle
83,567c0c1403e8,add2q_l,L1: The message is added to the processing queue from the core,0,5710,cycle
83,567c0c1403e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5710,cycle
83,567c0c1403e8,hitActn,L1: request is a hit,0,5710,cycle
84,567c0c1403ec,add2q_l,L1: The message is added to the processing queue from the core,0,5712,cycle
84,567c0c1403ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5712,cycle
84,567c0c1403ec,hitActn,L1: request is a hit,0,5712,cycle
85,567c0c1403f0,add2q_l,L1: The message is added to the processing queue from the core,0,5714,cycle
85,567c0c1403f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
85,567c0c1403f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,5714,cycle
85,567c0c1403f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5714,cycle
85,567c0c1403f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5714,cycle
85,567c0c1403f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5715,cycle
85,567c0c1403f0,add2q_u,L1 receives message from the bus,0,5716,cycle
85,567c0c1403f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5716,cycle
85,567c0c1403f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
85,567c0c1403f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5716,cycle
85,567c0c1403f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5716,cycle
85,567c0c1403f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,5716,cycle
85,567c0c1403f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5973,cycle
85,567c0c1403f0,respond,LLC sends response message to the requesting L1,LLC,5973,cycle
85,567c0c1403f0,updaDat,LLC updates its data array,LLC,5973,cycle
85,567c0c1403f0,wrCache,LLC: New data written to cache,LLC,5973,cycle
85,567c0c1403f0,respond,LLC sends response message to the requesting L1,LLC,5974,cycle
85,567c0c1403f0,add2q_u,L1 receives message from the bus,0,5978,cycle
85,567c0c1403f0,respond,L1 responds to core,0,5978,cycle
85,567c0c1403f0,updaDat,L1 attempts to update its data array,0,5978,cycle
85,567c0c1403f0,wrCache,L1: New data written to cache,0,5978,cycle
86,567c0c1403f4,add2q_l,L1: The message is added to the processing queue from the core,0,5980,cycle
86,567c0c1403f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5980,cycle
86,567c0c1403f4,hitActn,L1: request is a hit,0,5980,cycle
87,567c0c1403f8,add2q_l,L1: The message is added to the processing queue from the core,0,5982,cycle
87,567c0c1403f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5982,cycle
87,567c0c1403f8,hitActn,L1: request is a hit,0,5982,cycle
88,567c0c1403fc,add2q_l,L1: The message is added to the processing queue from the core,0,5984,cycle
88,567c0c1403fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5984,cycle
88,567c0c1403fc,hitActn,L1: request is a hit,0,5984,cycle
89,567c0c140400,add2q_l,L1: The message is added to the processing queue from the core,0,5986,cycle
89,567c0c140400,Miss?  ,L1: Was the request a miss?,0,1,boolean
89,567c0c140400,MSIredy,L1: Protocol determines message is now ready to be processed,0,5986,cycle
89,567c0c140400,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5986,cycle
89,567c0c140400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5986,cycle
89,567c0c140400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5987,cycle
89,567c0c140400,add2q_u,L1 receives message from the bus,0,5988,cycle
89,567c0c140400,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5988,cycle
89,567c0c140400,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
89,567c0c140400,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5988,cycle
89,567c0c140400,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5988,cycle
89,567c0c140400,add_req,LLC miss -> LLC sends request to DRAM,LLC,5988,cycle
89,567c0c140400,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6245,cycle
89,567c0c140400,respond,LLC sends response message to the requesting L1,LLC,6245,cycle
89,567c0c140400,updaDat,LLC updates its data array,LLC,6245,cycle
89,567c0c140400,wrCache,LLC: New data written to cache,LLC,6245,cycle
89,567c0c140400,respond,LLC sends response message to the requesting L1,LLC,6246,cycle
89,567c0c140400,add2q_u,L1 receives message from the bus,0,6250,cycle
89,567c0c140400,respond,L1 responds to core,0,6250,cycle
89,567c0c140400,updaDat,L1 attempts to update its data array,0,6250,cycle
89,567c0c140400,wrCache,L1: New data written to cache,0,6250,cycle
90,567c0c140404,add2q_l,L1: The message is added to the processing queue from the core,0,6252,cycle
90,567c0c140404,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6252,cycle
90,567c0c140404,hitActn,L1: request is a hit,0,6252,cycle
91,567c0c140408,add2q_l,L1: The message is added to the processing queue from the core,0,6254,cycle
91,567c0c140408,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6254,cycle
91,567c0c140408,hitActn,L1: request is a hit,0,6254,cycle
92,567c0c14040c,add2q_l,L1: The message is added to the processing queue from the core,0,6256,cycle
92,567c0c14040c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6256,cycle
92,567c0c14040c,hitActn,L1: request is a hit,0,6256,cycle
93,567c0c140410,add2q_l,L1: The message is added to the processing queue from the core,0,6258,cycle
93,567c0c140410,Miss?  ,L1: Was the request a miss?,0,1,boolean
93,567c0c140410,MSIredy,L1: Protocol determines message is now ready to be processed,0,6258,cycle
93,567c0c140410,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6258,cycle
93,567c0c140410,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6258,cycle
93,567c0c140410,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6259,cycle
93,567c0c140410,add2q_u,L1 receives message from the bus,0,6260,cycle
93,567c0c140410,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6260,cycle
93,567c0c140410,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
93,567c0c140410,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6260,cycle
93,567c0c140410,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6260,cycle
93,567c0c140410,add_req,LLC miss -> LLC sends request to DRAM,LLC,6260,cycle
93,567c0c140410,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6517,cycle
93,567c0c140410,respond,LLC sends response message to the requesting L1,LLC,6517,cycle
93,567c0c140410,updaDat,LLC updates its data array,LLC,6517,cycle
93,567c0c140410,wrCache,LLC: New data written to cache,LLC,6517,cycle
93,567c0c140410,respond,LLC sends response message to the requesting L1,LLC,6518,cycle
93,567c0c140410,add2q_u,L1 receives message from the bus,0,6522,cycle
93,567c0c140410,respond,L1 responds to core,0,6522,cycle
93,567c0c140410,updaDat,L1 attempts to update its data array,0,6522,cycle
93,567c0c140410,wrCache,L1: New data written to cache,0,6522,cycle
94,567c0c140414,add2q_l,L1: The message is added to the processing queue from the core,0,6524,cycle
94,567c0c140414,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6524,cycle
94,567c0c140414,hitActn,L1: request is a hit,0,6524,cycle
95,567c0c140418,add2q_l,L1: The message is added to the processing queue from the core,0,6526,cycle
95,567c0c140418,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6526,cycle
95,567c0c140418,hitActn,L1: request is a hit,0,6526,cycle
96,567c0c14041c,add2q_l,L1: The message is added to the processing queue from the core,0,6528,cycle
96,567c0c14041c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6528,cycle
96,567c0c14041c,hitActn,L1: request is a hit,0,6528,cycle
97,567c0c140420,add2q_l,L1: The message is added to the processing queue from the core,0,6530,cycle
97,567c0c140420,Miss?  ,L1: Was the request a miss?,0,1,boolean
97,567c0c140420,MSIredy,L1: Protocol determines message is now ready to be processed,0,6530,cycle
97,567c0c140420,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6530,cycle
97,567c0c140420,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6530,cycle
97,567c0c140420,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6531,cycle
97,567c0c140420,add2q_u,L1 receives message from the bus,0,6532,cycle
97,567c0c140420,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6532,cycle
97,567c0c140420,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
97,567c0c140420,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6532,cycle
97,567c0c140420,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6532,cycle
97,567c0c140420,add_req,LLC miss -> LLC sends request to DRAM,LLC,6532,cycle
97,567c0c140420,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6789,cycle
97,567c0c140420,respond,LLC sends response message to the requesting L1,LLC,6789,cycle
97,567c0c140420,updaDat,LLC updates its data array,LLC,6789,cycle
97,567c0c140420,wrCache,LLC: New data written to cache,LLC,6789,cycle
97,567c0c140420,respond,LLC sends response message to the requesting L1,LLC,6790,cycle
97,567c0c140420,add2q_u,L1 receives message from the bus,0,6794,cycle
97,567c0c140420,respond,L1 responds to core,0,6794,cycle
97,567c0c140420,updaDat,L1 attempts to update its data array,0,6794,cycle
97,567c0c140420,wrCache,L1: New data written to cache,0,6794,cycle
98,567c0c140424,add2q_l,L1: The message is added to the processing queue from the core,0,6796,cycle
98,567c0c140424,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6796,cycle
98,567c0c140424,hitActn,L1: request is a hit,0,6796,cycle
99,567c0c140428,add2q_l,L1: The message is added to the processing queue from the core,0,6798,cycle
99,567c0c140428,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6798,cycle
99,567c0c140428,hitActn,L1: request is a hit,0,6798,cycle
100,567c0c14042c,add2q_l,L1: The message is added to the processing queue from the core,0,6800,cycle
100,567c0c14042c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6800,cycle
100,567c0c14042c,hitActn,L1: request is a hit,0,6800,cycle
101,567c0c140430,add2q_l,L1: The message is added to the processing queue from the core,0,6802,cycle
101,567c0c140430,Miss?  ,L1: Was the request a miss?,0,1,boolean
101,567c0c140430,MSIredy,L1: Protocol determines message is now ready to be processed,0,6802,cycle
101,567c0c140430,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6802,cycle
101,567c0c140430,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6802,cycle
101,567c0c140430,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6803,cycle
101,567c0c140430,add2q_u,L1 receives message from the bus,0,6804,cycle
101,567c0c140430,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6804,cycle
101,567c0c140430,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
101,567c0c140430,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6804,cycle
101,567c0c140430,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6804,cycle
101,567c0c140430,add_req,LLC miss -> LLC sends request to DRAM,LLC,6804,cycle
101,567c0c140430,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7061,cycle
101,567c0c140430,respond,LLC sends response message to the requesting L1,LLC,7061,cycle
101,567c0c140430,updaDat,LLC updates its data array,LLC,7061,cycle
101,567c0c140430,wrCache,LLC: New data written to cache,LLC,7061,cycle
101,567c0c140430,respond,LLC sends response message to the requesting L1,LLC,7062,cycle
101,567c0c140430,add2q_u,L1 receives message from the bus,0,7066,cycle
101,567c0c140430,respond,L1 responds to core,0,7066,cycle
101,567c0c140430,updaDat,L1 attempts to update its data array,0,7066,cycle
101,567c0c140430,wrCache,L1: New data written to cache,0,7066,cycle
102,567c0c140434,add2q_l,L1: The message is added to the processing queue from the core,0,7068,cycle
102,567c0c140434,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7068,cycle
102,567c0c140434,hitActn,L1: request is a hit,0,7068,cycle
103,567c0c140438,add2q_l,L1: The message is added to the processing queue from the core,0,7070,cycle
103,567c0c140438,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7070,cycle
103,567c0c140438,hitActn,L1: request is a hit,0,7070,cycle
104,567c0c14043c,add2q_l,L1: The message is added to the processing queue from the core,0,7072,cycle
104,567c0c14043c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7072,cycle
104,567c0c14043c,hitActn,L1: request is a hit,0,7072,cycle
105,567c0c140440,add2q_l,L1: The message is added to the processing queue from the core,0,7074,cycle
105,567c0c140440,Miss?  ,L1: Was the request a miss?,0,1,boolean
105,567c0c140440,MSIredy,L1: Protocol determines message is now ready to be processed,0,7074,cycle
105,567c0c140440,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7074,cycle
105,567c0c140440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7074,cycle
105,567c0c140440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7075,cycle
105,567c0c140440,add2q_u,L1 receives message from the bus,0,7076,cycle
105,567c0c140440,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7076,cycle
105,567c0c140440,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
105,567c0c140440,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7076,cycle
105,567c0c140440,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7076,cycle
105,567c0c140440,add_req,LLC miss -> LLC sends request to DRAM,LLC,7076,cycle
105,567c0c140440,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7333,cycle
105,567c0c140440,respond,LLC sends response message to the requesting L1,LLC,7333,cycle
105,567c0c140440,updaDat,LLC updates its data array,LLC,7333,cycle
105,567c0c140440,wrCache,LLC: New data written to cache,LLC,7333,cycle
105,567c0c140440,respond,LLC sends response message to the requesting L1,LLC,7334,cycle
105,567c0c140440,add2q_u,L1 receives message from the bus,0,7338,cycle
105,567c0c140440,respond,L1 responds to core,0,7338,cycle
105,567c0c140440,updaDat,L1 attempts to update its data array,0,7338,cycle
105,567c0c140440,wrCache,L1: New data written to cache,0,7338,cycle
106,567c0c140444,add2q_l,L1: The message is added to the processing queue from the core,0,7340,cycle
106,567c0c140444,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7340,cycle
106,567c0c140444,hitActn,L1: request is a hit,0,7340,cycle
107,567c0c140448,add2q_l,L1: The message is added to the processing queue from the core,0,7342,cycle
107,567c0c140448,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7342,cycle
107,567c0c140448,hitActn,L1: request is a hit,0,7342,cycle
108,567c0c14044c,add2q_l,L1: The message is added to the processing queue from the core,0,7344,cycle
108,567c0c14044c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7344,cycle
108,567c0c14044c,hitActn,L1: request is a hit,0,7344,cycle
109,567c0c140450,add2q_l,L1: The message is added to the processing queue from the core,0,7346,cycle
109,567c0c140450,Miss?  ,L1: Was the request a miss?,0,1,boolean
109,567c0c140450,MSIredy,L1: Protocol determines message is now ready to be processed,0,7346,cycle
109,567c0c140450,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7346,cycle
109,567c0c140450,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7346,cycle
109,567c0c140450,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7347,cycle
109,567c0c140450,add2q_u,L1 receives message from the bus,0,7348,cycle
109,567c0c140450,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7348,cycle
109,567c0c140450,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
109,567c0c140450,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7348,cycle
109,567c0c140450,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7348,cycle
109,567c0c140450,add_req,LLC miss -> LLC sends request to DRAM,LLC,7348,cycle
109,567c0c140450,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7605,cycle
109,567c0c140450,respond,LLC sends response message to the requesting L1,LLC,7605,cycle
109,567c0c140450,updaDat,LLC updates its data array,LLC,7605,cycle
109,567c0c140450,wrCache,LLC: New data written to cache,LLC,7605,cycle
109,567c0c140450,respond,LLC sends response message to the requesting L1,LLC,7606,cycle
109,567c0c140450,add2q_u,L1 receives message from the bus,0,7610,cycle
109,567c0c140450,respond,L1 responds to core,0,7610,cycle
109,567c0c140450,updaDat,L1 attempts to update its data array,0,7610,cycle
109,567c0c140450,wrCache,L1: New data written to cache,0,7610,cycle
110,567c0c140454,add2q_l,L1: The message is added to the processing queue from the core,0,7612,cycle
110,567c0c140454,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7612,cycle
110,567c0c140454,hitActn,L1: request is a hit,0,7612,cycle
111,567c0c140458,add2q_l,L1: The message is added to the processing queue from the core,0,7614,cycle
111,567c0c140458,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7614,cycle
111,567c0c140458,hitActn,L1: request is a hit,0,7614,cycle
112,567c0c14045c,add2q_l,L1: The message is added to the processing queue from the core,0,7616,cycle
112,567c0c14045c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7616,cycle
112,567c0c14045c,hitActn,L1: request is a hit,0,7616,cycle
113,567c0c140460,add2q_l,L1: The message is added to the processing queue from the core,0,7618,cycle
113,567c0c140460,Miss?  ,L1: Was the request a miss?,0,1,boolean
113,567c0c140460,MSIredy,L1: Protocol determines message is now ready to be processed,0,7618,cycle
113,567c0c140460,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7618,cycle
113,567c0c140460,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7618,cycle
113,567c0c140460,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7619,cycle
113,567c0c140460,add2q_u,L1 receives message from the bus,0,7620,cycle
113,567c0c140460,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7620,cycle
113,567c0c140460,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
113,567c0c140460,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7620,cycle
113,567c0c140460,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7620,cycle
113,567c0c140460,add_req,LLC miss -> LLC sends request to DRAM,LLC,7620,cycle
113,567c0c140460,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7877,cycle
113,567c0c140460,respond,LLC sends response message to the requesting L1,LLC,7877,cycle
113,567c0c140460,updaDat,LLC updates its data array,LLC,7877,cycle
113,567c0c140460,wrCache,LLC: New data written to cache,LLC,7877,cycle
113,567c0c140460,respond,LLC sends response message to the requesting L1,LLC,7878,cycle
113,567c0c140460,add2q_u,L1 receives message from the bus,0,7882,cycle
113,567c0c140460,respond,L1 responds to core,0,7882,cycle
113,567c0c140460,updaDat,L1 attempts to update its data array,0,7882,cycle
113,567c0c140460,wrCache,L1: New data written to cache,0,7882,cycle
114,567c0c140464,add2q_l,L1: The message is added to the processing queue from the core,0,7884,cycle
114,567c0c140464,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7884,cycle
114,567c0c140464,hitActn,L1: request is a hit,0,7884,cycle
115,567c0c140468,add2q_l,L1: The message is added to the processing queue from the core,0,7886,cycle
115,567c0c140468,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7886,cycle
115,567c0c140468,hitActn,L1: request is a hit,0,7886,cycle
116,567c0c14046c,add2q_l,L1: The message is added to the processing queue from the core,0,7888,cycle
116,567c0c14046c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7888,cycle
116,567c0c14046c,hitActn,L1: request is a hit,0,7888,cycle
117,567c0c140470,add2q_l,L1: The message is added to the processing queue from the core,0,7890,cycle
117,567c0c140470,Miss?  ,L1: Was the request a miss?,0,1,boolean
117,567c0c140470,MSIredy,L1: Protocol determines message is now ready to be processed,0,7890,cycle
117,567c0c140470,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7890,cycle
117,567c0c140470,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7890,cycle
117,567c0c140470,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7891,cycle
117,567c0c140470,add2q_u,L1 receives message from the bus,0,7892,cycle
117,567c0c140470,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7892,cycle
117,567c0c140470,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
117,567c0c140470,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7892,cycle
117,567c0c140470,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7892,cycle
117,567c0c140470,add_req,LLC miss -> LLC sends request to DRAM,LLC,7892,cycle
117,567c0c140470,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8149,cycle
117,567c0c140470,respond,LLC sends response message to the requesting L1,LLC,8149,cycle
117,567c0c140470,updaDat,LLC updates its data array,LLC,8149,cycle
117,567c0c140470,wrCache,LLC: New data written to cache,LLC,8149,cycle
117,567c0c140470,respond,LLC sends response message to the requesting L1,LLC,8150,cycle
117,567c0c140470,add2q_u,L1 receives message from the bus,0,8154,cycle
117,567c0c140470,respond,L1 responds to core,0,8154,cycle
117,567c0c140470,updaDat,L1 attempts to update its data array,0,8154,cycle
117,567c0c140470,wrCache,L1: New data written to cache,0,8154,cycle
118,567c0c140474,add2q_l,L1: The message is added to the processing queue from the core,0,8156,cycle
118,567c0c140474,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8156,cycle
118,567c0c140474,hitActn,L1: request is a hit,0,8156,cycle
119,567c0c140478,add2q_l,L1: The message is added to the processing queue from the core,0,8158,cycle
119,567c0c140478,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8158,cycle
119,567c0c140478,hitActn,L1: request is a hit,0,8158,cycle
120,567c0c14047c,add2q_l,L1: The message is added to the processing queue from the core,0,8160,cycle
120,567c0c14047c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8160,cycle
120,567c0c14047c,hitActn,L1: request is a hit,0,8160,cycle
121,567c0c140480,add2q_l,L1: The message is added to the processing queue from the core,0,8162,cycle
121,567c0c140480,Miss?  ,L1: Was the request a miss?,0,1,boolean
121,567c0c140480,MSIredy,L1: Protocol determines message is now ready to be processed,0,8162,cycle
121,567c0c140480,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8162,cycle
121,567c0c140480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8162,cycle
121,567c0c140480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8163,cycle
121,567c0c140480,add2q_u,L1 receives message from the bus,0,8164,cycle
121,567c0c140480,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8164,cycle
121,567c0c140480,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
121,567c0c140480,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8164,cycle
121,567c0c140480,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8164,cycle
121,567c0c140480,add_req,LLC miss -> LLC sends request to DRAM,LLC,8164,cycle
121,567c0c140480,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8421,cycle
121,567c0c140480,respond,LLC sends response message to the requesting L1,LLC,8421,cycle
121,567c0c140480,updaDat,LLC updates its data array,LLC,8421,cycle
121,567c0c140480,wrCache,LLC: New data written to cache,LLC,8421,cycle
121,567c0c140480,respond,LLC sends response message to the requesting L1,LLC,8422,cycle
121,567c0c140480,add2q_u,L1 receives message from the bus,0,8426,cycle
121,567c0c140480,respond,L1 responds to core,0,8426,cycle
121,567c0c140480,updaDat,L1 attempts to update its data array,0,8426,cycle
121,567c0c140480,wrCache,L1: New data written to cache,0,8426,cycle
122,567c0c140484,add2q_l,L1: The message is added to the processing queue from the core,0,8428,cycle
122,567c0c140484,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8428,cycle
122,567c0c140484,hitActn,L1: request is a hit,0,8428,cycle
123,567c0c140488,add2q_l,L1: The message is added to the processing queue from the core,0,8430,cycle
123,567c0c140488,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8430,cycle
123,567c0c140488,hitActn,L1: request is a hit,0,8430,cycle
124,567c0c14048c,add2q_l,L1: The message is added to the processing queue from the core,0,8432,cycle
124,567c0c14048c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8432,cycle
124,567c0c14048c,hitActn,L1: request is a hit,0,8432,cycle
125,567c0c140490,add2q_l,L1: The message is added to the processing queue from the core,0,8434,cycle
125,567c0c140490,Miss?  ,L1: Was the request a miss?,0,1,boolean
125,567c0c140490,MSIredy,L1: Protocol determines message is now ready to be processed,0,8434,cycle
125,567c0c140490,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8434,cycle
125,567c0c140490,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8434,cycle
125,567c0c140490,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8435,cycle
125,567c0c140490,add2q_u,L1 receives message from the bus,0,8436,cycle
125,567c0c140490,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8436,cycle
125,567c0c140490,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
125,567c0c140490,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8436,cycle
125,567c0c140490,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8436,cycle
125,567c0c140490,add_req,LLC miss -> LLC sends request to DRAM,LLC,8436,cycle
125,567c0c140490,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8693,cycle
125,567c0c140490,respond,LLC sends response message to the requesting L1,LLC,8693,cycle
125,567c0c140490,updaDat,LLC updates its data array,LLC,8693,cycle
125,567c0c140490,wrCache,LLC: New data written to cache,LLC,8693,cycle
125,567c0c140490,respond,LLC sends response message to the requesting L1,LLC,8694,cycle
125,567c0c140490,add2q_u,L1 receives message from the bus,0,8698,cycle
125,567c0c140490,respond,L1 responds to core,0,8698,cycle
125,567c0c140490,updaDat,L1 attempts to update its data array,0,8698,cycle
125,567c0c140490,wrCache,L1: New data written to cache,0,8698,cycle
126,567c0c140494,add2q_l,L1: The message is added to the processing queue from the core,0,8700,cycle
126,567c0c140494,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8700,cycle
126,567c0c140494,hitActn,L1: request is a hit,0,8700,cycle
127,567c0c140498,add2q_l,L1: The message is added to the processing queue from the core,0,8702,cycle
127,567c0c140498,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8702,cycle
127,567c0c140498,hitActn,L1: request is a hit,0,8702,cycle
128,567c0c14049c,add2q_l,L1: The message is added to the processing queue from the core,0,8704,cycle
128,567c0c14049c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8704,cycle
128,567c0c14049c,hitActn,L1: request is a hit,0,8704,cycle
129,567c0c1404a0,add2q_l,L1: The message is added to the processing queue from the core,0,8706,cycle
129,567c0c1404a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
129,567c0c1404a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,8706,cycle
129,567c0c1404a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8706,cycle
129,567c0c1404a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8706,cycle
129,567c0c1404a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8707,cycle
129,567c0c1404a0,add2q_u,L1 receives message from the bus,0,8708,cycle
129,567c0c1404a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8708,cycle
129,567c0c1404a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
129,567c0c1404a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8708,cycle
129,567c0c1404a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8708,cycle
129,567c0c1404a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,8708,cycle
129,567c0c1404a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8965,cycle
129,567c0c1404a0,respond,LLC sends response message to the requesting L1,LLC,8965,cycle
129,567c0c1404a0,updaDat,LLC updates its data array,LLC,8965,cycle
129,567c0c1404a0,wrCache,LLC: New data written to cache,LLC,8965,cycle
129,567c0c1404a0,respond,LLC sends response message to the requesting L1,LLC,8966,cycle
129,567c0c1404a0,add2q_u,L1 receives message from the bus,0,8970,cycle
129,567c0c1404a0,respond,L1 responds to core,0,8970,cycle
129,567c0c1404a0,updaDat,L1 attempts to update its data array,0,8970,cycle
129,567c0c1404a0,wrCache,L1: New data written to cache,0,8970,cycle
130,567c0c1404a4,add2q_l,L1: The message is added to the processing queue from the core,0,8972,cycle
130,567c0c1404a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8972,cycle
130,567c0c1404a4,hitActn,L1: request is a hit,0,8972,cycle
131,567c0c1404a8,add2q_l,L1: The message is added to the processing queue from the core,0,8974,cycle
131,567c0c1404a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8974,cycle
131,567c0c1404a8,hitActn,L1: request is a hit,0,8974,cycle
132,567c0c1404ac,add2q_l,L1: The message is added to the processing queue from the core,0,8976,cycle
132,567c0c1404ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8976,cycle
132,567c0c1404ac,hitActn,L1: request is a hit,0,8976,cycle
133,567c0c1404b0,add2q_l,L1: The message is added to the processing queue from the core,0,8978,cycle
133,567c0c1404b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
133,567c0c1404b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,8978,cycle
133,567c0c1404b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8978,cycle
133,567c0c1404b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8978,cycle
133,567c0c1404b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8979,cycle
133,567c0c1404b0,add2q_u,L1 receives message from the bus,0,8980,cycle
133,567c0c1404b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8980,cycle
133,567c0c1404b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
133,567c0c1404b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8980,cycle
133,567c0c1404b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8980,cycle
133,567c0c1404b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,8980,cycle
133,567c0c1404b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9237,cycle
133,567c0c1404b0,respond,LLC sends response message to the requesting L1,LLC,9237,cycle
133,567c0c1404b0,updaDat,LLC updates its data array,LLC,9237,cycle
133,567c0c1404b0,wrCache,LLC: New data written to cache,LLC,9237,cycle
133,567c0c1404b0,respond,LLC sends response message to the requesting L1,LLC,9238,cycle
133,567c0c1404b0,add2q_u,L1 receives message from the bus,0,9242,cycle
133,567c0c1404b0,respond,L1 responds to core,0,9242,cycle
133,567c0c1404b0,updaDat,L1 attempts to update its data array,0,9242,cycle
133,567c0c1404b0,wrCache,L1: New data written to cache,0,9242,cycle
134,567c0c1404b4,add2q_l,L1: The message is added to the processing queue from the core,0,9244,cycle
134,567c0c1404b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9244,cycle
134,567c0c1404b4,hitActn,L1: request is a hit,0,9244,cycle
135,567c0c1404b8,add2q_l,L1: The message is added to the processing queue from the core,0,9246,cycle
135,567c0c1404b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9246,cycle
135,567c0c1404b8,hitActn,L1: request is a hit,0,9246,cycle
136,567c0c1404bc,add2q_l,L1: The message is added to the processing queue from the core,0,9248,cycle
136,567c0c1404bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9248,cycle
136,567c0c1404bc,hitActn,L1: request is a hit,0,9248,cycle
137,567c0c1404c0,add2q_l,L1: The message is added to the processing queue from the core,0,9250,cycle
137,567c0c1404c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
137,567c0c1404c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9250,cycle
137,567c0c1404c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9250,cycle
137,567c0c1404c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9250,cycle
137,567c0c1404c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9251,cycle
137,567c0c1404c0,add2q_u,L1 receives message from the bus,0,9252,cycle
137,567c0c1404c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9252,cycle
137,567c0c1404c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
137,567c0c1404c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9252,cycle
137,567c0c1404c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9252,cycle
137,567c0c1404c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9252,cycle
137,567c0c1404c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9509,cycle
137,567c0c1404c0,respond,LLC sends response message to the requesting L1,LLC,9509,cycle
137,567c0c1404c0,updaDat,LLC updates its data array,LLC,9509,cycle
137,567c0c1404c0,wrCache,LLC: New data written to cache,LLC,9509,cycle
137,567c0c1404c0,respond,LLC sends response message to the requesting L1,LLC,9510,cycle
137,567c0c1404c0,add2q_u,L1 receives message from the bus,0,9514,cycle
137,567c0c1404c0,respond,L1 responds to core,0,9514,cycle
137,567c0c1404c0,updaDat,L1 attempts to update its data array,0,9514,cycle
137,567c0c1404c0,wrCache,L1: New data written to cache,0,9514,cycle
138,567c0c1404c4,add2q_l,L1: The message is added to the processing queue from the core,0,9516,cycle
138,567c0c1404c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9516,cycle
138,567c0c1404c4,hitActn,L1: request is a hit,0,9516,cycle
139,567c0c1404c8,add2q_l,L1: The message is added to the processing queue from the core,0,9518,cycle
139,567c0c1404c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9518,cycle
139,567c0c1404c8,hitActn,L1: request is a hit,0,9518,cycle
140,567c0c1404cc,add2q_l,L1: The message is added to the processing queue from the core,0,9520,cycle
140,567c0c1404cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9520,cycle
140,567c0c1404cc,hitActn,L1: request is a hit,0,9520,cycle
141,567c0c1404d0,add2q_l,L1: The message is added to the processing queue from the core,0,9522,cycle
141,567c0c1404d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
141,567c0c1404d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9522,cycle
141,567c0c1404d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9522,cycle
141,567c0c1404d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9522,cycle
141,567c0c1404d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9523,cycle
141,567c0c1404d0,add2q_u,L1 receives message from the bus,0,9524,cycle
141,567c0c1404d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9524,cycle
141,567c0c1404d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
141,567c0c1404d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9524,cycle
141,567c0c1404d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9524,cycle
141,567c0c1404d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9524,cycle
141,567c0c1404d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9781,cycle
141,567c0c1404d0,respond,LLC sends response message to the requesting L1,LLC,9781,cycle
141,567c0c1404d0,updaDat,LLC updates its data array,LLC,9781,cycle
141,567c0c1404d0,wrCache,LLC: New data written to cache,LLC,9781,cycle
141,567c0c1404d0,respond,LLC sends response message to the requesting L1,LLC,9782,cycle
141,567c0c1404d0,add2q_u,L1 receives message from the bus,0,9786,cycle
141,567c0c1404d0,respond,L1 responds to core,0,9786,cycle
141,567c0c1404d0,updaDat,L1 attempts to update its data array,0,9786,cycle
141,567c0c1404d0,wrCache,L1: New data written to cache,0,9786,cycle
142,567c0c1404d4,add2q_l,L1: The message is added to the processing queue from the core,0,9788,cycle
142,567c0c1404d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9788,cycle
142,567c0c1404d4,hitActn,L1: request is a hit,0,9788,cycle
143,567c0c1404d8,add2q_l,L1: The message is added to the processing queue from the core,0,9790,cycle
143,567c0c1404d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9790,cycle
143,567c0c1404d8,hitActn,L1: request is a hit,0,9790,cycle
144,567c0c1404dc,add2q_l,L1: The message is added to the processing queue from the core,0,9792,cycle
144,567c0c1404dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9792,cycle
144,567c0c1404dc,hitActn,L1: request is a hit,0,9792,cycle
145,567c0c1404e0,add2q_l,L1: The message is added to the processing queue from the core,0,9794,cycle
145,567c0c1404e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
145,567c0c1404e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9794,cycle
145,567c0c1404e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9794,cycle
145,567c0c1404e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9794,cycle
145,567c0c1404e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9795,cycle
145,567c0c1404e0,add2q_u,L1 receives message from the bus,0,9796,cycle
145,567c0c1404e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9796,cycle
145,567c0c1404e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
145,567c0c1404e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9796,cycle
145,567c0c1404e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9796,cycle
145,567c0c1404e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9796,cycle
145,567c0c1404e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10053,cycle
145,567c0c1404e0,respond,LLC sends response message to the requesting L1,LLC,10053,cycle
145,567c0c1404e0,updaDat,LLC updates its data array,LLC,10053,cycle
145,567c0c1404e0,wrCache,LLC: New data written to cache,LLC,10053,cycle
145,567c0c1404e0,respond,LLC sends response message to the requesting L1,LLC,10054,cycle
145,567c0c1404e0,add2q_u,L1 receives message from the bus,0,10058,cycle
145,567c0c1404e0,respond,L1 responds to core,0,10058,cycle
145,567c0c1404e0,updaDat,L1 attempts to update its data array,0,10058,cycle
145,567c0c1404e0,wrCache,L1: New data written to cache,0,10058,cycle
146,567c0c1404e4,add2q_l,L1: The message is added to the processing queue from the core,0,10060,cycle
146,567c0c1404e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10060,cycle
146,567c0c1404e4,hitActn,L1: request is a hit,0,10060,cycle
147,567c0c1404e8,add2q_l,L1: The message is added to the processing queue from the core,0,10062,cycle
147,567c0c1404e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10062,cycle
147,567c0c1404e8,hitActn,L1: request is a hit,0,10062,cycle
148,567c0c1404ec,add2q_l,L1: The message is added to the processing queue from the core,0,10064,cycle
148,567c0c1404ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10064,cycle
148,567c0c1404ec,hitActn,L1: request is a hit,0,10064,cycle
149,567c0c1404f0,add2q_l,L1: The message is added to the processing queue from the core,0,10066,cycle
149,567c0c1404f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
149,567c0c1404f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,10066,cycle
149,567c0c1404f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10066,cycle
149,567c0c1404f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10066,cycle
149,567c0c1404f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10067,cycle
149,567c0c1404f0,add2q_u,L1 receives message from the bus,0,10068,cycle
149,567c0c1404f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10068,cycle
149,567c0c1404f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
149,567c0c1404f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10068,cycle
149,567c0c1404f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10068,cycle
149,567c0c1404f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,10068,cycle
149,567c0c1404f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10325,cycle
149,567c0c1404f0,respond,LLC sends response message to the requesting L1,LLC,10325,cycle
149,567c0c1404f0,updaDat,LLC updates its data array,LLC,10325,cycle
149,567c0c1404f0,wrCache,LLC: New data written to cache,LLC,10325,cycle
149,567c0c1404f0,respond,LLC sends response message to the requesting L1,LLC,10326,cycle
149,567c0c1404f0,add2q_u,L1 receives message from the bus,0,10330,cycle
149,567c0c1404f0,respond,L1 responds to core,0,10330,cycle
149,567c0c1404f0,updaDat,L1 attempts to update its data array,0,10330,cycle
149,567c0c1404f0,wrCache,L1: New data written to cache,0,10330,cycle
150,567c0c1404f4,add2q_l,L1: The message is added to the processing queue from the core,0,10332,cycle
150,567c0c1404f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10332,cycle
150,567c0c1404f4,hitActn,L1: request is a hit,0,10332,cycle
151,567c0c1404f8,add2q_l,L1: The message is added to the processing queue from the core,0,10334,cycle
151,567c0c1404f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10334,cycle
151,567c0c1404f8,hitActn,L1: request is a hit,0,10334,cycle
152,567c0c1404fc,add2q_l,L1: The message is added to the processing queue from the core,0,10336,cycle
152,567c0c1404fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10336,cycle
152,567c0c1404fc,hitActn,L1: request is a hit,0,10336,cycle
153,567c0c140500,add2q_l,L1: The message is added to the processing queue from the core,0,10338,cycle
153,567c0c140500,Miss?  ,L1: Was the request a miss?,0,1,boolean
153,567c0c140500,MSIredy,L1: Protocol determines message is now ready to be processed,0,10338,cycle
153,567c0c140500,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10338,cycle
153,567c0c140500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10338,cycle
153,567c0c140500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10339,cycle
153,567c0c140500,add2q_u,L1 receives message from the bus,0,10340,cycle
153,567c0c140500,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10340,cycle
153,567c0c140500,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
153,567c0c140500,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10340,cycle
153,567c0c140500,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10340,cycle
153,567c0c140500,add_req,LLC miss -> LLC sends request to DRAM,LLC,10340,cycle
153,567c0c140500,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10597,cycle
153,567c0c140500,respond,LLC sends response message to the requesting L1,LLC,10597,cycle
153,567c0c140500,updaDat,LLC updates its data array,LLC,10597,cycle
153,567c0c140500,wrCache,LLC: New data written to cache,LLC,10597,cycle
153,567c0c140500,respond,LLC sends response message to the requesting L1,LLC,10598,cycle
153,567c0c140500,add2q_u,L1 receives message from the bus,0,10602,cycle
153,567c0c140500,respond,L1 responds to core,0,10602,cycle
153,567c0c140500,updaDat,L1 attempts to update its data array,0,10602,cycle
153,567c0c140500,wrCache,L1: New data written to cache,0,10602,cycle
154,567c0c140504,add2q_l,L1: The message is added to the processing queue from the core,0,10604,cycle
154,567c0c140504,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10604,cycle
154,567c0c140504,hitActn,L1: request is a hit,0,10604,cycle
155,567c0c140508,add2q_l,L1: The message is added to the processing queue from the core,0,10606,cycle
155,567c0c140508,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10606,cycle
155,567c0c140508,hitActn,L1: request is a hit,0,10606,cycle
156,567c0c14050c,add2q_l,L1: The message is added to the processing queue from the core,0,10608,cycle
156,567c0c14050c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10608,cycle
156,567c0c14050c,hitActn,L1: request is a hit,0,10608,cycle
157,567c0c140510,add2q_l,L1: The message is added to the processing queue from the core,0,10610,cycle
157,567c0c140510,Miss?  ,L1: Was the request a miss?,0,1,boolean
157,567c0c140510,MSIredy,L1: Protocol determines message is now ready to be processed,0,10610,cycle
157,567c0c140510,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10610,cycle
157,567c0c140510,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10610,cycle
157,567c0c140510,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10611,cycle
157,567c0c140510,add2q_u,L1 receives message from the bus,0,10612,cycle
157,567c0c140510,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10612,cycle
157,567c0c140510,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
157,567c0c140510,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10612,cycle
157,567c0c140510,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10612,cycle
157,567c0c140510,add_req,LLC miss -> LLC sends request to DRAM,LLC,10612,cycle
157,567c0c140510,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10869,cycle
157,567c0c140510,respond,LLC sends response message to the requesting L1,LLC,10869,cycle
157,567c0c140510,updaDat,LLC updates its data array,LLC,10869,cycle
157,567c0c140510,wrCache,LLC: New data written to cache,LLC,10869,cycle
157,567c0c140510,respond,LLC sends response message to the requesting L1,LLC,10870,cycle
157,567c0c140510,add2q_u,L1 receives message from the bus,0,10874,cycle
157,567c0c140510,respond,L1 responds to core,0,10874,cycle
157,567c0c140510,updaDat,L1 attempts to update its data array,0,10874,cycle
157,567c0c140510,wrCache,L1: New data written to cache,0,10874,cycle
158,567c0c140514,add2q_l,L1: The message is added to the processing queue from the core,0,10876,cycle
158,567c0c140514,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10876,cycle
158,567c0c140514,hitActn,L1: request is a hit,0,10876,cycle
159,567c0c140518,add2q_l,L1: The message is added to the processing queue from the core,0,10878,cycle
159,567c0c140518,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10878,cycle
159,567c0c140518,hitActn,L1: request is a hit,0,10878,cycle
160,567c0c14051c,add2q_l,L1: The message is added to the processing queue from the core,0,10880,cycle
160,567c0c14051c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10880,cycle
160,567c0c14051c,hitActn,L1: request is a hit,0,10880,cycle
161,567c0c140520,add2q_l,L1: The message is added to the processing queue from the core,0,10882,cycle
161,567c0c140520,Miss?  ,L1: Was the request a miss?,0,1,boolean
161,567c0c140520,MSIredy,L1: Protocol determines message is now ready to be processed,0,10882,cycle
161,567c0c140520,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10882,cycle
161,567c0c140520,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10882,cycle
161,567c0c140520,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10883,cycle
161,567c0c140520,add2q_u,L1 receives message from the bus,0,10884,cycle
161,567c0c140520,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10884,cycle
161,567c0c140520,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
161,567c0c140520,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10884,cycle
161,567c0c140520,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10884,cycle
161,567c0c140520,add_req,LLC miss -> LLC sends request to DRAM,LLC,10884,cycle
161,567c0c140520,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11141,cycle
161,567c0c140520,respond,LLC sends response message to the requesting L1,LLC,11141,cycle
161,567c0c140520,updaDat,LLC updates its data array,LLC,11141,cycle
161,567c0c140520,wrCache,LLC: New data written to cache,LLC,11141,cycle
161,567c0c140520,respond,LLC sends response message to the requesting L1,LLC,11142,cycle
161,567c0c140520,add2q_u,L1 receives message from the bus,0,11146,cycle
161,567c0c140520,respond,L1 responds to core,0,11146,cycle
161,567c0c140520,updaDat,L1 attempts to update its data array,0,11146,cycle
161,567c0c140520,wrCache,L1: New data written to cache,0,11146,cycle
162,567c0c140524,add2q_l,L1: The message is added to the processing queue from the core,0,11148,cycle
162,567c0c140524,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11148,cycle
162,567c0c140524,hitActn,L1: request is a hit,0,11148,cycle
163,567c0c140528,add2q_l,L1: The message is added to the processing queue from the core,0,11150,cycle
163,567c0c140528,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11150,cycle
163,567c0c140528,hitActn,L1: request is a hit,0,11150,cycle
164,567c0c14052c,add2q_l,L1: The message is added to the processing queue from the core,0,11152,cycle
164,567c0c14052c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11152,cycle
164,567c0c14052c,hitActn,L1: request is a hit,0,11152,cycle
165,567c0c140530,add2q_l,L1: The message is added to the processing queue from the core,0,11154,cycle
165,567c0c140530,Miss?  ,L1: Was the request a miss?,0,1,boolean
165,567c0c140530,MSIredy,L1: Protocol determines message is now ready to be processed,0,11154,cycle
165,567c0c140530,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11154,cycle
165,567c0c140530,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11154,cycle
165,567c0c140530,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11155,cycle
165,567c0c140530,add2q_u,L1 receives message from the bus,0,11156,cycle
165,567c0c140530,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11156,cycle
165,567c0c140530,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
165,567c0c140530,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11156,cycle
165,567c0c140530,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11156,cycle
165,567c0c140530,add_req,LLC miss -> LLC sends request to DRAM,LLC,11156,cycle
165,567c0c140530,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11413,cycle
165,567c0c140530,respond,LLC sends response message to the requesting L1,LLC,11413,cycle
165,567c0c140530,updaDat,LLC updates its data array,LLC,11413,cycle
165,567c0c140530,wrCache,LLC: New data written to cache,LLC,11413,cycle
165,567c0c140530,respond,LLC sends response message to the requesting L1,LLC,11414,cycle
165,567c0c140530,add2q_u,L1 receives message from the bus,0,11418,cycle
165,567c0c140530,respond,L1 responds to core,0,11418,cycle
165,567c0c140530,updaDat,L1 attempts to update its data array,0,11418,cycle
165,567c0c140530,wrCache,L1: New data written to cache,0,11418,cycle
166,567c0c140534,add2q_l,L1: The message is added to the processing queue from the core,0,11420,cycle
166,567c0c140534,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11420,cycle
166,567c0c140534,hitActn,L1: request is a hit,0,11420,cycle
167,567c0c140538,add2q_l,L1: The message is added to the processing queue from the core,0,11422,cycle
167,567c0c140538,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11422,cycle
167,567c0c140538,hitActn,L1: request is a hit,0,11422,cycle
168,567c0c14053c,add2q_l,L1: The message is added to the processing queue from the core,0,11424,cycle
168,567c0c14053c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11424,cycle
168,567c0c14053c,hitActn,L1: request is a hit,0,11424,cycle
169,567c0c140540,add2q_l,L1: The message is added to the processing queue from the core,0,11426,cycle
169,567c0c140540,Miss?  ,L1: Was the request a miss?,0,1,boolean
169,567c0c140540,MSIredy,L1: Protocol determines message is now ready to be processed,0,11426,cycle
169,567c0c140540,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11426,cycle
169,567c0c140540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11426,cycle
169,567c0c140540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11427,cycle
169,567c0c140540,add2q_u,L1 receives message from the bus,0,11428,cycle
169,567c0c140540,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11428,cycle
169,567c0c140540,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
169,567c0c140540,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11428,cycle
169,567c0c140540,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11428,cycle
169,567c0c140540,add_req,LLC miss -> LLC sends request to DRAM,LLC,11428,cycle
169,567c0c140540,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11685,cycle
169,567c0c140540,respond,LLC sends response message to the requesting L1,LLC,11685,cycle
169,567c0c140540,updaDat,LLC updates its data array,LLC,11685,cycle
169,567c0c140540,wrCache,LLC: New data written to cache,LLC,11685,cycle
169,567c0c140540,respond,LLC sends response message to the requesting L1,LLC,11686,cycle
169,567c0c140540,add2q_u,L1 receives message from the bus,0,11690,cycle
169,567c0c140540,respond,L1 responds to core,0,11690,cycle
169,567c0c140540,updaDat,L1 attempts to update its data array,0,11690,cycle
169,567c0c140540,wrCache,L1: New data written to cache,0,11690,cycle
170,567c0c140544,add2q_l,L1: The message is added to the processing queue from the core,0,11692,cycle
170,567c0c140544,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11692,cycle
170,567c0c140544,hitActn,L1: request is a hit,0,11692,cycle
171,567c0c140548,add2q_l,L1: The message is added to the processing queue from the core,0,11694,cycle
171,567c0c140548,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11694,cycle
171,567c0c140548,hitActn,L1: request is a hit,0,11694,cycle
172,567c0c14054c,add2q_l,L1: The message is added to the processing queue from the core,0,11696,cycle
172,567c0c14054c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11696,cycle
172,567c0c14054c,hitActn,L1: request is a hit,0,11696,cycle
173,567c0c140550,add2q_l,L1: The message is added to the processing queue from the core,0,11698,cycle
173,567c0c140550,Miss?  ,L1: Was the request a miss?,0,1,boolean
173,567c0c140550,MSIredy,L1: Protocol determines message is now ready to be processed,0,11698,cycle
173,567c0c140550,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11698,cycle
173,567c0c140550,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11698,cycle
173,567c0c140550,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11699,cycle
173,567c0c140550,add2q_u,L1 receives message from the bus,0,11700,cycle
173,567c0c140550,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11700,cycle
173,567c0c140550,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
173,567c0c140550,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11700,cycle
173,567c0c140550,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11700,cycle
173,567c0c140550,add_req,LLC miss -> LLC sends request to DRAM,LLC,11700,cycle
173,567c0c140550,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11957,cycle
173,567c0c140550,respond,LLC sends response message to the requesting L1,LLC,11957,cycle
173,567c0c140550,updaDat,LLC updates its data array,LLC,11957,cycle
173,567c0c140550,wrCache,LLC: New data written to cache,LLC,11957,cycle
173,567c0c140550,respond,LLC sends response message to the requesting L1,LLC,11958,cycle
173,567c0c140550,add2q_u,L1 receives message from the bus,0,11962,cycle
173,567c0c140550,respond,L1 responds to core,0,11962,cycle
173,567c0c140550,updaDat,L1 attempts to update its data array,0,11962,cycle
173,567c0c140550,wrCache,L1: New data written to cache,0,11962,cycle
174,567c0c140554,add2q_l,L1: The message is added to the processing queue from the core,0,11964,cycle
174,567c0c140554,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11964,cycle
174,567c0c140554,hitActn,L1: request is a hit,0,11964,cycle
175,567c0c140558,add2q_l,L1: The message is added to the processing queue from the core,0,11966,cycle
175,567c0c140558,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11966,cycle
175,567c0c140558,hitActn,L1: request is a hit,0,11966,cycle
176,567c0c14055c,add2q_l,L1: The message is added to the processing queue from the core,0,11968,cycle
176,567c0c14055c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11968,cycle
176,567c0c14055c,hitActn,L1: request is a hit,0,11968,cycle
177,567c0c140560,add2q_l,L1: The message is added to the processing queue from the core,0,11970,cycle
177,567c0c140560,Miss?  ,L1: Was the request a miss?,0,1,boolean
177,567c0c140560,MSIredy,L1: Protocol determines message is now ready to be processed,0,11970,cycle
177,567c0c140560,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11970,cycle
177,567c0c140560,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11970,cycle
177,567c0c140560,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11971,cycle
177,567c0c140560,add2q_u,L1 receives message from the bus,0,11972,cycle
177,567c0c140560,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11972,cycle
177,567c0c140560,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
177,567c0c140560,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11972,cycle
177,567c0c140560,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11972,cycle
177,567c0c140560,add_req,LLC miss -> LLC sends request to DRAM,LLC,11972,cycle
177,567c0c140560,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12229,cycle
177,567c0c140560,respond,LLC sends response message to the requesting L1,LLC,12229,cycle
177,567c0c140560,updaDat,LLC updates its data array,LLC,12229,cycle
177,567c0c140560,wrCache,LLC: New data written to cache,LLC,12229,cycle
177,567c0c140560,respond,LLC sends response message to the requesting L1,LLC,12230,cycle
177,567c0c140560,add2q_u,L1 receives message from the bus,0,12234,cycle
177,567c0c140560,respond,L1 responds to core,0,12234,cycle
177,567c0c140560,updaDat,L1 attempts to update its data array,0,12234,cycle
177,567c0c140560,wrCache,L1: New data written to cache,0,12234,cycle
178,567c0c140564,add2q_l,L1: The message is added to the processing queue from the core,0,12236,cycle
178,567c0c140564,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12236,cycle
178,567c0c140564,hitActn,L1: request is a hit,0,12236,cycle
179,567c0c140568,add2q_l,L1: The message is added to the processing queue from the core,0,12238,cycle
179,567c0c140568,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12238,cycle
179,567c0c140568,hitActn,L1: request is a hit,0,12238,cycle
180,567c0c14056c,add2q_l,L1: The message is added to the processing queue from the core,0,12240,cycle
180,567c0c14056c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12240,cycle
180,567c0c14056c,hitActn,L1: request is a hit,0,12240,cycle
181,567c0c140570,add2q_l,L1: The message is added to the processing queue from the core,0,12242,cycle
181,567c0c140570,Miss?  ,L1: Was the request a miss?,0,1,boolean
181,567c0c140570,MSIredy,L1: Protocol determines message is now ready to be processed,0,12242,cycle
181,567c0c140570,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12242,cycle
181,567c0c140570,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12242,cycle
181,567c0c140570,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12243,cycle
181,567c0c140570,add2q_u,L1 receives message from the bus,0,12244,cycle
181,567c0c140570,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12244,cycle
181,567c0c140570,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
181,567c0c140570,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12244,cycle
181,567c0c140570,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12244,cycle
181,567c0c140570,add_req,LLC miss -> LLC sends request to DRAM,LLC,12244,cycle
181,567c0c140570,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12501,cycle
181,567c0c140570,respond,LLC sends response message to the requesting L1,LLC,12501,cycle
181,567c0c140570,updaDat,LLC updates its data array,LLC,12501,cycle
181,567c0c140570,wrCache,LLC: New data written to cache,LLC,12501,cycle
181,567c0c140570,respond,LLC sends response message to the requesting L1,LLC,12502,cycle
181,567c0c140570,add2q_u,L1 receives message from the bus,0,12506,cycle
181,567c0c140570,respond,L1 responds to core,0,12506,cycle
181,567c0c140570,updaDat,L1 attempts to update its data array,0,12506,cycle
181,567c0c140570,wrCache,L1: New data written to cache,0,12506,cycle
182,567c0c140574,add2q_l,L1: The message is added to the processing queue from the core,0,12508,cycle
182,567c0c140574,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12508,cycle
182,567c0c140574,hitActn,L1: request is a hit,0,12508,cycle
183,567c0c140578,add2q_l,L1: The message is added to the processing queue from the core,0,12510,cycle
183,567c0c140578,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12510,cycle
183,567c0c140578,hitActn,L1: request is a hit,0,12510,cycle
184,567c0c14057c,add2q_l,L1: The message is added to the processing queue from the core,0,12512,cycle
184,567c0c14057c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12512,cycle
184,567c0c14057c,hitActn,L1: request is a hit,0,12512,cycle
185,567c0c140580,add2q_l,L1: The message is added to the processing queue from the core,0,12514,cycle
185,567c0c140580,Miss?  ,L1: Was the request a miss?,0,1,boolean
185,567c0c140580,MSIredy,L1: Protocol determines message is now ready to be processed,0,12514,cycle
185,567c0c140580,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12514,cycle
185,567c0c140580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12514,cycle
185,567c0c140580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12515,cycle
185,567c0c140580,add2q_u,L1 receives message from the bus,0,12516,cycle
185,567c0c140580,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12516,cycle
185,567c0c140580,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
185,567c0c140580,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12516,cycle
185,567c0c140580,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12516,cycle
185,567c0c140580,add_req,LLC miss -> LLC sends request to DRAM,LLC,12516,cycle
185,567c0c140580,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12773,cycle
185,567c0c140580,respond,LLC sends response message to the requesting L1,LLC,12773,cycle
185,567c0c140580,updaDat,LLC updates its data array,LLC,12773,cycle
185,567c0c140580,wrCache,LLC: New data written to cache,LLC,12773,cycle
185,567c0c140580,respond,LLC sends response message to the requesting L1,LLC,12774,cycle
185,567c0c140580,add2q_u,L1 receives message from the bus,0,12778,cycle
185,567c0c140580,respond,L1 responds to core,0,12778,cycle
185,567c0c140580,updaDat,L1 attempts to update its data array,0,12778,cycle
185,567c0c140580,wrCache,L1: New data written to cache,0,12778,cycle
186,567c0c140584,add2q_l,L1: The message is added to the processing queue from the core,0,12780,cycle
186,567c0c140584,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12780,cycle
186,567c0c140584,hitActn,L1: request is a hit,0,12780,cycle
187,567c0c140588,add2q_l,L1: The message is added to the processing queue from the core,0,12782,cycle
187,567c0c140588,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12782,cycle
187,567c0c140588,hitActn,L1: request is a hit,0,12782,cycle
188,567c0c14058c,add2q_l,L1: The message is added to the processing queue from the core,0,12784,cycle
188,567c0c14058c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12784,cycle
188,567c0c14058c,hitActn,L1: request is a hit,0,12784,cycle
189,567c0c140590,add2q_l,L1: The message is added to the processing queue from the core,0,12786,cycle
189,567c0c140590,Miss?  ,L1: Was the request a miss?,0,1,boolean
189,567c0c140590,MSIredy,L1: Protocol determines message is now ready to be processed,0,12786,cycle
189,567c0c140590,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12786,cycle
189,567c0c140590,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12786,cycle
189,567c0c140590,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12787,cycle
189,567c0c140590,add2q_u,L1 receives message from the bus,0,12788,cycle
189,567c0c140590,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12788,cycle
189,567c0c140590,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
189,567c0c140590,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12788,cycle
189,567c0c140590,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12788,cycle
189,567c0c140590,add_req,LLC miss -> LLC sends request to DRAM,LLC,12788,cycle
189,567c0c140590,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13045,cycle
189,567c0c140590,respond,LLC sends response message to the requesting L1,LLC,13045,cycle
189,567c0c140590,updaDat,LLC updates its data array,LLC,13045,cycle
189,567c0c140590,wrCache,LLC: New data written to cache,LLC,13045,cycle
189,567c0c140590,respond,LLC sends response message to the requesting L1,LLC,13046,cycle
189,567c0c140590,add2q_u,L1 receives message from the bus,0,13050,cycle
189,567c0c140590,respond,L1 responds to core,0,13050,cycle
189,567c0c140590,updaDat,L1 attempts to update its data array,0,13050,cycle
189,567c0c140590,wrCache,L1: New data written to cache,0,13050,cycle
190,567c0c140594,add2q_l,L1: The message is added to the processing queue from the core,0,13052,cycle
190,567c0c140594,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13052,cycle
190,567c0c140594,hitActn,L1: request is a hit,0,13052,cycle
191,567c0c140598,add2q_l,L1: The message is added to the processing queue from the core,0,13054,cycle
191,567c0c140598,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13054,cycle
191,567c0c140598,hitActn,L1: request is a hit,0,13054,cycle
192,567c0c14059c,add2q_l,L1: The message is added to the processing queue from the core,0,13056,cycle
192,567c0c14059c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13056,cycle
192,567c0c14059c,hitActn,L1: request is a hit,0,13056,cycle
193,567c0c1405a0,add2q_l,L1: The message is added to the processing queue from the core,0,13058,cycle
193,567c0c1405a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
193,567c0c1405a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13058,cycle
193,567c0c1405a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13058,cycle
193,567c0c1405a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13058,cycle
193,567c0c1405a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13059,cycle
193,567c0c1405a0,add2q_u,L1 receives message from the bus,0,13060,cycle
193,567c0c1405a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13060,cycle
193,567c0c1405a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
193,567c0c1405a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13060,cycle
193,567c0c1405a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13060,cycle
193,567c0c1405a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13060,cycle
193,567c0c1405a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13317,cycle
193,567c0c1405a0,respond,LLC sends response message to the requesting L1,LLC,13317,cycle
193,567c0c1405a0,updaDat,LLC updates its data array,LLC,13317,cycle
193,567c0c1405a0,wrCache,LLC: New data written to cache,LLC,13317,cycle
193,567c0c1405a0,respond,LLC sends response message to the requesting L1,LLC,13318,cycle
193,567c0c1405a0,add2q_u,L1 receives message from the bus,0,13322,cycle
193,567c0c1405a0,respond,L1 responds to core,0,13322,cycle
193,567c0c1405a0,updaDat,L1 attempts to update its data array,0,13322,cycle
193,567c0c1405a0,wrCache,L1: New data written to cache,0,13322,cycle
194,567c0c1405a4,add2q_l,L1: The message is added to the processing queue from the core,0,13324,cycle
194,567c0c1405a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13324,cycle
194,567c0c1405a4,hitActn,L1: request is a hit,0,13324,cycle
195,567c0c1405a8,add2q_l,L1: The message is added to the processing queue from the core,0,13326,cycle
195,567c0c1405a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13326,cycle
195,567c0c1405a8,hitActn,L1: request is a hit,0,13326,cycle
196,567c0c1405ac,add2q_l,L1: The message is added to the processing queue from the core,0,13328,cycle
196,567c0c1405ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13328,cycle
196,567c0c1405ac,hitActn,L1: request is a hit,0,13328,cycle
197,567c0c1405b0,add2q_l,L1: The message is added to the processing queue from the core,0,13330,cycle
197,567c0c1405b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
197,567c0c1405b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13330,cycle
197,567c0c1405b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13330,cycle
197,567c0c1405b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13330,cycle
197,567c0c1405b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13331,cycle
197,567c0c1405b0,add2q_u,L1 receives message from the bus,0,13332,cycle
197,567c0c1405b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13332,cycle
197,567c0c1405b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
197,567c0c1405b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13332,cycle
197,567c0c1405b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13332,cycle
197,567c0c1405b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13332,cycle
197,567c0c1405b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13589,cycle
197,567c0c1405b0,respond,LLC sends response message to the requesting L1,LLC,13589,cycle
197,567c0c1405b0,updaDat,LLC updates its data array,LLC,13589,cycle
197,567c0c1405b0,wrCache,LLC: New data written to cache,LLC,13589,cycle
197,567c0c1405b0,respond,LLC sends response message to the requesting L1,LLC,13590,cycle
197,567c0c1405b0,add2q_u,L1 receives message from the bus,0,13594,cycle
197,567c0c1405b0,respond,L1 responds to core,0,13594,cycle
197,567c0c1405b0,updaDat,L1 attempts to update its data array,0,13594,cycle
197,567c0c1405b0,wrCache,L1: New data written to cache,0,13594,cycle
198,567c0c1405b4,add2q_l,L1: The message is added to the processing queue from the core,0,13596,cycle
198,567c0c1405b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13596,cycle
198,567c0c1405b4,hitActn,L1: request is a hit,0,13596,cycle
199,567c0c1405b8,add2q_l,L1: The message is added to the processing queue from the core,0,13598,cycle
199,567c0c1405b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13598,cycle
199,567c0c1405b8,hitActn,L1: request is a hit,0,13598,cycle
200,567c0c1405bc,add2q_l,L1: The message is added to the processing queue from the core,0,13600,cycle
200,567c0c1405bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13600,cycle
200,567c0c1405bc,hitActn,L1: request is a hit,0,13600,cycle
201,567c0c1405c0,add2q_l,L1: The message is added to the processing queue from the core,0,13602,cycle
201,567c0c1405c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
201,567c0c1405c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13602,cycle
201,567c0c1405c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13602,cycle
201,567c0c1405c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13602,cycle
201,567c0c1405c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13603,cycle
201,567c0c1405c0,add2q_u,L1 receives message from the bus,0,13604,cycle
201,567c0c1405c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13604,cycle
201,567c0c1405c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
201,567c0c1405c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13604,cycle
201,567c0c1405c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13604,cycle
201,567c0c1405c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13604,cycle
201,567c0c1405c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13861,cycle
201,567c0c1405c0,respond,LLC sends response message to the requesting L1,LLC,13861,cycle
201,567c0c1405c0,updaDat,LLC updates its data array,LLC,13861,cycle
201,567c0c1405c0,wrCache,LLC: New data written to cache,LLC,13861,cycle
201,567c0c1405c0,respond,LLC sends response message to the requesting L1,LLC,13862,cycle
201,567c0c1405c0,add2q_u,L1 receives message from the bus,0,13866,cycle
201,567c0c1405c0,respond,L1 responds to core,0,13866,cycle
201,567c0c1405c0,updaDat,L1 attempts to update its data array,0,13866,cycle
201,567c0c1405c0,wrCache,L1: New data written to cache,0,13866,cycle
202,567c0c1405c4,add2q_l,L1: The message is added to the processing queue from the core,0,13868,cycle
202,567c0c1405c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13868,cycle
202,567c0c1405c4,hitActn,L1: request is a hit,0,13868,cycle
203,567c0c1405c8,add2q_l,L1: The message is added to the processing queue from the core,0,13870,cycle
203,567c0c1405c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13870,cycle
203,567c0c1405c8,hitActn,L1: request is a hit,0,13870,cycle
204,567c0c1405cc,add2q_l,L1: The message is added to the processing queue from the core,0,13872,cycle
204,567c0c1405cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13872,cycle
204,567c0c1405cc,hitActn,L1: request is a hit,0,13872,cycle
205,567c0c1405d0,add2q_l,L1: The message is added to the processing queue from the core,0,13874,cycle
205,567c0c1405d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
205,567c0c1405d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13874,cycle
205,567c0c1405d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13874,cycle
205,567c0c1405d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13874,cycle
205,567c0c1405d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13875,cycle
205,567c0c1405d0,add2q_u,L1 receives message from the bus,0,13876,cycle
205,567c0c1405d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13876,cycle
205,567c0c1405d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
205,567c0c1405d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13876,cycle
205,567c0c1405d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13876,cycle
205,567c0c1405d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13876,cycle
205,567c0c1405d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14133,cycle
205,567c0c1405d0,respond,LLC sends response message to the requesting L1,LLC,14133,cycle
205,567c0c1405d0,updaDat,LLC updates its data array,LLC,14133,cycle
205,567c0c1405d0,wrCache,LLC: New data written to cache,LLC,14133,cycle
205,567c0c1405d0,respond,LLC sends response message to the requesting L1,LLC,14134,cycle
205,567c0c1405d0,add2q_u,L1 receives message from the bus,0,14138,cycle
205,567c0c1405d0,respond,L1 responds to core,0,14138,cycle
205,567c0c1405d0,updaDat,L1 attempts to update its data array,0,14138,cycle
205,567c0c1405d0,wrCache,L1: New data written to cache,0,14138,cycle
206,567c0c1405d4,add2q_l,L1: The message is added to the processing queue from the core,0,14140,cycle
206,567c0c1405d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14140,cycle
206,567c0c1405d4,hitActn,L1: request is a hit,0,14140,cycle
207,567c0c1405d8,add2q_l,L1: The message is added to the processing queue from the core,0,14142,cycle
207,567c0c1405d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14142,cycle
207,567c0c1405d8,hitActn,L1: request is a hit,0,14142,cycle
208,567c0c1405dc,add2q_l,L1: The message is added to the processing queue from the core,0,14144,cycle
208,567c0c1405dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14144,cycle
208,567c0c1405dc,hitActn,L1: request is a hit,0,14144,cycle
209,567c0c1405e0,add2q_l,L1: The message is added to the processing queue from the core,0,14146,cycle
209,567c0c1405e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
209,567c0c1405e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,14146,cycle
209,567c0c1405e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14146,cycle
209,567c0c1405e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14146,cycle
209,567c0c1405e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14147,cycle
209,567c0c1405e0,add2q_u,L1 receives message from the bus,0,14148,cycle
209,567c0c1405e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14148,cycle
209,567c0c1405e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
209,567c0c1405e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14148,cycle
209,567c0c1405e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14148,cycle
209,567c0c1405e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,14148,cycle
209,567c0c1405e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14405,cycle
209,567c0c1405e0,respond,LLC sends response message to the requesting L1,LLC,14405,cycle
209,567c0c1405e0,updaDat,LLC updates its data array,LLC,14405,cycle
209,567c0c1405e0,wrCache,LLC: New data written to cache,LLC,14405,cycle
209,567c0c1405e0,respond,LLC sends response message to the requesting L1,LLC,14406,cycle
209,567c0c1405e0,add2q_u,L1 receives message from the bus,0,14410,cycle
209,567c0c1405e0,respond,L1 responds to core,0,14410,cycle
209,567c0c1405e0,updaDat,L1 attempts to update its data array,0,14410,cycle
209,567c0c1405e0,wrCache,L1: New data written to cache,0,14410,cycle
210,567c0c1405e4,add2q_l,L1: The message is added to the processing queue from the core,0,14412,cycle
210,567c0c1405e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14412,cycle
210,567c0c1405e4,hitActn,L1: request is a hit,0,14412,cycle
211,567c0c1405e8,add2q_l,L1: The message is added to the processing queue from the core,0,14414,cycle
211,567c0c1405e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14414,cycle
211,567c0c1405e8,hitActn,L1: request is a hit,0,14414,cycle
212,567c0c1405ec,add2q_l,L1: The message is added to the processing queue from the core,0,14416,cycle
212,567c0c1405ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14416,cycle
212,567c0c1405ec,hitActn,L1: request is a hit,0,14416,cycle
213,567c0c1405f0,add2q_l,L1: The message is added to the processing queue from the core,0,14418,cycle
213,567c0c1405f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
213,567c0c1405f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,14418,cycle
213,567c0c1405f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14418,cycle
213,567c0c1405f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14418,cycle
213,567c0c1405f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14419,cycle
213,567c0c1405f0,add2q_u,L1 receives message from the bus,0,14420,cycle
213,567c0c1405f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14420,cycle
213,567c0c1405f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
213,567c0c1405f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14420,cycle
213,567c0c1405f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14420,cycle
213,567c0c1405f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,14420,cycle
213,567c0c1405f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14677,cycle
213,567c0c1405f0,respond,LLC sends response message to the requesting L1,LLC,14677,cycle
213,567c0c1405f0,updaDat,LLC updates its data array,LLC,14677,cycle
213,567c0c1405f0,wrCache,LLC: New data written to cache,LLC,14677,cycle
213,567c0c1405f0,respond,LLC sends response message to the requesting L1,LLC,14678,cycle
213,567c0c1405f0,add2q_u,L1 receives message from the bus,0,14682,cycle
213,567c0c1405f0,respond,L1 responds to core,0,14682,cycle
213,567c0c1405f0,updaDat,L1 attempts to update its data array,0,14682,cycle
213,567c0c1405f0,wrCache,L1: New data written to cache,0,14682,cycle
214,567c0c1405f4,add2q_l,L1: The message is added to the processing queue from the core,0,14684,cycle
214,567c0c1405f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14684,cycle
214,567c0c1405f4,hitActn,L1: request is a hit,0,14684,cycle
215,567c0c1405f8,add2q_l,L1: The message is added to the processing queue from the core,0,14686,cycle
215,567c0c1405f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14686,cycle
215,567c0c1405f8,hitActn,L1: request is a hit,0,14686,cycle
216,567c0c1405fc,add2q_l,L1: The message is added to the processing queue from the core,0,14688,cycle
216,567c0c1405fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14688,cycle
216,567c0c1405fc,hitActn,L1: request is a hit,0,14688,cycle
217,567c0c140600,add2q_l,L1: The message is added to the processing queue from the core,0,14690,cycle
217,567c0c140600,Miss?  ,L1: Was the request a miss?,0,1,boolean
217,567c0c140600,MSIredy,L1: Protocol determines message is now ready to be processed,0,14690,cycle
217,567c0c140600,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14690,cycle
217,567c0c140600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14690,cycle
217,567c0c140600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14691,cycle
217,567c0c140600,add2q_u,L1 receives message from the bus,0,14692,cycle
217,567c0c140600,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14692,cycle
217,567c0c140600,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
217,567c0c140600,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14692,cycle
217,567c0c140600,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14692,cycle
217,567c0c140600,add_req,LLC miss -> LLC sends request to DRAM,LLC,14692,cycle
217,567c0c140600,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14949,cycle
217,567c0c140600,respond,LLC sends response message to the requesting L1,LLC,14949,cycle
217,567c0c140600,updaDat,LLC updates its data array,LLC,14949,cycle
217,567c0c140600,wrCache,LLC: New data written to cache,LLC,14949,cycle
217,567c0c140600,respond,LLC sends response message to the requesting L1,LLC,14950,cycle
217,567c0c140600,add2q_u,L1 receives message from the bus,0,14954,cycle
217,567c0c140600,respond,L1 responds to core,0,14954,cycle
217,567c0c140600,updaDat,L1 attempts to update its data array,0,14954,cycle
217,567c0c140600,wrCache,L1: New data written to cache,0,14954,cycle
218,567c0c140604,add2q_l,L1: The message is added to the processing queue from the core,0,14956,cycle
218,567c0c140604,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14956,cycle
218,567c0c140604,hitActn,L1: request is a hit,0,14956,cycle
219,567c0c140608,add2q_l,L1: The message is added to the processing queue from the core,0,14958,cycle
219,567c0c140608,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14958,cycle
219,567c0c140608,hitActn,L1: request is a hit,0,14958,cycle
220,567c0c14060c,add2q_l,L1: The message is added to the processing queue from the core,0,14960,cycle
220,567c0c14060c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14960,cycle
220,567c0c14060c,hitActn,L1: request is a hit,0,14960,cycle
221,567c0c140610,add2q_l,L1: The message is added to the processing queue from the core,0,14962,cycle
221,567c0c140610,Miss?  ,L1: Was the request a miss?,0,1,boolean
221,567c0c140610,MSIredy,L1: Protocol determines message is now ready to be processed,0,14962,cycle
221,567c0c140610,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14962,cycle
221,567c0c140610,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14962,cycle
221,567c0c140610,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14963,cycle
221,567c0c140610,add2q_u,L1 receives message from the bus,0,14964,cycle
221,567c0c140610,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14964,cycle
221,567c0c140610,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
221,567c0c140610,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14964,cycle
221,567c0c140610,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14964,cycle
221,567c0c140610,add_req,LLC miss -> LLC sends request to DRAM,LLC,14964,cycle
221,567c0c140610,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15221,cycle
221,567c0c140610,respond,LLC sends response message to the requesting L1,LLC,15221,cycle
221,567c0c140610,updaDat,LLC updates its data array,LLC,15221,cycle
221,567c0c140610,wrCache,LLC: New data written to cache,LLC,15221,cycle
221,567c0c140610,respond,LLC sends response message to the requesting L1,LLC,15222,cycle
221,567c0c140610,add2q_u,L1 receives message from the bus,0,15226,cycle
221,567c0c140610,respond,L1 responds to core,0,15226,cycle
221,567c0c140610,updaDat,L1 attempts to update its data array,0,15226,cycle
221,567c0c140610,wrCache,L1: New data written to cache,0,15226,cycle
222,567c0c140614,add2q_l,L1: The message is added to the processing queue from the core,0,15228,cycle
222,567c0c140614,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15228,cycle
222,567c0c140614,hitActn,L1: request is a hit,0,15228,cycle
223,567c0c140618,add2q_l,L1: The message is added to the processing queue from the core,0,15230,cycle
223,567c0c140618,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15230,cycle
223,567c0c140618,hitActn,L1: request is a hit,0,15230,cycle
224,567c0c14061c,add2q_l,L1: The message is added to the processing queue from the core,0,15232,cycle
224,567c0c14061c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15232,cycle
224,567c0c14061c,hitActn,L1: request is a hit,0,15232,cycle
225,567c0c140620,add2q_l,L1: The message is added to the processing queue from the core,0,15234,cycle
225,567c0c140620,Miss?  ,L1: Was the request a miss?,0,1,boolean
225,567c0c140620,MSIredy,L1: Protocol determines message is now ready to be processed,0,15234,cycle
225,567c0c140620,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15234,cycle
225,567c0c140620,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15234,cycle
225,567c0c140620,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15235,cycle
225,567c0c140620,add2q_u,L1 receives message from the bus,0,15236,cycle
225,567c0c140620,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15236,cycle
225,567c0c140620,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
225,567c0c140620,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15236,cycle
225,567c0c140620,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15236,cycle
225,567c0c140620,add_req,LLC miss -> LLC sends request to DRAM,LLC,15236,cycle
225,567c0c140620,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15493,cycle
225,567c0c140620,respond,LLC sends response message to the requesting L1,LLC,15493,cycle
225,567c0c140620,updaDat,LLC updates its data array,LLC,15493,cycle
225,567c0c140620,wrCache,LLC: New data written to cache,LLC,15493,cycle
225,567c0c140620,respond,LLC sends response message to the requesting L1,LLC,15494,cycle
225,567c0c140620,add2q_u,L1 receives message from the bus,0,15498,cycle
225,567c0c140620,respond,L1 responds to core,0,15498,cycle
225,567c0c140620,updaDat,L1 attempts to update its data array,0,15498,cycle
225,567c0c140620,wrCache,L1: New data written to cache,0,15498,cycle
226,567c0c140624,add2q_l,L1: The message is added to the processing queue from the core,0,15500,cycle
226,567c0c140624,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15500,cycle
226,567c0c140624,hitActn,L1: request is a hit,0,15500,cycle
227,567c0c140628,add2q_l,L1: The message is added to the processing queue from the core,0,15502,cycle
227,567c0c140628,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15502,cycle
227,567c0c140628,hitActn,L1: request is a hit,0,15502,cycle
228,567c0c14062c,add2q_l,L1: The message is added to the processing queue from the core,0,15504,cycle
228,567c0c14062c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15504,cycle
228,567c0c14062c,hitActn,L1: request is a hit,0,15504,cycle
229,567c0c140630,add2q_l,L1: The message is added to the processing queue from the core,0,15506,cycle
229,567c0c140630,Miss?  ,L1: Was the request a miss?,0,1,boolean
229,567c0c140630,MSIredy,L1: Protocol determines message is now ready to be processed,0,15506,cycle
229,567c0c140630,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15506,cycle
229,567c0c140630,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15506,cycle
229,567c0c140630,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15507,cycle
229,567c0c140630,add2q_u,L1 receives message from the bus,0,15508,cycle
229,567c0c140630,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15508,cycle
229,567c0c140630,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
229,567c0c140630,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15508,cycle
229,567c0c140630,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15508,cycle
229,567c0c140630,add_req,LLC miss -> LLC sends request to DRAM,LLC,15508,cycle
229,567c0c140630,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15765,cycle
229,567c0c140630,respond,LLC sends response message to the requesting L1,LLC,15765,cycle
229,567c0c140630,updaDat,LLC updates its data array,LLC,15765,cycle
229,567c0c140630,wrCache,LLC: New data written to cache,LLC,15765,cycle
229,567c0c140630,respond,LLC sends response message to the requesting L1,LLC,15766,cycle
229,567c0c140630,add2q_u,L1 receives message from the bus,0,15770,cycle
229,567c0c140630,respond,L1 responds to core,0,15770,cycle
229,567c0c140630,updaDat,L1 attempts to update its data array,0,15770,cycle
229,567c0c140630,wrCache,L1: New data written to cache,0,15770,cycle
230,567c0c140634,add2q_l,L1: The message is added to the processing queue from the core,0,15772,cycle
230,567c0c140634,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15772,cycle
230,567c0c140634,hitActn,L1: request is a hit,0,15772,cycle
231,567c0c140638,add2q_l,L1: The message is added to the processing queue from the core,0,15774,cycle
231,567c0c140638,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15774,cycle
231,567c0c140638,hitActn,L1: request is a hit,0,15774,cycle
232,567c0c14063c,add2q_l,L1: The message is added to the processing queue from the core,0,15776,cycle
232,567c0c14063c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15776,cycle
232,567c0c14063c,hitActn,L1: request is a hit,0,15776,cycle
233,567c0c140640,add2q_l,L1: The message is added to the processing queue from the core,0,15778,cycle
233,567c0c140640,Miss?  ,L1: Was the request a miss?,0,1,boolean
233,567c0c140640,MSIredy,L1: Protocol determines message is now ready to be processed,0,15778,cycle
233,567c0c140640,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15778,cycle
233,567c0c140640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15778,cycle
233,567c0c140640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15779,cycle
233,567c0c140640,add2q_u,L1 receives message from the bus,0,15780,cycle
233,567c0c140640,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15780,cycle
233,567c0c140640,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
233,567c0c140640,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15780,cycle
233,567c0c140640,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15780,cycle
233,567c0c140640,add_req,LLC miss -> LLC sends request to DRAM,LLC,15780,cycle
233,567c0c140640,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16037,cycle
233,567c0c140640,respond,LLC sends response message to the requesting L1,LLC,16037,cycle
233,567c0c140640,updaDat,LLC updates its data array,LLC,16037,cycle
233,567c0c140640,wrCache,LLC: New data written to cache,LLC,16037,cycle
233,567c0c140640,respond,LLC sends response message to the requesting L1,LLC,16038,cycle
233,567c0c140640,add2q_u,L1 receives message from the bus,0,16042,cycle
233,567c0c140640,respond,L1 responds to core,0,16042,cycle
233,567c0c140640,updaDat,L1 attempts to update its data array,0,16042,cycle
233,567c0c140640,wrCache,L1: New data written to cache,0,16042,cycle
234,567c0c140644,add2q_l,L1: The message is added to the processing queue from the core,0,16044,cycle
234,567c0c140644,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16044,cycle
234,567c0c140644,hitActn,L1: request is a hit,0,16044,cycle
235,567c0c140648,add2q_l,L1: The message is added to the processing queue from the core,0,16046,cycle
235,567c0c140648,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16046,cycle
235,567c0c140648,hitActn,L1: request is a hit,0,16046,cycle
236,567c0c14064c,add2q_l,L1: The message is added to the processing queue from the core,0,16048,cycle
236,567c0c14064c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16048,cycle
236,567c0c14064c,hitActn,L1: request is a hit,0,16048,cycle
237,567c0c140650,add2q_l,L1: The message is added to the processing queue from the core,0,16050,cycle
237,567c0c140650,Miss?  ,L1: Was the request a miss?,0,1,boolean
237,567c0c140650,MSIredy,L1: Protocol determines message is now ready to be processed,0,16050,cycle
237,567c0c140650,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16050,cycle
237,567c0c140650,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16050,cycle
237,567c0c140650,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16051,cycle
237,567c0c140650,add2q_u,L1 receives message from the bus,0,16052,cycle
237,567c0c140650,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16052,cycle
237,567c0c140650,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
237,567c0c140650,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16052,cycle
237,567c0c140650,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16052,cycle
237,567c0c140650,add_req,LLC miss -> LLC sends request to DRAM,LLC,16052,cycle
237,567c0c140650,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16309,cycle
237,567c0c140650,respond,LLC sends response message to the requesting L1,LLC,16309,cycle
237,567c0c140650,updaDat,LLC updates its data array,LLC,16309,cycle
237,567c0c140650,wrCache,LLC: New data written to cache,LLC,16309,cycle
237,567c0c140650,respond,LLC sends response message to the requesting L1,LLC,16310,cycle
237,567c0c140650,add2q_u,L1 receives message from the bus,0,16314,cycle
237,567c0c140650,respond,L1 responds to core,0,16314,cycle
237,567c0c140650,updaDat,L1 attempts to update its data array,0,16314,cycle
237,567c0c140650,wrCache,L1: New data written to cache,0,16314,cycle
238,567c0c140654,add2q_l,L1: The message is added to the processing queue from the core,0,16316,cycle
238,567c0c140654,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16316,cycle
238,567c0c140654,hitActn,L1: request is a hit,0,16316,cycle
239,567c0c140658,add2q_l,L1: The message is added to the processing queue from the core,0,16318,cycle
239,567c0c140658,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16318,cycle
239,567c0c140658,hitActn,L1: request is a hit,0,16318,cycle
240,567c0c14065c,add2q_l,L1: The message is added to the processing queue from the core,0,16320,cycle
240,567c0c14065c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16320,cycle
240,567c0c14065c,hitActn,L1: request is a hit,0,16320,cycle
241,567c0c140660,add2q_l,L1: The message is added to the processing queue from the core,0,16322,cycle
241,567c0c140660,Miss?  ,L1: Was the request a miss?,0,1,boolean
241,567c0c140660,MSIredy,L1: Protocol determines message is now ready to be processed,0,16322,cycle
241,567c0c140660,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16322,cycle
241,567c0c140660,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16322,cycle
241,567c0c140660,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16323,cycle
241,567c0c140660,add2q_u,L1 receives message from the bus,0,16324,cycle
241,567c0c140660,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16324,cycle
241,567c0c140660,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
241,567c0c140660,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16324,cycle
241,567c0c140660,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16324,cycle
241,567c0c140660,add_req,LLC miss -> LLC sends request to DRAM,LLC,16324,cycle
241,567c0c140660,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16581,cycle
241,567c0c140660,respond,LLC sends response message to the requesting L1,LLC,16581,cycle
241,567c0c140660,updaDat,LLC updates its data array,LLC,16581,cycle
241,567c0c140660,wrCache,LLC: New data written to cache,LLC,16581,cycle
241,567c0c140660,respond,LLC sends response message to the requesting L1,LLC,16582,cycle
241,567c0c140660,add2q_u,L1 receives message from the bus,0,16586,cycle
241,567c0c140660,respond,L1 responds to core,0,16586,cycle
241,567c0c140660,updaDat,L1 attempts to update its data array,0,16586,cycle
241,567c0c140660,wrCache,L1: New data written to cache,0,16586,cycle
242,567c0c140664,add2q_l,L1: The message is added to the processing queue from the core,0,16588,cycle
242,567c0c140664,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16588,cycle
242,567c0c140664,hitActn,L1: request is a hit,0,16588,cycle
243,567c0c140668,add2q_l,L1: The message is added to the processing queue from the core,0,16590,cycle
243,567c0c140668,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16590,cycle
243,567c0c140668,hitActn,L1: request is a hit,0,16590,cycle
244,567c0c14066c,add2q_l,L1: The message is added to the processing queue from the core,0,16592,cycle
244,567c0c14066c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16592,cycle
244,567c0c14066c,hitActn,L1: request is a hit,0,16592,cycle
245,567c0c140670,add2q_l,L1: The message is added to the processing queue from the core,0,16594,cycle
245,567c0c140670,Miss?  ,L1: Was the request a miss?,0,1,boolean
245,567c0c140670,MSIredy,L1: Protocol determines message is now ready to be processed,0,16594,cycle
245,567c0c140670,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16594,cycle
245,567c0c140670,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16594,cycle
245,567c0c140670,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16595,cycle
245,567c0c140670,add2q_u,L1 receives message from the bus,0,16596,cycle
245,567c0c140670,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16596,cycle
245,567c0c140670,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
245,567c0c140670,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16596,cycle
245,567c0c140670,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16596,cycle
245,567c0c140670,add_req,LLC miss -> LLC sends request to DRAM,LLC,16596,cycle
245,567c0c140670,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16853,cycle
245,567c0c140670,respond,LLC sends response message to the requesting L1,LLC,16853,cycle
245,567c0c140670,updaDat,LLC updates its data array,LLC,16853,cycle
245,567c0c140670,wrCache,LLC: New data written to cache,LLC,16853,cycle
245,567c0c140670,respond,LLC sends response message to the requesting L1,LLC,16854,cycle
245,567c0c140670,add2q_u,L1 receives message from the bus,0,16858,cycle
245,567c0c140670,respond,L1 responds to core,0,16858,cycle
245,567c0c140670,updaDat,L1 attempts to update its data array,0,16858,cycle
245,567c0c140670,wrCache,L1: New data written to cache,0,16858,cycle
246,567c0c140674,add2q_l,L1: The message is added to the processing queue from the core,0,16860,cycle
246,567c0c140674,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16860,cycle
246,567c0c140674,hitActn,L1: request is a hit,0,16860,cycle
247,567c0c140678,add2q_l,L1: The message is added to the processing queue from the core,0,16862,cycle
247,567c0c140678,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16862,cycle
247,567c0c140678,hitActn,L1: request is a hit,0,16862,cycle
248,567c0c14067c,add2q_l,L1: The message is added to the processing queue from the core,0,16864,cycle
248,567c0c14067c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16864,cycle
248,567c0c14067c,hitActn,L1: request is a hit,0,16864,cycle
249,567c0c140680,add2q_l,L1: The message is added to the processing queue from the core,0,16866,cycle
249,567c0c140680,Miss?  ,L1: Was the request a miss?,0,1,boolean
249,567c0c140680,MSIredy,L1: Protocol determines message is now ready to be processed,0,16866,cycle
249,567c0c140680,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16866,cycle
249,567c0c140680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16866,cycle
249,567c0c140680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16867,cycle
249,567c0c140680,add2q_u,L1 receives message from the bus,0,16868,cycle
249,567c0c140680,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16868,cycle
249,567c0c140680,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
249,567c0c140680,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16868,cycle
249,567c0c140680,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16868,cycle
249,567c0c140680,add_req,LLC miss -> LLC sends request to DRAM,LLC,16868,cycle
249,567c0c140680,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17125,cycle
249,567c0c140680,respond,LLC sends response message to the requesting L1,LLC,17125,cycle
249,567c0c140680,updaDat,LLC updates its data array,LLC,17125,cycle
249,567c0c140680,wrCache,LLC: New data written to cache,LLC,17125,cycle
249,567c0c140680,respond,LLC sends response message to the requesting L1,LLC,17126,cycle
249,567c0c140680,add2q_u,L1 receives message from the bus,0,17130,cycle
249,567c0c140680,respond,L1 responds to core,0,17130,cycle
249,567c0c140680,updaDat,L1 attempts to update its data array,0,17130,cycle
249,567c0c140680,wrCache,L1: New data written to cache,0,17130,cycle
250,567c0c140684,add2q_l,L1: The message is added to the processing queue from the core,0,17132,cycle
250,567c0c140684,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17132,cycle
250,567c0c140684,hitActn,L1: request is a hit,0,17132,cycle
251,567c0c140688,add2q_l,L1: The message is added to the processing queue from the core,0,17134,cycle
251,567c0c140688,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17134,cycle
251,567c0c140688,hitActn,L1: request is a hit,0,17134,cycle
252,567c0c14068c,add2q_l,L1: The message is added to the processing queue from the core,0,17136,cycle
252,567c0c14068c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17136,cycle
252,567c0c14068c,hitActn,L1: request is a hit,0,17136,cycle
253,567c0c140690,add2q_l,L1: The message is added to the processing queue from the core,0,17138,cycle
253,567c0c140690,Miss?  ,L1: Was the request a miss?,0,1,boolean
253,567c0c140690,MSIredy,L1: Protocol determines message is now ready to be processed,0,17138,cycle
253,567c0c140690,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17138,cycle
253,567c0c140690,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17138,cycle
253,567c0c140690,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17139,cycle
253,567c0c140690,add2q_u,L1 receives message from the bus,0,17140,cycle
253,567c0c140690,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17140,cycle
253,567c0c140690,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
253,567c0c140690,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17140,cycle
253,567c0c140690,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17140,cycle
253,567c0c140690,add_req,LLC miss -> LLC sends request to DRAM,LLC,17140,cycle
253,567c0c140690,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17397,cycle
253,567c0c140690,respond,LLC sends response message to the requesting L1,LLC,17397,cycle
253,567c0c140690,updaDat,LLC updates its data array,LLC,17397,cycle
253,567c0c140690,wrCache,LLC: New data written to cache,LLC,17397,cycle
253,567c0c140690,respond,LLC sends response message to the requesting L1,LLC,17398,cycle
253,567c0c140690,add2q_u,L1 receives message from the bus,0,17402,cycle
253,567c0c140690,respond,L1 responds to core,0,17402,cycle
253,567c0c140690,updaDat,L1 attempts to update its data array,0,17402,cycle
253,567c0c140690,wrCache,L1: New data written to cache,0,17402,cycle
254,567c0c140694,add2q_l,L1: The message is added to the processing queue from the core,0,17404,cycle
254,567c0c140694,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17404,cycle
254,567c0c140694,hitActn,L1: request is a hit,0,17404,cycle
255,567c0c140698,add2q_l,L1: The message is added to the processing queue from the core,0,17406,cycle
255,567c0c140698,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17406,cycle
255,567c0c140698,hitActn,L1: request is a hit,0,17406,cycle
256,567c0c14069c,add2q_l,L1: The message is added to the processing queue from the core,0,17408,cycle
256,567c0c14069c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17408,cycle
256,567c0c14069c,hitActn,L1: request is a hit,0,17408,cycle
257,567c0c1406a0,add2q_l,L1: The message is added to the processing queue from the core,0,17410,cycle
257,567c0c1406a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
257,567c0c1406a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17410,cycle
257,567c0c1406a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17410,cycle
257,567c0c1406a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17410,cycle
257,567c0c1406a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17411,cycle
257,567c0c1406a0,add2q_u,L1 receives message from the bus,0,17412,cycle
257,567c0c1406a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17412,cycle
257,567c0c1406a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
257,567c0c1406a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17412,cycle
257,567c0c1406a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17412,cycle
257,567c0c1406a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17412,cycle
257,567c0c1406a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17669,cycle
257,567c0c1406a0,respond,LLC sends response message to the requesting L1,LLC,17669,cycle
257,567c0c1406a0,updaDat,LLC updates its data array,LLC,17669,cycle
257,567c0c1406a0,wrCache,LLC: New data written to cache,LLC,17669,cycle
257,567c0c1406a0,respond,LLC sends response message to the requesting L1,LLC,17670,cycle
257,567c0c1406a0,add2q_u,L1 receives message from the bus,0,17674,cycle
257,567c0c1406a0,respond,L1 responds to core,0,17674,cycle
257,567c0c1406a0,updaDat,L1 attempts to update its data array,0,17674,cycle
257,567c0c1406a0,wrCache,L1: New data written to cache,0,17674,cycle
258,567c0c1406a4,add2q_l,L1: The message is added to the processing queue from the core,0,17676,cycle
258,567c0c1406a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17676,cycle
258,567c0c1406a4,hitActn,L1: request is a hit,0,17676,cycle
259,567c0c1406a8,add2q_l,L1: The message is added to the processing queue from the core,0,17678,cycle
259,567c0c1406a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17678,cycle
259,567c0c1406a8,hitActn,L1: request is a hit,0,17678,cycle
260,567c0c1406ac,add2q_l,L1: The message is added to the processing queue from the core,0,17680,cycle
260,567c0c1406ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17680,cycle
260,567c0c1406ac,hitActn,L1: request is a hit,0,17680,cycle
261,567c0c1406b0,add2q_l,L1: The message is added to the processing queue from the core,0,17682,cycle
261,567c0c1406b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
261,567c0c1406b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17682,cycle
261,567c0c1406b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17682,cycle
261,567c0c1406b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17682,cycle
261,567c0c1406b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17683,cycle
261,567c0c1406b0,add2q_u,L1 receives message from the bus,0,17684,cycle
261,567c0c1406b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17684,cycle
261,567c0c1406b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
261,567c0c1406b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17684,cycle
261,567c0c1406b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17684,cycle
261,567c0c1406b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17684,cycle
261,567c0c1406b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17941,cycle
261,567c0c1406b0,respond,LLC sends response message to the requesting L1,LLC,17941,cycle
261,567c0c1406b0,updaDat,LLC updates its data array,LLC,17941,cycle
261,567c0c1406b0,wrCache,LLC: New data written to cache,LLC,17941,cycle
261,567c0c1406b0,respond,LLC sends response message to the requesting L1,LLC,17942,cycle
261,567c0c1406b0,add2q_u,L1 receives message from the bus,0,17946,cycle
261,567c0c1406b0,respond,L1 responds to core,0,17946,cycle
261,567c0c1406b0,updaDat,L1 attempts to update its data array,0,17946,cycle
261,567c0c1406b0,wrCache,L1: New data written to cache,0,17946,cycle
262,567c0c1406b4,add2q_l,L1: The message is added to the processing queue from the core,0,17948,cycle
262,567c0c1406b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17948,cycle
262,567c0c1406b4,hitActn,L1: request is a hit,0,17948,cycle
263,567c0c1406b8,add2q_l,L1: The message is added to the processing queue from the core,0,17950,cycle
263,567c0c1406b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17950,cycle
263,567c0c1406b8,hitActn,L1: request is a hit,0,17950,cycle
264,567c0c1406bc,add2q_l,L1: The message is added to the processing queue from the core,0,17952,cycle
264,567c0c1406bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17952,cycle
264,567c0c1406bc,hitActn,L1: request is a hit,0,17952,cycle
265,567c0c1406c0,add2q_l,L1: The message is added to the processing queue from the core,0,17954,cycle
265,567c0c1406c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
265,567c0c1406c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17954,cycle
265,567c0c1406c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17954,cycle
265,567c0c1406c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17954,cycle
265,567c0c1406c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17955,cycle
265,567c0c1406c0,add2q_u,L1 receives message from the bus,0,17956,cycle
265,567c0c1406c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17956,cycle
265,567c0c1406c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
265,567c0c1406c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17956,cycle
265,567c0c1406c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17956,cycle
265,567c0c1406c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17956,cycle
265,567c0c1406c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18213,cycle
265,567c0c1406c0,respond,LLC sends response message to the requesting L1,LLC,18213,cycle
265,567c0c1406c0,updaDat,LLC updates its data array,LLC,18213,cycle
265,567c0c1406c0,wrCache,LLC: New data written to cache,LLC,18213,cycle
265,567c0c1406c0,respond,LLC sends response message to the requesting L1,LLC,18214,cycle
265,567c0c1406c0,add2q_u,L1 receives message from the bus,0,18218,cycle
265,567c0c1406c0,respond,L1 responds to core,0,18218,cycle
265,567c0c1406c0,updaDat,L1 attempts to update its data array,0,18218,cycle
265,567c0c1406c0,wrCache,L1: New data written to cache,0,18218,cycle
266,567c0c1406c4,add2q_l,L1: The message is added to the processing queue from the core,0,18220,cycle
266,567c0c1406c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18220,cycle
266,567c0c1406c4,hitActn,L1: request is a hit,0,18220,cycle
267,567c0c1406c8,add2q_l,L1: The message is added to the processing queue from the core,0,18222,cycle
267,567c0c1406c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18222,cycle
267,567c0c1406c8,hitActn,L1: request is a hit,0,18222,cycle
268,567c0c1406cc,add2q_l,L1: The message is added to the processing queue from the core,0,18224,cycle
268,567c0c1406cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18224,cycle
268,567c0c1406cc,hitActn,L1: request is a hit,0,18224,cycle
269,567c0c1406d0,add2q_l,L1: The message is added to the processing queue from the core,0,18226,cycle
269,567c0c1406d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
269,567c0c1406d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,18226,cycle
269,567c0c1406d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18226,cycle
269,567c0c1406d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18226,cycle
269,567c0c1406d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18227,cycle
269,567c0c1406d0,add2q_u,L1 receives message from the bus,0,18228,cycle
269,567c0c1406d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18228,cycle
269,567c0c1406d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
269,567c0c1406d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18228,cycle
269,567c0c1406d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18228,cycle
269,567c0c1406d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,18228,cycle
269,567c0c1406d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18485,cycle
269,567c0c1406d0,respond,LLC sends response message to the requesting L1,LLC,18485,cycle
269,567c0c1406d0,updaDat,LLC updates its data array,LLC,18485,cycle
269,567c0c1406d0,wrCache,LLC: New data written to cache,LLC,18485,cycle
269,567c0c1406d0,respond,LLC sends response message to the requesting L1,LLC,18486,cycle
269,567c0c1406d0,add2q_u,L1 receives message from the bus,0,18490,cycle
269,567c0c1406d0,respond,L1 responds to core,0,18490,cycle
269,567c0c1406d0,updaDat,L1 attempts to update its data array,0,18490,cycle
269,567c0c1406d0,wrCache,L1: New data written to cache,0,18490,cycle
270,567c0c1406d4,add2q_l,L1: The message is added to the processing queue from the core,0,18492,cycle
270,567c0c1406d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18492,cycle
270,567c0c1406d4,hitActn,L1: request is a hit,0,18492,cycle
271,567c0c1406d8,add2q_l,L1: The message is added to the processing queue from the core,0,18494,cycle
271,567c0c1406d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18494,cycle
271,567c0c1406d8,hitActn,L1: request is a hit,0,18494,cycle
272,567c0c1406dc,add2q_l,L1: The message is added to the processing queue from the core,0,18496,cycle
272,567c0c1406dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18496,cycle
272,567c0c1406dc,hitActn,L1: request is a hit,0,18496,cycle
273,567c0c1406e0,add2q_l,L1: The message is added to the processing queue from the core,0,18498,cycle
273,567c0c1406e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
273,567c0c1406e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,18498,cycle
273,567c0c1406e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18498,cycle
273,567c0c1406e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18498,cycle
273,567c0c1406e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18499,cycle
273,567c0c1406e0,add2q_u,L1 receives message from the bus,0,18500,cycle
273,567c0c1406e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18500,cycle
273,567c0c1406e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
273,567c0c1406e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18500,cycle
273,567c0c1406e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18500,cycle
273,567c0c1406e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,18500,cycle
273,567c0c1406e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18757,cycle
273,567c0c1406e0,respond,LLC sends response message to the requesting L1,LLC,18757,cycle
273,567c0c1406e0,updaDat,LLC updates its data array,LLC,18757,cycle
273,567c0c1406e0,wrCache,LLC: New data written to cache,LLC,18757,cycle
273,567c0c1406e0,respond,LLC sends response message to the requesting L1,LLC,18758,cycle
273,567c0c1406e0,add2q_u,L1 receives message from the bus,0,18762,cycle
273,567c0c1406e0,respond,L1 responds to core,0,18762,cycle
273,567c0c1406e0,updaDat,L1 attempts to update its data array,0,18762,cycle
273,567c0c1406e0,wrCache,L1: New data written to cache,0,18762,cycle
274,567c0c1406e4,add2q_l,L1: The message is added to the processing queue from the core,0,18764,cycle
274,567c0c1406e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18764,cycle
274,567c0c1406e4,hitActn,L1: request is a hit,0,18764,cycle
275,567c0c1406e8,add2q_l,L1: The message is added to the processing queue from the core,0,18766,cycle
275,567c0c1406e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18766,cycle
275,567c0c1406e8,hitActn,L1: request is a hit,0,18766,cycle
276,567c0c1406ec,add2q_l,L1: The message is added to the processing queue from the core,0,18768,cycle
276,567c0c1406ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18768,cycle
276,567c0c1406ec,hitActn,L1: request is a hit,0,18768,cycle
277,567c0c1406f0,add2q_l,L1: The message is added to the processing queue from the core,0,18770,cycle
277,567c0c1406f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
277,567c0c1406f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,18770,cycle
277,567c0c1406f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18770,cycle
277,567c0c1406f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18770,cycle
277,567c0c1406f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18771,cycle
277,567c0c1406f0,add2q_u,L1 receives message from the bus,0,18772,cycle
277,567c0c1406f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18772,cycle
277,567c0c1406f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
277,567c0c1406f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18772,cycle
277,567c0c1406f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18772,cycle
277,567c0c1406f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,18772,cycle
277,567c0c1406f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19029,cycle
277,567c0c1406f0,respond,LLC sends response message to the requesting L1,LLC,19029,cycle
277,567c0c1406f0,updaDat,LLC updates its data array,LLC,19029,cycle
277,567c0c1406f0,wrCache,LLC: New data written to cache,LLC,19029,cycle
277,567c0c1406f0,respond,LLC sends response message to the requesting L1,LLC,19030,cycle
277,567c0c1406f0,add2q_u,L1 receives message from the bus,0,19034,cycle
277,567c0c1406f0,respond,L1 responds to core,0,19034,cycle
277,567c0c1406f0,updaDat,L1 attempts to update its data array,0,19034,cycle
277,567c0c1406f0,wrCache,L1: New data written to cache,0,19034,cycle
278,567c0c1406f4,add2q_l,L1: The message is added to the processing queue from the core,0,19036,cycle
278,567c0c1406f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19036,cycle
278,567c0c1406f4,hitActn,L1: request is a hit,0,19036,cycle
279,567c0c1406f8,add2q_l,L1: The message is added to the processing queue from the core,0,19038,cycle
279,567c0c1406f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19038,cycle
279,567c0c1406f8,hitActn,L1: request is a hit,0,19038,cycle
280,567c0c1406fc,add2q_l,L1: The message is added to the processing queue from the core,0,19040,cycle
280,567c0c1406fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19040,cycle
280,567c0c1406fc,hitActn,L1: request is a hit,0,19040,cycle
281,567c0c140700,add2q_l,L1: The message is added to the processing queue from the core,0,19042,cycle
281,567c0c140700,Miss?  ,L1: Was the request a miss?,0,1,boolean
281,567c0c140700,MSIredy,L1: Protocol determines message is now ready to be processed,0,19042,cycle
281,567c0c140700,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19042,cycle
281,567c0c140700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19042,cycle
281,567c0c140700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19043,cycle
281,567c0c140700,add2q_u,L1 receives message from the bus,0,19044,cycle
281,567c0c140700,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19044,cycle
281,567c0c140700,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
281,567c0c140700,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19044,cycle
281,567c0c140700,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19044,cycle
281,567c0c140700,add_req,LLC miss -> LLC sends request to DRAM,LLC,19044,cycle
281,567c0c140700,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19301,cycle
281,567c0c140700,respond,LLC sends response message to the requesting L1,LLC,19301,cycle
281,567c0c140700,updaDat,LLC updates its data array,LLC,19301,cycle
281,567c0c140700,wrCache,LLC: New data written to cache,LLC,19301,cycle
281,567c0c140700,respond,LLC sends response message to the requesting L1,LLC,19302,cycle
281,567c0c140700,add2q_u,L1 receives message from the bus,0,19306,cycle
281,567c0c140700,respond,L1 responds to core,0,19306,cycle
281,567c0c140700,updaDat,L1 attempts to update its data array,0,19306,cycle
281,567c0c140700,wrCache,L1: New data written to cache,0,19306,cycle
282,567c0c140704,add2q_l,L1: The message is added to the processing queue from the core,0,19308,cycle
282,567c0c140704,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19308,cycle
282,567c0c140704,hitActn,L1: request is a hit,0,19308,cycle
283,567c0c140708,add2q_l,L1: The message is added to the processing queue from the core,0,19310,cycle
283,567c0c140708,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19310,cycle
283,567c0c140708,hitActn,L1: request is a hit,0,19310,cycle
284,567c0c14070c,add2q_l,L1: The message is added to the processing queue from the core,0,19312,cycle
284,567c0c14070c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19312,cycle
284,567c0c14070c,hitActn,L1: request is a hit,0,19312,cycle
285,567c0c140710,add2q_l,L1: The message is added to the processing queue from the core,0,19314,cycle
285,567c0c140710,Miss?  ,L1: Was the request a miss?,0,1,boolean
285,567c0c140710,MSIredy,L1: Protocol determines message is now ready to be processed,0,19314,cycle
285,567c0c140710,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19314,cycle
285,567c0c140710,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19314,cycle
285,567c0c140710,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19315,cycle
285,567c0c140710,add2q_u,L1 receives message from the bus,0,19316,cycle
285,567c0c140710,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19316,cycle
285,567c0c140710,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
285,567c0c140710,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19316,cycle
285,567c0c140710,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19316,cycle
285,567c0c140710,add_req,LLC miss -> LLC sends request to DRAM,LLC,19316,cycle
285,567c0c140710,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19573,cycle
285,567c0c140710,respond,LLC sends response message to the requesting L1,LLC,19573,cycle
285,567c0c140710,updaDat,LLC updates its data array,LLC,19573,cycle
285,567c0c140710,wrCache,LLC: New data written to cache,LLC,19573,cycle
285,567c0c140710,respond,LLC sends response message to the requesting L1,LLC,19574,cycle
285,567c0c140710,add2q_u,L1 receives message from the bus,0,19578,cycle
285,567c0c140710,respond,L1 responds to core,0,19578,cycle
285,567c0c140710,updaDat,L1 attempts to update its data array,0,19578,cycle
285,567c0c140710,wrCache,L1: New data written to cache,0,19578,cycle
286,567c0c140714,add2q_l,L1: The message is added to the processing queue from the core,0,19580,cycle
286,567c0c140714,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19580,cycle
286,567c0c140714,hitActn,L1: request is a hit,0,19580,cycle
287,567c0c140718,add2q_l,L1: The message is added to the processing queue from the core,0,19582,cycle
287,567c0c140718,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19582,cycle
287,567c0c140718,hitActn,L1: request is a hit,0,19582,cycle
288,567c0c14071c,add2q_l,L1: The message is added to the processing queue from the core,0,19584,cycle
288,567c0c14071c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19584,cycle
288,567c0c14071c,hitActn,L1: request is a hit,0,19584,cycle
289,567c0c140720,add2q_l,L1: The message is added to the processing queue from the core,0,19586,cycle
289,567c0c140720,Miss?  ,L1: Was the request a miss?,0,1,boolean
289,567c0c140720,MSIredy,L1: Protocol determines message is now ready to be processed,0,19586,cycle
289,567c0c140720,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19586,cycle
289,567c0c140720,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19586,cycle
289,567c0c140720,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19587,cycle
289,567c0c140720,add2q_u,L1 receives message from the bus,0,19588,cycle
289,567c0c140720,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19588,cycle
289,567c0c140720,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
289,567c0c140720,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19588,cycle
289,567c0c140720,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19588,cycle
289,567c0c140720,add_req,LLC miss -> LLC sends request to DRAM,LLC,19588,cycle
289,567c0c140720,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19845,cycle
289,567c0c140720,respond,LLC sends response message to the requesting L1,LLC,19845,cycle
289,567c0c140720,updaDat,LLC updates its data array,LLC,19845,cycle
289,567c0c140720,wrCache,LLC: New data written to cache,LLC,19845,cycle
289,567c0c140720,respond,LLC sends response message to the requesting L1,LLC,19846,cycle
289,567c0c140720,add2q_u,L1 receives message from the bus,0,19850,cycle
289,567c0c140720,respond,L1 responds to core,0,19850,cycle
289,567c0c140720,updaDat,L1 attempts to update its data array,0,19850,cycle
289,567c0c140720,wrCache,L1: New data written to cache,0,19850,cycle
290,567c0c140724,add2q_l,L1: The message is added to the processing queue from the core,0,19852,cycle
290,567c0c140724,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19852,cycle
290,567c0c140724,hitActn,L1: request is a hit,0,19852,cycle
291,567c0c140728,add2q_l,L1: The message is added to the processing queue from the core,0,19854,cycle
291,567c0c140728,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19854,cycle
291,567c0c140728,hitActn,L1: request is a hit,0,19854,cycle
292,567c0c14072c,add2q_l,L1: The message is added to the processing queue from the core,0,19856,cycle
292,567c0c14072c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19856,cycle
292,567c0c14072c,hitActn,L1: request is a hit,0,19856,cycle
293,567c0c140730,add2q_l,L1: The message is added to the processing queue from the core,0,19858,cycle
293,567c0c140730,Miss?  ,L1: Was the request a miss?,0,1,boolean
293,567c0c140730,MSIredy,L1: Protocol determines message is now ready to be processed,0,19858,cycle
293,567c0c140730,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19858,cycle
293,567c0c140730,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19858,cycle
293,567c0c140730,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19859,cycle
293,567c0c140730,add2q_u,L1 receives message from the bus,0,19860,cycle
293,567c0c140730,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19860,cycle
293,567c0c140730,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
293,567c0c140730,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19860,cycle
293,567c0c140730,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19860,cycle
293,567c0c140730,add_req,LLC miss -> LLC sends request to DRAM,LLC,19860,cycle
293,567c0c140730,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20117,cycle
293,567c0c140730,respond,LLC sends response message to the requesting L1,LLC,20117,cycle
293,567c0c140730,updaDat,LLC updates its data array,LLC,20117,cycle
293,567c0c140730,wrCache,LLC: New data written to cache,LLC,20117,cycle
293,567c0c140730,respond,LLC sends response message to the requesting L1,LLC,20118,cycle
293,567c0c140730,add2q_u,L1 receives message from the bus,0,20122,cycle
293,567c0c140730,respond,L1 responds to core,0,20122,cycle
293,567c0c140730,updaDat,L1 attempts to update its data array,0,20122,cycle
293,567c0c140730,wrCache,L1: New data written to cache,0,20122,cycle
294,567c0c140734,add2q_l,L1: The message is added to the processing queue from the core,0,20124,cycle
294,567c0c140734,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20124,cycle
294,567c0c140734,hitActn,L1: request is a hit,0,20124,cycle
295,567c0c140738,add2q_l,L1: The message is added to the processing queue from the core,0,20126,cycle
295,567c0c140738,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20126,cycle
295,567c0c140738,hitActn,L1: request is a hit,0,20126,cycle
296,567c0c14073c,add2q_l,L1: The message is added to the processing queue from the core,0,20128,cycle
296,567c0c14073c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20128,cycle
296,567c0c14073c,hitActn,L1: request is a hit,0,20128,cycle
297,567c0c140740,add2q_l,L1: The message is added to the processing queue from the core,0,20130,cycle
297,567c0c140740,Miss?  ,L1: Was the request a miss?,0,1,boolean
297,567c0c140740,MSIredy,L1: Protocol determines message is now ready to be processed,0,20130,cycle
297,567c0c140740,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20130,cycle
297,567c0c140740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20130,cycle
297,567c0c140740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20131,cycle
297,567c0c140740,add2q_u,L1 receives message from the bus,0,20132,cycle
297,567c0c140740,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20132,cycle
297,567c0c140740,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
297,567c0c140740,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20132,cycle
297,567c0c140740,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20132,cycle
297,567c0c140740,add_req,LLC miss -> LLC sends request to DRAM,LLC,20132,cycle
297,567c0c140740,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20389,cycle
297,567c0c140740,respond,LLC sends response message to the requesting L1,LLC,20389,cycle
297,567c0c140740,updaDat,LLC updates its data array,LLC,20389,cycle
297,567c0c140740,wrCache,LLC: New data written to cache,LLC,20389,cycle
297,567c0c140740,respond,LLC sends response message to the requesting L1,LLC,20390,cycle
297,567c0c140740,add2q_u,L1 receives message from the bus,0,20394,cycle
297,567c0c140740,respond,L1 responds to core,0,20394,cycle
297,567c0c140740,updaDat,L1 attempts to update its data array,0,20394,cycle
297,567c0c140740,wrCache,L1: New data written to cache,0,20394,cycle
298,567c0c140744,add2q_l,L1: The message is added to the processing queue from the core,0,20396,cycle
298,567c0c140744,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20396,cycle
298,567c0c140744,hitActn,L1: request is a hit,0,20396,cycle
299,567c0c140748,add2q_l,L1: The message is added to the processing queue from the core,0,20398,cycle
299,567c0c140748,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20398,cycle
299,567c0c140748,hitActn,L1: request is a hit,0,20398,cycle
300,567c0c14074c,add2q_l,L1: The message is added to the processing queue from the core,0,20400,cycle
300,567c0c14074c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20400,cycle
300,567c0c14074c,hitActn,L1: request is a hit,0,20400,cycle
301,567c0c140750,add2q_l,L1: The message is added to the processing queue from the core,0,20402,cycle
301,567c0c140750,Miss?  ,L1: Was the request a miss?,0,1,boolean
301,567c0c140750,MSIredy,L1: Protocol determines message is now ready to be processed,0,20402,cycle
301,567c0c140750,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20402,cycle
301,567c0c140750,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20402,cycle
301,567c0c140750,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20403,cycle
301,567c0c140750,add2q_u,L1 receives message from the bus,0,20404,cycle
301,567c0c140750,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20404,cycle
301,567c0c140750,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
301,567c0c140750,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20404,cycle
301,567c0c140750,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20404,cycle
301,567c0c140750,add_req,LLC miss -> LLC sends request to DRAM,LLC,20404,cycle
301,567c0c140750,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20661,cycle
301,567c0c140750,respond,LLC sends response message to the requesting L1,LLC,20661,cycle
301,567c0c140750,updaDat,LLC updates its data array,LLC,20661,cycle
301,567c0c140750,wrCache,LLC: New data written to cache,LLC,20661,cycle
301,567c0c140750,respond,LLC sends response message to the requesting L1,LLC,20662,cycle
301,567c0c140750,add2q_u,L1 receives message from the bus,0,20666,cycle
301,567c0c140750,respond,L1 responds to core,0,20666,cycle
301,567c0c140750,updaDat,L1 attempts to update its data array,0,20666,cycle
301,567c0c140750,wrCache,L1: New data written to cache,0,20666,cycle
302,567c0c140754,add2q_l,L1: The message is added to the processing queue from the core,0,20668,cycle
302,567c0c140754,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20668,cycle
302,567c0c140754,hitActn,L1: request is a hit,0,20668,cycle
303,567c0c140758,add2q_l,L1: The message is added to the processing queue from the core,0,20670,cycle
303,567c0c140758,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20670,cycle
303,567c0c140758,hitActn,L1: request is a hit,0,20670,cycle
304,567c0c14075c,add2q_l,L1: The message is added to the processing queue from the core,0,20672,cycle
304,567c0c14075c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20672,cycle
304,567c0c14075c,hitActn,L1: request is a hit,0,20672,cycle
305,567c0c140760,add2q_l,L1: The message is added to the processing queue from the core,0,20674,cycle
305,567c0c140760,Miss?  ,L1: Was the request a miss?,0,1,boolean
305,567c0c140760,MSIredy,L1: Protocol determines message is now ready to be processed,0,20674,cycle
305,567c0c140760,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20674,cycle
305,567c0c140760,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20674,cycle
305,567c0c140760,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20675,cycle
305,567c0c140760,add2q_u,L1 receives message from the bus,0,20676,cycle
305,567c0c140760,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20676,cycle
305,567c0c140760,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
305,567c0c140760,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20676,cycle
305,567c0c140760,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20676,cycle
305,567c0c140760,add_req,LLC miss -> LLC sends request to DRAM,LLC,20676,cycle
305,567c0c140760,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20933,cycle
305,567c0c140760,respond,LLC sends response message to the requesting L1,LLC,20933,cycle
305,567c0c140760,updaDat,LLC updates its data array,LLC,20933,cycle
305,567c0c140760,wrCache,LLC: New data written to cache,LLC,20933,cycle
305,567c0c140760,respond,LLC sends response message to the requesting L1,LLC,20934,cycle
305,567c0c140760,add2q_u,L1 receives message from the bus,0,20938,cycle
305,567c0c140760,respond,L1 responds to core,0,20938,cycle
305,567c0c140760,updaDat,L1 attempts to update its data array,0,20938,cycle
305,567c0c140760,wrCache,L1: New data written to cache,0,20938,cycle
306,567c0c140764,add2q_l,L1: The message is added to the processing queue from the core,0,20940,cycle
306,567c0c140764,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20940,cycle
306,567c0c140764,hitActn,L1: request is a hit,0,20940,cycle
307,567c0c140768,add2q_l,L1: The message is added to the processing queue from the core,0,20942,cycle
307,567c0c140768,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20942,cycle
307,567c0c140768,hitActn,L1: request is a hit,0,20942,cycle
308,567c0c14076c,add2q_l,L1: The message is added to the processing queue from the core,0,20944,cycle
308,567c0c14076c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20944,cycle
308,567c0c14076c,hitActn,L1: request is a hit,0,20944,cycle
309,567c0c140770,add2q_l,L1: The message is added to the processing queue from the core,0,20946,cycle
309,567c0c140770,Miss?  ,L1: Was the request a miss?,0,1,boolean
309,567c0c140770,MSIredy,L1: Protocol determines message is now ready to be processed,0,20946,cycle
309,567c0c140770,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20946,cycle
309,567c0c140770,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20946,cycle
309,567c0c140770,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20947,cycle
309,567c0c140770,add2q_u,L1 receives message from the bus,0,20948,cycle
309,567c0c140770,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20948,cycle
309,567c0c140770,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
309,567c0c140770,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20948,cycle
309,567c0c140770,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20948,cycle
309,567c0c140770,add_req,LLC miss -> LLC sends request to DRAM,LLC,20948,cycle
309,567c0c140770,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21205,cycle
309,567c0c140770,respond,LLC sends response message to the requesting L1,LLC,21205,cycle
309,567c0c140770,updaDat,LLC updates its data array,LLC,21205,cycle
309,567c0c140770,wrCache,LLC: New data written to cache,LLC,21205,cycle
309,567c0c140770,respond,LLC sends response message to the requesting L1,LLC,21206,cycle
309,567c0c140770,add2q_u,L1 receives message from the bus,0,21210,cycle
309,567c0c140770,respond,L1 responds to core,0,21210,cycle
309,567c0c140770,updaDat,L1 attempts to update its data array,0,21210,cycle
309,567c0c140770,wrCache,L1: New data written to cache,0,21210,cycle
310,567c0c140774,add2q_l,L1: The message is added to the processing queue from the core,0,21212,cycle
310,567c0c140774,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21212,cycle
310,567c0c140774,hitActn,L1: request is a hit,0,21212,cycle
311,567c0c140778,add2q_l,L1: The message is added to the processing queue from the core,0,21214,cycle
311,567c0c140778,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21214,cycle
311,567c0c140778,hitActn,L1: request is a hit,0,21214,cycle
312,567c0c14077c,add2q_l,L1: The message is added to the processing queue from the core,0,21216,cycle
312,567c0c14077c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21216,cycle
312,567c0c14077c,hitActn,L1: request is a hit,0,21216,cycle
313,567c0c140780,add2q_l,L1: The message is added to the processing queue from the core,0,21218,cycle
313,567c0c140780,Miss?  ,L1: Was the request a miss?,0,1,boolean
313,567c0c140780,MSIredy,L1: Protocol determines message is now ready to be processed,0,21218,cycle
313,567c0c140780,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21218,cycle
313,567c0c140780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21218,cycle
313,567c0c140780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21219,cycle
313,567c0c140780,add2q_u,L1 receives message from the bus,0,21220,cycle
313,567c0c140780,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21220,cycle
313,567c0c140780,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
313,567c0c140780,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21220,cycle
313,567c0c140780,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21220,cycle
313,567c0c140780,add_req,LLC miss -> LLC sends request to DRAM,LLC,21220,cycle
313,567c0c140780,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21477,cycle
313,567c0c140780,respond,LLC sends response message to the requesting L1,LLC,21477,cycle
313,567c0c140780,updaDat,LLC updates its data array,LLC,21477,cycle
313,567c0c140780,wrCache,LLC: New data written to cache,LLC,21477,cycle
313,567c0c140780,respond,LLC sends response message to the requesting L1,LLC,21478,cycle
313,567c0c140780,add2q_u,L1 receives message from the bus,0,21482,cycle
313,567c0c140780,respond,L1 responds to core,0,21482,cycle
313,567c0c140780,updaDat,L1 attempts to update its data array,0,21482,cycle
313,567c0c140780,wrCache,L1: New data written to cache,0,21482,cycle
314,567c0c140784,add2q_l,L1: The message is added to the processing queue from the core,0,21484,cycle
314,567c0c140784,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21484,cycle
314,567c0c140784,hitActn,L1: request is a hit,0,21484,cycle
315,567c0c140788,add2q_l,L1: The message is added to the processing queue from the core,0,21486,cycle
315,567c0c140788,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21486,cycle
315,567c0c140788,hitActn,L1: request is a hit,0,21486,cycle
316,567c0c14078c,add2q_l,L1: The message is added to the processing queue from the core,0,21488,cycle
316,567c0c14078c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21488,cycle
316,567c0c14078c,hitActn,L1: request is a hit,0,21488,cycle
317,567c0c140790,add2q_l,L1: The message is added to the processing queue from the core,0,21490,cycle
317,567c0c140790,Miss?  ,L1: Was the request a miss?,0,1,boolean
317,567c0c140790,MSIredy,L1: Protocol determines message is now ready to be processed,0,21490,cycle
317,567c0c140790,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21490,cycle
317,567c0c140790,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21490,cycle
317,567c0c140790,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21491,cycle
317,567c0c140790,add2q_u,L1 receives message from the bus,0,21492,cycle
317,567c0c140790,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21492,cycle
317,567c0c140790,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
317,567c0c140790,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21492,cycle
317,567c0c140790,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21492,cycle
317,567c0c140790,add_req,LLC miss -> LLC sends request to DRAM,LLC,21492,cycle
317,567c0c140790,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21749,cycle
317,567c0c140790,respond,LLC sends response message to the requesting L1,LLC,21749,cycle
317,567c0c140790,updaDat,LLC updates its data array,LLC,21749,cycle
317,567c0c140790,wrCache,LLC: New data written to cache,LLC,21749,cycle
317,567c0c140790,respond,LLC sends response message to the requesting L1,LLC,21750,cycle
317,567c0c140790,add2q_u,L1 receives message from the bus,0,21754,cycle
317,567c0c140790,respond,L1 responds to core,0,21754,cycle
317,567c0c140790,updaDat,L1 attempts to update its data array,0,21754,cycle
317,567c0c140790,wrCache,L1: New data written to cache,0,21754,cycle
318,567c0c140794,add2q_l,L1: The message is added to the processing queue from the core,0,21756,cycle
318,567c0c140794,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21756,cycle
318,567c0c140794,hitActn,L1: request is a hit,0,21756,cycle
319,567c0c140798,add2q_l,L1: The message is added to the processing queue from the core,0,21758,cycle
319,567c0c140798,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21758,cycle
319,567c0c140798,hitActn,L1: request is a hit,0,21758,cycle
320,567c0c14079c,add2q_l,L1: The message is added to the processing queue from the core,0,21760,cycle
320,567c0c14079c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21760,cycle
320,567c0c14079c,hitActn,L1: request is a hit,0,21760,cycle
321,567c0c1407a0,add2q_l,L1: The message is added to the processing queue from the core,0,21762,cycle
321,567c0c1407a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
321,567c0c1407a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,21762,cycle
321,567c0c1407a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21762,cycle
321,567c0c1407a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21762,cycle
321,567c0c1407a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21763,cycle
321,567c0c1407a0,add2q_u,L1 receives message from the bus,0,21764,cycle
321,567c0c1407a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21764,cycle
321,567c0c1407a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
321,567c0c1407a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21764,cycle
321,567c0c1407a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21764,cycle
321,567c0c1407a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,21764,cycle
321,567c0c1407a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22021,cycle
321,567c0c1407a0,respond,LLC sends response message to the requesting L1,LLC,22021,cycle
321,567c0c1407a0,updaDat,LLC updates its data array,LLC,22021,cycle
321,567c0c1407a0,wrCache,LLC: New data written to cache,LLC,22021,cycle
321,567c0c1407a0,respond,LLC sends response message to the requesting L1,LLC,22022,cycle
321,567c0c1407a0,add2q_u,L1 receives message from the bus,0,22026,cycle
321,567c0c1407a0,respond,L1 responds to core,0,22026,cycle
321,567c0c1407a0,updaDat,L1 attempts to update its data array,0,22026,cycle
321,567c0c1407a0,wrCache,L1: New data written to cache,0,22026,cycle
322,567c0c1407a4,add2q_l,L1: The message is added to the processing queue from the core,0,22028,cycle
322,567c0c1407a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22028,cycle
322,567c0c1407a4,hitActn,L1: request is a hit,0,22028,cycle
323,567c0c1407a8,add2q_l,L1: The message is added to the processing queue from the core,0,22030,cycle
323,567c0c1407a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22030,cycle
323,567c0c1407a8,hitActn,L1: request is a hit,0,22030,cycle
324,567c0c1407ac,add2q_l,L1: The message is added to the processing queue from the core,0,22032,cycle
324,567c0c1407ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22032,cycle
324,567c0c1407ac,hitActn,L1: request is a hit,0,22032,cycle
325,567c0c1407b0,add2q_l,L1: The message is added to the processing queue from the core,0,22034,cycle
325,567c0c1407b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
325,567c0c1407b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,22034,cycle
325,567c0c1407b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22034,cycle
325,567c0c1407b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22034,cycle
325,567c0c1407b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22035,cycle
325,567c0c1407b0,add2q_u,L1 receives message from the bus,0,22036,cycle
325,567c0c1407b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22036,cycle
325,567c0c1407b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
325,567c0c1407b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22036,cycle
325,567c0c1407b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22036,cycle
325,567c0c1407b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,22036,cycle
325,567c0c1407b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22293,cycle
325,567c0c1407b0,respond,LLC sends response message to the requesting L1,LLC,22293,cycle
325,567c0c1407b0,updaDat,LLC updates its data array,LLC,22293,cycle
325,567c0c1407b0,wrCache,LLC: New data written to cache,LLC,22293,cycle
325,567c0c1407b0,respond,LLC sends response message to the requesting L1,LLC,22294,cycle
325,567c0c1407b0,add2q_u,L1 receives message from the bus,0,22298,cycle
325,567c0c1407b0,respond,L1 responds to core,0,22298,cycle
325,567c0c1407b0,updaDat,L1 attempts to update its data array,0,22298,cycle
325,567c0c1407b0,wrCache,L1: New data written to cache,0,22298,cycle
326,567c0c1407b4,add2q_l,L1: The message is added to the processing queue from the core,0,22300,cycle
326,567c0c1407b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22300,cycle
326,567c0c1407b4,hitActn,L1: request is a hit,0,22300,cycle
327,567c0c1407b8,add2q_l,L1: The message is added to the processing queue from the core,0,22302,cycle
327,567c0c1407b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22302,cycle
327,567c0c1407b8,hitActn,L1: request is a hit,0,22302,cycle
328,567c0c1407bc,add2q_l,L1: The message is added to the processing queue from the core,0,22304,cycle
328,567c0c1407bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22304,cycle
328,567c0c1407bc,hitActn,L1: request is a hit,0,22304,cycle
329,567c0c1407c0,add2q_l,L1: The message is added to the processing queue from the core,0,22306,cycle
329,567c0c1407c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
329,567c0c1407c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,22306,cycle
329,567c0c1407c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22306,cycle
329,567c0c1407c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22306,cycle
329,567c0c1407c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22307,cycle
329,567c0c1407c0,add2q_u,L1 receives message from the bus,0,22308,cycle
329,567c0c1407c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22308,cycle
329,567c0c1407c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
329,567c0c1407c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22308,cycle
329,567c0c1407c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22308,cycle
329,567c0c1407c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,22308,cycle
329,567c0c1407c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22565,cycle
329,567c0c1407c0,respond,LLC sends response message to the requesting L1,LLC,22565,cycle
329,567c0c1407c0,updaDat,LLC updates its data array,LLC,22565,cycle
329,567c0c1407c0,wrCache,LLC: New data written to cache,LLC,22565,cycle
329,567c0c1407c0,respond,LLC sends response message to the requesting L1,LLC,22566,cycle
329,567c0c1407c0,add2q_u,L1 receives message from the bus,0,22570,cycle
329,567c0c1407c0,respond,L1 responds to core,0,22570,cycle
329,567c0c1407c0,updaDat,L1 attempts to update its data array,0,22570,cycle
329,567c0c1407c0,wrCache,L1: New data written to cache,0,22570,cycle
330,567c0c1407c4,add2q_l,L1: The message is added to the processing queue from the core,0,22572,cycle
330,567c0c1407c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22572,cycle
330,567c0c1407c4,hitActn,L1: request is a hit,0,22572,cycle
331,567c0c1407c8,add2q_l,L1: The message is added to the processing queue from the core,0,22574,cycle
331,567c0c1407c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22574,cycle
331,567c0c1407c8,hitActn,L1: request is a hit,0,22574,cycle
332,567c0c1407cc,add2q_l,L1: The message is added to the processing queue from the core,0,22576,cycle
332,567c0c1407cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22576,cycle
332,567c0c1407cc,hitActn,L1: request is a hit,0,22576,cycle
333,567c0c1407d0,add2q_l,L1: The message is added to the processing queue from the core,0,22578,cycle
333,567c0c1407d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
333,567c0c1407d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,22578,cycle
333,567c0c1407d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22578,cycle
333,567c0c1407d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22578,cycle
333,567c0c1407d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22579,cycle
333,567c0c1407d0,add2q_u,L1 receives message from the bus,0,22580,cycle
333,567c0c1407d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22580,cycle
333,567c0c1407d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
333,567c0c1407d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22580,cycle
333,567c0c1407d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22580,cycle
333,567c0c1407d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,22580,cycle
333,567c0c1407d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22837,cycle
333,567c0c1407d0,respond,LLC sends response message to the requesting L1,LLC,22837,cycle
333,567c0c1407d0,updaDat,LLC updates its data array,LLC,22837,cycle
333,567c0c1407d0,wrCache,LLC: New data written to cache,LLC,22837,cycle
333,567c0c1407d0,respond,LLC sends response message to the requesting L1,LLC,22838,cycle
333,567c0c1407d0,add2q_u,L1 receives message from the bus,0,22842,cycle
333,567c0c1407d0,respond,L1 responds to core,0,22842,cycle
333,567c0c1407d0,updaDat,L1 attempts to update its data array,0,22842,cycle
333,567c0c1407d0,wrCache,L1: New data written to cache,0,22842,cycle
334,567c0c1407d4,add2q_l,L1: The message is added to the processing queue from the core,0,22844,cycle
334,567c0c1407d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22844,cycle
334,567c0c1407d4,hitActn,L1: request is a hit,0,22844,cycle
335,567c0c1407d8,add2q_l,L1: The message is added to the processing queue from the core,0,22846,cycle
335,567c0c1407d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22846,cycle
335,567c0c1407d8,hitActn,L1: request is a hit,0,22846,cycle
336,567c0c1407dc,add2q_l,L1: The message is added to the processing queue from the core,0,22848,cycle
336,567c0c1407dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22848,cycle
336,567c0c1407dc,hitActn,L1: request is a hit,0,22848,cycle
337,567c0c1407e0,add2q_l,L1: The message is added to the processing queue from the core,0,22850,cycle
337,567c0c1407e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
337,567c0c1407e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,22850,cycle
337,567c0c1407e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22850,cycle
337,567c0c1407e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22850,cycle
337,567c0c1407e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22851,cycle
337,567c0c1407e0,add2q_u,L1 receives message from the bus,0,22852,cycle
337,567c0c1407e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22852,cycle
337,567c0c1407e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
337,567c0c1407e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22852,cycle
337,567c0c1407e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22852,cycle
337,567c0c1407e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,22852,cycle
337,567c0c1407e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23109,cycle
337,567c0c1407e0,respond,LLC sends response message to the requesting L1,LLC,23109,cycle
337,567c0c1407e0,updaDat,LLC updates its data array,LLC,23109,cycle
337,567c0c1407e0,wrCache,LLC: New data written to cache,LLC,23109,cycle
337,567c0c1407e0,respond,LLC sends response message to the requesting L1,LLC,23110,cycle
337,567c0c1407e0,add2q_u,L1 receives message from the bus,0,23114,cycle
337,567c0c1407e0,respond,L1 responds to core,0,23114,cycle
337,567c0c1407e0,updaDat,L1 attempts to update its data array,0,23114,cycle
337,567c0c1407e0,wrCache,L1: New data written to cache,0,23114,cycle
338,567c0c1407e4,add2q_l,L1: The message is added to the processing queue from the core,0,23116,cycle
338,567c0c1407e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23116,cycle
338,567c0c1407e4,hitActn,L1: request is a hit,0,23116,cycle
339,567c0c1407e8,add2q_l,L1: The message is added to the processing queue from the core,0,23118,cycle
339,567c0c1407e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23118,cycle
339,567c0c1407e8,hitActn,L1: request is a hit,0,23118,cycle
340,567c0c1407ec,add2q_l,L1: The message is added to the processing queue from the core,0,23120,cycle
340,567c0c1407ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23120,cycle
340,567c0c1407ec,hitActn,L1: request is a hit,0,23120,cycle
341,567c0c1407f0,add2q_l,L1: The message is added to the processing queue from the core,0,23122,cycle
341,567c0c1407f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
341,567c0c1407f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,23122,cycle
341,567c0c1407f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23122,cycle
341,567c0c1407f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23122,cycle
341,567c0c1407f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23123,cycle
341,567c0c1407f0,add2q_u,L1 receives message from the bus,0,23124,cycle
341,567c0c1407f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23124,cycle
341,567c0c1407f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
341,567c0c1407f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23124,cycle
341,567c0c1407f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23124,cycle
341,567c0c1407f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,23124,cycle
341,567c0c1407f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23381,cycle
341,567c0c1407f0,respond,LLC sends response message to the requesting L1,LLC,23381,cycle
341,567c0c1407f0,updaDat,LLC updates its data array,LLC,23381,cycle
341,567c0c1407f0,wrCache,LLC: New data written to cache,LLC,23381,cycle
341,567c0c1407f0,respond,LLC sends response message to the requesting L1,LLC,23382,cycle
341,567c0c1407f0,add2q_u,L1 receives message from the bus,0,23386,cycle
341,567c0c1407f0,respond,L1 responds to core,0,23386,cycle
341,567c0c1407f0,updaDat,L1 attempts to update its data array,0,23386,cycle
341,567c0c1407f0,wrCache,L1: New data written to cache,0,23386,cycle
342,567c0c1407f4,add2q_l,L1: The message is added to the processing queue from the core,0,23388,cycle
342,567c0c1407f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23388,cycle
342,567c0c1407f4,hitActn,L1: request is a hit,0,23388,cycle
343,567c0c1407f8,add2q_l,L1: The message is added to the processing queue from the core,0,23390,cycle
343,567c0c1407f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23390,cycle
343,567c0c1407f8,hitActn,L1: request is a hit,0,23390,cycle
344,567c0c1407fc,add2q_l,L1: The message is added to the processing queue from the core,0,23392,cycle
344,567c0c1407fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23392,cycle
344,567c0c1407fc,hitActn,L1: request is a hit,0,23392,cycle
345,567c0c140800,add2q_l,L1: The message is added to the processing queue from the core,0,23394,cycle
345,567c0c140800,Miss?  ,L1: Was the request a miss?,0,1,boolean
345,567c0c140800,MSIredy,L1: Protocol determines message is now ready to be processed,0,23394,cycle
345,567c0c140800,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23394,cycle
345,567c0c140800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23394,cycle
345,567c0c140800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23395,cycle
345,567c0c140800,add2q_u,L1 receives message from the bus,0,23396,cycle
345,567c0c140800,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23396,cycle
345,567c0c140800,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
345,567c0c140800,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23396,cycle
345,567c0c140800,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23396,cycle
345,567c0c140800,add_req,LLC miss -> LLC sends request to DRAM,LLC,23396,cycle
345,567c0c140800,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23653,cycle
345,567c0c140800,respond,LLC sends response message to the requesting L1,LLC,23653,cycle
345,567c0c140800,updaDat,LLC updates its data array,LLC,23653,cycle
345,567c0c140800,wrCache,LLC: New data written to cache,LLC,23653,cycle
345,567c0c140800,respond,LLC sends response message to the requesting L1,LLC,23654,cycle
345,567c0c140800,add2q_u,L1 receives message from the bus,0,23658,cycle
345,567c0c140800,respond,L1 responds to core,0,23658,cycle
345,567c0c140800,updaDat,L1 attempts to update its data array,0,23658,cycle
345,567c0c140800,wrCache,L1: New data written to cache,0,23658,cycle
346,567c0c140804,add2q_l,L1: The message is added to the processing queue from the core,0,23660,cycle
346,567c0c140804,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23660,cycle
346,567c0c140804,hitActn,L1: request is a hit,0,23660,cycle
347,567c0c140808,add2q_l,L1: The message is added to the processing queue from the core,0,23662,cycle
347,567c0c140808,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23662,cycle
347,567c0c140808,hitActn,L1: request is a hit,0,23662,cycle
348,567c0c14080c,add2q_l,L1: The message is added to the processing queue from the core,0,23664,cycle
348,567c0c14080c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23664,cycle
348,567c0c14080c,hitActn,L1: request is a hit,0,23664,cycle
349,567c0c140810,add2q_l,L1: The message is added to the processing queue from the core,0,23666,cycle
349,567c0c140810,Miss?  ,L1: Was the request a miss?,0,1,boolean
349,567c0c140810,MSIredy,L1: Protocol determines message is now ready to be processed,0,23666,cycle
349,567c0c140810,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23666,cycle
349,567c0c140810,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23666,cycle
349,567c0c140810,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23667,cycle
349,567c0c140810,add2q_u,L1 receives message from the bus,0,23668,cycle
349,567c0c140810,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23668,cycle
349,567c0c140810,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
349,567c0c140810,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23668,cycle
349,567c0c140810,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23668,cycle
349,567c0c140810,add_req,LLC miss -> LLC sends request to DRAM,LLC,23668,cycle
349,567c0c140810,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23925,cycle
349,567c0c140810,respond,LLC sends response message to the requesting L1,LLC,23925,cycle
349,567c0c140810,updaDat,LLC updates its data array,LLC,23925,cycle
349,567c0c140810,wrCache,LLC: New data written to cache,LLC,23925,cycle
349,567c0c140810,respond,LLC sends response message to the requesting L1,LLC,23926,cycle
349,567c0c140810,add2q_u,L1 receives message from the bus,0,23930,cycle
349,567c0c140810,respond,L1 responds to core,0,23930,cycle
349,567c0c140810,updaDat,L1 attempts to update its data array,0,23930,cycle
349,567c0c140810,wrCache,L1: New data written to cache,0,23930,cycle
350,567c0c140814,add2q_l,L1: The message is added to the processing queue from the core,0,23932,cycle
350,567c0c140814,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23932,cycle
350,567c0c140814,hitActn,L1: request is a hit,0,23932,cycle
351,567c0c140818,add2q_l,L1: The message is added to the processing queue from the core,0,23934,cycle
351,567c0c140818,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23934,cycle
351,567c0c140818,hitActn,L1: request is a hit,0,23934,cycle
352,567c0c14081c,add2q_l,L1: The message is added to the processing queue from the core,0,23936,cycle
352,567c0c14081c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23936,cycle
352,567c0c14081c,hitActn,L1: request is a hit,0,23936,cycle
353,567c0c140820,add2q_l,L1: The message is added to the processing queue from the core,0,23938,cycle
353,567c0c140820,Miss?  ,L1: Was the request a miss?,0,1,boolean
353,567c0c140820,MSIredy,L1: Protocol determines message is now ready to be processed,0,23938,cycle
353,567c0c140820,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23938,cycle
353,567c0c140820,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23938,cycle
353,567c0c140820,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23939,cycle
353,567c0c140820,add2q_u,L1 receives message from the bus,0,23940,cycle
353,567c0c140820,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23940,cycle
353,567c0c140820,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
353,567c0c140820,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23940,cycle
353,567c0c140820,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23940,cycle
353,567c0c140820,add_req,LLC miss -> LLC sends request to DRAM,LLC,23940,cycle
353,567c0c140820,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24197,cycle
353,567c0c140820,respond,LLC sends response message to the requesting L1,LLC,24197,cycle
353,567c0c140820,updaDat,LLC updates its data array,LLC,24197,cycle
353,567c0c140820,wrCache,LLC: New data written to cache,LLC,24197,cycle
353,567c0c140820,respond,LLC sends response message to the requesting L1,LLC,24198,cycle
353,567c0c140820,add2q_u,L1 receives message from the bus,0,24202,cycle
353,567c0c140820,respond,L1 responds to core,0,24202,cycle
353,567c0c140820,updaDat,L1 attempts to update its data array,0,24202,cycle
353,567c0c140820,wrCache,L1: New data written to cache,0,24202,cycle
354,567c0c140824,add2q_l,L1: The message is added to the processing queue from the core,0,24204,cycle
354,567c0c140824,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24204,cycle
354,567c0c140824,hitActn,L1: request is a hit,0,24204,cycle
355,567c0c140828,add2q_l,L1: The message is added to the processing queue from the core,0,24206,cycle
355,567c0c140828,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24206,cycle
355,567c0c140828,hitActn,L1: request is a hit,0,24206,cycle
356,567c0c14082c,add2q_l,L1: The message is added to the processing queue from the core,0,24208,cycle
356,567c0c14082c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24208,cycle
356,567c0c14082c,hitActn,L1: request is a hit,0,24208,cycle
357,567c0c140830,add2q_l,L1: The message is added to the processing queue from the core,0,24210,cycle
357,567c0c140830,Miss?  ,L1: Was the request a miss?,0,1,boolean
357,567c0c140830,MSIredy,L1: Protocol determines message is now ready to be processed,0,24210,cycle
357,567c0c140830,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24210,cycle
357,567c0c140830,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24210,cycle
357,567c0c140830,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24211,cycle
357,567c0c140830,add2q_u,L1 receives message from the bus,0,24212,cycle
357,567c0c140830,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24212,cycle
357,567c0c140830,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
357,567c0c140830,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24212,cycle
357,567c0c140830,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24212,cycle
357,567c0c140830,add_req,LLC miss -> LLC sends request to DRAM,LLC,24212,cycle
357,567c0c140830,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24469,cycle
357,567c0c140830,respond,LLC sends response message to the requesting L1,LLC,24469,cycle
357,567c0c140830,updaDat,LLC updates its data array,LLC,24469,cycle
357,567c0c140830,wrCache,LLC: New data written to cache,LLC,24469,cycle
357,567c0c140830,respond,LLC sends response message to the requesting L1,LLC,24470,cycle
357,567c0c140830,add2q_u,L1 receives message from the bus,0,24474,cycle
357,567c0c140830,respond,L1 responds to core,0,24474,cycle
357,567c0c140830,updaDat,L1 attempts to update its data array,0,24474,cycle
357,567c0c140830,wrCache,L1: New data written to cache,0,24474,cycle
358,567c0c140834,add2q_l,L1: The message is added to the processing queue from the core,0,24476,cycle
358,567c0c140834,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24476,cycle
358,567c0c140834,hitActn,L1: request is a hit,0,24476,cycle
359,567c0c140838,add2q_l,L1: The message is added to the processing queue from the core,0,24478,cycle
359,567c0c140838,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24478,cycle
359,567c0c140838,hitActn,L1: request is a hit,0,24478,cycle
360,567c0c14083c,add2q_l,L1: The message is added to the processing queue from the core,0,24480,cycle
360,567c0c14083c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24480,cycle
360,567c0c14083c,hitActn,L1: request is a hit,0,24480,cycle
361,567c0c140840,add2q_l,L1: The message is added to the processing queue from the core,0,24482,cycle
361,567c0c140840,Miss?  ,L1: Was the request a miss?,0,1,boolean
361,567c0c140840,MSIredy,L1: Protocol determines message is now ready to be processed,0,24482,cycle
361,567c0c140840,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24482,cycle
361,567c0c140840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24482,cycle
361,567c0c140840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24483,cycle
361,567c0c140840,add2q_u,L1 receives message from the bus,0,24484,cycle
361,567c0c140840,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24484,cycle
361,567c0c140840,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
361,567c0c140840,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24484,cycle
361,567c0c140840,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24484,cycle
361,567c0c140840,add_req,LLC miss -> LLC sends request to DRAM,LLC,24484,cycle
361,567c0c140840,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24741,cycle
361,567c0c140840,respond,LLC sends response message to the requesting L1,LLC,24741,cycle
361,567c0c140840,updaDat,LLC updates its data array,LLC,24741,cycle
361,567c0c140840,wrCache,LLC: New data written to cache,LLC,24741,cycle
361,567c0c140840,respond,LLC sends response message to the requesting L1,LLC,24742,cycle
361,567c0c140840,add2q_u,L1 receives message from the bus,0,24746,cycle
361,567c0c140840,respond,L1 responds to core,0,24746,cycle
361,567c0c140840,updaDat,L1 attempts to update its data array,0,24746,cycle
361,567c0c140840,wrCache,L1: New data written to cache,0,24746,cycle
362,567c0c140844,add2q_l,L1: The message is added to the processing queue from the core,0,24748,cycle
362,567c0c140844,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24748,cycle
362,567c0c140844,hitActn,L1: request is a hit,0,24748,cycle
363,567c0c140848,add2q_l,L1: The message is added to the processing queue from the core,0,24750,cycle
363,567c0c140848,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24750,cycle
363,567c0c140848,hitActn,L1: request is a hit,0,24750,cycle
364,567c0c14084c,add2q_l,L1: The message is added to the processing queue from the core,0,24752,cycle
364,567c0c14084c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24752,cycle
364,567c0c14084c,hitActn,L1: request is a hit,0,24752,cycle
365,567c0c140850,add2q_l,L1: The message is added to the processing queue from the core,0,24754,cycle
365,567c0c140850,Miss?  ,L1: Was the request a miss?,0,1,boolean
365,567c0c140850,MSIredy,L1: Protocol determines message is now ready to be processed,0,24754,cycle
365,567c0c140850,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24754,cycle
365,567c0c140850,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24754,cycle
365,567c0c140850,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24755,cycle
365,567c0c140850,add2q_u,L1 receives message from the bus,0,24756,cycle
365,567c0c140850,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24756,cycle
365,567c0c140850,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
365,567c0c140850,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24756,cycle
365,567c0c140850,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24756,cycle
365,567c0c140850,add_req,LLC miss -> LLC sends request to DRAM,LLC,24756,cycle
365,567c0c140850,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25013,cycle
365,567c0c140850,respond,LLC sends response message to the requesting L1,LLC,25013,cycle
365,567c0c140850,updaDat,LLC updates its data array,LLC,25013,cycle
365,567c0c140850,wrCache,LLC: New data written to cache,LLC,25013,cycle
365,567c0c140850,respond,LLC sends response message to the requesting L1,LLC,25014,cycle
365,567c0c140850,add2q_u,L1 receives message from the bus,0,25018,cycle
365,567c0c140850,respond,L1 responds to core,0,25018,cycle
365,567c0c140850,updaDat,L1 attempts to update its data array,0,25018,cycle
365,567c0c140850,wrCache,L1: New data written to cache,0,25018,cycle
366,567c0c140854,add2q_l,L1: The message is added to the processing queue from the core,0,25020,cycle
366,567c0c140854,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25020,cycle
366,567c0c140854,hitActn,L1: request is a hit,0,25020,cycle
367,567c0c140858,add2q_l,L1: The message is added to the processing queue from the core,0,25022,cycle
367,567c0c140858,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25022,cycle
367,567c0c140858,hitActn,L1: request is a hit,0,25022,cycle
368,567c0c14085c,add2q_l,L1: The message is added to the processing queue from the core,0,25024,cycle
368,567c0c14085c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25024,cycle
368,567c0c14085c,hitActn,L1: request is a hit,0,25024,cycle
369,567c0c140860,add2q_l,L1: The message is added to the processing queue from the core,0,25026,cycle
369,567c0c140860,Miss?  ,L1: Was the request a miss?,0,1,boolean
369,567c0c140860,MSIredy,L1: Protocol determines message is now ready to be processed,0,25026,cycle
369,567c0c140860,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25026,cycle
369,567c0c140860,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25026,cycle
369,567c0c140860,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25027,cycle
369,567c0c140860,add2q_u,L1 receives message from the bus,0,25028,cycle
369,567c0c140860,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25028,cycle
369,567c0c140860,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
369,567c0c140860,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25028,cycle
369,567c0c140860,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25028,cycle
369,567c0c140860,add_req,LLC miss -> LLC sends request to DRAM,LLC,25028,cycle
369,567c0c140860,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25285,cycle
369,567c0c140860,respond,LLC sends response message to the requesting L1,LLC,25285,cycle
369,567c0c140860,updaDat,LLC updates its data array,LLC,25285,cycle
369,567c0c140860,wrCache,LLC: New data written to cache,LLC,25285,cycle
369,567c0c140860,respond,LLC sends response message to the requesting L1,LLC,25286,cycle
369,567c0c140860,add2q_u,L1 receives message from the bus,0,25290,cycle
369,567c0c140860,respond,L1 responds to core,0,25290,cycle
369,567c0c140860,updaDat,L1 attempts to update its data array,0,25290,cycle
369,567c0c140860,wrCache,L1: New data written to cache,0,25290,cycle
370,567c0c140864,add2q_l,L1: The message is added to the processing queue from the core,0,25292,cycle
370,567c0c140864,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25292,cycle
370,567c0c140864,hitActn,L1: request is a hit,0,25292,cycle
371,567c0c140868,add2q_l,L1: The message is added to the processing queue from the core,0,25294,cycle
371,567c0c140868,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25294,cycle
371,567c0c140868,hitActn,L1: request is a hit,0,25294,cycle
372,567c0c14086c,add2q_l,L1: The message is added to the processing queue from the core,0,25296,cycle
372,567c0c14086c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25296,cycle
372,567c0c14086c,hitActn,L1: request is a hit,0,25296,cycle
373,567c0c140870,add2q_l,L1: The message is added to the processing queue from the core,0,25298,cycle
373,567c0c140870,Miss?  ,L1: Was the request a miss?,0,1,boolean
373,567c0c140870,MSIredy,L1: Protocol determines message is now ready to be processed,0,25298,cycle
373,567c0c140870,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25298,cycle
373,567c0c140870,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25298,cycle
373,567c0c140870,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25299,cycle
373,567c0c140870,add2q_u,L1 receives message from the bus,0,25300,cycle
373,567c0c140870,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25300,cycle
373,567c0c140870,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
373,567c0c140870,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25300,cycle
373,567c0c140870,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25300,cycle
373,567c0c140870,add_req,LLC miss -> LLC sends request to DRAM,LLC,25300,cycle
373,567c0c140870,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25557,cycle
373,567c0c140870,respond,LLC sends response message to the requesting L1,LLC,25557,cycle
373,567c0c140870,updaDat,LLC updates its data array,LLC,25557,cycle
373,567c0c140870,wrCache,LLC: New data written to cache,LLC,25557,cycle
373,567c0c140870,respond,LLC sends response message to the requesting L1,LLC,25558,cycle
373,567c0c140870,add2q_u,L1 receives message from the bus,0,25562,cycle
373,567c0c140870,respond,L1 responds to core,0,25562,cycle
373,567c0c140870,updaDat,L1 attempts to update its data array,0,25562,cycle
373,567c0c140870,wrCache,L1: New data written to cache,0,25562,cycle
374,567c0c140874,add2q_l,L1: The message is added to the processing queue from the core,0,25564,cycle
374,567c0c140874,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25564,cycle
374,567c0c140874,hitActn,L1: request is a hit,0,25564,cycle
375,567c0c140878,add2q_l,L1: The message is added to the processing queue from the core,0,25566,cycle
375,567c0c140878,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25566,cycle
375,567c0c140878,hitActn,L1: request is a hit,0,25566,cycle
376,567c0c14087c,add2q_l,L1: The message is added to the processing queue from the core,0,25568,cycle
376,567c0c14087c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25568,cycle
376,567c0c14087c,hitActn,L1: request is a hit,0,25568,cycle
377,567c0c140880,add2q_l,L1: The message is added to the processing queue from the core,0,25570,cycle
377,567c0c140880,Miss?  ,L1: Was the request a miss?,0,1,boolean
377,567c0c140880,MSIredy,L1: Protocol determines message is now ready to be processed,0,25570,cycle
377,567c0c140880,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25570,cycle
377,567c0c140880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25570,cycle
377,567c0c140880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25571,cycle
377,567c0c140880,add2q_u,L1 receives message from the bus,0,25572,cycle
377,567c0c140880,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25572,cycle
377,567c0c140880,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
377,567c0c140880,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25572,cycle
377,567c0c140880,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25572,cycle
377,567c0c140880,add_req,LLC miss -> LLC sends request to DRAM,LLC,25572,cycle
377,567c0c140880,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25829,cycle
377,567c0c140880,respond,LLC sends response message to the requesting L1,LLC,25829,cycle
377,567c0c140880,updaDat,LLC updates its data array,LLC,25829,cycle
377,567c0c140880,wrCache,LLC: New data written to cache,LLC,25829,cycle
377,567c0c140880,respond,LLC sends response message to the requesting L1,LLC,25830,cycle
377,567c0c140880,add2q_u,L1 receives message from the bus,0,25834,cycle
377,567c0c140880,respond,L1 responds to core,0,25834,cycle
377,567c0c140880,updaDat,L1 attempts to update its data array,0,25834,cycle
377,567c0c140880,wrCache,L1: New data written to cache,0,25834,cycle
378,567c0c140884,add2q_l,L1: The message is added to the processing queue from the core,0,25836,cycle
378,567c0c140884,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25836,cycle
378,567c0c140884,hitActn,L1: request is a hit,0,25836,cycle
379,567c0c140888,add2q_l,L1: The message is added to the processing queue from the core,0,25838,cycle
379,567c0c140888,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25838,cycle
379,567c0c140888,hitActn,L1: request is a hit,0,25838,cycle
380,567c0c14088c,add2q_l,L1: The message is added to the processing queue from the core,0,25840,cycle
380,567c0c14088c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25840,cycle
380,567c0c14088c,hitActn,L1: request is a hit,0,25840,cycle
381,567c0c140890,add2q_l,L1: The message is added to the processing queue from the core,0,25842,cycle
381,567c0c140890,Miss?  ,L1: Was the request a miss?,0,1,boolean
381,567c0c140890,MSIredy,L1: Protocol determines message is now ready to be processed,0,25842,cycle
381,567c0c140890,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25842,cycle
381,567c0c140890,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25842,cycle
381,567c0c140890,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25843,cycle
381,567c0c140890,add2q_u,L1 receives message from the bus,0,25844,cycle
381,567c0c140890,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25844,cycle
381,567c0c140890,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
381,567c0c140890,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25844,cycle
381,567c0c140890,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25844,cycle
381,567c0c140890,add_req,LLC miss -> LLC sends request to DRAM,LLC,25844,cycle
381,567c0c140890,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26101,cycle
381,567c0c140890,respond,LLC sends response message to the requesting L1,LLC,26101,cycle
381,567c0c140890,updaDat,LLC updates its data array,LLC,26101,cycle
381,567c0c140890,wrCache,LLC: New data written to cache,LLC,26101,cycle
381,567c0c140890,respond,LLC sends response message to the requesting L1,LLC,26102,cycle
381,567c0c140890,add2q_u,L1 receives message from the bus,0,26106,cycle
381,567c0c140890,respond,L1 responds to core,0,26106,cycle
381,567c0c140890,updaDat,L1 attempts to update its data array,0,26106,cycle
381,567c0c140890,wrCache,L1: New data written to cache,0,26106,cycle
382,567c0c140894,add2q_l,L1: The message is added to the processing queue from the core,0,26108,cycle
382,567c0c140894,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26108,cycle
382,567c0c140894,hitActn,L1: request is a hit,0,26108,cycle
383,567c0c140898,add2q_l,L1: The message is added to the processing queue from the core,0,26110,cycle
383,567c0c140898,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26110,cycle
383,567c0c140898,hitActn,L1: request is a hit,0,26110,cycle
384,567c0c14089c,add2q_l,L1: The message is added to the processing queue from the core,0,26112,cycle
384,567c0c14089c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26112,cycle
384,567c0c14089c,hitActn,L1: request is a hit,0,26112,cycle
385,567c0c1408a0,add2q_l,L1: The message is added to the processing queue from the core,0,26114,cycle
385,567c0c1408a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
385,567c0c1408a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26114,cycle
385,567c0c1408a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26114,cycle
385,567c0c1408a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26114,cycle
385,567c0c1408a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26115,cycle
385,567c0c1408a0,add2q_u,L1 receives message from the bus,0,26116,cycle
385,567c0c1408a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26116,cycle
385,567c0c1408a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
385,567c0c1408a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26116,cycle
385,567c0c1408a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26116,cycle
385,567c0c1408a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26116,cycle
385,567c0c1408a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26373,cycle
385,567c0c1408a0,respond,LLC sends response message to the requesting L1,LLC,26373,cycle
385,567c0c1408a0,updaDat,LLC updates its data array,LLC,26373,cycle
385,567c0c1408a0,wrCache,LLC: New data written to cache,LLC,26373,cycle
385,567c0c1408a0,respond,LLC sends response message to the requesting L1,LLC,26374,cycle
385,567c0c1408a0,add2q_u,L1 receives message from the bus,0,26378,cycle
385,567c0c1408a0,respond,L1 responds to core,0,26378,cycle
385,567c0c1408a0,updaDat,L1 attempts to update its data array,0,26378,cycle
385,567c0c1408a0,wrCache,L1: New data written to cache,0,26378,cycle
386,567c0c1408a4,add2q_l,L1: The message is added to the processing queue from the core,0,26380,cycle
386,567c0c1408a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26380,cycle
386,567c0c1408a4,hitActn,L1: request is a hit,0,26380,cycle
387,567c0c1408a8,add2q_l,L1: The message is added to the processing queue from the core,0,26382,cycle
387,567c0c1408a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26382,cycle
387,567c0c1408a8,hitActn,L1: request is a hit,0,26382,cycle
388,567c0c1408ac,add2q_l,L1: The message is added to the processing queue from the core,0,26384,cycle
388,567c0c1408ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26384,cycle
388,567c0c1408ac,hitActn,L1: request is a hit,0,26384,cycle
389,567c0c1408b0,add2q_l,L1: The message is added to the processing queue from the core,0,26386,cycle
389,567c0c1408b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
389,567c0c1408b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26386,cycle
389,567c0c1408b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26386,cycle
389,567c0c1408b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26386,cycle
389,567c0c1408b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26387,cycle
389,567c0c1408b0,add2q_u,L1 receives message from the bus,0,26388,cycle
389,567c0c1408b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26388,cycle
389,567c0c1408b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
389,567c0c1408b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26388,cycle
389,567c0c1408b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26388,cycle
389,567c0c1408b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26388,cycle
389,567c0c1408b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26645,cycle
389,567c0c1408b0,respond,LLC sends response message to the requesting L1,LLC,26645,cycle
389,567c0c1408b0,updaDat,LLC updates its data array,LLC,26645,cycle
389,567c0c1408b0,wrCache,LLC: New data written to cache,LLC,26645,cycle
389,567c0c1408b0,respond,LLC sends response message to the requesting L1,LLC,26646,cycle
389,567c0c1408b0,add2q_u,L1 receives message from the bus,0,26650,cycle
389,567c0c1408b0,respond,L1 responds to core,0,26650,cycle
389,567c0c1408b0,updaDat,L1 attempts to update its data array,0,26650,cycle
389,567c0c1408b0,wrCache,L1: New data written to cache,0,26650,cycle
390,567c0c1408b4,add2q_l,L1: The message is added to the processing queue from the core,0,26652,cycle
390,567c0c1408b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26652,cycle
390,567c0c1408b4,hitActn,L1: request is a hit,0,26652,cycle
391,567c0c1408b8,add2q_l,L1: The message is added to the processing queue from the core,0,26654,cycle
391,567c0c1408b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26654,cycle
391,567c0c1408b8,hitActn,L1: request is a hit,0,26654,cycle
392,567c0c1408bc,add2q_l,L1: The message is added to the processing queue from the core,0,26656,cycle
392,567c0c1408bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26656,cycle
392,567c0c1408bc,hitActn,L1: request is a hit,0,26656,cycle
393,567c0c1408c0,add2q_l,L1: The message is added to the processing queue from the core,0,26658,cycle
393,567c0c1408c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
393,567c0c1408c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26658,cycle
393,567c0c1408c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26658,cycle
393,567c0c1408c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26658,cycle
393,567c0c1408c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26659,cycle
393,567c0c1408c0,add2q_u,L1 receives message from the bus,0,26660,cycle
393,567c0c1408c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26660,cycle
393,567c0c1408c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
393,567c0c1408c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26660,cycle
393,567c0c1408c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26660,cycle
393,567c0c1408c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26660,cycle
393,567c0c1408c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26917,cycle
393,567c0c1408c0,respond,LLC sends response message to the requesting L1,LLC,26917,cycle
393,567c0c1408c0,updaDat,LLC updates its data array,LLC,26917,cycle
393,567c0c1408c0,wrCache,LLC: New data written to cache,LLC,26917,cycle
393,567c0c1408c0,respond,LLC sends response message to the requesting L1,LLC,26918,cycle
393,567c0c1408c0,add2q_u,L1 receives message from the bus,0,26922,cycle
393,567c0c1408c0,respond,L1 responds to core,0,26922,cycle
393,567c0c1408c0,updaDat,L1 attempts to update its data array,0,26922,cycle
393,567c0c1408c0,wrCache,L1: New data written to cache,0,26922,cycle
394,567c0c1408c4,add2q_l,L1: The message is added to the processing queue from the core,0,26924,cycle
394,567c0c1408c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26924,cycle
394,567c0c1408c4,hitActn,L1: request is a hit,0,26924,cycle
395,567c0c1408c8,add2q_l,L1: The message is added to the processing queue from the core,0,26926,cycle
395,567c0c1408c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26926,cycle
395,567c0c1408c8,hitActn,L1: request is a hit,0,26926,cycle
396,567c0c1408cc,add2q_l,L1: The message is added to the processing queue from the core,0,26928,cycle
396,567c0c1408cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26928,cycle
396,567c0c1408cc,hitActn,L1: request is a hit,0,26928,cycle
397,567c0c1408d0,add2q_l,L1: The message is added to the processing queue from the core,0,26930,cycle
397,567c0c1408d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
397,567c0c1408d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26930,cycle
397,567c0c1408d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26930,cycle
397,567c0c1408d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26930,cycle
397,567c0c1408d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26931,cycle
397,567c0c1408d0,add2q_u,L1 receives message from the bus,0,26932,cycle
397,567c0c1408d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26932,cycle
397,567c0c1408d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
397,567c0c1408d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26932,cycle
397,567c0c1408d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26932,cycle
397,567c0c1408d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26932,cycle
397,567c0c1408d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27189,cycle
397,567c0c1408d0,respond,LLC sends response message to the requesting L1,LLC,27189,cycle
397,567c0c1408d0,updaDat,LLC updates its data array,LLC,27189,cycle
397,567c0c1408d0,wrCache,LLC: New data written to cache,LLC,27189,cycle
397,567c0c1408d0,respond,LLC sends response message to the requesting L1,LLC,27190,cycle
397,567c0c1408d0,add2q_u,L1 receives message from the bus,0,27194,cycle
397,567c0c1408d0,respond,L1 responds to core,0,27194,cycle
397,567c0c1408d0,updaDat,L1 attempts to update its data array,0,27194,cycle
397,567c0c1408d0,wrCache,L1: New data written to cache,0,27194,cycle
398,567c0c1408d4,add2q_l,L1: The message is added to the processing queue from the core,0,27196,cycle
398,567c0c1408d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27196,cycle
398,567c0c1408d4,hitActn,L1: request is a hit,0,27196,cycle
399,567c0c1408d8,add2q_l,L1: The message is added to the processing queue from the core,0,27198,cycle
399,567c0c1408d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27198,cycle
399,567c0c1408d8,hitActn,L1: request is a hit,0,27198,cycle
400,567c0c1408dc,add2q_l,L1: The message is added to the processing queue from the core,0,27200,cycle
400,567c0c1408dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27200,cycle
400,567c0c1408dc,hitActn,L1: request is a hit,0,27200,cycle
401,567c0c1408e0,add2q_l,L1: The message is added to the processing queue from the core,0,27202,cycle
401,567c0c1408e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
401,567c0c1408e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,27202,cycle
401,567c0c1408e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27202,cycle
401,567c0c1408e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27202,cycle
401,567c0c1408e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27203,cycle
401,567c0c1408e0,add2q_u,L1 receives message from the bus,0,27204,cycle
401,567c0c1408e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27204,cycle
401,567c0c1408e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
401,567c0c1408e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27204,cycle
401,567c0c1408e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27204,cycle
401,567c0c1408e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,27204,cycle
401,567c0c1408e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27461,cycle
401,567c0c1408e0,respond,LLC sends response message to the requesting L1,LLC,27461,cycle
401,567c0c1408e0,updaDat,LLC updates its data array,LLC,27461,cycle
401,567c0c1408e0,wrCache,LLC: New data written to cache,LLC,27461,cycle
401,567c0c1408e0,respond,LLC sends response message to the requesting L1,LLC,27462,cycle
401,567c0c1408e0,add2q_u,L1 receives message from the bus,0,27466,cycle
401,567c0c1408e0,respond,L1 responds to core,0,27466,cycle
401,567c0c1408e0,updaDat,L1 attempts to update its data array,0,27466,cycle
401,567c0c1408e0,wrCache,L1: New data written to cache,0,27466,cycle
402,567c0c1408e4,add2q_l,L1: The message is added to the processing queue from the core,0,27468,cycle
402,567c0c1408e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27468,cycle
402,567c0c1408e4,hitActn,L1: request is a hit,0,27468,cycle
403,567c0c1408e8,add2q_l,L1: The message is added to the processing queue from the core,0,27470,cycle
403,567c0c1408e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27470,cycle
403,567c0c1408e8,hitActn,L1: request is a hit,0,27470,cycle
404,567c0c1408ec,add2q_l,L1: The message is added to the processing queue from the core,0,27472,cycle
404,567c0c1408ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27472,cycle
404,567c0c1408ec,hitActn,L1: request is a hit,0,27472,cycle
405,567c0c1408f0,add2q_l,L1: The message is added to the processing queue from the core,0,27474,cycle
405,567c0c1408f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
405,567c0c1408f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,27474,cycle
405,567c0c1408f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27474,cycle
405,567c0c1408f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27474,cycle
405,567c0c1408f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27475,cycle
405,567c0c1408f0,add2q_u,L1 receives message from the bus,0,27476,cycle
405,567c0c1408f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27476,cycle
405,567c0c1408f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
405,567c0c1408f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27476,cycle
405,567c0c1408f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27476,cycle
405,567c0c1408f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,27476,cycle
405,567c0c1408f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27733,cycle
405,567c0c1408f0,respond,LLC sends response message to the requesting L1,LLC,27733,cycle
405,567c0c1408f0,updaDat,LLC updates its data array,LLC,27733,cycle
405,567c0c1408f0,wrCache,LLC: New data written to cache,LLC,27733,cycle
405,567c0c1408f0,respond,LLC sends response message to the requesting L1,LLC,27734,cycle
405,567c0c1408f0,add2q_u,L1 receives message from the bus,0,27738,cycle
405,567c0c1408f0,respond,L1 responds to core,0,27738,cycle
405,567c0c1408f0,updaDat,L1 attempts to update its data array,0,27738,cycle
405,567c0c1408f0,wrCache,L1: New data written to cache,0,27738,cycle
406,567c0c1408f4,add2q_l,L1: The message is added to the processing queue from the core,0,27740,cycle
406,567c0c1408f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27740,cycle
406,567c0c1408f4,hitActn,L1: request is a hit,0,27740,cycle
407,567c0c1408f8,add2q_l,L1: The message is added to the processing queue from the core,0,27742,cycle
407,567c0c1408f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27742,cycle
407,567c0c1408f8,hitActn,L1: request is a hit,0,27742,cycle
408,567c0c1408fc,add2q_l,L1: The message is added to the processing queue from the core,0,27744,cycle
408,567c0c1408fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27744,cycle
408,567c0c1408fc,hitActn,L1: request is a hit,0,27744,cycle
409,567c0c140900,add2q_l,L1: The message is added to the processing queue from the core,0,27746,cycle
409,567c0c140900,Miss?  ,L1: Was the request a miss?,0,1,boolean
409,567c0c140900,MSIredy,L1: Protocol determines message is now ready to be processed,0,27746,cycle
409,567c0c140900,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27746,cycle
409,567c0c140900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27746,cycle
409,567c0c140900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27747,cycle
409,567c0c140900,add2q_u,L1 receives message from the bus,0,27748,cycle
409,567c0c140900,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27748,cycle
409,567c0c140900,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
409,567c0c140900,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27748,cycle
409,567c0c140900,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27748,cycle
409,567c0c140900,add_req,LLC miss -> LLC sends request to DRAM,LLC,27748,cycle
409,567c0c140900,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28005,cycle
409,567c0c140900,respond,LLC sends response message to the requesting L1,LLC,28005,cycle
409,567c0c140900,updaDat,LLC updates its data array,LLC,28005,cycle
409,567c0c140900,wrCache,LLC: New data written to cache,LLC,28005,cycle
409,567c0c140900,respond,LLC sends response message to the requesting L1,LLC,28006,cycle
409,567c0c140900,add2q_u,L1 receives message from the bus,0,28010,cycle
409,567c0c140900,respond,L1 responds to core,0,28010,cycle
409,567c0c140900,updaDat,L1 attempts to update its data array,0,28010,cycle
409,567c0c140900,wrCache,L1: New data written to cache,0,28010,cycle
410,567c0c140904,add2q_l,L1: The message is added to the processing queue from the core,0,28012,cycle
410,567c0c140904,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28012,cycle
410,567c0c140904,hitActn,L1: request is a hit,0,28012,cycle
411,567c0c140908,add2q_l,L1: The message is added to the processing queue from the core,0,28014,cycle
411,567c0c140908,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28014,cycle
411,567c0c140908,hitActn,L1: request is a hit,0,28014,cycle
412,567c0c14090c,add2q_l,L1: The message is added to the processing queue from the core,0,28016,cycle
412,567c0c14090c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28016,cycle
412,567c0c14090c,hitActn,L1: request is a hit,0,28016,cycle
413,567c0c140910,add2q_l,L1: The message is added to the processing queue from the core,0,28018,cycle
413,567c0c140910,Miss?  ,L1: Was the request a miss?,0,1,boolean
413,567c0c140910,MSIredy,L1: Protocol determines message is now ready to be processed,0,28018,cycle
413,567c0c140910,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28018,cycle
413,567c0c140910,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28018,cycle
413,567c0c140910,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28019,cycle
413,567c0c140910,add2q_u,L1 receives message from the bus,0,28020,cycle
413,567c0c140910,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28020,cycle
413,567c0c140910,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
413,567c0c140910,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28020,cycle
413,567c0c140910,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28020,cycle
413,567c0c140910,add_req,LLC miss -> LLC sends request to DRAM,LLC,28020,cycle
413,567c0c140910,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28277,cycle
413,567c0c140910,respond,LLC sends response message to the requesting L1,LLC,28277,cycle
413,567c0c140910,updaDat,LLC updates its data array,LLC,28277,cycle
413,567c0c140910,wrCache,LLC: New data written to cache,LLC,28277,cycle
413,567c0c140910,respond,LLC sends response message to the requesting L1,LLC,28278,cycle
413,567c0c140910,add2q_u,L1 receives message from the bus,0,28282,cycle
413,567c0c140910,respond,L1 responds to core,0,28282,cycle
413,567c0c140910,updaDat,L1 attempts to update its data array,0,28282,cycle
413,567c0c140910,wrCache,L1: New data written to cache,0,28282,cycle
414,567c0c140914,add2q_l,L1: The message is added to the processing queue from the core,0,28284,cycle
414,567c0c140914,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28284,cycle
414,567c0c140914,hitActn,L1: request is a hit,0,28284,cycle
415,567c0c140918,add2q_l,L1: The message is added to the processing queue from the core,0,28286,cycle
415,567c0c140918,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28286,cycle
415,567c0c140918,hitActn,L1: request is a hit,0,28286,cycle
416,567c0c14091c,add2q_l,L1: The message is added to the processing queue from the core,0,28288,cycle
416,567c0c14091c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28288,cycle
416,567c0c14091c,hitActn,L1: request is a hit,0,28288,cycle
417,567c0c140920,add2q_l,L1: The message is added to the processing queue from the core,0,28290,cycle
417,567c0c140920,Miss?  ,L1: Was the request a miss?,0,1,boolean
417,567c0c140920,MSIredy,L1: Protocol determines message is now ready to be processed,0,28290,cycle
417,567c0c140920,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28290,cycle
417,567c0c140920,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28290,cycle
417,567c0c140920,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28291,cycle
417,567c0c140920,add2q_u,L1 receives message from the bus,0,28292,cycle
417,567c0c140920,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28292,cycle
417,567c0c140920,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
417,567c0c140920,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28292,cycle
417,567c0c140920,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28292,cycle
417,567c0c140920,add_req,LLC miss -> LLC sends request to DRAM,LLC,28292,cycle
417,567c0c140920,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28549,cycle
417,567c0c140920,respond,LLC sends response message to the requesting L1,LLC,28549,cycle
417,567c0c140920,updaDat,LLC updates its data array,LLC,28549,cycle
417,567c0c140920,wrCache,LLC: New data written to cache,LLC,28549,cycle
417,567c0c140920,respond,LLC sends response message to the requesting L1,LLC,28550,cycle
417,567c0c140920,add2q_u,L1 receives message from the bus,0,28554,cycle
417,567c0c140920,respond,L1 responds to core,0,28554,cycle
417,567c0c140920,updaDat,L1 attempts to update its data array,0,28554,cycle
417,567c0c140920,wrCache,L1: New data written to cache,0,28554,cycle
418,567c0c140924,add2q_l,L1: The message is added to the processing queue from the core,0,28556,cycle
418,567c0c140924,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28556,cycle
418,567c0c140924,hitActn,L1: request is a hit,0,28556,cycle
419,567c0c140928,add2q_l,L1: The message is added to the processing queue from the core,0,28558,cycle
419,567c0c140928,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28558,cycle
419,567c0c140928,hitActn,L1: request is a hit,0,28558,cycle
420,567c0c14092c,add2q_l,L1: The message is added to the processing queue from the core,0,28560,cycle
420,567c0c14092c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28560,cycle
420,567c0c14092c,hitActn,L1: request is a hit,0,28560,cycle
421,567c0c140930,add2q_l,L1: The message is added to the processing queue from the core,0,28562,cycle
421,567c0c140930,Miss?  ,L1: Was the request a miss?,0,1,boolean
421,567c0c140930,MSIredy,L1: Protocol determines message is now ready to be processed,0,28562,cycle
421,567c0c140930,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28562,cycle
421,567c0c140930,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28562,cycle
421,567c0c140930,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28563,cycle
421,567c0c140930,add2q_u,L1 receives message from the bus,0,28564,cycle
421,567c0c140930,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28564,cycle
421,567c0c140930,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
421,567c0c140930,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28564,cycle
421,567c0c140930,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28564,cycle
421,567c0c140930,add_req,LLC miss -> LLC sends request to DRAM,LLC,28564,cycle
421,567c0c140930,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28821,cycle
421,567c0c140930,respond,LLC sends response message to the requesting L1,LLC,28821,cycle
421,567c0c140930,updaDat,LLC updates its data array,LLC,28821,cycle
421,567c0c140930,wrCache,LLC: New data written to cache,LLC,28821,cycle
421,567c0c140930,respond,LLC sends response message to the requesting L1,LLC,28822,cycle
421,567c0c140930,add2q_u,L1 receives message from the bus,0,28826,cycle
421,567c0c140930,respond,L1 responds to core,0,28826,cycle
421,567c0c140930,updaDat,L1 attempts to update its data array,0,28826,cycle
421,567c0c140930,wrCache,L1: New data written to cache,0,28826,cycle
422,567c0c140934,add2q_l,L1: The message is added to the processing queue from the core,0,28828,cycle
422,567c0c140934,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28828,cycle
422,567c0c140934,hitActn,L1: request is a hit,0,28828,cycle
423,567c0c140938,add2q_l,L1: The message is added to the processing queue from the core,0,28830,cycle
423,567c0c140938,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28830,cycle
423,567c0c140938,hitActn,L1: request is a hit,0,28830,cycle
424,567c0c14093c,add2q_l,L1: The message is added to the processing queue from the core,0,28832,cycle
424,567c0c14093c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28832,cycle
424,567c0c14093c,hitActn,L1: request is a hit,0,28832,cycle
425,567c0c140940,add2q_l,L1: The message is added to the processing queue from the core,0,28834,cycle
425,567c0c140940,Miss?  ,L1: Was the request a miss?,0,1,boolean
425,567c0c140940,MSIredy,L1: Protocol determines message is now ready to be processed,0,28834,cycle
425,567c0c140940,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28834,cycle
425,567c0c140940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28834,cycle
425,567c0c140940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28835,cycle
425,567c0c140940,add2q_u,L1 receives message from the bus,0,28836,cycle
425,567c0c140940,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28836,cycle
425,567c0c140940,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
425,567c0c140940,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28836,cycle
425,567c0c140940,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28836,cycle
425,567c0c140940,add_req,LLC miss -> LLC sends request to DRAM,LLC,28836,cycle
425,567c0c140940,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29093,cycle
425,567c0c140940,respond,LLC sends response message to the requesting L1,LLC,29093,cycle
425,567c0c140940,updaDat,LLC updates its data array,LLC,29093,cycle
425,567c0c140940,wrCache,LLC: New data written to cache,LLC,29093,cycle
425,567c0c140940,respond,LLC sends response message to the requesting L1,LLC,29094,cycle
425,567c0c140940,add2q_u,L1 receives message from the bus,0,29098,cycle
425,567c0c140940,respond,L1 responds to core,0,29098,cycle
425,567c0c140940,updaDat,L1 attempts to update its data array,0,29098,cycle
425,567c0c140940,wrCache,L1: New data written to cache,0,29098,cycle
426,567c0c140944,add2q_l,L1: The message is added to the processing queue from the core,0,29100,cycle
426,567c0c140944,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29100,cycle
426,567c0c140944,hitActn,L1: request is a hit,0,29100,cycle
427,567c0c140948,add2q_l,L1: The message is added to the processing queue from the core,0,29102,cycle
427,567c0c140948,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29102,cycle
427,567c0c140948,hitActn,L1: request is a hit,0,29102,cycle
428,567c0c14094c,add2q_l,L1: The message is added to the processing queue from the core,0,29104,cycle
428,567c0c14094c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29104,cycle
428,567c0c14094c,hitActn,L1: request is a hit,0,29104,cycle
429,567c0c140950,add2q_l,L1: The message is added to the processing queue from the core,0,29106,cycle
429,567c0c140950,Miss?  ,L1: Was the request a miss?,0,1,boolean
429,567c0c140950,MSIredy,L1: Protocol determines message is now ready to be processed,0,29106,cycle
429,567c0c140950,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29106,cycle
429,567c0c140950,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29106,cycle
429,567c0c140950,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29107,cycle
429,567c0c140950,add2q_u,L1 receives message from the bus,0,29108,cycle
429,567c0c140950,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29108,cycle
429,567c0c140950,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
429,567c0c140950,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29108,cycle
429,567c0c140950,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29108,cycle
429,567c0c140950,add_req,LLC miss -> LLC sends request to DRAM,LLC,29108,cycle
429,567c0c140950,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29365,cycle
429,567c0c140950,respond,LLC sends response message to the requesting L1,LLC,29365,cycle
429,567c0c140950,updaDat,LLC updates its data array,LLC,29365,cycle
429,567c0c140950,wrCache,LLC: New data written to cache,LLC,29365,cycle
429,567c0c140950,respond,LLC sends response message to the requesting L1,LLC,29366,cycle
429,567c0c140950,add2q_u,L1 receives message from the bus,0,29370,cycle
429,567c0c140950,respond,L1 responds to core,0,29370,cycle
429,567c0c140950,updaDat,L1 attempts to update its data array,0,29370,cycle
429,567c0c140950,wrCache,L1: New data written to cache,0,29370,cycle
430,567c0c140954,add2q_l,L1: The message is added to the processing queue from the core,0,29372,cycle
430,567c0c140954,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29372,cycle
430,567c0c140954,hitActn,L1: request is a hit,0,29372,cycle
431,567c0c140958,add2q_l,L1: The message is added to the processing queue from the core,0,29374,cycle
431,567c0c140958,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29374,cycle
431,567c0c140958,hitActn,L1: request is a hit,0,29374,cycle
432,567c0c14095c,add2q_l,L1: The message is added to the processing queue from the core,0,29376,cycle
432,567c0c14095c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29376,cycle
432,567c0c14095c,hitActn,L1: request is a hit,0,29376,cycle
433,567c0c140960,add2q_l,L1: The message is added to the processing queue from the core,0,29378,cycle
433,567c0c140960,Miss?  ,L1: Was the request a miss?,0,1,boolean
433,567c0c140960,MSIredy,L1: Protocol determines message is now ready to be processed,0,29378,cycle
433,567c0c140960,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29378,cycle
433,567c0c140960,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29378,cycle
433,567c0c140960,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29379,cycle
433,567c0c140960,add2q_u,L1 receives message from the bus,0,29380,cycle
433,567c0c140960,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29380,cycle
433,567c0c140960,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
433,567c0c140960,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29380,cycle
433,567c0c140960,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29380,cycle
433,567c0c140960,add_req,LLC miss -> LLC sends request to DRAM,LLC,29380,cycle
433,567c0c140960,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29637,cycle
433,567c0c140960,respond,LLC sends response message to the requesting L1,LLC,29637,cycle
433,567c0c140960,updaDat,LLC updates its data array,LLC,29637,cycle
433,567c0c140960,wrCache,LLC: New data written to cache,LLC,29637,cycle
433,567c0c140960,respond,LLC sends response message to the requesting L1,LLC,29638,cycle
433,567c0c140960,add2q_u,L1 receives message from the bus,0,29642,cycle
433,567c0c140960,respond,L1 responds to core,0,29642,cycle
433,567c0c140960,updaDat,L1 attempts to update its data array,0,29642,cycle
433,567c0c140960,wrCache,L1: New data written to cache,0,29642,cycle
434,567c0c140964,add2q_l,L1: The message is added to the processing queue from the core,0,29644,cycle
434,567c0c140964,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29644,cycle
434,567c0c140964,hitActn,L1: request is a hit,0,29644,cycle
435,567c0c140968,add2q_l,L1: The message is added to the processing queue from the core,0,29646,cycle
435,567c0c140968,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29646,cycle
435,567c0c140968,hitActn,L1: request is a hit,0,29646,cycle
436,567c0c14096c,add2q_l,L1: The message is added to the processing queue from the core,0,29648,cycle
436,567c0c14096c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29648,cycle
436,567c0c14096c,hitActn,L1: request is a hit,0,29648,cycle
437,567c0c140970,add2q_l,L1: The message is added to the processing queue from the core,0,29650,cycle
437,567c0c140970,Miss?  ,L1: Was the request a miss?,0,1,boolean
437,567c0c140970,MSIredy,L1: Protocol determines message is now ready to be processed,0,29650,cycle
437,567c0c140970,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29650,cycle
437,567c0c140970,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29650,cycle
437,567c0c140970,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29651,cycle
437,567c0c140970,add2q_u,L1 receives message from the bus,0,29652,cycle
437,567c0c140970,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29652,cycle
437,567c0c140970,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
437,567c0c140970,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29652,cycle
437,567c0c140970,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29652,cycle
437,567c0c140970,add_req,LLC miss -> LLC sends request to DRAM,LLC,29652,cycle
437,567c0c140970,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29909,cycle
437,567c0c140970,respond,LLC sends response message to the requesting L1,LLC,29909,cycle
437,567c0c140970,updaDat,LLC updates its data array,LLC,29909,cycle
437,567c0c140970,wrCache,LLC: New data written to cache,LLC,29909,cycle
437,567c0c140970,respond,LLC sends response message to the requesting L1,LLC,29910,cycle
437,567c0c140970,add2q_u,L1 receives message from the bus,0,29914,cycle
437,567c0c140970,respond,L1 responds to core,0,29914,cycle
437,567c0c140970,updaDat,L1 attempts to update its data array,0,29914,cycle
437,567c0c140970,wrCache,L1: New data written to cache,0,29914,cycle
438,567c0c140974,add2q_l,L1: The message is added to the processing queue from the core,0,29916,cycle
438,567c0c140974,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29916,cycle
438,567c0c140974,hitActn,L1: request is a hit,0,29916,cycle
439,567c0c140978,add2q_l,L1: The message is added to the processing queue from the core,0,29918,cycle
439,567c0c140978,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29918,cycle
439,567c0c140978,hitActn,L1: request is a hit,0,29918,cycle
440,567c0c14097c,add2q_l,L1: The message is added to the processing queue from the core,0,29920,cycle
440,567c0c14097c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29920,cycle
440,567c0c14097c,hitActn,L1: request is a hit,0,29920,cycle
441,567c0c140980,add2q_l,L1: The message is added to the processing queue from the core,0,29922,cycle
441,567c0c140980,Miss?  ,L1: Was the request a miss?,0,1,boolean
441,567c0c140980,MSIredy,L1: Protocol determines message is now ready to be processed,0,29922,cycle
441,567c0c140980,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29922,cycle
441,567c0c140980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29922,cycle
441,567c0c140980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29923,cycle
441,567c0c140980,add2q_u,L1 receives message from the bus,0,29924,cycle
441,567c0c140980,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29924,cycle
441,567c0c140980,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
441,567c0c140980,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29924,cycle
441,567c0c140980,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29924,cycle
441,567c0c140980,add_req,LLC miss -> LLC sends request to DRAM,LLC,29924,cycle
441,567c0c140980,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30181,cycle
441,567c0c140980,respond,LLC sends response message to the requesting L1,LLC,30181,cycle
441,567c0c140980,updaDat,LLC updates its data array,LLC,30181,cycle
441,567c0c140980,wrCache,LLC: New data written to cache,LLC,30181,cycle
441,567c0c140980,respond,LLC sends response message to the requesting L1,LLC,30182,cycle
441,567c0c140980,add2q_u,L1 receives message from the bus,0,30186,cycle
441,567c0c140980,respond,L1 responds to core,0,30186,cycle
441,567c0c140980,updaDat,L1 attempts to update its data array,0,30186,cycle
441,567c0c140980,wrCache,L1: New data written to cache,0,30186,cycle
442,567c0c140984,add2q_l,L1: The message is added to the processing queue from the core,0,30188,cycle
442,567c0c140984,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30188,cycle
442,567c0c140984,hitActn,L1: request is a hit,0,30188,cycle
443,567c0c140988,add2q_l,L1: The message is added to the processing queue from the core,0,30190,cycle
443,567c0c140988,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30190,cycle
443,567c0c140988,hitActn,L1: request is a hit,0,30190,cycle
444,567c0c14098c,add2q_l,L1: The message is added to the processing queue from the core,0,30192,cycle
444,567c0c14098c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30192,cycle
444,567c0c14098c,hitActn,L1: request is a hit,0,30192,cycle
445,567c0c140990,add2q_l,L1: The message is added to the processing queue from the core,0,30194,cycle
445,567c0c140990,Miss?  ,L1: Was the request a miss?,0,1,boolean
445,567c0c140990,MSIredy,L1: Protocol determines message is now ready to be processed,0,30194,cycle
445,567c0c140990,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30194,cycle
445,567c0c140990,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30194,cycle
445,567c0c140990,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30195,cycle
445,567c0c140990,add2q_u,L1 receives message from the bus,0,30196,cycle
445,567c0c140990,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30196,cycle
445,567c0c140990,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
445,567c0c140990,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30196,cycle
445,567c0c140990,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30196,cycle
445,567c0c140990,add_req,LLC miss -> LLC sends request to DRAM,LLC,30196,cycle
445,567c0c140990,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30453,cycle
445,567c0c140990,respond,LLC sends response message to the requesting L1,LLC,30453,cycle
445,567c0c140990,updaDat,LLC updates its data array,LLC,30453,cycle
445,567c0c140990,wrCache,LLC: New data written to cache,LLC,30453,cycle
445,567c0c140990,respond,LLC sends response message to the requesting L1,LLC,30454,cycle
445,567c0c140990,add2q_u,L1 receives message from the bus,0,30458,cycle
445,567c0c140990,respond,L1 responds to core,0,30458,cycle
445,567c0c140990,updaDat,L1 attempts to update its data array,0,30458,cycle
445,567c0c140990,wrCache,L1: New data written to cache,0,30458,cycle
446,567c0c140994,add2q_l,L1: The message is added to the processing queue from the core,0,30460,cycle
446,567c0c140994,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30460,cycle
446,567c0c140994,hitActn,L1: request is a hit,0,30460,cycle
447,567c0c140998,add2q_l,L1: The message is added to the processing queue from the core,0,30462,cycle
447,567c0c140998,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30462,cycle
447,567c0c140998,hitActn,L1: request is a hit,0,30462,cycle
448,567c0c14099c,add2q_l,L1: The message is added to the processing queue from the core,0,30464,cycle
448,567c0c14099c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30464,cycle
448,567c0c14099c,hitActn,L1: request is a hit,0,30464,cycle
449,567c0c1409a0,add2q_l,L1: The message is added to the processing queue from the core,0,30466,cycle
449,567c0c1409a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
449,567c0c1409a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,30466,cycle
449,567c0c1409a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30466,cycle
449,567c0c1409a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30466,cycle
449,567c0c1409a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30467,cycle
449,567c0c1409a0,add2q_u,L1 receives message from the bus,0,30468,cycle
449,567c0c1409a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30468,cycle
449,567c0c1409a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
449,567c0c1409a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30468,cycle
449,567c0c1409a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30468,cycle
449,567c0c1409a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,30468,cycle
449,567c0c1409a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30725,cycle
449,567c0c1409a0,respond,LLC sends response message to the requesting L1,LLC,30725,cycle
449,567c0c1409a0,updaDat,LLC updates its data array,LLC,30725,cycle
449,567c0c1409a0,wrCache,LLC: New data written to cache,LLC,30725,cycle
449,567c0c1409a0,respond,LLC sends response message to the requesting L1,LLC,30726,cycle
449,567c0c1409a0,add2q_u,L1 receives message from the bus,0,30730,cycle
449,567c0c1409a0,respond,L1 responds to core,0,30730,cycle
449,567c0c1409a0,updaDat,L1 attempts to update its data array,0,30730,cycle
449,567c0c1409a0,wrCache,L1: New data written to cache,0,30730,cycle
450,567c0c1409a4,add2q_l,L1: The message is added to the processing queue from the core,0,30732,cycle
450,567c0c1409a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30732,cycle
450,567c0c1409a4,hitActn,L1: request is a hit,0,30732,cycle
451,567c0c1409a8,add2q_l,L1: The message is added to the processing queue from the core,0,30734,cycle
451,567c0c1409a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30734,cycle
451,567c0c1409a8,hitActn,L1: request is a hit,0,30734,cycle
452,567c0c1409ac,add2q_l,L1: The message is added to the processing queue from the core,0,30736,cycle
452,567c0c1409ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30736,cycle
452,567c0c1409ac,hitActn,L1: request is a hit,0,30736,cycle
453,567c0c1409b0,add2q_l,L1: The message is added to the processing queue from the core,0,30738,cycle
453,567c0c1409b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
453,567c0c1409b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,30738,cycle
453,567c0c1409b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30738,cycle
453,567c0c1409b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30738,cycle
453,567c0c1409b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30739,cycle
453,567c0c1409b0,add2q_u,L1 receives message from the bus,0,30740,cycle
453,567c0c1409b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30740,cycle
453,567c0c1409b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
453,567c0c1409b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30740,cycle
453,567c0c1409b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30740,cycle
453,567c0c1409b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,30740,cycle
453,567c0c1409b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30997,cycle
453,567c0c1409b0,respond,LLC sends response message to the requesting L1,LLC,30997,cycle
453,567c0c1409b0,updaDat,LLC updates its data array,LLC,30997,cycle
453,567c0c1409b0,wrCache,LLC: New data written to cache,LLC,30997,cycle
453,567c0c1409b0,respond,LLC sends response message to the requesting L1,LLC,30998,cycle
453,567c0c1409b0,add2q_u,L1 receives message from the bus,0,31002,cycle
453,567c0c1409b0,respond,L1 responds to core,0,31002,cycle
453,567c0c1409b0,updaDat,L1 attempts to update its data array,0,31002,cycle
453,567c0c1409b0,wrCache,L1: New data written to cache,0,31002,cycle
454,567c0c1409b4,add2q_l,L1: The message is added to the processing queue from the core,0,31004,cycle
454,567c0c1409b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31004,cycle
454,567c0c1409b4,hitActn,L1: request is a hit,0,31004,cycle
455,567c0c1409b8,add2q_l,L1: The message is added to the processing queue from the core,0,31006,cycle
455,567c0c1409b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31006,cycle
455,567c0c1409b8,hitActn,L1: request is a hit,0,31006,cycle
456,567c0c1409bc,add2q_l,L1: The message is added to the processing queue from the core,0,31008,cycle
456,567c0c1409bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31008,cycle
456,567c0c1409bc,hitActn,L1: request is a hit,0,31008,cycle
457,567c0c1409c0,add2q_l,L1: The message is added to the processing queue from the core,0,31010,cycle
457,567c0c1409c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
457,567c0c1409c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,31010,cycle
457,567c0c1409c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31010,cycle
457,567c0c1409c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31010,cycle
457,567c0c1409c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31011,cycle
457,567c0c1409c0,add2q_u,L1 receives message from the bus,0,31012,cycle
457,567c0c1409c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31012,cycle
457,567c0c1409c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
457,567c0c1409c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31012,cycle
457,567c0c1409c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31012,cycle
457,567c0c1409c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,31012,cycle
457,567c0c1409c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31269,cycle
457,567c0c1409c0,respond,LLC sends response message to the requesting L1,LLC,31269,cycle
457,567c0c1409c0,updaDat,LLC updates its data array,LLC,31269,cycle
457,567c0c1409c0,wrCache,LLC: New data written to cache,LLC,31269,cycle
457,567c0c1409c0,respond,LLC sends response message to the requesting L1,LLC,31270,cycle
457,567c0c1409c0,add2q_u,L1 receives message from the bus,0,31274,cycle
457,567c0c1409c0,respond,L1 responds to core,0,31274,cycle
457,567c0c1409c0,updaDat,L1 attempts to update its data array,0,31274,cycle
457,567c0c1409c0,wrCache,L1: New data written to cache,0,31274,cycle
458,567c0c1409c4,add2q_l,L1: The message is added to the processing queue from the core,0,31276,cycle
458,567c0c1409c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31276,cycle
458,567c0c1409c4,hitActn,L1: request is a hit,0,31276,cycle
459,567c0c1409c8,add2q_l,L1: The message is added to the processing queue from the core,0,31278,cycle
459,567c0c1409c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31278,cycle
459,567c0c1409c8,hitActn,L1: request is a hit,0,31278,cycle
460,567c0c1409cc,add2q_l,L1: The message is added to the processing queue from the core,0,31280,cycle
460,567c0c1409cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31280,cycle
460,567c0c1409cc,hitActn,L1: request is a hit,0,31280,cycle
461,567c0c1409d0,add2q_l,L1: The message is added to the processing queue from the core,0,31282,cycle
461,567c0c1409d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
461,567c0c1409d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,31282,cycle
461,567c0c1409d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31282,cycle
461,567c0c1409d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31282,cycle
461,567c0c1409d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31283,cycle
461,567c0c1409d0,add2q_u,L1 receives message from the bus,0,31284,cycle
461,567c0c1409d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31284,cycle
461,567c0c1409d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
461,567c0c1409d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31284,cycle
461,567c0c1409d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31284,cycle
461,567c0c1409d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,31284,cycle
461,567c0c1409d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31541,cycle
461,567c0c1409d0,respond,LLC sends response message to the requesting L1,LLC,31541,cycle
461,567c0c1409d0,updaDat,LLC updates its data array,LLC,31541,cycle
461,567c0c1409d0,wrCache,LLC: New data written to cache,LLC,31541,cycle
461,567c0c1409d0,respond,LLC sends response message to the requesting L1,LLC,31542,cycle
461,567c0c1409d0,add2q_u,L1 receives message from the bus,0,31546,cycle
461,567c0c1409d0,respond,L1 responds to core,0,31546,cycle
461,567c0c1409d0,updaDat,L1 attempts to update its data array,0,31546,cycle
461,567c0c1409d0,wrCache,L1: New data written to cache,0,31546,cycle
462,567c0c1409d4,add2q_l,L1: The message is added to the processing queue from the core,0,31548,cycle
462,567c0c1409d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31548,cycle
462,567c0c1409d4,hitActn,L1: request is a hit,0,31548,cycle
463,567c0c1409d8,add2q_l,L1: The message is added to the processing queue from the core,0,31550,cycle
463,567c0c1409d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31550,cycle
463,567c0c1409d8,hitActn,L1: request is a hit,0,31550,cycle
464,567c0c1409dc,add2q_l,L1: The message is added to the processing queue from the core,0,31552,cycle
464,567c0c1409dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31552,cycle
464,567c0c1409dc,hitActn,L1: request is a hit,0,31552,cycle
465,567c0c1409e0,add2q_l,L1: The message is added to the processing queue from the core,0,31554,cycle
465,567c0c1409e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
465,567c0c1409e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,31554,cycle
465,567c0c1409e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31554,cycle
465,567c0c1409e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31554,cycle
465,567c0c1409e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31555,cycle
465,567c0c1409e0,add2q_u,L1 receives message from the bus,0,31556,cycle
465,567c0c1409e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31556,cycle
465,567c0c1409e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
465,567c0c1409e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31556,cycle
465,567c0c1409e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31556,cycle
465,567c0c1409e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,31556,cycle
465,567c0c1409e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31813,cycle
465,567c0c1409e0,respond,LLC sends response message to the requesting L1,LLC,31813,cycle
465,567c0c1409e0,updaDat,LLC updates its data array,LLC,31813,cycle
465,567c0c1409e0,wrCache,LLC: New data written to cache,LLC,31813,cycle
465,567c0c1409e0,respond,LLC sends response message to the requesting L1,LLC,31814,cycle
465,567c0c1409e0,add2q_u,L1 receives message from the bus,0,31818,cycle
465,567c0c1409e0,respond,L1 responds to core,0,31818,cycle
465,567c0c1409e0,updaDat,L1 attempts to update its data array,0,31818,cycle
465,567c0c1409e0,wrCache,L1: New data written to cache,0,31818,cycle
466,567c0c1409e4,add2q_l,L1: The message is added to the processing queue from the core,0,31820,cycle
466,567c0c1409e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31820,cycle
466,567c0c1409e4,hitActn,L1: request is a hit,0,31820,cycle
467,567c0c1409e8,add2q_l,L1: The message is added to the processing queue from the core,0,31822,cycle
467,567c0c1409e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31822,cycle
467,567c0c1409e8,hitActn,L1: request is a hit,0,31822,cycle
468,567c0c1409ec,add2q_l,L1: The message is added to the processing queue from the core,0,31824,cycle
468,567c0c1409ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31824,cycle
468,567c0c1409ec,hitActn,L1: request is a hit,0,31824,cycle
469,567c0c1409f0,add2q_l,L1: The message is added to the processing queue from the core,0,31826,cycle
469,567c0c1409f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
469,567c0c1409f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,31826,cycle
469,567c0c1409f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31826,cycle
469,567c0c1409f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31826,cycle
469,567c0c1409f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31827,cycle
469,567c0c1409f0,add2q_u,L1 receives message from the bus,0,31828,cycle
469,567c0c1409f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31828,cycle
469,567c0c1409f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
469,567c0c1409f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31828,cycle
469,567c0c1409f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31828,cycle
469,567c0c1409f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,31828,cycle
469,567c0c1409f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32085,cycle
469,567c0c1409f0,respond,LLC sends response message to the requesting L1,LLC,32085,cycle
469,567c0c1409f0,updaDat,LLC updates its data array,LLC,32085,cycle
469,567c0c1409f0,wrCache,LLC: New data written to cache,LLC,32085,cycle
469,567c0c1409f0,respond,LLC sends response message to the requesting L1,LLC,32086,cycle
469,567c0c1409f0,add2q_u,L1 receives message from the bus,0,32090,cycle
469,567c0c1409f0,respond,L1 responds to core,0,32090,cycle
469,567c0c1409f0,updaDat,L1 attempts to update its data array,0,32090,cycle
469,567c0c1409f0,wrCache,L1: New data written to cache,0,32090,cycle
470,567c0c1409f4,add2q_l,L1: The message is added to the processing queue from the core,0,32092,cycle
470,567c0c1409f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32092,cycle
470,567c0c1409f4,hitActn,L1: request is a hit,0,32092,cycle
471,567c0c1409f8,add2q_l,L1: The message is added to the processing queue from the core,0,32094,cycle
471,567c0c1409f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32094,cycle
471,567c0c1409f8,hitActn,L1: request is a hit,0,32094,cycle
472,567c0c1409fc,add2q_l,L1: The message is added to the processing queue from the core,0,32096,cycle
472,567c0c1409fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32096,cycle
472,567c0c1409fc,hitActn,L1: request is a hit,0,32096,cycle
473,567c0c140a00,add2q_l,L1: The message is added to the processing queue from the core,0,32098,cycle
473,567c0c140a00,Miss?  ,L1: Was the request a miss?,0,1,boolean
473,567c0c140a00,MSIredy,L1: Protocol determines message is now ready to be processed,0,32098,cycle
473,567c0c140a00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32098,cycle
473,567c0c140a00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32098,cycle
473,567c0c140a00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32099,cycle
473,567c0c140a00,add2q_u,L1 receives message from the bus,0,32100,cycle
473,567c0c140a00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32100,cycle
473,567c0c140a00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
473,567c0c140a00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32100,cycle
473,567c0c140a00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32100,cycle
473,567c0c140a00,add_req,LLC miss -> LLC sends request to DRAM,LLC,32100,cycle
473,567c0c140a00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32357,cycle
473,567c0c140a00,respond,LLC sends response message to the requesting L1,LLC,32357,cycle
473,567c0c140a00,updaDat,LLC updates its data array,LLC,32357,cycle
473,567c0c140a00,wrCache,LLC: New data written to cache,LLC,32357,cycle
473,567c0c140a00,respond,LLC sends response message to the requesting L1,LLC,32358,cycle
473,567c0c140a00,add2q_u,L1 receives message from the bus,0,32362,cycle
473,567c0c140a00,respond,L1 responds to core,0,32362,cycle
473,567c0c140a00,updaDat,L1 attempts to update its data array,0,32362,cycle
473,567c0c140a00,wrCache,L1: New data written to cache,0,32362,cycle
474,567c0c140a04,add2q_l,L1: The message is added to the processing queue from the core,0,32364,cycle
474,567c0c140a04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32364,cycle
474,567c0c140a04,hitActn,L1: request is a hit,0,32364,cycle
475,567c0c140a08,add2q_l,L1: The message is added to the processing queue from the core,0,32366,cycle
475,567c0c140a08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32366,cycle
475,567c0c140a08,hitActn,L1: request is a hit,0,32366,cycle
476,567c0c140a0c,add2q_l,L1: The message is added to the processing queue from the core,0,32368,cycle
476,567c0c140a0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32368,cycle
476,567c0c140a0c,hitActn,L1: request is a hit,0,32368,cycle
477,567c0c140a10,add2q_l,L1: The message is added to the processing queue from the core,0,32370,cycle
477,567c0c140a10,Miss?  ,L1: Was the request a miss?,0,1,boolean
477,567c0c140a10,MSIredy,L1: Protocol determines message is now ready to be processed,0,32370,cycle
477,567c0c140a10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32370,cycle
477,567c0c140a10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32370,cycle
477,567c0c140a10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32371,cycle
477,567c0c140a10,add2q_u,L1 receives message from the bus,0,32372,cycle
477,567c0c140a10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32372,cycle
477,567c0c140a10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
477,567c0c140a10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32372,cycle
477,567c0c140a10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32372,cycle
477,567c0c140a10,add_req,LLC miss -> LLC sends request to DRAM,LLC,32372,cycle
477,567c0c140a10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32629,cycle
477,567c0c140a10,respond,LLC sends response message to the requesting L1,LLC,32629,cycle
477,567c0c140a10,updaDat,LLC updates its data array,LLC,32629,cycle
477,567c0c140a10,wrCache,LLC: New data written to cache,LLC,32629,cycle
477,567c0c140a10,respond,LLC sends response message to the requesting L1,LLC,32630,cycle
477,567c0c140a10,add2q_u,L1 receives message from the bus,0,32634,cycle
477,567c0c140a10,respond,L1 responds to core,0,32634,cycle
477,567c0c140a10,updaDat,L1 attempts to update its data array,0,32634,cycle
477,567c0c140a10,wrCache,L1: New data written to cache,0,32634,cycle
478,567c0c140a14,add2q_l,L1: The message is added to the processing queue from the core,0,32636,cycle
478,567c0c140a14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32636,cycle
478,567c0c140a14,hitActn,L1: request is a hit,0,32636,cycle
479,567c0c140a18,add2q_l,L1: The message is added to the processing queue from the core,0,32638,cycle
479,567c0c140a18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32638,cycle
479,567c0c140a18,hitActn,L1: request is a hit,0,32638,cycle
480,567c0c140a1c,add2q_l,L1: The message is added to the processing queue from the core,0,32640,cycle
480,567c0c140a1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32640,cycle
480,567c0c140a1c,hitActn,L1: request is a hit,0,32640,cycle
481,567c0c140a20,add2q_l,L1: The message is added to the processing queue from the core,0,32642,cycle
481,567c0c140a20,Miss?  ,L1: Was the request a miss?,0,1,boolean
481,567c0c140a20,MSIredy,L1: Protocol determines message is now ready to be processed,0,32642,cycle
481,567c0c140a20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32642,cycle
481,567c0c140a20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32642,cycle
481,567c0c140a20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32643,cycle
481,567c0c140a20,add2q_u,L1 receives message from the bus,0,32644,cycle
481,567c0c140a20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32644,cycle
481,567c0c140a20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
481,567c0c140a20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32644,cycle
481,567c0c140a20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32644,cycle
481,567c0c140a20,add_req,LLC miss -> LLC sends request to DRAM,LLC,32644,cycle
481,567c0c140a20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32901,cycle
481,567c0c140a20,respond,LLC sends response message to the requesting L1,LLC,32901,cycle
481,567c0c140a20,updaDat,LLC updates its data array,LLC,32901,cycle
481,567c0c140a20,wrCache,LLC: New data written to cache,LLC,32901,cycle
481,567c0c140a20,respond,LLC sends response message to the requesting L1,LLC,32902,cycle
481,567c0c140a20,add2q_u,L1 receives message from the bus,0,32906,cycle
481,567c0c140a20,respond,L1 responds to core,0,32906,cycle
481,567c0c140a20,updaDat,L1 attempts to update its data array,0,32906,cycle
481,567c0c140a20,wrCache,L1: New data written to cache,0,32906,cycle
482,567c0c140a24,add2q_l,L1: The message is added to the processing queue from the core,0,32908,cycle
482,567c0c140a24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32908,cycle
482,567c0c140a24,hitActn,L1: request is a hit,0,32908,cycle
483,567c0c140a28,add2q_l,L1: The message is added to the processing queue from the core,0,32910,cycle
483,567c0c140a28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32910,cycle
483,567c0c140a28,hitActn,L1: request is a hit,0,32910,cycle
484,567c0c140a2c,add2q_l,L1: The message is added to the processing queue from the core,0,32912,cycle
484,567c0c140a2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32912,cycle
484,567c0c140a2c,hitActn,L1: request is a hit,0,32912,cycle
485,567c0c140a30,add2q_l,L1: The message is added to the processing queue from the core,0,32914,cycle
485,567c0c140a30,Miss?  ,L1: Was the request a miss?,0,1,boolean
485,567c0c140a30,MSIredy,L1: Protocol determines message is now ready to be processed,0,32914,cycle
485,567c0c140a30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32914,cycle
485,567c0c140a30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32914,cycle
485,567c0c140a30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32915,cycle
485,567c0c140a30,add2q_u,L1 receives message from the bus,0,32916,cycle
485,567c0c140a30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32916,cycle
485,567c0c140a30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
485,567c0c140a30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32916,cycle
485,567c0c140a30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32916,cycle
485,567c0c140a30,add_req,LLC miss -> LLC sends request to DRAM,LLC,32916,cycle
485,567c0c140a30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33173,cycle
485,567c0c140a30,respond,LLC sends response message to the requesting L1,LLC,33173,cycle
485,567c0c140a30,updaDat,LLC updates its data array,LLC,33173,cycle
485,567c0c140a30,wrCache,LLC: New data written to cache,LLC,33173,cycle
485,567c0c140a30,respond,LLC sends response message to the requesting L1,LLC,33174,cycle
485,567c0c140a30,add2q_u,L1 receives message from the bus,0,33178,cycle
485,567c0c140a30,respond,L1 responds to core,0,33178,cycle
485,567c0c140a30,updaDat,L1 attempts to update its data array,0,33178,cycle
485,567c0c140a30,wrCache,L1: New data written to cache,0,33178,cycle
486,567c0c140a34,add2q_l,L1: The message is added to the processing queue from the core,0,33180,cycle
486,567c0c140a34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33180,cycle
486,567c0c140a34,hitActn,L1: request is a hit,0,33180,cycle
487,567c0c140a38,add2q_l,L1: The message is added to the processing queue from the core,0,33182,cycle
487,567c0c140a38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33182,cycle
487,567c0c140a38,hitActn,L1: request is a hit,0,33182,cycle
488,567c0c140a3c,add2q_l,L1: The message is added to the processing queue from the core,0,33184,cycle
488,567c0c140a3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33184,cycle
488,567c0c140a3c,hitActn,L1: request is a hit,0,33184,cycle
489,567c0c140a40,add2q_l,L1: The message is added to the processing queue from the core,0,33186,cycle
489,567c0c140a40,Miss?  ,L1: Was the request a miss?,0,1,boolean
489,567c0c140a40,MSIredy,L1: Protocol determines message is now ready to be processed,0,33186,cycle
489,567c0c140a40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33186,cycle
489,567c0c140a40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33186,cycle
489,567c0c140a40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33187,cycle
489,567c0c140a40,add2q_u,L1 receives message from the bus,0,33188,cycle
489,567c0c140a40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,33188,cycle
489,567c0c140a40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
489,567c0c140a40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,33188,cycle
489,567c0c140a40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,33188,cycle
489,567c0c140a40,add_req,LLC miss -> LLC sends request to DRAM,LLC,33188,cycle
489,567c0c140a40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33445,cycle
489,567c0c140a40,respond,LLC sends response message to the requesting L1,LLC,33445,cycle
489,567c0c140a40,updaDat,LLC updates its data array,LLC,33445,cycle
489,567c0c140a40,wrCache,LLC: New data written to cache,LLC,33445,cycle
489,567c0c140a40,respond,LLC sends response message to the requesting L1,LLC,33446,cycle
489,567c0c140a40,add2q_u,L1 receives message from the bus,0,33450,cycle
489,567c0c140a40,respond,L1 responds to core,0,33450,cycle
489,567c0c140a40,updaDat,L1 attempts to update its data array,0,33450,cycle
489,567c0c140a40,wrCache,L1: New data written to cache,0,33450,cycle
490,567c0c140a44,add2q_l,L1: The message is added to the processing queue from the core,0,33452,cycle
490,567c0c140a44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33452,cycle
490,567c0c140a44,hitActn,L1: request is a hit,0,33452,cycle
491,567c0c140a48,add2q_l,L1: The message is added to the processing queue from the core,0,33454,cycle
491,567c0c140a48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33454,cycle
491,567c0c140a48,hitActn,L1: request is a hit,0,33454,cycle
492,567c0c140a4c,add2q_l,L1: The message is added to the processing queue from the core,0,33456,cycle
492,567c0c140a4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33456,cycle
492,567c0c140a4c,hitActn,L1: request is a hit,0,33456,cycle
493,567c0c140a50,add2q_l,L1: The message is added to the processing queue from the core,0,33458,cycle
493,567c0c140a50,Miss?  ,L1: Was the request a miss?,0,1,boolean
493,567c0c140a50,MSIredy,L1: Protocol determines message is now ready to be processed,0,33458,cycle
493,567c0c140a50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33458,cycle
493,567c0c140a50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33458,cycle
493,567c0c140a50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33459,cycle
493,567c0c140a50,add2q_u,L1 receives message from the bus,0,33460,cycle
493,567c0c140a50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,33460,cycle
493,567c0c140a50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
493,567c0c140a50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,33460,cycle
493,567c0c140a50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,33460,cycle
493,567c0c140a50,add_req,LLC miss -> LLC sends request to DRAM,LLC,33460,cycle
493,567c0c140a50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33717,cycle
493,567c0c140a50,respond,LLC sends response message to the requesting L1,LLC,33717,cycle
493,567c0c140a50,updaDat,LLC updates its data array,LLC,33717,cycle
493,567c0c140a50,wrCache,LLC: New data written to cache,LLC,33717,cycle
493,567c0c140a50,respond,LLC sends response message to the requesting L1,LLC,33718,cycle
493,567c0c140a50,add2q_u,L1 receives message from the bus,0,33722,cycle
493,567c0c140a50,respond,L1 responds to core,0,33722,cycle
493,567c0c140a50,updaDat,L1 attempts to update its data array,0,33722,cycle
493,567c0c140a50,wrCache,L1: New data written to cache,0,33722,cycle
494,567c0c140a54,add2q_l,L1: The message is added to the processing queue from the core,0,33724,cycle
494,567c0c140a54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33724,cycle
494,567c0c140a54,hitActn,L1: request is a hit,0,33724,cycle
495,567c0c140a58,add2q_l,L1: The message is added to the processing queue from the core,0,33726,cycle
495,567c0c140a58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33726,cycle
495,567c0c140a58,hitActn,L1: request is a hit,0,33726,cycle
496,567c0c140a5c,add2q_l,L1: The message is added to the processing queue from the core,0,33728,cycle
496,567c0c140a5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33728,cycle
496,567c0c140a5c,hitActn,L1: request is a hit,0,33728,cycle
497,567c0c140a60,add2q_l,L1: The message is added to the processing queue from the core,0,33730,cycle
497,567c0c140a60,Miss?  ,L1: Was the request a miss?,0,1,boolean
497,567c0c140a60,MSIredy,L1: Protocol determines message is now ready to be processed,0,33730,cycle
497,567c0c140a60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33730,cycle
497,567c0c140a60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33730,cycle
497,567c0c140a60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33731,cycle
497,567c0c140a60,add2q_u,L1 receives message from the bus,0,33732,cycle
497,567c0c140a60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,33732,cycle
497,567c0c140a60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
497,567c0c140a60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,33732,cycle
497,567c0c140a60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,33732,cycle
497,567c0c140a60,add_req,LLC miss -> LLC sends request to DRAM,LLC,33732,cycle
497,567c0c140a60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33989,cycle
497,567c0c140a60,respond,LLC sends response message to the requesting L1,LLC,33989,cycle
497,567c0c140a60,updaDat,LLC updates its data array,LLC,33989,cycle
497,567c0c140a60,wrCache,LLC: New data written to cache,LLC,33989,cycle
497,567c0c140a60,respond,LLC sends response message to the requesting L1,LLC,33990,cycle
497,567c0c140a60,add2q_u,L1 receives message from the bus,0,33994,cycle
497,567c0c140a60,respond,L1 responds to core,0,33994,cycle
497,567c0c140a60,updaDat,L1 attempts to update its data array,0,33994,cycle
497,567c0c140a60,wrCache,L1: New data written to cache,0,33994,cycle
498,567c0c140a64,add2q_l,L1: The message is added to the processing queue from the core,0,33996,cycle
498,567c0c140a64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33996,cycle
498,567c0c140a64,hitActn,L1: request is a hit,0,33996,cycle
499,567c0c140a68,add2q_l,L1: The message is added to the processing queue from the core,0,33998,cycle
499,567c0c140a68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33998,cycle
499,567c0c140a68,hitActn,L1: request is a hit,0,33998,cycle
500,567c0c140a6c,add2q_l,L1: The message is added to the processing queue from the core,0,34000,cycle
500,567c0c140a6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34000,cycle
500,567c0c140a6c,hitActn,L1: request is a hit,0,34000,cycle
501,567c0c140a70,add2q_l,L1: The message is added to the processing queue from the core,0,34002,cycle
501,567c0c140a70,Miss?  ,L1: Was the request a miss?,0,1,boolean
501,567c0c140a70,MSIredy,L1: Protocol determines message is now ready to be processed,0,34002,cycle
501,567c0c140a70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34002,cycle
501,567c0c140a70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34002,cycle
501,567c0c140a70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34003,cycle
501,567c0c140a70,add2q_u,L1 receives message from the bus,0,34004,cycle
501,567c0c140a70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34004,cycle
501,567c0c140a70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
501,567c0c140a70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34004,cycle
501,567c0c140a70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34004,cycle
501,567c0c140a70,add_req,LLC miss -> LLC sends request to DRAM,LLC,34004,cycle
501,567c0c140a70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34261,cycle
501,567c0c140a70,respond,LLC sends response message to the requesting L1,LLC,34261,cycle
501,567c0c140a70,updaDat,LLC updates its data array,LLC,34261,cycle
501,567c0c140a70,wrCache,LLC: New data written to cache,LLC,34261,cycle
501,567c0c140a70,respond,LLC sends response message to the requesting L1,LLC,34262,cycle
501,567c0c140a70,add2q_u,L1 receives message from the bus,0,34266,cycle
501,567c0c140a70,respond,L1 responds to core,0,34266,cycle
501,567c0c140a70,updaDat,L1 attempts to update its data array,0,34266,cycle
501,567c0c140a70,wrCache,L1: New data written to cache,0,34266,cycle
502,567c0c140a74,add2q_l,L1: The message is added to the processing queue from the core,0,34268,cycle
502,567c0c140a74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34268,cycle
502,567c0c140a74,hitActn,L1: request is a hit,0,34268,cycle
503,567c0c140a78,add2q_l,L1: The message is added to the processing queue from the core,0,34270,cycle
503,567c0c140a78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34270,cycle
503,567c0c140a78,hitActn,L1: request is a hit,0,34270,cycle
504,567c0c140a7c,add2q_l,L1: The message is added to the processing queue from the core,0,34272,cycle
504,567c0c140a7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34272,cycle
504,567c0c140a7c,hitActn,L1: request is a hit,0,34272,cycle
505,567c0c140a80,add2q_l,L1: The message is added to the processing queue from the core,0,34274,cycle
505,567c0c140a80,Miss?  ,L1: Was the request a miss?,0,1,boolean
505,567c0c140a80,MSIredy,L1: Protocol determines message is now ready to be processed,0,34274,cycle
505,567c0c140a80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34274,cycle
505,567c0c140a80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34274,cycle
505,567c0c140a80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34275,cycle
505,567c0c140a80,add2q_u,L1 receives message from the bus,0,34276,cycle
505,567c0c140a80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34276,cycle
505,567c0c140a80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
505,567c0c140a80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34276,cycle
505,567c0c140a80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34276,cycle
505,567c0c140a80,add_req,LLC miss -> LLC sends request to DRAM,LLC,34276,cycle
505,567c0c140a80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34533,cycle
505,567c0c140a80,respond,LLC sends response message to the requesting L1,LLC,34533,cycle
505,567c0c140a80,updaDat,LLC updates its data array,LLC,34533,cycle
505,567c0c140a80,wrCache,LLC: New data written to cache,LLC,34533,cycle
505,567c0c140a80,respond,LLC sends response message to the requesting L1,LLC,34534,cycle
505,567c0c140a80,add2q_u,L1 receives message from the bus,0,34538,cycle
505,567c0c140a80,respond,L1 responds to core,0,34538,cycle
505,567c0c140a80,updaDat,L1 attempts to update its data array,0,34538,cycle
505,567c0c140a80,wrCache,L1: New data written to cache,0,34538,cycle
506,567c0c140a84,add2q_l,L1: The message is added to the processing queue from the core,0,34540,cycle
506,567c0c140a84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34540,cycle
506,567c0c140a84,hitActn,L1: request is a hit,0,34540,cycle
507,567c0c140a88,add2q_l,L1: The message is added to the processing queue from the core,0,34542,cycle
507,567c0c140a88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34542,cycle
507,567c0c140a88,hitActn,L1: request is a hit,0,34542,cycle
508,567c0c140a8c,add2q_l,L1: The message is added to the processing queue from the core,0,34544,cycle
508,567c0c140a8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34544,cycle
508,567c0c140a8c,hitActn,L1: request is a hit,0,34544,cycle
509,567c0c140a90,add2q_l,L1: The message is added to the processing queue from the core,0,34546,cycle
509,567c0c140a90,Miss?  ,L1: Was the request a miss?,0,1,boolean
509,567c0c140a90,MSIredy,L1: Protocol determines message is now ready to be processed,0,34546,cycle
509,567c0c140a90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34546,cycle
509,567c0c140a90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34546,cycle
509,567c0c140a90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34547,cycle
509,567c0c140a90,add2q_u,L1 receives message from the bus,0,34548,cycle
509,567c0c140a90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34548,cycle
509,567c0c140a90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
509,567c0c140a90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34548,cycle
509,567c0c140a90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34548,cycle
509,567c0c140a90,add_req,LLC miss -> LLC sends request to DRAM,LLC,34548,cycle
509,567c0c140a90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34805,cycle
509,567c0c140a90,respond,LLC sends response message to the requesting L1,LLC,34805,cycle
509,567c0c140a90,updaDat,LLC updates its data array,LLC,34805,cycle
509,567c0c140a90,wrCache,LLC: New data written to cache,LLC,34805,cycle
509,567c0c140a90,respond,LLC sends response message to the requesting L1,LLC,34806,cycle
509,567c0c140a90,add2q_u,L1 receives message from the bus,0,34810,cycle
509,567c0c140a90,respond,L1 responds to core,0,34810,cycle
509,567c0c140a90,updaDat,L1 attempts to update its data array,0,34810,cycle
509,567c0c140a90,wrCache,L1: New data written to cache,0,34810,cycle
510,567c0c140a94,add2q_l,L1: The message is added to the processing queue from the core,0,34812,cycle
510,567c0c140a94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34812,cycle
510,567c0c140a94,hitActn,L1: request is a hit,0,34812,cycle
511,567c0c140a98,add2q_l,L1: The message is added to the processing queue from the core,0,34814,cycle
511,567c0c140a98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34814,cycle
511,567c0c140a98,hitActn,L1: request is a hit,0,34814,cycle
512,567c0c140a9c,add2q_l,L1: The message is added to the processing queue from the core,0,34816,cycle
512,567c0c140a9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34816,cycle
512,567c0c140a9c,hitActn,L1: request is a hit,0,34816,cycle
513,567c0c140aa0,add2q_l,L1: The message is added to the processing queue from the core,0,34818,cycle
513,567c0c140aa0,Miss?  ,L1: Was the request a miss?,0,1,boolean
513,567c0c140aa0,MSIredy,L1: Protocol determines message is now ready to be processed,0,34818,cycle
513,567c0c140aa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34818,cycle
513,567c0c140aa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34818,cycle
513,567c0c140aa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34819,cycle
513,567c0c140aa0,add2q_u,L1 receives message from the bus,0,34820,cycle
513,567c0c140aa0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34820,cycle
513,567c0c140aa0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
513,567c0c140aa0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34820,cycle
513,567c0c140aa0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34820,cycle
513,567c0c140aa0,add_req,LLC miss -> LLC sends request to DRAM,LLC,34820,cycle
513,567c0c140aa0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35077,cycle
513,567c0c140aa0,respond,LLC sends response message to the requesting L1,LLC,35077,cycle
513,567c0c140aa0,updaDat,LLC updates its data array,LLC,35077,cycle
513,567c0c140aa0,wrCache,LLC: New data written to cache,LLC,35077,cycle
513,567c0c140aa0,respond,LLC sends response message to the requesting L1,LLC,35078,cycle
513,567c0c140aa0,add2q_u,L1 receives message from the bus,0,35082,cycle
513,567c0c140aa0,respond,L1 responds to core,0,35082,cycle
513,567c0c140aa0,updaDat,L1 attempts to update its data array,0,35082,cycle
513,567c0c140aa0,wrCache,L1: New data written to cache,0,35082,cycle
514,567c0c140aa4,add2q_l,L1: The message is added to the processing queue from the core,0,35084,cycle
514,567c0c140aa4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35084,cycle
514,567c0c140aa4,hitActn,L1: request is a hit,0,35084,cycle
515,567c0c140aa8,add2q_l,L1: The message is added to the processing queue from the core,0,35086,cycle
515,567c0c140aa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35086,cycle
515,567c0c140aa8,hitActn,L1: request is a hit,0,35086,cycle
516,567c0c140aac,add2q_l,L1: The message is added to the processing queue from the core,0,35088,cycle
516,567c0c140aac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35088,cycle
516,567c0c140aac,hitActn,L1: request is a hit,0,35088,cycle
517,567c0c140ab0,add2q_l,L1: The message is added to the processing queue from the core,0,35090,cycle
517,567c0c140ab0,Miss?  ,L1: Was the request a miss?,0,1,boolean
517,567c0c140ab0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35090,cycle
517,567c0c140ab0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35090,cycle
517,567c0c140ab0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35090,cycle
517,567c0c140ab0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35091,cycle
517,567c0c140ab0,add2q_u,L1 receives message from the bus,0,35092,cycle
517,567c0c140ab0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35092,cycle
517,567c0c140ab0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
517,567c0c140ab0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35092,cycle
517,567c0c140ab0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35092,cycle
517,567c0c140ab0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35092,cycle
517,567c0c140ab0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35349,cycle
517,567c0c140ab0,respond,LLC sends response message to the requesting L1,LLC,35349,cycle
517,567c0c140ab0,updaDat,LLC updates its data array,LLC,35349,cycle
517,567c0c140ab0,wrCache,LLC: New data written to cache,LLC,35349,cycle
517,567c0c140ab0,respond,LLC sends response message to the requesting L1,LLC,35350,cycle
517,567c0c140ab0,add2q_u,L1 receives message from the bus,0,35354,cycle
517,567c0c140ab0,respond,L1 responds to core,0,35354,cycle
517,567c0c140ab0,updaDat,L1 attempts to update its data array,0,35354,cycle
517,567c0c140ab0,wrCache,L1: New data written to cache,0,35354,cycle
518,567c0c140ab4,add2q_l,L1: The message is added to the processing queue from the core,0,35356,cycle
518,567c0c140ab4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35356,cycle
518,567c0c140ab4,hitActn,L1: request is a hit,0,35356,cycle
519,567c0c140ab8,add2q_l,L1: The message is added to the processing queue from the core,0,35358,cycle
519,567c0c140ab8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35358,cycle
519,567c0c140ab8,hitActn,L1: request is a hit,0,35358,cycle
520,567c0c140abc,add2q_l,L1: The message is added to the processing queue from the core,0,35360,cycle
520,567c0c140abc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35360,cycle
520,567c0c140abc,hitActn,L1: request is a hit,0,35360,cycle
521,567c0c140ac0,add2q_l,L1: The message is added to the processing queue from the core,0,35362,cycle
521,567c0c140ac0,Miss?  ,L1: Was the request a miss?,0,1,boolean
521,567c0c140ac0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35362,cycle
521,567c0c140ac0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35362,cycle
521,567c0c140ac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35362,cycle
521,567c0c140ac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35363,cycle
521,567c0c140ac0,add2q_u,L1 receives message from the bus,0,35364,cycle
521,567c0c140ac0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35364,cycle
521,567c0c140ac0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
521,567c0c140ac0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35364,cycle
521,567c0c140ac0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35364,cycle
521,567c0c140ac0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35364,cycle
521,567c0c140ac0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35621,cycle
521,567c0c140ac0,respond,LLC sends response message to the requesting L1,LLC,35621,cycle
521,567c0c140ac0,updaDat,LLC updates its data array,LLC,35621,cycle
521,567c0c140ac0,wrCache,LLC: New data written to cache,LLC,35621,cycle
521,567c0c140ac0,respond,LLC sends response message to the requesting L1,LLC,35622,cycle
521,567c0c140ac0,add2q_u,L1 receives message from the bus,0,35626,cycle
521,567c0c140ac0,respond,L1 responds to core,0,35626,cycle
521,567c0c140ac0,updaDat,L1 attempts to update its data array,0,35626,cycle
521,567c0c140ac0,wrCache,L1: New data written to cache,0,35626,cycle
522,567c0c140ac4,add2q_l,L1: The message is added to the processing queue from the core,0,35628,cycle
522,567c0c140ac4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35628,cycle
522,567c0c140ac4,hitActn,L1: request is a hit,0,35628,cycle
523,567c0c140ac8,add2q_l,L1: The message is added to the processing queue from the core,0,35630,cycle
523,567c0c140ac8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35630,cycle
523,567c0c140ac8,hitActn,L1: request is a hit,0,35630,cycle
524,567c0c140acc,add2q_l,L1: The message is added to the processing queue from the core,0,35632,cycle
524,567c0c140acc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35632,cycle
524,567c0c140acc,hitActn,L1: request is a hit,0,35632,cycle
525,567c0c140ad0,add2q_l,L1: The message is added to the processing queue from the core,0,35634,cycle
525,567c0c140ad0,Miss?  ,L1: Was the request a miss?,0,1,boolean
525,567c0c140ad0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35634,cycle
525,567c0c140ad0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35634,cycle
525,567c0c140ad0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35634,cycle
525,567c0c140ad0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35635,cycle
525,567c0c140ad0,add2q_u,L1 receives message from the bus,0,35636,cycle
525,567c0c140ad0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35636,cycle
525,567c0c140ad0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
525,567c0c140ad0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35636,cycle
525,567c0c140ad0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35636,cycle
525,567c0c140ad0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35636,cycle
525,567c0c140ad0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35893,cycle
525,567c0c140ad0,respond,LLC sends response message to the requesting L1,LLC,35893,cycle
525,567c0c140ad0,updaDat,LLC updates its data array,LLC,35893,cycle
525,567c0c140ad0,wrCache,LLC: New data written to cache,LLC,35893,cycle
525,567c0c140ad0,respond,LLC sends response message to the requesting L1,LLC,35894,cycle
525,567c0c140ad0,add2q_u,L1 receives message from the bus,0,35898,cycle
525,567c0c140ad0,respond,L1 responds to core,0,35898,cycle
525,567c0c140ad0,updaDat,L1 attempts to update its data array,0,35898,cycle
525,567c0c140ad0,wrCache,L1: New data written to cache,0,35898,cycle
526,567c0c140ad4,add2q_l,L1: The message is added to the processing queue from the core,0,35900,cycle
526,567c0c140ad4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35900,cycle
526,567c0c140ad4,hitActn,L1: request is a hit,0,35900,cycle
527,567c0c140ad8,add2q_l,L1: The message is added to the processing queue from the core,0,35902,cycle
527,567c0c140ad8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35902,cycle
527,567c0c140ad8,hitActn,L1: request is a hit,0,35902,cycle
528,567c0c140adc,add2q_l,L1: The message is added to the processing queue from the core,0,35904,cycle
528,567c0c140adc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35904,cycle
528,567c0c140adc,hitActn,L1: request is a hit,0,35904,cycle
529,567c0c140ae0,add2q_l,L1: The message is added to the processing queue from the core,0,35906,cycle
529,567c0c140ae0,Miss?  ,L1: Was the request a miss?,0,1,boolean
529,567c0c140ae0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35906,cycle
529,567c0c140ae0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35906,cycle
529,567c0c140ae0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35906,cycle
529,567c0c140ae0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35907,cycle
529,567c0c140ae0,add2q_u,L1 receives message from the bus,0,35908,cycle
529,567c0c140ae0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35908,cycle
529,567c0c140ae0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
529,567c0c140ae0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35908,cycle
529,567c0c140ae0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35908,cycle
529,567c0c140ae0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35908,cycle
529,567c0c140ae0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36165,cycle
529,567c0c140ae0,respond,LLC sends response message to the requesting L1,LLC,36165,cycle
529,567c0c140ae0,updaDat,LLC updates its data array,LLC,36165,cycle
529,567c0c140ae0,wrCache,LLC: New data written to cache,LLC,36165,cycle
529,567c0c140ae0,respond,LLC sends response message to the requesting L1,LLC,36166,cycle
529,567c0c140ae0,add2q_u,L1 receives message from the bus,0,36170,cycle
529,567c0c140ae0,respond,L1 responds to core,0,36170,cycle
529,567c0c140ae0,updaDat,L1 attempts to update its data array,0,36170,cycle
529,567c0c140ae0,wrCache,L1: New data written to cache,0,36170,cycle
530,567c0c140ae4,add2q_l,L1: The message is added to the processing queue from the core,0,36172,cycle
530,567c0c140ae4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36172,cycle
530,567c0c140ae4,hitActn,L1: request is a hit,0,36172,cycle
531,567c0c140ae8,add2q_l,L1: The message is added to the processing queue from the core,0,36174,cycle
531,567c0c140ae8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36174,cycle
531,567c0c140ae8,hitActn,L1: request is a hit,0,36174,cycle
532,567c0c140aec,add2q_l,L1: The message is added to the processing queue from the core,0,36176,cycle
532,567c0c140aec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36176,cycle
532,567c0c140aec,hitActn,L1: request is a hit,0,36176,cycle
533,567c0c140af0,add2q_l,L1: The message is added to the processing queue from the core,0,36178,cycle
533,567c0c140af0,Miss?  ,L1: Was the request a miss?,0,1,boolean
533,567c0c140af0,MSIredy,L1: Protocol determines message is now ready to be processed,0,36178,cycle
533,567c0c140af0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36178,cycle
533,567c0c140af0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36178,cycle
533,567c0c140af0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36179,cycle
533,567c0c140af0,add2q_u,L1 receives message from the bus,0,36180,cycle
533,567c0c140af0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36180,cycle
533,567c0c140af0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
533,567c0c140af0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36180,cycle
533,567c0c140af0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36180,cycle
533,567c0c140af0,add_req,LLC miss -> LLC sends request to DRAM,LLC,36180,cycle
533,567c0c140af0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36437,cycle
533,567c0c140af0,respond,LLC sends response message to the requesting L1,LLC,36437,cycle
533,567c0c140af0,updaDat,LLC updates its data array,LLC,36437,cycle
533,567c0c140af0,wrCache,LLC: New data written to cache,LLC,36437,cycle
533,567c0c140af0,respond,LLC sends response message to the requesting L1,LLC,36438,cycle
533,567c0c140af0,add2q_u,L1 receives message from the bus,0,36442,cycle
533,567c0c140af0,respond,L1 responds to core,0,36442,cycle
533,567c0c140af0,updaDat,L1 attempts to update its data array,0,36442,cycle
533,567c0c140af0,wrCache,L1: New data written to cache,0,36442,cycle
534,567c0c140af4,add2q_l,L1: The message is added to the processing queue from the core,0,36444,cycle
534,567c0c140af4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36444,cycle
534,567c0c140af4,hitActn,L1: request is a hit,0,36444,cycle
535,567c0c140af8,add2q_l,L1: The message is added to the processing queue from the core,0,36446,cycle
535,567c0c140af8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36446,cycle
535,567c0c140af8,hitActn,L1: request is a hit,0,36446,cycle
536,567c0c140afc,add2q_l,L1: The message is added to the processing queue from the core,0,36448,cycle
536,567c0c140afc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36448,cycle
536,567c0c140afc,hitActn,L1: request is a hit,0,36448,cycle
537,567c0c140b00,add2q_l,L1: The message is added to the processing queue from the core,0,36450,cycle
537,567c0c140b00,Miss?  ,L1: Was the request a miss?,0,1,boolean
537,567c0c140b00,MSIredy,L1: Protocol determines message is now ready to be processed,0,36450,cycle
537,567c0c140b00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36450,cycle
537,567c0c140b00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36450,cycle
537,567c0c140b00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36451,cycle
537,567c0c140b00,add2q_u,L1 receives message from the bus,0,36452,cycle
537,567c0c140b00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36452,cycle
537,567c0c140b00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
537,567c0c140b00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36452,cycle
537,567c0c140b00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36452,cycle
537,567c0c140b00,add_req,LLC miss -> LLC sends request to DRAM,LLC,36452,cycle
537,567c0c140b00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36709,cycle
537,567c0c140b00,respond,LLC sends response message to the requesting L1,LLC,36709,cycle
537,567c0c140b00,updaDat,LLC updates its data array,LLC,36709,cycle
537,567c0c140b00,wrCache,LLC: New data written to cache,LLC,36709,cycle
537,567c0c140b00,respond,LLC sends response message to the requesting L1,LLC,36710,cycle
537,567c0c140b00,add2q_u,L1 receives message from the bus,0,36714,cycle
537,567c0c140b00,respond,L1 responds to core,0,36714,cycle
537,567c0c140b00,updaDat,L1 attempts to update its data array,0,36714,cycle
537,567c0c140b00,wrCache,L1: New data written to cache,0,36714,cycle
538,567c0c140b04,add2q_l,L1: The message is added to the processing queue from the core,0,36716,cycle
538,567c0c140b04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36716,cycle
538,567c0c140b04,hitActn,L1: request is a hit,0,36716,cycle
539,567c0c140b08,add2q_l,L1: The message is added to the processing queue from the core,0,36718,cycle
539,567c0c140b08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36718,cycle
539,567c0c140b08,hitActn,L1: request is a hit,0,36718,cycle
540,567c0c140b0c,add2q_l,L1: The message is added to the processing queue from the core,0,36720,cycle
540,567c0c140b0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36720,cycle
540,567c0c140b0c,hitActn,L1: request is a hit,0,36720,cycle
541,567c0c140b10,add2q_l,L1: The message is added to the processing queue from the core,0,36722,cycle
541,567c0c140b10,Miss?  ,L1: Was the request a miss?,0,1,boolean
541,567c0c140b10,MSIredy,L1: Protocol determines message is now ready to be processed,0,36722,cycle
541,567c0c140b10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36722,cycle
541,567c0c140b10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36722,cycle
541,567c0c140b10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36723,cycle
541,567c0c140b10,add2q_u,L1 receives message from the bus,0,36724,cycle
541,567c0c140b10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36724,cycle
541,567c0c140b10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
541,567c0c140b10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36724,cycle
541,567c0c140b10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36724,cycle
541,567c0c140b10,add_req,LLC miss -> LLC sends request to DRAM,LLC,36724,cycle
541,567c0c140b10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36981,cycle
541,567c0c140b10,respond,LLC sends response message to the requesting L1,LLC,36981,cycle
541,567c0c140b10,updaDat,LLC updates its data array,LLC,36981,cycle
541,567c0c140b10,wrCache,LLC: New data written to cache,LLC,36981,cycle
541,567c0c140b10,respond,LLC sends response message to the requesting L1,LLC,36982,cycle
541,567c0c140b10,add2q_u,L1 receives message from the bus,0,36986,cycle
541,567c0c140b10,respond,L1 responds to core,0,36986,cycle
541,567c0c140b10,updaDat,L1 attempts to update its data array,0,36986,cycle
541,567c0c140b10,wrCache,L1: New data written to cache,0,36986,cycle
542,567c0c140b14,add2q_l,L1: The message is added to the processing queue from the core,0,36988,cycle
542,567c0c140b14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36988,cycle
542,567c0c140b14,hitActn,L1: request is a hit,0,36988,cycle
543,567c0c140b18,add2q_l,L1: The message is added to the processing queue from the core,0,36990,cycle
543,567c0c140b18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36990,cycle
543,567c0c140b18,hitActn,L1: request is a hit,0,36990,cycle
544,567c0c140b1c,add2q_l,L1: The message is added to the processing queue from the core,0,36992,cycle
544,567c0c140b1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36992,cycle
544,567c0c140b1c,hitActn,L1: request is a hit,0,36992,cycle
545,567c0c140b20,add2q_l,L1: The message is added to the processing queue from the core,0,36994,cycle
545,567c0c140b20,Miss?  ,L1: Was the request a miss?,0,1,boolean
545,567c0c140b20,MSIredy,L1: Protocol determines message is now ready to be processed,0,36994,cycle
545,567c0c140b20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36994,cycle
545,567c0c140b20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36994,cycle
545,567c0c140b20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36995,cycle
545,567c0c140b20,add2q_u,L1 receives message from the bus,0,36996,cycle
545,567c0c140b20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36996,cycle
545,567c0c140b20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
545,567c0c140b20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36996,cycle
545,567c0c140b20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36996,cycle
545,567c0c140b20,add_req,LLC miss -> LLC sends request to DRAM,LLC,36996,cycle
545,567c0c140b20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,37253,cycle
545,567c0c140b20,respond,LLC sends response message to the requesting L1,LLC,37253,cycle
545,567c0c140b20,updaDat,LLC updates its data array,LLC,37253,cycle
545,567c0c140b20,wrCache,LLC: New data written to cache,LLC,37253,cycle
545,567c0c140b20,respond,LLC sends response message to the requesting L1,LLC,37254,cycle
545,567c0c140b20,add2q_u,L1 receives message from the bus,0,37258,cycle
545,567c0c140b20,respond,L1 responds to core,0,37258,cycle
545,567c0c140b20,updaDat,L1 attempts to update its data array,0,37258,cycle
545,567c0c140b20,wrCache,L1: New data written to cache,0,37258,cycle
546,567c0c140b24,add2q_l,L1: The message is added to the processing queue from the core,0,37260,cycle
546,567c0c140b24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37260,cycle
546,567c0c140b24,hitActn,L1: request is a hit,0,37260,cycle
547,567c0c140b28,add2q_l,L1: The message is added to the processing queue from the core,0,37262,cycle
547,567c0c140b28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37262,cycle
547,567c0c140b28,hitActn,L1: request is a hit,0,37262,cycle
548,567c0c140b2c,add2q_l,L1: The message is added to the processing queue from the core,0,37264,cycle
548,567c0c140b2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37264,cycle
548,567c0c140b2c,hitActn,L1: request is a hit,0,37264,cycle
549,567c0c140b30,add2q_l,L1: The message is added to the processing queue from the core,0,37266,cycle
549,567c0c140b30,Miss?  ,L1: Was the request a miss?,0,1,boolean
549,567c0c140b30,MSIredy,L1: Protocol determines message is now ready to be processed,0,37266,cycle
549,567c0c140b30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37266,cycle
549,567c0c140b30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37266,cycle
549,567c0c140b30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37267,cycle
549,567c0c140b30,add2q_u,L1 receives message from the bus,0,37268,cycle
549,567c0c140b30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,37268,cycle
549,567c0c140b30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
549,567c0c140b30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,37268,cycle
549,567c0c140b30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,37268,cycle
549,567c0c140b30,add_req,LLC miss -> LLC sends request to DRAM,LLC,37268,cycle
549,567c0c140b30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,37525,cycle
549,567c0c140b30,respond,LLC sends response message to the requesting L1,LLC,37525,cycle
549,567c0c140b30,updaDat,LLC updates its data array,LLC,37525,cycle
549,567c0c140b30,wrCache,LLC: New data written to cache,LLC,37525,cycle
549,567c0c140b30,respond,LLC sends response message to the requesting L1,LLC,37526,cycle
549,567c0c140b30,add2q_u,L1 receives message from the bus,0,37530,cycle
549,567c0c140b30,respond,L1 responds to core,0,37530,cycle
549,567c0c140b30,updaDat,L1 attempts to update its data array,0,37530,cycle
549,567c0c140b30,wrCache,L1: New data written to cache,0,37530,cycle
550,567c0c140b34,add2q_l,L1: The message is added to the processing queue from the core,0,37532,cycle
550,567c0c140b34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37532,cycle
550,567c0c140b34,hitActn,L1: request is a hit,0,37532,cycle
551,567c0c140b38,add2q_l,L1: The message is added to the processing queue from the core,0,37534,cycle
551,567c0c140b38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37534,cycle
551,567c0c140b38,hitActn,L1: request is a hit,0,37534,cycle
552,567c0c140b3c,add2q_l,L1: The message is added to the processing queue from the core,0,37536,cycle
552,567c0c140b3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37536,cycle
552,567c0c140b3c,hitActn,L1: request is a hit,0,37536,cycle
553,567c0c140b40,add2q_l,L1: The message is added to the processing queue from the core,0,37538,cycle
553,567c0c140b40,Miss?  ,L1: Was the request a miss?,0,1,boolean
553,567c0c140b40,MSIredy,L1: Protocol determines message is now ready to be processed,0,37538,cycle
553,567c0c140b40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37538,cycle
553,567c0c140b40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37538,cycle
553,567c0c140b40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37539,cycle
553,567c0c140b40,add2q_u,L1 receives message from the bus,0,37540,cycle
553,567c0c140b40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,37540,cycle
553,567c0c140b40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
553,567c0c140b40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,37540,cycle
553,567c0c140b40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,37540,cycle
553,567c0c140b40,add_req,LLC miss -> LLC sends request to DRAM,LLC,37540,cycle
553,567c0c140b40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,37797,cycle
553,567c0c140b40,respond,LLC sends response message to the requesting L1,LLC,37797,cycle
553,567c0c140b40,updaDat,LLC updates its data array,LLC,37797,cycle
553,567c0c140b40,wrCache,LLC: New data written to cache,LLC,37797,cycle
553,567c0c140b40,respond,LLC sends response message to the requesting L1,LLC,37798,cycle
553,567c0c140b40,add2q_u,L1 receives message from the bus,0,37802,cycle
553,567c0c140b40,respond,L1 responds to core,0,37802,cycle
553,567c0c140b40,updaDat,L1 attempts to update its data array,0,37802,cycle
553,567c0c140b40,wrCache,L1: New data written to cache,0,37802,cycle
554,567c0c140b44,add2q_l,L1: The message is added to the processing queue from the core,0,37804,cycle
554,567c0c140b44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37804,cycle
554,567c0c140b44,hitActn,L1: request is a hit,0,37804,cycle
555,567c0c140b48,add2q_l,L1: The message is added to the processing queue from the core,0,37806,cycle
555,567c0c140b48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37806,cycle
555,567c0c140b48,hitActn,L1: request is a hit,0,37806,cycle
556,567c0c140b4c,add2q_l,L1: The message is added to the processing queue from the core,0,37808,cycle
556,567c0c140b4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37808,cycle
556,567c0c140b4c,hitActn,L1: request is a hit,0,37808,cycle
557,567c0c140b50,add2q_l,L1: The message is added to the processing queue from the core,0,37810,cycle
557,567c0c140b50,Miss?  ,L1: Was the request a miss?,0,1,boolean
557,567c0c140b50,MSIredy,L1: Protocol determines message is now ready to be processed,0,37810,cycle
557,567c0c140b50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37810,cycle
557,567c0c140b50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37810,cycle
557,567c0c140b50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37811,cycle
557,567c0c140b50,add2q_u,L1 receives message from the bus,0,37812,cycle
557,567c0c140b50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,37812,cycle
557,567c0c140b50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
557,567c0c140b50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,37812,cycle
557,567c0c140b50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,37812,cycle
557,567c0c140b50,add_req,LLC miss -> LLC sends request to DRAM,LLC,37812,cycle
557,567c0c140b50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38069,cycle
557,567c0c140b50,respond,LLC sends response message to the requesting L1,LLC,38069,cycle
557,567c0c140b50,updaDat,LLC updates its data array,LLC,38069,cycle
557,567c0c140b50,wrCache,LLC: New data written to cache,LLC,38069,cycle
557,567c0c140b50,respond,LLC sends response message to the requesting L1,LLC,38070,cycle
557,567c0c140b50,add2q_u,L1 receives message from the bus,0,38074,cycle
557,567c0c140b50,respond,L1 responds to core,0,38074,cycle
557,567c0c140b50,updaDat,L1 attempts to update its data array,0,38074,cycle
557,567c0c140b50,wrCache,L1: New data written to cache,0,38074,cycle
558,567c0c140b54,add2q_l,L1: The message is added to the processing queue from the core,0,38076,cycle
558,567c0c140b54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38076,cycle
558,567c0c140b54,hitActn,L1: request is a hit,0,38076,cycle
559,567c0c140b58,add2q_l,L1: The message is added to the processing queue from the core,0,38078,cycle
559,567c0c140b58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38078,cycle
559,567c0c140b58,hitActn,L1: request is a hit,0,38078,cycle
560,567c0c140b5c,add2q_l,L1: The message is added to the processing queue from the core,0,38080,cycle
560,567c0c140b5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38080,cycle
560,567c0c140b5c,hitActn,L1: request is a hit,0,38080,cycle
561,567c0c140b60,add2q_l,L1: The message is added to the processing queue from the core,0,38082,cycle
561,567c0c140b60,Miss?  ,L1: Was the request a miss?,0,1,boolean
561,567c0c140b60,MSIredy,L1: Protocol determines message is now ready to be processed,0,38082,cycle
561,567c0c140b60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38082,cycle
561,567c0c140b60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38082,cycle
561,567c0c140b60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38083,cycle
561,567c0c140b60,add2q_u,L1 receives message from the bus,0,38084,cycle
561,567c0c140b60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38084,cycle
561,567c0c140b60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
561,567c0c140b60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38084,cycle
561,567c0c140b60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38084,cycle
561,567c0c140b60,add_req,LLC miss -> LLC sends request to DRAM,LLC,38084,cycle
561,567c0c140b60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38341,cycle
561,567c0c140b60,respond,LLC sends response message to the requesting L1,LLC,38341,cycle
561,567c0c140b60,updaDat,LLC updates its data array,LLC,38341,cycle
561,567c0c140b60,wrCache,LLC: New data written to cache,LLC,38341,cycle
561,567c0c140b60,respond,LLC sends response message to the requesting L1,LLC,38342,cycle
561,567c0c140b60,add2q_u,L1 receives message from the bus,0,38346,cycle
561,567c0c140b60,respond,L1 responds to core,0,38346,cycle
561,567c0c140b60,updaDat,L1 attempts to update its data array,0,38346,cycle
561,567c0c140b60,wrCache,L1: New data written to cache,0,38346,cycle
562,567c0c140b64,add2q_l,L1: The message is added to the processing queue from the core,0,38348,cycle
562,567c0c140b64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38348,cycle
562,567c0c140b64,hitActn,L1: request is a hit,0,38348,cycle
563,567c0c140b68,add2q_l,L1: The message is added to the processing queue from the core,0,38350,cycle
563,567c0c140b68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38350,cycle
563,567c0c140b68,hitActn,L1: request is a hit,0,38350,cycle
564,567c0c140b6c,add2q_l,L1: The message is added to the processing queue from the core,0,38352,cycle
564,567c0c140b6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38352,cycle
564,567c0c140b6c,hitActn,L1: request is a hit,0,38352,cycle
565,567c0c140b70,add2q_l,L1: The message is added to the processing queue from the core,0,38354,cycle
565,567c0c140b70,Miss?  ,L1: Was the request a miss?,0,1,boolean
565,567c0c140b70,MSIredy,L1: Protocol determines message is now ready to be processed,0,38354,cycle
565,567c0c140b70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38354,cycle
565,567c0c140b70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38354,cycle
565,567c0c140b70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38355,cycle
565,567c0c140b70,add2q_u,L1 receives message from the bus,0,38356,cycle
565,567c0c140b70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38356,cycle
565,567c0c140b70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
565,567c0c140b70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38356,cycle
565,567c0c140b70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38356,cycle
565,567c0c140b70,add_req,LLC miss -> LLC sends request to DRAM,LLC,38356,cycle
565,567c0c140b70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38613,cycle
565,567c0c140b70,respond,LLC sends response message to the requesting L1,LLC,38613,cycle
565,567c0c140b70,updaDat,LLC updates its data array,LLC,38613,cycle
565,567c0c140b70,wrCache,LLC: New data written to cache,LLC,38613,cycle
565,567c0c140b70,respond,LLC sends response message to the requesting L1,LLC,38614,cycle
565,567c0c140b70,add2q_u,L1 receives message from the bus,0,38618,cycle
565,567c0c140b70,respond,L1 responds to core,0,38618,cycle
565,567c0c140b70,updaDat,L1 attempts to update its data array,0,38618,cycle
565,567c0c140b70,wrCache,L1: New data written to cache,0,38618,cycle
566,567c0c140b74,add2q_l,L1: The message is added to the processing queue from the core,0,38620,cycle
566,567c0c140b74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38620,cycle
566,567c0c140b74,hitActn,L1: request is a hit,0,38620,cycle
567,567c0c140b78,add2q_l,L1: The message is added to the processing queue from the core,0,38622,cycle
567,567c0c140b78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38622,cycle
567,567c0c140b78,hitActn,L1: request is a hit,0,38622,cycle
568,567c0c140b7c,add2q_l,L1: The message is added to the processing queue from the core,0,38624,cycle
568,567c0c140b7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38624,cycle
568,567c0c140b7c,hitActn,L1: request is a hit,0,38624,cycle
569,567c0c140b80,add2q_l,L1: The message is added to the processing queue from the core,0,38626,cycle
569,567c0c140b80,Miss?  ,L1: Was the request a miss?,0,1,boolean
569,567c0c140b80,MSIredy,L1: Protocol determines message is now ready to be processed,0,38626,cycle
569,567c0c140b80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38626,cycle
569,567c0c140b80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38626,cycle
569,567c0c140b80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38627,cycle
569,567c0c140b80,add2q_u,L1 receives message from the bus,0,38628,cycle
569,567c0c140b80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38628,cycle
569,567c0c140b80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
569,567c0c140b80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38628,cycle
569,567c0c140b80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38628,cycle
569,567c0c140b80,add_req,LLC miss -> LLC sends request to DRAM,LLC,38628,cycle
569,567c0c140b80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38885,cycle
569,567c0c140b80,respond,LLC sends response message to the requesting L1,LLC,38885,cycle
569,567c0c140b80,updaDat,LLC updates its data array,LLC,38885,cycle
569,567c0c140b80,wrCache,LLC: New data written to cache,LLC,38885,cycle
569,567c0c140b80,respond,LLC sends response message to the requesting L1,LLC,38886,cycle
569,567c0c140b80,add2q_u,L1 receives message from the bus,0,38890,cycle
569,567c0c140b80,respond,L1 responds to core,0,38890,cycle
569,567c0c140b80,updaDat,L1 attempts to update its data array,0,38890,cycle
569,567c0c140b80,wrCache,L1: New data written to cache,0,38890,cycle
570,567c0c140b84,add2q_l,L1: The message is added to the processing queue from the core,0,38892,cycle
570,567c0c140b84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38892,cycle
570,567c0c140b84,hitActn,L1: request is a hit,0,38892,cycle
571,567c0c140b88,add2q_l,L1: The message is added to the processing queue from the core,0,38894,cycle
571,567c0c140b88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38894,cycle
571,567c0c140b88,hitActn,L1: request is a hit,0,38894,cycle
572,567c0c140b8c,add2q_l,L1: The message is added to the processing queue from the core,0,38896,cycle
572,567c0c140b8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38896,cycle
572,567c0c140b8c,hitActn,L1: request is a hit,0,38896,cycle
573,567c0c140b90,add2q_l,L1: The message is added to the processing queue from the core,0,38898,cycle
573,567c0c140b90,Miss?  ,L1: Was the request a miss?,0,1,boolean
573,567c0c140b90,MSIredy,L1: Protocol determines message is now ready to be processed,0,38898,cycle
573,567c0c140b90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38898,cycle
573,567c0c140b90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38898,cycle
573,567c0c140b90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38899,cycle
573,567c0c140b90,add2q_u,L1 receives message from the bus,0,38900,cycle
573,567c0c140b90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38900,cycle
573,567c0c140b90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
573,567c0c140b90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38900,cycle
573,567c0c140b90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38900,cycle
573,567c0c140b90,add_req,LLC miss -> LLC sends request to DRAM,LLC,38900,cycle
573,567c0c140b90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39157,cycle
573,567c0c140b90,respond,LLC sends response message to the requesting L1,LLC,39157,cycle
573,567c0c140b90,updaDat,LLC updates its data array,LLC,39157,cycle
573,567c0c140b90,wrCache,LLC: New data written to cache,LLC,39157,cycle
573,567c0c140b90,respond,LLC sends response message to the requesting L1,LLC,39158,cycle
573,567c0c140b90,add2q_u,L1 receives message from the bus,0,39162,cycle
573,567c0c140b90,respond,L1 responds to core,0,39162,cycle
573,567c0c140b90,updaDat,L1 attempts to update its data array,0,39162,cycle
573,567c0c140b90,wrCache,L1: New data written to cache,0,39162,cycle
574,567c0c140b94,add2q_l,L1: The message is added to the processing queue from the core,0,39164,cycle
574,567c0c140b94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39164,cycle
574,567c0c140b94,hitActn,L1: request is a hit,0,39164,cycle
575,567c0c140b98,add2q_l,L1: The message is added to the processing queue from the core,0,39166,cycle
575,567c0c140b98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39166,cycle
575,567c0c140b98,hitActn,L1: request is a hit,0,39166,cycle
576,567c0c140b9c,add2q_l,L1: The message is added to the processing queue from the core,0,39168,cycle
576,567c0c140b9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39168,cycle
576,567c0c140b9c,hitActn,L1: request is a hit,0,39168,cycle
577,567c0c140ba0,add2q_l,L1: The message is added to the processing queue from the core,0,39170,cycle
577,567c0c140ba0,Miss?  ,L1: Was the request a miss?,0,1,boolean
577,567c0c140ba0,MSIredy,L1: Protocol determines message is now ready to be processed,0,39170,cycle
577,567c0c140ba0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39170,cycle
577,567c0c140ba0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39170,cycle
577,567c0c140ba0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39171,cycle
577,567c0c140ba0,add2q_u,L1 receives message from the bus,0,39172,cycle
577,567c0c140ba0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39172,cycle
577,567c0c140ba0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
577,567c0c140ba0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39172,cycle
577,567c0c140ba0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39172,cycle
577,567c0c140ba0,add_req,LLC miss -> LLC sends request to DRAM,LLC,39172,cycle
577,567c0c140ba0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39429,cycle
577,567c0c140ba0,respond,LLC sends response message to the requesting L1,LLC,39429,cycle
577,567c0c140ba0,updaDat,LLC updates its data array,LLC,39429,cycle
577,567c0c140ba0,wrCache,LLC: New data written to cache,LLC,39429,cycle
577,567c0c140ba0,respond,LLC sends response message to the requesting L1,LLC,39430,cycle
577,567c0c140ba0,add2q_u,L1 receives message from the bus,0,39434,cycle
577,567c0c140ba0,respond,L1 responds to core,0,39434,cycle
577,567c0c140ba0,updaDat,L1 attempts to update its data array,0,39434,cycle
577,567c0c140ba0,wrCache,L1: New data written to cache,0,39434,cycle
578,567c0c140ba4,add2q_l,L1: The message is added to the processing queue from the core,0,39436,cycle
578,567c0c140ba4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39436,cycle
578,567c0c140ba4,hitActn,L1: request is a hit,0,39436,cycle
579,567c0c140ba8,add2q_l,L1: The message is added to the processing queue from the core,0,39438,cycle
579,567c0c140ba8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39438,cycle
579,567c0c140ba8,hitActn,L1: request is a hit,0,39438,cycle
580,567c0c140bac,add2q_l,L1: The message is added to the processing queue from the core,0,39440,cycle
580,567c0c140bac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39440,cycle
580,567c0c140bac,hitActn,L1: request is a hit,0,39440,cycle
581,567c0c140bb0,add2q_l,L1: The message is added to the processing queue from the core,0,39442,cycle
581,567c0c140bb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
581,567c0c140bb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,39442,cycle
581,567c0c140bb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39442,cycle
581,567c0c140bb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39442,cycle
581,567c0c140bb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39443,cycle
581,567c0c140bb0,add2q_u,L1 receives message from the bus,0,39444,cycle
581,567c0c140bb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39444,cycle
581,567c0c140bb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
581,567c0c140bb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39444,cycle
581,567c0c140bb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39444,cycle
581,567c0c140bb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,39444,cycle
581,567c0c140bb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39701,cycle
581,567c0c140bb0,respond,LLC sends response message to the requesting L1,LLC,39701,cycle
581,567c0c140bb0,updaDat,LLC updates its data array,LLC,39701,cycle
581,567c0c140bb0,wrCache,LLC: New data written to cache,LLC,39701,cycle
581,567c0c140bb0,respond,LLC sends response message to the requesting L1,LLC,39702,cycle
581,567c0c140bb0,add2q_u,L1 receives message from the bus,0,39706,cycle
581,567c0c140bb0,respond,L1 responds to core,0,39706,cycle
581,567c0c140bb0,updaDat,L1 attempts to update its data array,0,39706,cycle
581,567c0c140bb0,wrCache,L1: New data written to cache,0,39706,cycle
582,567c0c140bb4,add2q_l,L1: The message is added to the processing queue from the core,0,39708,cycle
582,567c0c140bb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39708,cycle
582,567c0c140bb4,hitActn,L1: request is a hit,0,39708,cycle
583,567c0c140bb8,add2q_l,L1: The message is added to the processing queue from the core,0,39710,cycle
583,567c0c140bb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39710,cycle
583,567c0c140bb8,hitActn,L1: request is a hit,0,39710,cycle
584,567c0c140bbc,add2q_l,L1: The message is added to the processing queue from the core,0,39712,cycle
584,567c0c140bbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39712,cycle
584,567c0c140bbc,hitActn,L1: request is a hit,0,39712,cycle
585,567c0c140bc0,add2q_l,L1: The message is added to the processing queue from the core,0,39714,cycle
585,567c0c140bc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
585,567c0c140bc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,39714,cycle
585,567c0c140bc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39714,cycle
585,567c0c140bc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39714,cycle
585,567c0c140bc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39715,cycle
585,567c0c140bc0,add2q_u,L1 receives message from the bus,0,39716,cycle
585,567c0c140bc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39716,cycle
585,567c0c140bc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
585,567c0c140bc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39716,cycle
585,567c0c140bc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39716,cycle
585,567c0c140bc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,39716,cycle
585,567c0c140bc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39973,cycle
585,567c0c140bc0,respond,LLC sends response message to the requesting L1,LLC,39973,cycle
585,567c0c140bc0,updaDat,LLC updates its data array,LLC,39973,cycle
585,567c0c140bc0,wrCache,LLC: New data written to cache,LLC,39973,cycle
585,567c0c140bc0,respond,LLC sends response message to the requesting L1,LLC,39974,cycle
585,567c0c140bc0,add2q_u,L1 receives message from the bus,0,39978,cycle
585,567c0c140bc0,respond,L1 responds to core,0,39978,cycle
585,567c0c140bc0,updaDat,L1 attempts to update its data array,0,39978,cycle
585,567c0c140bc0,wrCache,L1: New data written to cache,0,39978,cycle
586,567c0c140bc4,add2q_l,L1: The message is added to the processing queue from the core,0,39980,cycle
586,567c0c140bc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39980,cycle
586,567c0c140bc4,hitActn,L1: request is a hit,0,39980,cycle
587,567c0c140bc8,add2q_l,L1: The message is added to the processing queue from the core,0,39982,cycle
587,567c0c140bc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39982,cycle
587,567c0c140bc8,hitActn,L1: request is a hit,0,39982,cycle
588,567c0c140bcc,add2q_l,L1: The message is added to the processing queue from the core,0,39984,cycle
588,567c0c140bcc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39984,cycle
588,567c0c140bcc,hitActn,L1: request is a hit,0,39984,cycle
589,567c0c140bd0,add2q_l,L1: The message is added to the processing queue from the core,0,39986,cycle
589,567c0c140bd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
589,567c0c140bd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,39986,cycle
589,567c0c140bd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39986,cycle
589,567c0c140bd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39986,cycle
589,567c0c140bd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39987,cycle
589,567c0c140bd0,add2q_u,L1 receives message from the bus,0,39988,cycle
589,567c0c140bd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39988,cycle
589,567c0c140bd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
589,567c0c140bd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39988,cycle
589,567c0c140bd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39988,cycle
589,567c0c140bd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,39988,cycle
589,567c0c140bd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40245,cycle
589,567c0c140bd0,respond,LLC sends response message to the requesting L1,LLC,40245,cycle
589,567c0c140bd0,updaDat,LLC updates its data array,LLC,40245,cycle
589,567c0c140bd0,wrCache,LLC: New data written to cache,LLC,40245,cycle
589,567c0c140bd0,respond,LLC sends response message to the requesting L1,LLC,40246,cycle
589,567c0c140bd0,add2q_u,L1 receives message from the bus,0,40250,cycle
589,567c0c140bd0,respond,L1 responds to core,0,40250,cycle
589,567c0c140bd0,updaDat,L1 attempts to update its data array,0,40250,cycle
589,567c0c140bd0,wrCache,L1: New data written to cache,0,40250,cycle
590,567c0c140bd4,add2q_l,L1: The message is added to the processing queue from the core,0,40252,cycle
590,567c0c140bd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40252,cycle
590,567c0c140bd4,hitActn,L1: request is a hit,0,40252,cycle
591,567c0c140bd8,add2q_l,L1: The message is added to the processing queue from the core,0,40254,cycle
591,567c0c140bd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40254,cycle
591,567c0c140bd8,hitActn,L1: request is a hit,0,40254,cycle
592,567c0c140bdc,add2q_l,L1: The message is added to the processing queue from the core,0,40256,cycle
592,567c0c140bdc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40256,cycle
592,567c0c140bdc,hitActn,L1: request is a hit,0,40256,cycle
593,567c0c140be0,add2q_l,L1: The message is added to the processing queue from the core,0,40258,cycle
593,567c0c140be0,Miss?  ,L1: Was the request a miss?,0,1,boolean
593,567c0c140be0,MSIredy,L1: Protocol determines message is now ready to be processed,0,40258,cycle
593,567c0c140be0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40258,cycle
593,567c0c140be0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40258,cycle
593,567c0c140be0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40259,cycle
593,567c0c140be0,add2q_u,L1 receives message from the bus,0,40260,cycle
593,567c0c140be0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,40260,cycle
593,567c0c140be0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
593,567c0c140be0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,40260,cycle
593,567c0c140be0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,40260,cycle
593,567c0c140be0,add_req,LLC miss -> LLC sends request to DRAM,LLC,40260,cycle
593,567c0c140be0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40517,cycle
593,567c0c140be0,respond,LLC sends response message to the requesting L1,LLC,40517,cycle
593,567c0c140be0,updaDat,LLC updates its data array,LLC,40517,cycle
593,567c0c140be0,wrCache,LLC: New data written to cache,LLC,40517,cycle
593,567c0c140be0,respond,LLC sends response message to the requesting L1,LLC,40518,cycle
593,567c0c140be0,add2q_u,L1 receives message from the bus,0,40522,cycle
593,567c0c140be0,respond,L1 responds to core,0,40522,cycle
593,567c0c140be0,updaDat,L1 attempts to update its data array,0,40522,cycle
593,567c0c140be0,wrCache,L1: New data written to cache,0,40522,cycle
594,567c0c140be4,add2q_l,L1: The message is added to the processing queue from the core,0,40524,cycle
594,567c0c140be4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40524,cycle
594,567c0c140be4,hitActn,L1: request is a hit,0,40524,cycle
595,567c0c140be8,add2q_l,L1: The message is added to the processing queue from the core,0,40526,cycle
595,567c0c140be8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40526,cycle
595,567c0c140be8,hitActn,L1: request is a hit,0,40526,cycle
596,567c0c140bec,add2q_l,L1: The message is added to the processing queue from the core,0,40528,cycle
596,567c0c140bec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40528,cycle
596,567c0c140bec,hitActn,L1: request is a hit,0,40528,cycle
597,567c0c140bf0,add2q_l,L1: The message is added to the processing queue from the core,0,40530,cycle
597,567c0c140bf0,Miss?  ,L1: Was the request a miss?,0,1,boolean
597,567c0c140bf0,MSIredy,L1: Protocol determines message is now ready to be processed,0,40530,cycle
597,567c0c140bf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40530,cycle
597,567c0c140bf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40530,cycle
597,567c0c140bf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40531,cycle
597,567c0c140bf0,add2q_u,L1 receives message from the bus,0,40532,cycle
597,567c0c140bf0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,40532,cycle
597,567c0c140bf0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
597,567c0c140bf0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,40532,cycle
597,567c0c140bf0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,40532,cycle
597,567c0c140bf0,add_req,LLC miss -> LLC sends request to DRAM,LLC,40532,cycle
597,567c0c140bf0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40789,cycle
597,567c0c140bf0,respond,LLC sends response message to the requesting L1,LLC,40789,cycle
597,567c0c140bf0,updaDat,LLC updates its data array,LLC,40789,cycle
597,567c0c140bf0,wrCache,LLC: New data written to cache,LLC,40789,cycle
597,567c0c140bf0,respond,LLC sends response message to the requesting L1,LLC,40790,cycle
597,567c0c140bf0,add2q_u,L1 receives message from the bus,0,40794,cycle
597,567c0c140bf0,respond,L1 responds to core,0,40794,cycle
597,567c0c140bf0,updaDat,L1 attempts to update its data array,0,40794,cycle
597,567c0c140bf0,wrCache,L1: New data written to cache,0,40794,cycle
598,567c0c140bf4,add2q_l,L1: The message is added to the processing queue from the core,0,40796,cycle
598,567c0c140bf4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40796,cycle
598,567c0c140bf4,hitActn,L1: request is a hit,0,40796,cycle
599,567c0c140bf8,add2q_l,L1: The message is added to the processing queue from the core,0,40798,cycle
599,567c0c140bf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40798,cycle
599,567c0c140bf8,hitActn,L1: request is a hit,0,40798,cycle
600,567c0c140bfc,add2q_l,L1: The message is added to the processing queue from the core,0,40800,cycle
600,567c0c140bfc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40800,cycle
600,567c0c140bfc,hitActn,L1: request is a hit,0,40800,cycle
601,567c0c140c00,add2q_l,L1: The message is added to the processing queue from the core,0,40802,cycle
601,567c0c140c00,Miss?  ,L1: Was the request a miss?,0,1,boolean
601,567c0c140c00,MSIredy,L1: Protocol determines message is now ready to be processed,0,40802,cycle
601,567c0c140c00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40802,cycle
601,567c0c140c00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40802,cycle
601,567c0c140c00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40803,cycle
601,567c0c140c00,add2q_u,L1 receives message from the bus,0,40804,cycle
601,567c0c140c00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,40804,cycle
601,567c0c140c00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
601,567c0c140c00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,40804,cycle
601,567c0c140c00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,40804,cycle
601,567c0c140c00,add_req,LLC miss -> LLC sends request to DRAM,LLC,40804,cycle
601,567c0c140c00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41061,cycle
601,567c0c140c00,respond,LLC sends response message to the requesting L1,LLC,41061,cycle
601,567c0c140c00,updaDat,LLC updates its data array,LLC,41061,cycle
601,567c0c140c00,wrCache,LLC: New data written to cache,LLC,41061,cycle
601,567c0c140c00,respond,LLC sends response message to the requesting L1,LLC,41062,cycle
601,567c0c140c00,add2q_u,L1 receives message from the bus,0,41066,cycle
601,567c0c140c00,respond,L1 responds to core,0,41066,cycle
601,567c0c140c00,updaDat,L1 attempts to update its data array,0,41066,cycle
601,567c0c140c00,wrCache,L1: New data written to cache,0,41066,cycle
602,567c0c140c04,add2q_l,L1: The message is added to the processing queue from the core,0,41068,cycle
602,567c0c140c04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41068,cycle
602,567c0c140c04,hitActn,L1: request is a hit,0,41068,cycle
603,567c0c140c08,add2q_l,L1: The message is added to the processing queue from the core,0,41070,cycle
603,567c0c140c08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41070,cycle
603,567c0c140c08,hitActn,L1: request is a hit,0,41070,cycle
604,567c0c140c0c,add2q_l,L1: The message is added to the processing queue from the core,0,41072,cycle
604,567c0c140c0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41072,cycle
604,567c0c140c0c,hitActn,L1: request is a hit,0,41072,cycle
605,567c0c140c10,add2q_l,L1: The message is added to the processing queue from the core,0,41074,cycle
605,567c0c140c10,Miss?  ,L1: Was the request a miss?,0,1,boolean
605,567c0c140c10,MSIredy,L1: Protocol determines message is now ready to be processed,0,41074,cycle
605,567c0c140c10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41074,cycle
605,567c0c140c10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41074,cycle
605,567c0c140c10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41075,cycle
605,567c0c140c10,add2q_u,L1 receives message from the bus,0,41076,cycle
605,567c0c140c10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41076,cycle
605,567c0c140c10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
605,567c0c140c10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41076,cycle
605,567c0c140c10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41076,cycle
605,567c0c140c10,add_req,LLC miss -> LLC sends request to DRAM,LLC,41076,cycle
605,567c0c140c10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41333,cycle
605,567c0c140c10,respond,LLC sends response message to the requesting L1,LLC,41333,cycle
605,567c0c140c10,updaDat,LLC updates its data array,LLC,41333,cycle
605,567c0c140c10,wrCache,LLC: New data written to cache,LLC,41333,cycle
605,567c0c140c10,respond,LLC sends response message to the requesting L1,LLC,41334,cycle
605,567c0c140c10,add2q_u,L1 receives message from the bus,0,41338,cycle
605,567c0c140c10,respond,L1 responds to core,0,41338,cycle
605,567c0c140c10,updaDat,L1 attempts to update its data array,0,41338,cycle
605,567c0c140c10,wrCache,L1: New data written to cache,0,41338,cycle
606,567c0c140c14,add2q_l,L1: The message is added to the processing queue from the core,0,41340,cycle
606,567c0c140c14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41340,cycle
606,567c0c140c14,hitActn,L1: request is a hit,0,41340,cycle
607,567c0c140c18,add2q_l,L1: The message is added to the processing queue from the core,0,41342,cycle
607,567c0c140c18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41342,cycle
607,567c0c140c18,hitActn,L1: request is a hit,0,41342,cycle
608,567c0c140c1c,add2q_l,L1: The message is added to the processing queue from the core,0,41344,cycle
608,567c0c140c1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41344,cycle
608,567c0c140c1c,hitActn,L1: request is a hit,0,41344,cycle
609,567c0c140c20,add2q_l,L1: The message is added to the processing queue from the core,0,41346,cycle
609,567c0c140c20,Miss?  ,L1: Was the request a miss?,0,1,boolean
609,567c0c140c20,MSIredy,L1: Protocol determines message is now ready to be processed,0,41346,cycle
609,567c0c140c20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41346,cycle
609,567c0c140c20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41346,cycle
609,567c0c140c20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41347,cycle
609,567c0c140c20,add2q_u,L1 receives message from the bus,0,41348,cycle
609,567c0c140c20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41348,cycle
609,567c0c140c20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
609,567c0c140c20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41348,cycle
609,567c0c140c20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41348,cycle
609,567c0c140c20,add_req,LLC miss -> LLC sends request to DRAM,LLC,41348,cycle
609,567c0c140c20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41605,cycle
609,567c0c140c20,respond,LLC sends response message to the requesting L1,LLC,41605,cycle
609,567c0c140c20,updaDat,LLC updates its data array,LLC,41605,cycle
609,567c0c140c20,wrCache,LLC: New data written to cache,LLC,41605,cycle
609,567c0c140c20,respond,LLC sends response message to the requesting L1,LLC,41606,cycle
609,567c0c140c20,add2q_u,L1 receives message from the bus,0,41610,cycle
609,567c0c140c20,respond,L1 responds to core,0,41610,cycle
609,567c0c140c20,updaDat,L1 attempts to update its data array,0,41610,cycle
609,567c0c140c20,wrCache,L1: New data written to cache,0,41610,cycle
610,567c0c140c24,add2q_l,L1: The message is added to the processing queue from the core,0,41612,cycle
610,567c0c140c24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41612,cycle
610,567c0c140c24,hitActn,L1: request is a hit,0,41612,cycle
611,567c0c140c28,add2q_l,L1: The message is added to the processing queue from the core,0,41614,cycle
611,567c0c140c28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41614,cycle
611,567c0c140c28,hitActn,L1: request is a hit,0,41614,cycle
612,567c0c140c2c,add2q_l,L1: The message is added to the processing queue from the core,0,41616,cycle
612,567c0c140c2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41616,cycle
612,567c0c140c2c,hitActn,L1: request is a hit,0,41616,cycle
613,567c0c140c30,add2q_l,L1: The message is added to the processing queue from the core,0,41618,cycle
613,567c0c140c30,Miss?  ,L1: Was the request a miss?,0,1,boolean
613,567c0c140c30,MSIredy,L1: Protocol determines message is now ready to be processed,0,41618,cycle
613,567c0c140c30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41618,cycle
613,567c0c140c30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41618,cycle
613,567c0c140c30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41619,cycle
613,567c0c140c30,add2q_u,L1 receives message from the bus,0,41620,cycle
613,567c0c140c30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41620,cycle
613,567c0c140c30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
613,567c0c140c30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41620,cycle
613,567c0c140c30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41620,cycle
613,567c0c140c30,add_req,LLC miss -> LLC sends request to DRAM,LLC,41620,cycle
613,567c0c140c30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41877,cycle
613,567c0c140c30,respond,LLC sends response message to the requesting L1,LLC,41877,cycle
613,567c0c140c30,updaDat,LLC updates its data array,LLC,41877,cycle
613,567c0c140c30,wrCache,LLC: New data written to cache,LLC,41877,cycle
613,567c0c140c30,respond,LLC sends response message to the requesting L1,LLC,41878,cycle
613,567c0c140c30,add2q_u,L1 receives message from the bus,0,41882,cycle
613,567c0c140c30,respond,L1 responds to core,0,41882,cycle
613,567c0c140c30,updaDat,L1 attempts to update its data array,0,41882,cycle
613,567c0c140c30,wrCache,L1: New data written to cache,0,41882,cycle
614,567c0c140c34,add2q_l,L1: The message is added to the processing queue from the core,0,41884,cycle
614,567c0c140c34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41884,cycle
614,567c0c140c34,hitActn,L1: request is a hit,0,41884,cycle
615,567c0c140c38,add2q_l,L1: The message is added to the processing queue from the core,0,41886,cycle
615,567c0c140c38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41886,cycle
615,567c0c140c38,hitActn,L1: request is a hit,0,41886,cycle
616,567c0c140c3c,add2q_l,L1: The message is added to the processing queue from the core,0,41888,cycle
616,567c0c140c3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41888,cycle
616,567c0c140c3c,hitActn,L1: request is a hit,0,41888,cycle
617,567c0c140c40,add2q_l,L1: The message is added to the processing queue from the core,0,41890,cycle
617,567c0c140c40,Miss?  ,L1: Was the request a miss?,0,1,boolean
617,567c0c140c40,MSIredy,L1: Protocol determines message is now ready to be processed,0,41890,cycle
617,567c0c140c40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41890,cycle
617,567c0c140c40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41890,cycle
617,567c0c140c40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41891,cycle
617,567c0c140c40,add2q_u,L1 receives message from the bus,0,41892,cycle
617,567c0c140c40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41892,cycle
617,567c0c140c40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
617,567c0c140c40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41892,cycle
617,567c0c140c40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41892,cycle
617,567c0c140c40,add_req,LLC miss -> LLC sends request to DRAM,LLC,41892,cycle
617,567c0c140c40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42149,cycle
617,567c0c140c40,respond,LLC sends response message to the requesting L1,LLC,42149,cycle
617,567c0c140c40,updaDat,LLC updates its data array,LLC,42149,cycle
617,567c0c140c40,wrCache,LLC: New data written to cache,LLC,42149,cycle
617,567c0c140c40,respond,LLC sends response message to the requesting L1,LLC,42150,cycle
617,567c0c140c40,add2q_u,L1 receives message from the bus,0,42154,cycle
617,567c0c140c40,respond,L1 responds to core,0,42154,cycle
617,567c0c140c40,updaDat,L1 attempts to update its data array,0,42154,cycle
617,567c0c140c40,wrCache,L1: New data written to cache,0,42154,cycle
618,567c0c140c44,add2q_l,L1: The message is added to the processing queue from the core,0,42156,cycle
618,567c0c140c44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42156,cycle
618,567c0c140c44,hitActn,L1: request is a hit,0,42156,cycle
619,567c0c140c48,add2q_l,L1: The message is added to the processing queue from the core,0,42158,cycle
619,567c0c140c48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42158,cycle
619,567c0c140c48,hitActn,L1: request is a hit,0,42158,cycle
620,567c0c140c4c,add2q_l,L1: The message is added to the processing queue from the core,0,42160,cycle
620,567c0c140c4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42160,cycle
620,567c0c140c4c,hitActn,L1: request is a hit,0,42160,cycle
621,567c0c140c50,add2q_l,L1: The message is added to the processing queue from the core,0,42162,cycle
621,567c0c140c50,Miss?  ,L1: Was the request a miss?,0,1,boolean
621,567c0c140c50,MSIredy,L1: Protocol determines message is now ready to be processed,0,42162,cycle
621,567c0c140c50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42162,cycle
621,567c0c140c50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42162,cycle
621,567c0c140c50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42163,cycle
621,567c0c140c50,add2q_u,L1 receives message from the bus,0,42164,cycle
621,567c0c140c50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42164,cycle
621,567c0c140c50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
621,567c0c140c50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42164,cycle
621,567c0c140c50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42164,cycle
621,567c0c140c50,add_req,LLC miss -> LLC sends request to DRAM,LLC,42164,cycle
621,567c0c140c50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42421,cycle
621,567c0c140c50,respond,LLC sends response message to the requesting L1,LLC,42421,cycle
621,567c0c140c50,updaDat,LLC updates its data array,LLC,42421,cycle
621,567c0c140c50,wrCache,LLC: New data written to cache,LLC,42421,cycle
621,567c0c140c50,respond,LLC sends response message to the requesting L1,LLC,42422,cycle
621,567c0c140c50,add2q_u,L1 receives message from the bus,0,42426,cycle
621,567c0c140c50,respond,L1 responds to core,0,42426,cycle
621,567c0c140c50,updaDat,L1 attempts to update its data array,0,42426,cycle
621,567c0c140c50,wrCache,L1: New data written to cache,0,42426,cycle
622,567c0c140c54,add2q_l,L1: The message is added to the processing queue from the core,0,42428,cycle
622,567c0c140c54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42428,cycle
622,567c0c140c54,hitActn,L1: request is a hit,0,42428,cycle
623,567c0c140c58,add2q_l,L1: The message is added to the processing queue from the core,0,42430,cycle
623,567c0c140c58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42430,cycle
623,567c0c140c58,hitActn,L1: request is a hit,0,42430,cycle
624,567c0c140c5c,add2q_l,L1: The message is added to the processing queue from the core,0,42432,cycle
624,567c0c140c5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42432,cycle
624,567c0c140c5c,hitActn,L1: request is a hit,0,42432,cycle
625,567c0c140c60,add2q_l,L1: The message is added to the processing queue from the core,0,42434,cycle
625,567c0c140c60,Miss?  ,L1: Was the request a miss?,0,1,boolean
625,567c0c140c60,MSIredy,L1: Protocol determines message is now ready to be processed,0,42434,cycle
625,567c0c140c60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42434,cycle
625,567c0c140c60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42434,cycle
625,567c0c140c60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42435,cycle
625,567c0c140c60,add2q_u,L1 receives message from the bus,0,42436,cycle
625,567c0c140c60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42436,cycle
625,567c0c140c60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
625,567c0c140c60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42436,cycle
625,567c0c140c60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42436,cycle
625,567c0c140c60,add_req,LLC miss -> LLC sends request to DRAM,LLC,42436,cycle
625,567c0c140c60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42693,cycle
625,567c0c140c60,respond,LLC sends response message to the requesting L1,LLC,42693,cycle
625,567c0c140c60,updaDat,LLC updates its data array,LLC,42693,cycle
625,567c0c140c60,wrCache,LLC: New data written to cache,LLC,42693,cycle
625,567c0c140c60,respond,LLC sends response message to the requesting L1,LLC,42694,cycle
625,567c0c140c60,add2q_u,L1 receives message from the bus,0,42698,cycle
625,567c0c140c60,respond,L1 responds to core,0,42698,cycle
625,567c0c140c60,updaDat,L1 attempts to update its data array,0,42698,cycle
625,567c0c140c60,wrCache,L1: New data written to cache,0,42698,cycle
626,567c0c140c64,add2q_l,L1: The message is added to the processing queue from the core,0,42700,cycle
626,567c0c140c64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42700,cycle
626,567c0c140c64,hitActn,L1: request is a hit,0,42700,cycle
627,567c0c140c68,add2q_l,L1: The message is added to the processing queue from the core,0,42702,cycle
627,567c0c140c68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42702,cycle
627,567c0c140c68,hitActn,L1: request is a hit,0,42702,cycle
628,567c0c140c6c,add2q_l,L1: The message is added to the processing queue from the core,0,42704,cycle
628,567c0c140c6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42704,cycle
628,567c0c140c6c,hitActn,L1: request is a hit,0,42704,cycle
629,567c0c140c70,add2q_l,L1: The message is added to the processing queue from the core,0,42706,cycle
629,567c0c140c70,Miss?  ,L1: Was the request a miss?,0,1,boolean
629,567c0c140c70,MSIredy,L1: Protocol determines message is now ready to be processed,0,42706,cycle
629,567c0c140c70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42706,cycle
629,567c0c140c70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42706,cycle
629,567c0c140c70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42707,cycle
629,567c0c140c70,add2q_u,L1 receives message from the bus,0,42708,cycle
629,567c0c140c70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42708,cycle
629,567c0c140c70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
629,567c0c140c70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42708,cycle
629,567c0c140c70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42708,cycle
629,567c0c140c70,add_req,LLC miss -> LLC sends request to DRAM,LLC,42708,cycle
629,567c0c140c70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42965,cycle
629,567c0c140c70,respond,LLC sends response message to the requesting L1,LLC,42965,cycle
629,567c0c140c70,updaDat,LLC updates its data array,LLC,42965,cycle
629,567c0c140c70,wrCache,LLC: New data written to cache,LLC,42965,cycle
629,567c0c140c70,respond,LLC sends response message to the requesting L1,LLC,42966,cycle
629,567c0c140c70,add2q_u,L1 receives message from the bus,0,42970,cycle
629,567c0c140c70,respond,L1 responds to core,0,42970,cycle
629,567c0c140c70,updaDat,L1 attempts to update its data array,0,42970,cycle
629,567c0c140c70,wrCache,L1: New data written to cache,0,42970,cycle
630,567c0c140c74,add2q_l,L1: The message is added to the processing queue from the core,0,42972,cycle
630,567c0c140c74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42972,cycle
630,567c0c140c74,hitActn,L1: request is a hit,0,42972,cycle
631,567c0c140c78,add2q_l,L1: The message is added to the processing queue from the core,0,42974,cycle
631,567c0c140c78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42974,cycle
631,567c0c140c78,hitActn,L1: request is a hit,0,42974,cycle
632,567c0c140c7c,add2q_l,L1: The message is added to the processing queue from the core,0,42976,cycle
632,567c0c140c7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42976,cycle
632,567c0c140c7c,hitActn,L1: request is a hit,0,42976,cycle
633,567c0c140c80,add2q_l,L1: The message is added to the processing queue from the core,0,42978,cycle
633,567c0c140c80,Miss?  ,L1: Was the request a miss?,0,1,boolean
633,567c0c140c80,MSIredy,L1: Protocol determines message is now ready to be processed,0,42978,cycle
633,567c0c140c80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42978,cycle
633,567c0c140c80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42978,cycle
633,567c0c140c80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42979,cycle
633,567c0c140c80,add2q_u,L1 receives message from the bus,0,42980,cycle
633,567c0c140c80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42980,cycle
633,567c0c140c80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
633,567c0c140c80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42980,cycle
633,567c0c140c80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42980,cycle
633,567c0c140c80,add_req,LLC miss -> LLC sends request to DRAM,LLC,42980,cycle
633,567c0c140c80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43237,cycle
633,567c0c140c80,respond,LLC sends response message to the requesting L1,LLC,43237,cycle
633,567c0c140c80,updaDat,LLC updates its data array,LLC,43237,cycle
633,567c0c140c80,wrCache,LLC: New data written to cache,LLC,43237,cycle
633,567c0c140c80,respond,LLC sends response message to the requesting L1,LLC,43238,cycle
633,567c0c140c80,add2q_u,L1 receives message from the bus,0,43242,cycle
633,567c0c140c80,respond,L1 responds to core,0,43242,cycle
633,567c0c140c80,updaDat,L1 attempts to update its data array,0,43242,cycle
633,567c0c140c80,wrCache,L1: New data written to cache,0,43242,cycle
634,567c0c140c84,add2q_l,L1: The message is added to the processing queue from the core,0,43244,cycle
634,567c0c140c84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43244,cycle
634,567c0c140c84,hitActn,L1: request is a hit,0,43244,cycle
635,567c0c140c88,add2q_l,L1: The message is added to the processing queue from the core,0,43246,cycle
635,567c0c140c88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43246,cycle
635,567c0c140c88,hitActn,L1: request is a hit,0,43246,cycle
636,567c0c140c8c,add2q_l,L1: The message is added to the processing queue from the core,0,43248,cycle
636,567c0c140c8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43248,cycle
636,567c0c140c8c,hitActn,L1: request is a hit,0,43248,cycle
637,567c0c140c90,add2q_l,L1: The message is added to the processing queue from the core,0,43250,cycle
637,567c0c140c90,Miss?  ,L1: Was the request a miss?,0,1,boolean
637,567c0c140c90,MSIredy,L1: Protocol determines message is now ready to be processed,0,43250,cycle
637,567c0c140c90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43250,cycle
637,567c0c140c90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43250,cycle
637,567c0c140c90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43251,cycle
637,567c0c140c90,add2q_u,L1 receives message from the bus,0,43252,cycle
637,567c0c140c90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43252,cycle
637,567c0c140c90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
637,567c0c140c90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43252,cycle
637,567c0c140c90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43252,cycle
637,567c0c140c90,add_req,LLC miss -> LLC sends request to DRAM,LLC,43252,cycle
637,567c0c140c90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43509,cycle
637,567c0c140c90,respond,LLC sends response message to the requesting L1,LLC,43509,cycle
637,567c0c140c90,updaDat,LLC updates its data array,LLC,43509,cycle
637,567c0c140c90,wrCache,LLC: New data written to cache,LLC,43509,cycle
637,567c0c140c90,respond,LLC sends response message to the requesting L1,LLC,43510,cycle
637,567c0c140c90,add2q_u,L1 receives message from the bus,0,43514,cycle
637,567c0c140c90,respond,L1 responds to core,0,43514,cycle
637,567c0c140c90,updaDat,L1 attempts to update its data array,0,43514,cycle
637,567c0c140c90,wrCache,L1: New data written to cache,0,43514,cycle
638,567c0c140c94,add2q_l,L1: The message is added to the processing queue from the core,0,43516,cycle
638,567c0c140c94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43516,cycle
638,567c0c140c94,hitActn,L1: request is a hit,0,43516,cycle
639,567c0c140c98,add2q_l,L1: The message is added to the processing queue from the core,0,43518,cycle
639,567c0c140c98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43518,cycle
639,567c0c140c98,hitActn,L1: request is a hit,0,43518,cycle
640,567c0c140c9c,add2q_l,L1: The message is added to the processing queue from the core,0,43520,cycle
640,567c0c140c9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43520,cycle
640,567c0c140c9c,hitActn,L1: request is a hit,0,43520,cycle
641,567c0c140ca0,add2q_l,L1: The message is added to the processing queue from the core,0,43522,cycle
641,567c0c140ca0,Miss?  ,L1: Was the request a miss?,0,1,boolean
641,567c0c140ca0,MSIredy,L1: Protocol determines message is now ready to be processed,0,43522,cycle
641,567c0c140ca0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43522,cycle
641,567c0c140ca0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43522,cycle
641,567c0c140ca0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43523,cycle
641,567c0c140ca0,add2q_u,L1 receives message from the bus,0,43524,cycle
641,567c0c140ca0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43524,cycle
641,567c0c140ca0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
641,567c0c140ca0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43524,cycle
641,567c0c140ca0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43524,cycle
641,567c0c140ca0,add_req,LLC miss -> LLC sends request to DRAM,LLC,43524,cycle
641,567c0c140ca0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43781,cycle
641,567c0c140ca0,respond,LLC sends response message to the requesting L1,LLC,43781,cycle
641,567c0c140ca0,updaDat,LLC updates its data array,LLC,43781,cycle
641,567c0c140ca0,wrCache,LLC: New data written to cache,LLC,43781,cycle
641,567c0c140ca0,respond,LLC sends response message to the requesting L1,LLC,43782,cycle
641,567c0c140ca0,add2q_u,L1 receives message from the bus,0,43786,cycle
641,567c0c140ca0,respond,L1 responds to core,0,43786,cycle
641,567c0c140ca0,updaDat,L1 attempts to update its data array,0,43786,cycle
641,567c0c140ca0,wrCache,L1: New data written to cache,0,43786,cycle
642,567c0c140ca4,add2q_l,L1: The message is added to the processing queue from the core,0,43788,cycle
642,567c0c140ca4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43788,cycle
642,567c0c140ca4,hitActn,L1: request is a hit,0,43788,cycle
643,567c0c140ca8,add2q_l,L1: The message is added to the processing queue from the core,0,43790,cycle
643,567c0c140ca8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43790,cycle
643,567c0c140ca8,hitActn,L1: request is a hit,0,43790,cycle
644,567c0c140cac,add2q_l,L1: The message is added to the processing queue from the core,0,43792,cycle
644,567c0c140cac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43792,cycle
644,567c0c140cac,hitActn,L1: request is a hit,0,43792,cycle
645,567c0c140cb0,add2q_l,L1: The message is added to the processing queue from the core,0,43794,cycle
645,567c0c140cb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
645,567c0c140cb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,43794,cycle
645,567c0c140cb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43794,cycle
645,567c0c140cb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43794,cycle
645,567c0c140cb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43795,cycle
645,567c0c140cb0,add2q_u,L1 receives message from the bus,0,43796,cycle
645,567c0c140cb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43796,cycle
645,567c0c140cb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
645,567c0c140cb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43796,cycle
645,567c0c140cb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43796,cycle
645,567c0c140cb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,43796,cycle
645,567c0c140cb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44053,cycle
645,567c0c140cb0,respond,LLC sends response message to the requesting L1,LLC,44053,cycle
645,567c0c140cb0,updaDat,LLC updates its data array,LLC,44053,cycle
645,567c0c140cb0,wrCache,LLC: New data written to cache,LLC,44053,cycle
645,567c0c140cb0,respond,LLC sends response message to the requesting L1,LLC,44054,cycle
645,567c0c140cb0,add2q_u,L1 receives message from the bus,0,44058,cycle
645,567c0c140cb0,respond,L1 responds to core,0,44058,cycle
645,567c0c140cb0,updaDat,L1 attempts to update its data array,0,44058,cycle
645,567c0c140cb0,wrCache,L1: New data written to cache,0,44058,cycle
646,567c0c140cb4,add2q_l,L1: The message is added to the processing queue from the core,0,44060,cycle
646,567c0c140cb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44060,cycle
646,567c0c140cb4,hitActn,L1: request is a hit,0,44060,cycle
647,567c0c140cb8,add2q_l,L1: The message is added to the processing queue from the core,0,44062,cycle
647,567c0c140cb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44062,cycle
647,567c0c140cb8,hitActn,L1: request is a hit,0,44062,cycle
648,567c0c140cbc,add2q_l,L1: The message is added to the processing queue from the core,0,44064,cycle
648,567c0c140cbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44064,cycle
648,567c0c140cbc,hitActn,L1: request is a hit,0,44064,cycle
649,567c0c140cc0,add2q_l,L1: The message is added to the processing queue from the core,0,44066,cycle
649,567c0c140cc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
649,567c0c140cc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,44066,cycle
649,567c0c140cc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44066,cycle
649,567c0c140cc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44066,cycle
649,567c0c140cc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44067,cycle
649,567c0c140cc0,add2q_u,L1 receives message from the bus,0,44068,cycle
649,567c0c140cc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44068,cycle
649,567c0c140cc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
649,567c0c140cc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44068,cycle
649,567c0c140cc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44068,cycle
649,567c0c140cc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,44068,cycle
649,567c0c140cc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44325,cycle
649,567c0c140cc0,respond,LLC sends response message to the requesting L1,LLC,44325,cycle
649,567c0c140cc0,updaDat,LLC updates its data array,LLC,44325,cycle
649,567c0c140cc0,wrCache,LLC: New data written to cache,LLC,44325,cycle
649,567c0c140cc0,respond,LLC sends response message to the requesting L1,LLC,44326,cycle
649,567c0c140cc0,add2q_u,L1 receives message from the bus,0,44330,cycle
649,567c0c140cc0,respond,L1 responds to core,0,44330,cycle
649,567c0c140cc0,updaDat,L1 attempts to update its data array,0,44330,cycle
649,567c0c140cc0,wrCache,L1: New data written to cache,0,44330,cycle
650,567c0c140cc4,add2q_l,L1: The message is added to the processing queue from the core,0,44332,cycle
650,567c0c140cc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44332,cycle
650,567c0c140cc4,hitActn,L1: request is a hit,0,44332,cycle
651,567c0c140cc8,add2q_l,L1: The message is added to the processing queue from the core,0,44334,cycle
651,567c0c140cc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44334,cycle
651,567c0c140cc8,hitActn,L1: request is a hit,0,44334,cycle
652,567c0c140ccc,add2q_l,L1: The message is added to the processing queue from the core,0,44336,cycle
652,567c0c140ccc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44336,cycle
652,567c0c140ccc,hitActn,L1: request is a hit,0,44336,cycle
653,567c0c140cd0,add2q_l,L1: The message is added to the processing queue from the core,0,44338,cycle
653,567c0c140cd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
653,567c0c140cd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,44338,cycle
653,567c0c140cd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44338,cycle
653,567c0c140cd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44338,cycle
653,567c0c140cd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44339,cycle
653,567c0c140cd0,add2q_u,L1 receives message from the bus,0,44340,cycle
653,567c0c140cd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44340,cycle
653,567c0c140cd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
653,567c0c140cd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44340,cycle
653,567c0c140cd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44340,cycle
653,567c0c140cd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,44340,cycle
653,567c0c140cd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44597,cycle
653,567c0c140cd0,respond,LLC sends response message to the requesting L1,LLC,44597,cycle
653,567c0c140cd0,updaDat,LLC updates its data array,LLC,44597,cycle
653,567c0c140cd0,wrCache,LLC: New data written to cache,LLC,44597,cycle
653,567c0c140cd0,respond,LLC sends response message to the requesting L1,LLC,44598,cycle
653,567c0c140cd0,add2q_u,L1 receives message from the bus,0,44602,cycle
653,567c0c140cd0,respond,L1 responds to core,0,44602,cycle
653,567c0c140cd0,updaDat,L1 attempts to update its data array,0,44602,cycle
653,567c0c140cd0,wrCache,L1: New data written to cache,0,44602,cycle
654,567c0c140cd4,add2q_l,L1: The message is added to the processing queue from the core,0,44604,cycle
654,567c0c140cd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44604,cycle
654,567c0c140cd4,hitActn,L1: request is a hit,0,44604,cycle
655,567c0c140cd8,add2q_l,L1: The message is added to the processing queue from the core,0,44606,cycle
655,567c0c140cd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44606,cycle
655,567c0c140cd8,hitActn,L1: request is a hit,0,44606,cycle
656,567c0c140cdc,add2q_l,L1: The message is added to the processing queue from the core,0,44608,cycle
656,567c0c140cdc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44608,cycle
656,567c0c140cdc,hitActn,L1: request is a hit,0,44608,cycle
657,567c0c140ce0,add2q_l,L1: The message is added to the processing queue from the core,0,44610,cycle
657,567c0c140ce0,Miss?  ,L1: Was the request a miss?,0,1,boolean
657,567c0c140ce0,MSIredy,L1: Protocol determines message is now ready to be processed,0,44610,cycle
657,567c0c140ce0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44610,cycle
657,567c0c140ce0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44610,cycle
657,567c0c140ce0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44611,cycle
657,567c0c140ce0,add2q_u,L1 receives message from the bus,0,44612,cycle
657,567c0c140ce0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44612,cycle
657,567c0c140ce0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
657,567c0c140ce0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44612,cycle
657,567c0c140ce0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44612,cycle
657,567c0c140ce0,add_req,LLC miss -> LLC sends request to DRAM,LLC,44612,cycle
657,567c0c140ce0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44869,cycle
657,567c0c140ce0,respond,LLC sends response message to the requesting L1,LLC,44869,cycle
657,567c0c140ce0,updaDat,LLC updates its data array,LLC,44869,cycle
657,567c0c140ce0,wrCache,LLC: New data written to cache,LLC,44869,cycle
657,567c0c140ce0,respond,LLC sends response message to the requesting L1,LLC,44870,cycle
657,567c0c140ce0,add2q_u,L1 receives message from the bus,0,44874,cycle
657,567c0c140ce0,respond,L1 responds to core,0,44874,cycle
657,567c0c140ce0,updaDat,L1 attempts to update its data array,0,44874,cycle
657,567c0c140ce0,wrCache,L1: New data written to cache,0,44874,cycle
658,567c0c140ce4,add2q_l,L1: The message is added to the processing queue from the core,0,44876,cycle
658,567c0c140ce4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44876,cycle
658,567c0c140ce4,hitActn,L1: request is a hit,0,44876,cycle
659,567c0c140ce8,add2q_l,L1: The message is added to the processing queue from the core,0,44878,cycle
659,567c0c140ce8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44878,cycle
659,567c0c140ce8,hitActn,L1: request is a hit,0,44878,cycle
660,567c0c140cec,add2q_l,L1: The message is added to the processing queue from the core,0,44880,cycle
660,567c0c140cec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44880,cycle
660,567c0c140cec,hitActn,L1: request is a hit,0,44880,cycle
661,567c0c140cf0,add2q_l,L1: The message is added to the processing queue from the core,0,44882,cycle
661,567c0c140cf0,Miss?  ,L1: Was the request a miss?,0,1,boolean
661,567c0c140cf0,MSIredy,L1: Protocol determines message is now ready to be processed,0,44882,cycle
661,567c0c140cf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44882,cycle
661,567c0c140cf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44882,cycle
661,567c0c140cf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44883,cycle
661,567c0c140cf0,add2q_u,L1 receives message from the bus,0,44884,cycle
661,567c0c140cf0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44884,cycle
661,567c0c140cf0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
661,567c0c140cf0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44884,cycle
661,567c0c140cf0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44884,cycle
661,567c0c140cf0,add_req,LLC miss -> LLC sends request to DRAM,LLC,44884,cycle
661,567c0c140cf0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45141,cycle
661,567c0c140cf0,respond,LLC sends response message to the requesting L1,LLC,45141,cycle
661,567c0c140cf0,updaDat,LLC updates its data array,LLC,45141,cycle
661,567c0c140cf0,wrCache,LLC: New data written to cache,LLC,45141,cycle
661,567c0c140cf0,respond,LLC sends response message to the requesting L1,LLC,45142,cycle
661,567c0c140cf0,add2q_u,L1 receives message from the bus,0,45146,cycle
661,567c0c140cf0,respond,L1 responds to core,0,45146,cycle
661,567c0c140cf0,updaDat,L1 attempts to update its data array,0,45146,cycle
661,567c0c140cf0,wrCache,L1: New data written to cache,0,45146,cycle
662,567c0c140cf4,add2q_l,L1: The message is added to the processing queue from the core,0,45148,cycle
662,567c0c140cf4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45148,cycle
662,567c0c140cf4,hitActn,L1: request is a hit,0,45148,cycle
663,567c0c140cf8,add2q_l,L1: The message is added to the processing queue from the core,0,45150,cycle
663,567c0c140cf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45150,cycle
663,567c0c140cf8,hitActn,L1: request is a hit,0,45150,cycle
664,567c0c140cfc,add2q_l,L1: The message is added to the processing queue from the core,0,45152,cycle
664,567c0c140cfc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45152,cycle
664,567c0c140cfc,hitActn,L1: request is a hit,0,45152,cycle
665,567c0c140d00,add2q_l,L1: The message is added to the processing queue from the core,0,45154,cycle
665,567c0c140d00,Miss?  ,L1: Was the request a miss?,0,1,boolean
665,567c0c140d00,MSIredy,L1: Protocol determines message is now ready to be processed,0,45154,cycle
665,567c0c140d00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45154,cycle
665,567c0c140d00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45154,cycle
665,567c0c140d00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45155,cycle
665,567c0c140d00,add2q_u,L1 receives message from the bus,0,45156,cycle
665,567c0c140d00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45156,cycle
665,567c0c140d00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
665,567c0c140d00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45156,cycle
665,567c0c140d00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45156,cycle
665,567c0c140d00,add_req,LLC miss -> LLC sends request to DRAM,LLC,45156,cycle
665,567c0c140d00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45413,cycle
665,567c0c140d00,respond,LLC sends response message to the requesting L1,LLC,45413,cycle
665,567c0c140d00,updaDat,LLC updates its data array,LLC,45413,cycle
665,567c0c140d00,wrCache,LLC: New data written to cache,LLC,45413,cycle
665,567c0c140d00,respond,LLC sends response message to the requesting L1,LLC,45414,cycle
665,567c0c140d00,add2q_u,L1 receives message from the bus,0,45418,cycle
665,567c0c140d00,respond,L1 responds to core,0,45418,cycle
665,567c0c140d00,updaDat,L1 attempts to update its data array,0,45418,cycle
665,567c0c140d00,wrCache,L1: New data written to cache,0,45418,cycle
666,567c0c140d04,add2q_l,L1: The message is added to the processing queue from the core,0,45420,cycle
666,567c0c140d04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45420,cycle
666,567c0c140d04,hitActn,L1: request is a hit,0,45420,cycle
667,567c0c140d08,add2q_l,L1: The message is added to the processing queue from the core,0,45422,cycle
667,567c0c140d08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45422,cycle
667,567c0c140d08,hitActn,L1: request is a hit,0,45422,cycle
668,567c0c140d0c,add2q_l,L1: The message is added to the processing queue from the core,0,45424,cycle
668,567c0c140d0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45424,cycle
668,567c0c140d0c,hitActn,L1: request is a hit,0,45424,cycle
669,567c0c140d10,add2q_l,L1: The message is added to the processing queue from the core,0,45426,cycle
669,567c0c140d10,Miss?  ,L1: Was the request a miss?,0,1,boolean
669,567c0c140d10,MSIredy,L1: Protocol determines message is now ready to be processed,0,45426,cycle
669,567c0c140d10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45426,cycle
669,567c0c140d10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45426,cycle
669,567c0c140d10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45427,cycle
669,567c0c140d10,add2q_u,L1 receives message from the bus,0,45428,cycle
669,567c0c140d10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45428,cycle
669,567c0c140d10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
669,567c0c140d10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45428,cycle
669,567c0c140d10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45428,cycle
669,567c0c140d10,add_req,LLC miss -> LLC sends request to DRAM,LLC,45428,cycle
669,567c0c140d10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45685,cycle
669,567c0c140d10,respond,LLC sends response message to the requesting L1,LLC,45685,cycle
669,567c0c140d10,updaDat,LLC updates its data array,LLC,45685,cycle
669,567c0c140d10,wrCache,LLC: New data written to cache,LLC,45685,cycle
669,567c0c140d10,respond,LLC sends response message to the requesting L1,LLC,45686,cycle
669,567c0c140d10,add2q_u,L1 receives message from the bus,0,45690,cycle
669,567c0c140d10,respond,L1 responds to core,0,45690,cycle
669,567c0c140d10,updaDat,L1 attempts to update its data array,0,45690,cycle
669,567c0c140d10,wrCache,L1: New data written to cache,0,45690,cycle
670,567c0c140d14,add2q_l,L1: The message is added to the processing queue from the core,0,45692,cycle
670,567c0c140d14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45692,cycle
670,567c0c140d14,hitActn,L1: request is a hit,0,45692,cycle
671,567c0c140d18,add2q_l,L1: The message is added to the processing queue from the core,0,45694,cycle
671,567c0c140d18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45694,cycle
671,567c0c140d18,hitActn,L1: request is a hit,0,45694,cycle
672,567c0c140d1c,add2q_l,L1: The message is added to the processing queue from the core,0,45696,cycle
672,567c0c140d1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45696,cycle
672,567c0c140d1c,hitActn,L1: request is a hit,0,45696,cycle
673,567c0c140d20,add2q_l,L1: The message is added to the processing queue from the core,0,45698,cycle
673,567c0c140d20,Miss?  ,L1: Was the request a miss?,0,1,boolean
673,567c0c140d20,MSIredy,L1: Protocol determines message is now ready to be processed,0,45698,cycle
673,567c0c140d20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45698,cycle
673,567c0c140d20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45698,cycle
673,567c0c140d20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45699,cycle
673,567c0c140d20,add2q_u,L1 receives message from the bus,0,45700,cycle
673,567c0c140d20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45700,cycle
673,567c0c140d20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
673,567c0c140d20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45700,cycle
673,567c0c140d20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45700,cycle
673,567c0c140d20,add_req,LLC miss -> LLC sends request to DRAM,LLC,45700,cycle
673,567c0c140d20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45957,cycle
673,567c0c140d20,respond,LLC sends response message to the requesting L1,LLC,45957,cycle
673,567c0c140d20,updaDat,LLC updates its data array,LLC,45957,cycle
673,567c0c140d20,wrCache,LLC: New data written to cache,LLC,45957,cycle
673,567c0c140d20,respond,LLC sends response message to the requesting L1,LLC,45958,cycle
673,567c0c140d20,add2q_u,L1 receives message from the bus,0,45962,cycle
673,567c0c140d20,respond,L1 responds to core,0,45962,cycle
673,567c0c140d20,updaDat,L1 attempts to update its data array,0,45962,cycle
673,567c0c140d20,wrCache,L1: New data written to cache,0,45962,cycle
674,567c0c140d24,add2q_l,L1: The message is added to the processing queue from the core,0,45964,cycle
674,567c0c140d24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45964,cycle
674,567c0c140d24,hitActn,L1: request is a hit,0,45964,cycle
675,567c0c140d28,add2q_l,L1: The message is added to the processing queue from the core,0,45966,cycle
675,567c0c140d28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45966,cycle
675,567c0c140d28,hitActn,L1: request is a hit,0,45966,cycle
676,567c0c140d2c,add2q_l,L1: The message is added to the processing queue from the core,0,45968,cycle
676,567c0c140d2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45968,cycle
676,567c0c140d2c,hitActn,L1: request is a hit,0,45968,cycle
677,567c0c140d30,add2q_l,L1: The message is added to the processing queue from the core,0,45970,cycle
677,567c0c140d30,Miss?  ,L1: Was the request a miss?,0,1,boolean
677,567c0c140d30,MSIredy,L1: Protocol determines message is now ready to be processed,0,45970,cycle
677,567c0c140d30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45970,cycle
677,567c0c140d30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45970,cycle
677,567c0c140d30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45971,cycle
677,567c0c140d30,add2q_u,L1 receives message from the bus,0,45972,cycle
677,567c0c140d30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45972,cycle
677,567c0c140d30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
677,567c0c140d30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45972,cycle
677,567c0c140d30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45972,cycle
677,567c0c140d30,add_req,LLC miss -> LLC sends request to DRAM,LLC,45972,cycle
677,567c0c140d30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46229,cycle
677,567c0c140d30,respond,LLC sends response message to the requesting L1,LLC,46229,cycle
677,567c0c140d30,updaDat,LLC updates its data array,LLC,46229,cycle
677,567c0c140d30,wrCache,LLC: New data written to cache,LLC,46229,cycle
677,567c0c140d30,respond,LLC sends response message to the requesting L1,LLC,46230,cycle
677,567c0c140d30,add2q_u,L1 receives message from the bus,0,46234,cycle
677,567c0c140d30,respond,L1 responds to core,0,46234,cycle
677,567c0c140d30,updaDat,L1 attempts to update its data array,0,46234,cycle
677,567c0c140d30,wrCache,L1: New data written to cache,0,46234,cycle
678,567c0c140d34,add2q_l,L1: The message is added to the processing queue from the core,0,46236,cycle
678,567c0c140d34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46236,cycle
678,567c0c140d34,hitActn,L1: request is a hit,0,46236,cycle
679,567c0c140d38,add2q_l,L1: The message is added to the processing queue from the core,0,46238,cycle
679,567c0c140d38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46238,cycle
679,567c0c140d38,hitActn,L1: request is a hit,0,46238,cycle
680,567c0c140d3c,add2q_l,L1: The message is added to the processing queue from the core,0,46240,cycle
680,567c0c140d3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46240,cycle
680,567c0c140d3c,hitActn,L1: request is a hit,0,46240,cycle
681,567c0c140d40,add2q_l,L1: The message is added to the processing queue from the core,0,46242,cycle
681,567c0c140d40,Miss?  ,L1: Was the request a miss?,0,1,boolean
681,567c0c140d40,MSIredy,L1: Protocol determines message is now ready to be processed,0,46242,cycle
681,567c0c140d40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46242,cycle
681,567c0c140d40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46242,cycle
681,567c0c140d40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46243,cycle
681,567c0c140d40,add2q_u,L1 receives message from the bus,0,46244,cycle
681,567c0c140d40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46244,cycle
681,567c0c140d40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
681,567c0c140d40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46244,cycle
681,567c0c140d40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46244,cycle
681,567c0c140d40,add_req,LLC miss -> LLC sends request to DRAM,LLC,46244,cycle
681,567c0c140d40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46501,cycle
681,567c0c140d40,respond,LLC sends response message to the requesting L1,LLC,46501,cycle
681,567c0c140d40,updaDat,LLC updates its data array,LLC,46501,cycle
681,567c0c140d40,wrCache,LLC: New data written to cache,LLC,46501,cycle
681,567c0c140d40,respond,LLC sends response message to the requesting L1,LLC,46502,cycle
681,567c0c140d40,add2q_u,L1 receives message from the bus,0,46506,cycle
681,567c0c140d40,respond,L1 responds to core,0,46506,cycle
681,567c0c140d40,updaDat,L1 attempts to update its data array,0,46506,cycle
681,567c0c140d40,wrCache,L1: New data written to cache,0,46506,cycle
682,567c0c140d44,add2q_l,L1: The message is added to the processing queue from the core,0,46508,cycle
682,567c0c140d44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46508,cycle
682,567c0c140d44,hitActn,L1: request is a hit,0,46508,cycle
683,567c0c140d48,add2q_l,L1: The message is added to the processing queue from the core,0,46510,cycle
683,567c0c140d48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46510,cycle
683,567c0c140d48,hitActn,L1: request is a hit,0,46510,cycle
684,567c0c140d4c,add2q_l,L1: The message is added to the processing queue from the core,0,46512,cycle
684,567c0c140d4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46512,cycle
684,567c0c140d4c,hitActn,L1: request is a hit,0,46512,cycle
685,567c0c140d50,add2q_l,L1: The message is added to the processing queue from the core,0,46514,cycle
685,567c0c140d50,Miss?  ,L1: Was the request a miss?,0,1,boolean
685,567c0c140d50,MSIredy,L1: Protocol determines message is now ready to be processed,0,46514,cycle
685,567c0c140d50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46514,cycle
685,567c0c140d50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46514,cycle
685,567c0c140d50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46515,cycle
685,567c0c140d50,add2q_u,L1 receives message from the bus,0,46516,cycle
685,567c0c140d50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46516,cycle
685,567c0c140d50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
685,567c0c140d50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46516,cycle
685,567c0c140d50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46516,cycle
685,567c0c140d50,add_req,LLC miss -> LLC sends request to DRAM,LLC,46516,cycle
685,567c0c140d50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46773,cycle
685,567c0c140d50,respond,LLC sends response message to the requesting L1,LLC,46773,cycle
685,567c0c140d50,updaDat,LLC updates its data array,LLC,46773,cycle
685,567c0c140d50,wrCache,LLC: New data written to cache,LLC,46773,cycle
685,567c0c140d50,respond,LLC sends response message to the requesting L1,LLC,46774,cycle
685,567c0c140d50,add2q_u,L1 receives message from the bus,0,46778,cycle
685,567c0c140d50,respond,L1 responds to core,0,46778,cycle
685,567c0c140d50,updaDat,L1 attempts to update its data array,0,46778,cycle
685,567c0c140d50,wrCache,L1: New data written to cache,0,46778,cycle
686,567c0c140d54,add2q_l,L1: The message is added to the processing queue from the core,0,46780,cycle
686,567c0c140d54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46780,cycle
686,567c0c140d54,hitActn,L1: request is a hit,0,46780,cycle
687,567c0c140d58,add2q_l,L1: The message is added to the processing queue from the core,0,46782,cycle
687,567c0c140d58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46782,cycle
687,567c0c140d58,hitActn,L1: request is a hit,0,46782,cycle
688,567c0c140d5c,add2q_l,L1: The message is added to the processing queue from the core,0,46784,cycle
688,567c0c140d5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46784,cycle
688,567c0c140d5c,hitActn,L1: request is a hit,0,46784,cycle
689,567c0c140d60,add2q_l,L1: The message is added to the processing queue from the core,0,46786,cycle
689,567c0c140d60,Miss?  ,L1: Was the request a miss?,0,1,boolean
689,567c0c140d60,MSIredy,L1: Protocol determines message is now ready to be processed,0,46786,cycle
689,567c0c140d60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46786,cycle
689,567c0c140d60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46786,cycle
689,567c0c140d60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46787,cycle
689,567c0c140d60,add2q_u,L1 receives message from the bus,0,46788,cycle
689,567c0c140d60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46788,cycle
689,567c0c140d60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
689,567c0c140d60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46788,cycle
689,567c0c140d60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46788,cycle
689,567c0c140d60,add_req,LLC miss -> LLC sends request to DRAM,LLC,46788,cycle
689,567c0c140d60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47045,cycle
689,567c0c140d60,respond,LLC sends response message to the requesting L1,LLC,47045,cycle
689,567c0c140d60,updaDat,LLC updates its data array,LLC,47045,cycle
689,567c0c140d60,wrCache,LLC: New data written to cache,LLC,47045,cycle
689,567c0c140d60,respond,LLC sends response message to the requesting L1,LLC,47046,cycle
689,567c0c140d60,add2q_u,L1 receives message from the bus,0,47050,cycle
689,567c0c140d60,respond,L1 responds to core,0,47050,cycle
689,567c0c140d60,updaDat,L1 attempts to update its data array,0,47050,cycle
689,567c0c140d60,wrCache,L1: New data written to cache,0,47050,cycle
690,567c0c140d64,add2q_l,L1: The message is added to the processing queue from the core,0,47052,cycle
690,567c0c140d64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47052,cycle
690,567c0c140d64,hitActn,L1: request is a hit,0,47052,cycle
691,567c0c140d68,add2q_l,L1: The message is added to the processing queue from the core,0,47054,cycle
691,567c0c140d68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47054,cycle
691,567c0c140d68,hitActn,L1: request is a hit,0,47054,cycle
692,567c0c140d6c,add2q_l,L1: The message is added to the processing queue from the core,0,47056,cycle
692,567c0c140d6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47056,cycle
692,567c0c140d6c,hitActn,L1: request is a hit,0,47056,cycle
693,567c0c140d70,add2q_l,L1: The message is added to the processing queue from the core,0,47058,cycle
693,567c0c140d70,Miss?  ,L1: Was the request a miss?,0,1,boolean
693,567c0c140d70,MSIredy,L1: Protocol determines message is now ready to be processed,0,47058,cycle
693,567c0c140d70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47058,cycle
693,567c0c140d70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47058,cycle
693,567c0c140d70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47059,cycle
693,567c0c140d70,add2q_u,L1 receives message from the bus,0,47060,cycle
693,567c0c140d70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47060,cycle
693,567c0c140d70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
693,567c0c140d70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47060,cycle
693,567c0c140d70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47060,cycle
693,567c0c140d70,add_req,LLC miss -> LLC sends request to DRAM,LLC,47060,cycle
693,567c0c140d70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47317,cycle
693,567c0c140d70,respond,LLC sends response message to the requesting L1,LLC,47317,cycle
693,567c0c140d70,updaDat,LLC updates its data array,LLC,47317,cycle
693,567c0c140d70,wrCache,LLC: New data written to cache,LLC,47317,cycle
693,567c0c140d70,respond,LLC sends response message to the requesting L1,LLC,47318,cycle
693,567c0c140d70,add2q_u,L1 receives message from the bus,0,47322,cycle
693,567c0c140d70,respond,L1 responds to core,0,47322,cycle
693,567c0c140d70,updaDat,L1 attempts to update its data array,0,47322,cycle
693,567c0c140d70,wrCache,L1: New data written to cache,0,47322,cycle
694,567c0c140d74,add2q_l,L1: The message is added to the processing queue from the core,0,47324,cycle
694,567c0c140d74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47324,cycle
694,567c0c140d74,hitActn,L1: request is a hit,0,47324,cycle
695,567c0c140d78,add2q_l,L1: The message is added to the processing queue from the core,0,47326,cycle
695,567c0c140d78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47326,cycle
695,567c0c140d78,hitActn,L1: request is a hit,0,47326,cycle
696,567c0c140d7c,add2q_l,L1: The message is added to the processing queue from the core,0,47328,cycle
696,567c0c140d7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47328,cycle
696,567c0c140d7c,hitActn,L1: request is a hit,0,47328,cycle
697,567c0c140d80,add2q_l,L1: The message is added to the processing queue from the core,0,47330,cycle
697,567c0c140d80,Miss?  ,L1: Was the request a miss?,0,1,boolean
697,567c0c140d80,MSIredy,L1: Protocol determines message is now ready to be processed,0,47330,cycle
697,567c0c140d80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47330,cycle
697,567c0c140d80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47330,cycle
697,567c0c140d80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47331,cycle
697,567c0c140d80,add2q_u,L1 receives message from the bus,0,47332,cycle
697,567c0c140d80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47332,cycle
697,567c0c140d80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
697,567c0c140d80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47332,cycle
697,567c0c140d80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47332,cycle
697,567c0c140d80,add_req,LLC miss -> LLC sends request to DRAM,LLC,47332,cycle
697,567c0c140d80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47589,cycle
697,567c0c140d80,respond,LLC sends response message to the requesting L1,LLC,47589,cycle
697,567c0c140d80,updaDat,LLC updates its data array,LLC,47589,cycle
697,567c0c140d80,wrCache,LLC: New data written to cache,LLC,47589,cycle
697,567c0c140d80,respond,LLC sends response message to the requesting L1,LLC,47590,cycle
697,567c0c140d80,add2q_u,L1 receives message from the bus,0,47594,cycle
697,567c0c140d80,respond,L1 responds to core,0,47594,cycle
697,567c0c140d80,updaDat,L1 attempts to update its data array,0,47594,cycle
697,567c0c140d80,wrCache,L1: New data written to cache,0,47594,cycle
698,567c0c140d84,add2q_l,L1: The message is added to the processing queue from the core,0,47596,cycle
698,567c0c140d84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47596,cycle
698,567c0c140d84,hitActn,L1: request is a hit,0,47596,cycle
699,567c0c140d88,add2q_l,L1: The message is added to the processing queue from the core,0,47598,cycle
699,567c0c140d88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47598,cycle
699,567c0c140d88,hitActn,L1: request is a hit,0,47598,cycle
700,567c0c140d8c,add2q_l,L1: The message is added to the processing queue from the core,0,47600,cycle
700,567c0c140d8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47600,cycle
700,567c0c140d8c,hitActn,L1: request is a hit,0,47600,cycle
701,567c0c140d90,add2q_l,L1: The message is added to the processing queue from the core,0,47602,cycle
701,567c0c140d90,Miss?  ,L1: Was the request a miss?,0,1,boolean
701,567c0c140d90,MSIredy,L1: Protocol determines message is now ready to be processed,0,47602,cycle
701,567c0c140d90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47602,cycle
701,567c0c140d90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47602,cycle
701,567c0c140d90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47603,cycle
701,567c0c140d90,add2q_u,L1 receives message from the bus,0,47604,cycle
701,567c0c140d90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47604,cycle
701,567c0c140d90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
701,567c0c140d90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47604,cycle
701,567c0c140d90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47604,cycle
701,567c0c140d90,add_req,LLC miss -> LLC sends request to DRAM,LLC,47604,cycle
701,567c0c140d90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47861,cycle
701,567c0c140d90,respond,LLC sends response message to the requesting L1,LLC,47861,cycle
701,567c0c140d90,updaDat,LLC updates its data array,LLC,47861,cycle
701,567c0c140d90,wrCache,LLC: New data written to cache,LLC,47861,cycle
701,567c0c140d90,respond,LLC sends response message to the requesting L1,LLC,47862,cycle
701,567c0c140d90,add2q_u,L1 receives message from the bus,0,47866,cycle
701,567c0c140d90,respond,L1 responds to core,0,47866,cycle
701,567c0c140d90,updaDat,L1 attempts to update its data array,0,47866,cycle
701,567c0c140d90,wrCache,L1: New data written to cache,0,47866,cycle
702,567c0c140d94,add2q_l,L1: The message is added to the processing queue from the core,0,47868,cycle
702,567c0c140d94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47868,cycle
702,567c0c140d94,hitActn,L1: request is a hit,0,47868,cycle
703,567c0c140d98,add2q_l,L1: The message is added to the processing queue from the core,0,47870,cycle
703,567c0c140d98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47870,cycle
703,567c0c140d98,hitActn,L1: request is a hit,0,47870,cycle
704,567c0c140d9c,add2q_l,L1: The message is added to the processing queue from the core,0,47872,cycle
704,567c0c140d9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47872,cycle
704,567c0c140d9c,hitActn,L1: request is a hit,0,47872,cycle
705,567c0c140da0,add2q_l,L1: The message is added to the processing queue from the core,0,47874,cycle
705,567c0c140da0,Miss?  ,L1: Was the request a miss?,0,1,boolean
705,567c0c140da0,MSIredy,L1: Protocol determines message is now ready to be processed,0,47874,cycle
705,567c0c140da0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47874,cycle
705,567c0c140da0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47874,cycle
705,567c0c140da0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47875,cycle
705,567c0c140da0,add2q_u,L1 receives message from the bus,0,47876,cycle
705,567c0c140da0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47876,cycle
705,567c0c140da0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
705,567c0c140da0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47876,cycle
705,567c0c140da0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47876,cycle
705,567c0c140da0,add_req,LLC miss -> LLC sends request to DRAM,LLC,47876,cycle
705,567c0c140da0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48133,cycle
705,567c0c140da0,respond,LLC sends response message to the requesting L1,LLC,48133,cycle
705,567c0c140da0,updaDat,LLC updates its data array,LLC,48133,cycle
705,567c0c140da0,wrCache,LLC: New data written to cache,LLC,48133,cycle
705,567c0c140da0,respond,LLC sends response message to the requesting L1,LLC,48134,cycle
705,567c0c140da0,add2q_u,L1 receives message from the bus,0,48138,cycle
705,567c0c140da0,respond,L1 responds to core,0,48138,cycle
705,567c0c140da0,updaDat,L1 attempts to update its data array,0,48138,cycle
705,567c0c140da0,wrCache,L1: New data written to cache,0,48138,cycle
706,567c0c140da4,add2q_l,L1: The message is added to the processing queue from the core,0,48140,cycle
706,567c0c140da4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48140,cycle
706,567c0c140da4,hitActn,L1: request is a hit,0,48140,cycle
707,567c0c140da8,add2q_l,L1: The message is added to the processing queue from the core,0,48142,cycle
707,567c0c140da8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48142,cycle
707,567c0c140da8,hitActn,L1: request is a hit,0,48142,cycle
708,567c0c140dac,add2q_l,L1: The message is added to the processing queue from the core,0,48144,cycle
708,567c0c140dac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48144,cycle
708,567c0c140dac,hitActn,L1: request is a hit,0,48144,cycle
709,567c0c140db0,add2q_l,L1: The message is added to the processing queue from the core,0,48146,cycle
709,567c0c140db0,Miss?  ,L1: Was the request a miss?,0,1,boolean
709,567c0c140db0,MSIredy,L1: Protocol determines message is now ready to be processed,0,48146,cycle
709,567c0c140db0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48146,cycle
709,567c0c140db0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48146,cycle
709,567c0c140db0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48147,cycle
709,567c0c140db0,add2q_u,L1 receives message from the bus,0,48148,cycle
709,567c0c140db0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48148,cycle
709,567c0c140db0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
709,567c0c140db0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48148,cycle
709,567c0c140db0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48148,cycle
709,567c0c140db0,add_req,LLC miss -> LLC sends request to DRAM,LLC,48148,cycle
709,567c0c140db0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48405,cycle
709,567c0c140db0,respond,LLC sends response message to the requesting L1,LLC,48405,cycle
709,567c0c140db0,updaDat,LLC updates its data array,LLC,48405,cycle
709,567c0c140db0,wrCache,LLC: New data written to cache,LLC,48405,cycle
709,567c0c140db0,respond,LLC sends response message to the requesting L1,LLC,48406,cycle
709,567c0c140db0,add2q_u,L1 receives message from the bus,0,48410,cycle
709,567c0c140db0,respond,L1 responds to core,0,48410,cycle
709,567c0c140db0,updaDat,L1 attempts to update its data array,0,48410,cycle
709,567c0c140db0,wrCache,L1: New data written to cache,0,48410,cycle
710,567c0c140db4,add2q_l,L1: The message is added to the processing queue from the core,0,48412,cycle
710,567c0c140db4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48412,cycle
710,567c0c140db4,hitActn,L1: request is a hit,0,48412,cycle
711,567c0c140db8,add2q_l,L1: The message is added to the processing queue from the core,0,48414,cycle
711,567c0c140db8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48414,cycle
711,567c0c140db8,hitActn,L1: request is a hit,0,48414,cycle
712,567c0c140dbc,add2q_l,L1: The message is added to the processing queue from the core,0,48416,cycle
712,567c0c140dbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48416,cycle
712,567c0c140dbc,hitActn,L1: request is a hit,0,48416,cycle
713,567c0c140dc0,add2q_l,L1: The message is added to the processing queue from the core,0,48418,cycle
713,567c0c140dc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
713,567c0c140dc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,48418,cycle
713,567c0c140dc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48418,cycle
713,567c0c140dc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48418,cycle
713,567c0c140dc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48419,cycle
713,567c0c140dc0,add2q_u,L1 receives message from the bus,0,48420,cycle
713,567c0c140dc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48420,cycle
713,567c0c140dc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
713,567c0c140dc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48420,cycle
713,567c0c140dc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48420,cycle
713,567c0c140dc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,48420,cycle
713,567c0c140dc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48677,cycle
713,567c0c140dc0,respond,LLC sends response message to the requesting L1,LLC,48677,cycle
713,567c0c140dc0,updaDat,LLC updates its data array,LLC,48677,cycle
713,567c0c140dc0,wrCache,LLC: New data written to cache,LLC,48677,cycle
713,567c0c140dc0,respond,LLC sends response message to the requesting L1,LLC,48678,cycle
713,567c0c140dc0,add2q_u,L1 receives message from the bus,0,48682,cycle
713,567c0c140dc0,respond,L1 responds to core,0,48682,cycle
713,567c0c140dc0,updaDat,L1 attempts to update its data array,0,48682,cycle
713,567c0c140dc0,wrCache,L1: New data written to cache,0,48682,cycle
714,567c0c140dc4,add2q_l,L1: The message is added to the processing queue from the core,0,48684,cycle
714,567c0c140dc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48684,cycle
714,567c0c140dc4,hitActn,L1: request is a hit,0,48684,cycle
715,567c0c140dc8,add2q_l,L1: The message is added to the processing queue from the core,0,48686,cycle
715,567c0c140dc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48686,cycle
715,567c0c140dc8,hitActn,L1: request is a hit,0,48686,cycle
716,567c0c140dcc,add2q_l,L1: The message is added to the processing queue from the core,0,48688,cycle
716,567c0c140dcc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48688,cycle
716,567c0c140dcc,hitActn,L1: request is a hit,0,48688,cycle
717,567c0c140dd0,add2q_l,L1: The message is added to the processing queue from the core,0,48690,cycle
717,567c0c140dd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
717,567c0c140dd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,48690,cycle
717,567c0c140dd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48690,cycle
717,567c0c140dd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48690,cycle
717,567c0c140dd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48691,cycle
717,567c0c140dd0,add2q_u,L1 receives message from the bus,0,48692,cycle
717,567c0c140dd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48692,cycle
717,567c0c140dd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
717,567c0c140dd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48692,cycle
717,567c0c140dd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48692,cycle
717,567c0c140dd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,48692,cycle
717,567c0c140dd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48949,cycle
717,567c0c140dd0,respond,LLC sends response message to the requesting L1,LLC,48949,cycle
717,567c0c140dd0,updaDat,LLC updates its data array,LLC,48949,cycle
717,567c0c140dd0,wrCache,LLC: New data written to cache,LLC,48949,cycle
717,567c0c140dd0,respond,LLC sends response message to the requesting L1,LLC,48950,cycle
717,567c0c140dd0,add2q_u,L1 receives message from the bus,0,48954,cycle
717,567c0c140dd0,respond,L1 responds to core,0,48954,cycle
717,567c0c140dd0,updaDat,L1 attempts to update its data array,0,48954,cycle
717,567c0c140dd0,wrCache,L1: New data written to cache,0,48954,cycle
718,567c0c140dd4,add2q_l,L1: The message is added to the processing queue from the core,0,48956,cycle
718,567c0c140dd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48956,cycle
718,567c0c140dd4,hitActn,L1: request is a hit,0,48956,cycle
719,567c0c140dd8,add2q_l,L1: The message is added to the processing queue from the core,0,48958,cycle
719,567c0c140dd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48958,cycle
719,567c0c140dd8,hitActn,L1: request is a hit,0,48958,cycle
720,567c0c140ddc,add2q_l,L1: The message is added to the processing queue from the core,0,48960,cycle
720,567c0c140ddc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48960,cycle
720,567c0c140ddc,hitActn,L1: request is a hit,0,48960,cycle
721,567c0c140de0,add2q_l,L1: The message is added to the processing queue from the core,0,48962,cycle
721,567c0c140de0,Miss?  ,L1: Was the request a miss?,0,1,boolean
721,567c0c140de0,MSIredy,L1: Protocol determines message is now ready to be processed,0,48962,cycle
721,567c0c140de0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48962,cycle
721,567c0c140de0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48962,cycle
721,567c0c140de0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48963,cycle
721,567c0c140de0,add2q_u,L1 receives message from the bus,0,48964,cycle
721,567c0c140de0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48964,cycle
721,567c0c140de0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
721,567c0c140de0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48964,cycle
721,567c0c140de0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48964,cycle
721,567c0c140de0,add_req,LLC miss -> LLC sends request to DRAM,LLC,48964,cycle
721,567c0c140de0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49221,cycle
721,567c0c140de0,respond,LLC sends response message to the requesting L1,LLC,49221,cycle
721,567c0c140de0,updaDat,LLC updates its data array,LLC,49221,cycle
721,567c0c140de0,wrCache,LLC: New data written to cache,LLC,49221,cycle
721,567c0c140de0,respond,LLC sends response message to the requesting L1,LLC,49222,cycle
721,567c0c140de0,add2q_u,L1 receives message from the bus,0,49226,cycle
721,567c0c140de0,respond,L1 responds to core,0,49226,cycle
721,567c0c140de0,updaDat,L1 attempts to update its data array,0,49226,cycle
721,567c0c140de0,wrCache,L1: New data written to cache,0,49226,cycle
722,567c0c140de4,add2q_l,L1: The message is added to the processing queue from the core,0,49228,cycle
722,567c0c140de4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49228,cycle
722,567c0c140de4,hitActn,L1: request is a hit,0,49228,cycle
723,567c0c140de8,add2q_l,L1: The message is added to the processing queue from the core,0,49230,cycle
723,567c0c140de8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49230,cycle
723,567c0c140de8,hitActn,L1: request is a hit,0,49230,cycle
724,567c0c140dec,add2q_l,L1: The message is added to the processing queue from the core,0,49232,cycle
724,567c0c140dec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49232,cycle
724,567c0c140dec,hitActn,L1: request is a hit,0,49232,cycle
725,567c0c140df0,add2q_l,L1: The message is added to the processing queue from the core,0,49234,cycle
725,567c0c140df0,Miss?  ,L1: Was the request a miss?,0,1,boolean
725,567c0c140df0,MSIredy,L1: Protocol determines message is now ready to be processed,0,49234,cycle
725,567c0c140df0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49234,cycle
725,567c0c140df0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49234,cycle
725,567c0c140df0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49235,cycle
725,567c0c140df0,add2q_u,L1 receives message from the bus,0,49236,cycle
725,567c0c140df0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49236,cycle
725,567c0c140df0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
725,567c0c140df0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49236,cycle
725,567c0c140df0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49236,cycle
725,567c0c140df0,add_req,LLC miss -> LLC sends request to DRAM,LLC,49236,cycle
725,567c0c140df0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49493,cycle
725,567c0c140df0,respond,LLC sends response message to the requesting L1,LLC,49493,cycle
725,567c0c140df0,updaDat,LLC updates its data array,LLC,49493,cycle
725,567c0c140df0,wrCache,LLC: New data written to cache,LLC,49493,cycle
725,567c0c140df0,respond,LLC sends response message to the requesting L1,LLC,49494,cycle
725,567c0c140df0,add2q_u,L1 receives message from the bus,0,49498,cycle
725,567c0c140df0,respond,L1 responds to core,0,49498,cycle
725,567c0c140df0,updaDat,L1 attempts to update its data array,0,49498,cycle
725,567c0c140df0,wrCache,L1: New data written to cache,0,49498,cycle
726,567c0c140df4,add2q_l,L1: The message is added to the processing queue from the core,0,49500,cycle
726,567c0c140df4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49500,cycle
726,567c0c140df4,hitActn,L1: request is a hit,0,49500,cycle
727,567c0c140df8,add2q_l,L1: The message is added to the processing queue from the core,0,49502,cycle
727,567c0c140df8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49502,cycle
727,567c0c140df8,hitActn,L1: request is a hit,0,49502,cycle
728,567c0c140dfc,add2q_l,L1: The message is added to the processing queue from the core,0,49504,cycle
728,567c0c140dfc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49504,cycle
728,567c0c140dfc,hitActn,L1: request is a hit,0,49504,cycle
729,567c0c140e00,add2q_l,L1: The message is added to the processing queue from the core,0,49506,cycle
729,567c0c140e00,Miss?  ,L1: Was the request a miss?,0,1,boolean
729,567c0c140e00,MSIredy,L1: Protocol determines message is now ready to be processed,0,49506,cycle
729,567c0c140e00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49506,cycle
729,567c0c140e00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49506,cycle
729,567c0c140e00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49507,cycle
729,567c0c140e00,add2q_u,L1 receives message from the bus,0,49508,cycle
729,567c0c140e00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49508,cycle
729,567c0c140e00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
729,567c0c140e00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49508,cycle
729,567c0c140e00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49508,cycle
729,567c0c140e00,add_req,LLC miss -> LLC sends request to DRAM,LLC,49508,cycle
729,567c0c140e00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49765,cycle
729,567c0c140e00,respond,LLC sends response message to the requesting L1,LLC,49765,cycle
729,567c0c140e00,updaDat,LLC updates its data array,LLC,49765,cycle
729,567c0c140e00,wrCache,LLC: New data written to cache,LLC,49765,cycle
729,567c0c140e00,respond,LLC sends response message to the requesting L1,LLC,49766,cycle
729,567c0c140e00,add2q_u,L1 receives message from the bus,0,49770,cycle
729,567c0c140e00,respond,L1 responds to core,0,49770,cycle
729,567c0c140e00,updaDat,L1 attempts to update its data array,0,49770,cycle
729,567c0c140e00,wrCache,L1: New data written to cache,0,49770,cycle
730,567c0c140e04,add2q_l,L1: The message is added to the processing queue from the core,0,49772,cycle
730,567c0c140e04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49772,cycle
730,567c0c140e04,hitActn,L1: request is a hit,0,49772,cycle
731,567c0c140e08,add2q_l,L1: The message is added to the processing queue from the core,0,49774,cycle
731,567c0c140e08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49774,cycle
731,567c0c140e08,hitActn,L1: request is a hit,0,49774,cycle
732,567c0c140e0c,add2q_l,L1: The message is added to the processing queue from the core,0,49776,cycle
732,567c0c140e0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49776,cycle
732,567c0c140e0c,hitActn,L1: request is a hit,0,49776,cycle
733,567c0c140e10,add2q_l,L1: The message is added to the processing queue from the core,0,49778,cycle
733,567c0c140e10,Miss?  ,L1: Was the request a miss?,0,1,boolean
733,567c0c140e10,MSIredy,L1: Protocol determines message is now ready to be processed,0,49778,cycle
733,567c0c140e10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49778,cycle
733,567c0c140e10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49778,cycle
733,567c0c140e10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49779,cycle
733,567c0c140e10,add2q_u,L1 receives message from the bus,0,49780,cycle
733,567c0c140e10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49780,cycle
733,567c0c140e10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
733,567c0c140e10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49780,cycle
733,567c0c140e10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49780,cycle
733,567c0c140e10,add_req,LLC miss -> LLC sends request to DRAM,LLC,49780,cycle
733,567c0c140e10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50037,cycle
733,567c0c140e10,respond,LLC sends response message to the requesting L1,LLC,50037,cycle
733,567c0c140e10,updaDat,LLC updates its data array,LLC,50037,cycle
733,567c0c140e10,wrCache,LLC: New data written to cache,LLC,50037,cycle
733,567c0c140e10,respond,LLC sends response message to the requesting L1,LLC,50038,cycle
733,567c0c140e10,add2q_u,L1 receives message from the bus,0,50042,cycle
733,567c0c140e10,respond,L1 responds to core,0,50042,cycle
733,567c0c140e10,updaDat,L1 attempts to update its data array,0,50042,cycle
733,567c0c140e10,wrCache,L1: New data written to cache,0,50042,cycle
734,567c0c140e14,add2q_l,L1: The message is added to the processing queue from the core,0,50044,cycle
734,567c0c140e14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50044,cycle
734,567c0c140e14,hitActn,L1: request is a hit,0,50044,cycle
735,567c0c140e18,add2q_l,L1: The message is added to the processing queue from the core,0,50046,cycle
735,567c0c140e18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50046,cycle
735,567c0c140e18,hitActn,L1: request is a hit,0,50046,cycle
736,567c0c140e1c,add2q_l,L1: The message is added to the processing queue from the core,0,50048,cycle
736,567c0c140e1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50048,cycle
736,567c0c140e1c,hitActn,L1: request is a hit,0,50048,cycle
737,567c0c140e20,add2q_l,L1: The message is added to the processing queue from the core,0,50050,cycle
737,567c0c140e20,Miss?  ,L1: Was the request a miss?,0,1,boolean
737,567c0c140e20,MSIredy,L1: Protocol determines message is now ready to be processed,0,50050,cycle
737,567c0c140e20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50050,cycle
737,567c0c140e20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50050,cycle
737,567c0c140e20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50051,cycle
737,567c0c140e20,add2q_u,L1 receives message from the bus,0,50052,cycle
737,567c0c140e20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50052,cycle
737,567c0c140e20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
737,567c0c140e20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50052,cycle
737,567c0c140e20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50052,cycle
737,567c0c140e20,add_req,LLC miss -> LLC sends request to DRAM,LLC,50052,cycle
737,567c0c140e20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50309,cycle
737,567c0c140e20,respond,LLC sends response message to the requesting L1,LLC,50309,cycle
737,567c0c140e20,updaDat,LLC updates its data array,LLC,50309,cycle
737,567c0c140e20,wrCache,LLC: New data written to cache,LLC,50309,cycle
737,567c0c140e20,respond,LLC sends response message to the requesting L1,LLC,50310,cycle
737,567c0c140e20,add2q_u,L1 receives message from the bus,0,50314,cycle
737,567c0c140e20,respond,L1 responds to core,0,50314,cycle
737,567c0c140e20,updaDat,L1 attempts to update its data array,0,50314,cycle
737,567c0c140e20,wrCache,L1: New data written to cache,0,50314,cycle
738,567c0c140e24,add2q_l,L1: The message is added to the processing queue from the core,0,50316,cycle
738,567c0c140e24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50316,cycle
738,567c0c140e24,hitActn,L1: request is a hit,0,50316,cycle
739,567c0c140e28,add2q_l,L1: The message is added to the processing queue from the core,0,50318,cycle
739,567c0c140e28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50318,cycle
739,567c0c140e28,hitActn,L1: request is a hit,0,50318,cycle
740,567c0c140e2c,add2q_l,L1: The message is added to the processing queue from the core,0,50320,cycle
740,567c0c140e2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50320,cycle
740,567c0c140e2c,hitActn,L1: request is a hit,0,50320,cycle
741,567c0c140e30,add2q_l,L1: The message is added to the processing queue from the core,0,50322,cycle
741,567c0c140e30,Miss?  ,L1: Was the request a miss?,0,1,boolean
741,567c0c140e30,MSIredy,L1: Protocol determines message is now ready to be processed,0,50322,cycle
741,567c0c140e30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50322,cycle
741,567c0c140e30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50322,cycle
741,567c0c140e30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50323,cycle
741,567c0c140e30,add2q_u,L1 receives message from the bus,0,50324,cycle
741,567c0c140e30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50324,cycle
741,567c0c140e30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
741,567c0c140e30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50324,cycle
741,567c0c140e30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50324,cycle
741,567c0c140e30,add_req,LLC miss -> LLC sends request to DRAM,LLC,50324,cycle
741,567c0c140e30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50581,cycle
741,567c0c140e30,respond,LLC sends response message to the requesting L1,LLC,50581,cycle
741,567c0c140e30,updaDat,LLC updates its data array,LLC,50581,cycle
741,567c0c140e30,wrCache,LLC: New data written to cache,LLC,50581,cycle
741,567c0c140e30,respond,LLC sends response message to the requesting L1,LLC,50582,cycle
741,567c0c140e30,add2q_u,L1 receives message from the bus,0,50586,cycle
741,567c0c140e30,respond,L1 responds to core,0,50586,cycle
741,567c0c140e30,updaDat,L1 attempts to update its data array,0,50586,cycle
741,567c0c140e30,wrCache,L1: New data written to cache,0,50586,cycle
742,567c0c140e34,add2q_l,L1: The message is added to the processing queue from the core,0,50588,cycle
742,567c0c140e34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50588,cycle
742,567c0c140e34,hitActn,L1: request is a hit,0,50588,cycle
743,567c0c140e38,add2q_l,L1: The message is added to the processing queue from the core,0,50590,cycle
743,567c0c140e38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50590,cycle
743,567c0c140e38,hitActn,L1: request is a hit,0,50590,cycle
744,567c0c140e3c,add2q_l,L1: The message is added to the processing queue from the core,0,50592,cycle
744,567c0c140e3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50592,cycle
744,567c0c140e3c,hitActn,L1: request is a hit,0,50592,cycle
745,567c0c140e40,add2q_l,L1: The message is added to the processing queue from the core,0,50594,cycle
745,567c0c140e40,Miss?  ,L1: Was the request a miss?,0,1,boolean
745,567c0c140e40,MSIredy,L1: Protocol determines message is now ready to be processed,0,50594,cycle
745,567c0c140e40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50594,cycle
745,567c0c140e40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50594,cycle
745,567c0c140e40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50595,cycle
745,567c0c140e40,add2q_u,L1 receives message from the bus,0,50596,cycle
745,567c0c140e40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50596,cycle
745,567c0c140e40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
745,567c0c140e40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50596,cycle
745,567c0c140e40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50596,cycle
745,567c0c140e40,add_req,LLC miss -> LLC sends request to DRAM,LLC,50596,cycle
745,567c0c140e40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50853,cycle
745,567c0c140e40,respond,LLC sends response message to the requesting L1,LLC,50853,cycle
745,567c0c140e40,updaDat,LLC updates its data array,LLC,50853,cycle
745,567c0c140e40,wrCache,LLC: New data written to cache,LLC,50853,cycle
745,567c0c140e40,respond,LLC sends response message to the requesting L1,LLC,50854,cycle
745,567c0c140e40,add2q_u,L1 receives message from the bus,0,50858,cycle
745,567c0c140e40,respond,L1 responds to core,0,50858,cycle
745,567c0c140e40,updaDat,L1 attempts to update its data array,0,50858,cycle
745,567c0c140e40,wrCache,L1: New data written to cache,0,50858,cycle
746,567c0c140e44,add2q_l,L1: The message is added to the processing queue from the core,0,50860,cycle
746,567c0c140e44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50860,cycle
746,567c0c140e44,hitActn,L1: request is a hit,0,50860,cycle
747,567c0c140e48,add2q_l,L1: The message is added to the processing queue from the core,0,50862,cycle
747,567c0c140e48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50862,cycle
747,567c0c140e48,hitActn,L1: request is a hit,0,50862,cycle
748,567c0c140e4c,add2q_l,L1: The message is added to the processing queue from the core,0,50864,cycle
748,567c0c140e4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50864,cycle
748,567c0c140e4c,hitActn,L1: request is a hit,0,50864,cycle
749,567c0c140e50,add2q_l,L1: The message is added to the processing queue from the core,0,50866,cycle
749,567c0c140e50,Miss?  ,L1: Was the request a miss?,0,1,boolean
749,567c0c140e50,MSIredy,L1: Protocol determines message is now ready to be processed,0,50866,cycle
749,567c0c140e50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50866,cycle
749,567c0c140e50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50866,cycle
749,567c0c140e50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50867,cycle
749,567c0c140e50,add2q_u,L1 receives message from the bus,0,50868,cycle
749,567c0c140e50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50868,cycle
749,567c0c140e50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
749,567c0c140e50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50868,cycle
749,567c0c140e50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50868,cycle
749,567c0c140e50,add_req,LLC miss -> LLC sends request to DRAM,LLC,50868,cycle
749,567c0c140e50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51125,cycle
749,567c0c140e50,respond,LLC sends response message to the requesting L1,LLC,51125,cycle
749,567c0c140e50,updaDat,LLC updates its data array,LLC,51125,cycle
749,567c0c140e50,wrCache,LLC: New data written to cache,LLC,51125,cycle
749,567c0c140e50,respond,LLC sends response message to the requesting L1,LLC,51126,cycle
749,567c0c140e50,add2q_u,L1 receives message from the bus,0,51130,cycle
749,567c0c140e50,respond,L1 responds to core,0,51130,cycle
749,567c0c140e50,updaDat,L1 attempts to update its data array,0,51130,cycle
749,567c0c140e50,wrCache,L1: New data written to cache,0,51130,cycle
750,567c0c140e54,add2q_l,L1: The message is added to the processing queue from the core,0,51132,cycle
750,567c0c140e54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51132,cycle
750,567c0c140e54,hitActn,L1: request is a hit,0,51132,cycle
751,567c0c140e58,add2q_l,L1: The message is added to the processing queue from the core,0,51134,cycle
751,567c0c140e58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51134,cycle
751,567c0c140e58,hitActn,L1: request is a hit,0,51134,cycle
752,567c0c140e5c,add2q_l,L1: The message is added to the processing queue from the core,0,51136,cycle
752,567c0c140e5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51136,cycle
752,567c0c140e5c,hitActn,L1: request is a hit,0,51136,cycle
753,567c0c140e60,add2q_l,L1: The message is added to the processing queue from the core,0,51138,cycle
753,567c0c140e60,Miss?  ,L1: Was the request a miss?,0,1,boolean
753,567c0c140e60,MSIredy,L1: Protocol determines message is now ready to be processed,0,51138,cycle
753,567c0c140e60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51138,cycle
753,567c0c140e60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51138,cycle
753,567c0c140e60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51139,cycle
753,567c0c140e60,add2q_u,L1 receives message from the bus,0,51140,cycle
753,567c0c140e60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51140,cycle
753,567c0c140e60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
753,567c0c140e60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51140,cycle
753,567c0c140e60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51140,cycle
753,567c0c140e60,add_req,LLC miss -> LLC sends request to DRAM,LLC,51140,cycle
753,567c0c140e60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51397,cycle
753,567c0c140e60,respond,LLC sends response message to the requesting L1,LLC,51397,cycle
753,567c0c140e60,updaDat,LLC updates its data array,LLC,51397,cycle
753,567c0c140e60,wrCache,LLC: New data written to cache,LLC,51397,cycle
753,567c0c140e60,respond,LLC sends response message to the requesting L1,LLC,51398,cycle
753,567c0c140e60,add2q_u,L1 receives message from the bus,0,51402,cycle
753,567c0c140e60,respond,L1 responds to core,0,51402,cycle
753,567c0c140e60,updaDat,L1 attempts to update its data array,0,51402,cycle
753,567c0c140e60,wrCache,L1: New data written to cache,0,51402,cycle
754,567c0c140e64,add2q_l,L1: The message is added to the processing queue from the core,0,51404,cycle
754,567c0c140e64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51404,cycle
754,567c0c140e64,hitActn,L1: request is a hit,0,51404,cycle
755,567c0c140e68,add2q_l,L1: The message is added to the processing queue from the core,0,51406,cycle
755,567c0c140e68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51406,cycle
755,567c0c140e68,hitActn,L1: request is a hit,0,51406,cycle
756,567c0c140e6c,add2q_l,L1: The message is added to the processing queue from the core,0,51408,cycle
756,567c0c140e6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51408,cycle
756,567c0c140e6c,hitActn,L1: request is a hit,0,51408,cycle
757,567c0c140e70,add2q_l,L1: The message is added to the processing queue from the core,0,51410,cycle
757,567c0c140e70,Miss?  ,L1: Was the request a miss?,0,1,boolean
757,567c0c140e70,MSIredy,L1: Protocol determines message is now ready to be processed,0,51410,cycle
757,567c0c140e70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51410,cycle
757,567c0c140e70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51410,cycle
757,567c0c140e70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51411,cycle
757,567c0c140e70,add2q_u,L1 receives message from the bus,0,51412,cycle
757,567c0c140e70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51412,cycle
757,567c0c140e70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
757,567c0c140e70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51412,cycle
757,567c0c140e70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51412,cycle
757,567c0c140e70,add_req,LLC miss -> LLC sends request to DRAM,LLC,51412,cycle
757,567c0c140e70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51669,cycle
757,567c0c140e70,respond,LLC sends response message to the requesting L1,LLC,51669,cycle
757,567c0c140e70,updaDat,LLC updates its data array,LLC,51669,cycle
757,567c0c140e70,wrCache,LLC: New data written to cache,LLC,51669,cycle
757,567c0c140e70,respond,LLC sends response message to the requesting L1,LLC,51670,cycle
757,567c0c140e70,add2q_u,L1 receives message from the bus,0,51674,cycle
757,567c0c140e70,respond,L1 responds to core,0,51674,cycle
757,567c0c140e70,updaDat,L1 attempts to update its data array,0,51674,cycle
757,567c0c140e70,wrCache,L1: New data written to cache,0,51674,cycle
758,567c0c140e74,add2q_l,L1: The message is added to the processing queue from the core,0,51676,cycle
758,567c0c140e74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51676,cycle
758,567c0c140e74,hitActn,L1: request is a hit,0,51676,cycle
759,567c0c140e78,add2q_l,L1: The message is added to the processing queue from the core,0,51678,cycle
759,567c0c140e78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51678,cycle
759,567c0c140e78,hitActn,L1: request is a hit,0,51678,cycle
760,567c0c140e7c,add2q_l,L1: The message is added to the processing queue from the core,0,51680,cycle
760,567c0c140e7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51680,cycle
760,567c0c140e7c,hitActn,L1: request is a hit,0,51680,cycle
761,567c0c140e80,add2q_l,L1: The message is added to the processing queue from the core,0,51682,cycle
761,567c0c140e80,Miss?  ,L1: Was the request a miss?,0,1,boolean
761,567c0c140e80,MSIredy,L1: Protocol determines message is now ready to be processed,0,51682,cycle
761,567c0c140e80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51682,cycle
761,567c0c140e80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51682,cycle
761,567c0c140e80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51683,cycle
761,567c0c140e80,add2q_u,L1 receives message from the bus,0,51684,cycle
761,567c0c140e80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51684,cycle
761,567c0c140e80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
761,567c0c140e80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51684,cycle
761,567c0c140e80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51684,cycle
761,567c0c140e80,add_req,LLC miss -> LLC sends request to DRAM,LLC,51684,cycle
761,567c0c140e80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51941,cycle
761,567c0c140e80,respond,LLC sends response message to the requesting L1,LLC,51941,cycle
761,567c0c140e80,updaDat,LLC updates its data array,LLC,51941,cycle
761,567c0c140e80,wrCache,LLC: New data written to cache,LLC,51941,cycle
761,567c0c140e80,respond,LLC sends response message to the requesting L1,LLC,51942,cycle
761,567c0c140e80,add2q_u,L1 receives message from the bus,0,51946,cycle
761,567c0c140e80,respond,L1 responds to core,0,51946,cycle
761,567c0c140e80,updaDat,L1 attempts to update its data array,0,51946,cycle
761,567c0c140e80,wrCache,L1: New data written to cache,0,51946,cycle
762,567c0c140e84,add2q_l,L1: The message is added to the processing queue from the core,0,51948,cycle
762,567c0c140e84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51948,cycle
762,567c0c140e84,hitActn,L1: request is a hit,0,51948,cycle
763,567c0c140e88,add2q_l,L1: The message is added to the processing queue from the core,0,51950,cycle
763,567c0c140e88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51950,cycle
763,567c0c140e88,hitActn,L1: request is a hit,0,51950,cycle
764,567c0c140e8c,add2q_l,L1: The message is added to the processing queue from the core,0,51952,cycle
764,567c0c140e8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51952,cycle
764,567c0c140e8c,hitActn,L1: request is a hit,0,51952,cycle
765,567c0c140e90,add2q_l,L1: The message is added to the processing queue from the core,0,51954,cycle
765,567c0c140e90,Miss?  ,L1: Was the request a miss?,0,1,boolean
765,567c0c140e90,MSIredy,L1: Protocol determines message is now ready to be processed,0,51954,cycle
765,567c0c140e90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51954,cycle
765,567c0c140e90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51954,cycle
765,567c0c140e90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51955,cycle
765,567c0c140e90,add2q_u,L1 receives message from the bus,0,51956,cycle
765,567c0c140e90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51956,cycle
765,567c0c140e90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
765,567c0c140e90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51956,cycle
765,567c0c140e90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51956,cycle
765,567c0c140e90,add_req,LLC miss -> LLC sends request to DRAM,LLC,51956,cycle
765,567c0c140e90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,52213,cycle
765,567c0c140e90,respond,LLC sends response message to the requesting L1,LLC,52213,cycle
765,567c0c140e90,updaDat,LLC updates its data array,LLC,52213,cycle
765,567c0c140e90,wrCache,LLC: New data written to cache,LLC,52213,cycle
765,567c0c140e90,respond,LLC sends response message to the requesting L1,LLC,52214,cycle
765,567c0c140e90,add2q_u,L1 receives message from the bus,0,52218,cycle
765,567c0c140e90,respond,L1 responds to core,0,52218,cycle
765,567c0c140e90,updaDat,L1 attempts to update its data array,0,52218,cycle
765,567c0c140e90,wrCache,L1: New data written to cache,0,52218,cycle
766,567c0c140e94,add2q_l,L1: The message is added to the processing queue from the core,0,52220,cycle
766,567c0c140e94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52220,cycle
766,567c0c140e94,hitActn,L1: request is a hit,0,52220,cycle
767,567c0c140e98,add2q_l,L1: The message is added to the processing queue from the core,0,52222,cycle
767,567c0c140e98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52222,cycle
767,567c0c140e98,hitActn,L1: request is a hit,0,52222,cycle
768,567c0c140e9c,add2q_l,L1: The message is added to the processing queue from the core,0,52224,cycle
768,567c0c140e9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52224,cycle
768,567c0c140e9c,hitActn,L1: request is a hit,0,52224,cycle
769,567c0c140ea0,add2q_l,L1: The message is added to the processing queue from the core,0,52226,cycle
769,567c0c140ea0,Miss?  ,L1: Was the request a miss?,0,1,boolean
769,567c0c140ea0,MSIredy,L1: Protocol determines message is now ready to be processed,0,52226,cycle
769,567c0c140ea0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52226,cycle
769,567c0c140ea0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52226,cycle
769,567c0c140ea0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52227,cycle
769,567c0c140ea0,add2q_u,L1 receives message from the bus,0,52228,cycle
769,567c0c140ea0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,52228,cycle
769,567c0c140ea0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
769,567c0c140ea0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,52228,cycle
769,567c0c140ea0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,52228,cycle
769,567c0c140ea0,add_req,LLC miss -> LLC sends request to DRAM,LLC,52228,cycle
769,567c0c140ea0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,52485,cycle
769,567c0c140ea0,respond,LLC sends response message to the requesting L1,LLC,52485,cycle
769,567c0c140ea0,updaDat,LLC updates its data array,LLC,52485,cycle
769,567c0c140ea0,wrCache,LLC: New data written to cache,LLC,52485,cycle
769,567c0c140ea0,respond,LLC sends response message to the requesting L1,LLC,52486,cycle
769,567c0c140ea0,add2q_u,L1 receives message from the bus,0,52490,cycle
769,567c0c140ea0,respond,L1 responds to core,0,52490,cycle
769,567c0c140ea0,updaDat,L1 attempts to update its data array,0,52490,cycle
769,567c0c140ea0,wrCache,L1: New data written to cache,0,52490,cycle
770,567c0c140ea4,add2q_l,L1: The message is added to the processing queue from the core,0,52492,cycle
770,567c0c140ea4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52492,cycle
770,567c0c140ea4,hitActn,L1: request is a hit,0,52492,cycle
771,567c0c140ea8,add2q_l,L1: The message is added to the processing queue from the core,0,52494,cycle
771,567c0c140ea8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52494,cycle
771,567c0c140ea8,hitActn,L1: request is a hit,0,52494,cycle
772,567c0c140eac,add2q_l,L1: The message is added to the processing queue from the core,0,52496,cycle
772,567c0c140eac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52496,cycle
772,567c0c140eac,hitActn,L1: request is a hit,0,52496,cycle
773,567c0c140eb0,add2q_l,L1: The message is added to the processing queue from the core,0,52498,cycle
773,567c0c140eb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
773,567c0c140eb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,52498,cycle
773,567c0c140eb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52498,cycle
773,567c0c140eb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52498,cycle
773,567c0c140eb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52499,cycle
773,567c0c140eb0,add2q_u,L1 receives message from the bus,0,52500,cycle
773,567c0c140eb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,52500,cycle
773,567c0c140eb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
773,567c0c140eb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,52500,cycle
773,567c0c140eb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,52500,cycle
773,567c0c140eb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,52500,cycle
773,567c0c140eb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,52757,cycle
773,567c0c140eb0,respond,LLC sends response message to the requesting L1,LLC,52757,cycle
773,567c0c140eb0,updaDat,LLC updates its data array,LLC,52757,cycle
773,567c0c140eb0,wrCache,LLC: New data written to cache,LLC,52757,cycle
773,567c0c140eb0,respond,LLC sends response message to the requesting L1,LLC,52758,cycle
773,567c0c140eb0,add2q_u,L1 receives message from the bus,0,52762,cycle
773,567c0c140eb0,respond,L1 responds to core,0,52762,cycle
773,567c0c140eb0,updaDat,L1 attempts to update its data array,0,52762,cycle
773,567c0c140eb0,wrCache,L1: New data written to cache,0,52762,cycle
774,567c0c140eb4,add2q_l,L1: The message is added to the processing queue from the core,0,52764,cycle
774,567c0c140eb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52764,cycle
774,567c0c140eb4,hitActn,L1: request is a hit,0,52764,cycle
775,567c0c140eb8,add2q_l,L1: The message is added to the processing queue from the core,0,52766,cycle
775,567c0c140eb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52766,cycle
775,567c0c140eb8,hitActn,L1: request is a hit,0,52766,cycle
776,567c0c140ebc,add2q_l,L1: The message is added to the processing queue from the core,0,52768,cycle
776,567c0c140ebc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52768,cycle
776,567c0c140ebc,hitActn,L1: request is a hit,0,52768,cycle
777,567c0c140ec0,add2q_l,L1: The message is added to the processing queue from the core,0,52770,cycle
777,567c0c140ec0,Miss?  ,L1: Was the request a miss?,0,1,boolean
777,567c0c140ec0,MSIredy,L1: Protocol determines message is now ready to be processed,0,52770,cycle
777,567c0c140ec0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52770,cycle
777,567c0c140ec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52770,cycle
777,567c0c140ec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52771,cycle
777,567c0c140ec0,add2q_u,L1 receives message from the bus,0,52772,cycle
777,567c0c140ec0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,52772,cycle
777,567c0c140ec0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
777,567c0c140ec0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,52772,cycle
777,567c0c140ec0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,52772,cycle
777,567c0c140ec0,add_req,LLC miss -> LLC sends request to DRAM,LLC,52772,cycle
777,567c0c140ec0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53029,cycle
777,567c0c140ec0,respond,LLC sends response message to the requesting L1,LLC,53029,cycle
777,567c0c140ec0,updaDat,LLC updates its data array,LLC,53029,cycle
777,567c0c140ec0,wrCache,LLC: New data written to cache,LLC,53029,cycle
777,567c0c140ec0,respond,LLC sends response message to the requesting L1,LLC,53030,cycle
777,567c0c140ec0,add2q_u,L1 receives message from the bus,0,53034,cycle
777,567c0c140ec0,respond,L1 responds to core,0,53034,cycle
777,567c0c140ec0,updaDat,L1 attempts to update its data array,0,53034,cycle
777,567c0c140ec0,wrCache,L1: New data written to cache,0,53034,cycle
778,567c0c140ec4,add2q_l,L1: The message is added to the processing queue from the core,0,53036,cycle
778,567c0c140ec4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53036,cycle
778,567c0c140ec4,hitActn,L1: request is a hit,0,53036,cycle
779,567c0c140ec8,add2q_l,L1: The message is added to the processing queue from the core,0,53038,cycle
779,567c0c140ec8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53038,cycle
779,567c0c140ec8,hitActn,L1: request is a hit,0,53038,cycle
780,567c0c140ecc,add2q_l,L1: The message is added to the processing queue from the core,0,53040,cycle
780,567c0c140ecc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53040,cycle
780,567c0c140ecc,hitActn,L1: request is a hit,0,53040,cycle
781,567c0c140ed0,add2q_l,L1: The message is added to the processing queue from the core,0,53042,cycle
781,567c0c140ed0,Miss?  ,L1: Was the request a miss?,0,1,boolean
781,567c0c140ed0,MSIredy,L1: Protocol determines message is now ready to be processed,0,53042,cycle
781,567c0c140ed0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53042,cycle
781,567c0c140ed0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53042,cycle
781,567c0c140ed0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53043,cycle
781,567c0c140ed0,add2q_u,L1 receives message from the bus,0,53044,cycle
781,567c0c140ed0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53044,cycle
781,567c0c140ed0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
781,567c0c140ed0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53044,cycle
781,567c0c140ed0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53044,cycle
781,567c0c140ed0,add_req,LLC miss -> LLC sends request to DRAM,LLC,53044,cycle
781,567c0c140ed0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53301,cycle
781,567c0c140ed0,respond,LLC sends response message to the requesting L1,LLC,53301,cycle
781,567c0c140ed0,updaDat,LLC updates its data array,LLC,53301,cycle
781,567c0c140ed0,wrCache,LLC: New data written to cache,LLC,53301,cycle
781,567c0c140ed0,respond,LLC sends response message to the requesting L1,LLC,53302,cycle
781,567c0c140ed0,add2q_u,L1 receives message from the bus,0,53306,cycle
781,567c0c140ed0,respond,L1 responds to core,0,53306,cycle
781,567c0c140ed0,updaDat,L1 attempts to update its data array,0,53306,cycle
781,567c0c140ed0,wrCache,L1: New data written to cache,0,53306,cycle
782,567c0c140ed4,add2q_l,L1: The message is added to the processing queue from the core,0,53308,cycle
782,567c0c140ed4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53308,cycle
782,567c0c140ed4,hitActn,L1: request is a hit,0,53308,cycle
783,567c0c140ed8,add2q_l,L1: The message is added to the processing queue from the core,0,53310,cycle
783,567c0c140ed8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53310,cycle
783,567c0c140ed8,hitActn,L1: request is a hit,0,53310,cycle
784,567c0c140edc,add2q_l,L1: The message is added to the processing queue from the core,0,53312,cycle
784,567c0c140edc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53312,cycle
784,567c0c140edc,hitActn,L1: request is a hit,0,53312,cycle
785,567c0c140ee0,add2q_l,L1: The message is added to the processing queue from the core,0,53314,cycle
785,567c0c140ee0,Miss?  ,L1: Was the request a miss?,0,1,boolean
785,567c0c140ee0,MSIredy,L1: Protocol determines message is now ready to be processed,0,53314,cycle
785,567c0c140ee0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53314,cycle
785,567c0c140ee0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53314,cycle
785,567c0c140ee0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53315,cycle
785,567c0c140ee0,add2q_u,L1 receives message from the bus,0,53316,cycle
785,567c0c140ee0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53316,cycle
785,567c0c140ee0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
785,567c0c140ee0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53316,cycle
785,567c0c140ee0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53316,cycle
785,567c0c140ee0,add_req,LLC miss -> LLC sends request to DRAM,LLC,53316,cycle
785,567c0c140ee0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53573,cycle
785,567c0c140ee0,respond,LLC sends response message to the requesting L1,LLC,53573,cycle
785,567c0c140ee0,updaDat,LLC updates its data array,LLC,53573,cycle
785,567c0c140ee0,wrCache,LLC: New data written to cache,LLC,53573,cycle
785,567c0c140ee0,respond,LLC sends response message to the requesting L1,LLC,53574,cycle
785,567c0c140ee0,add2q_u,L1 receives message from the bus,0,53578,cycle
785,567c0c140ee0,respond,L1 responds to core,0,53578,cycle
785,567c0c140ee0,updaDat,L1 attempts to update its data array,0,53578,cycle
785,567c0c140ee0,wrCache,L1: New data written to cache,0,53578,cycle
786,567c0c140ee4,add2q_l,L1: The message is added to the processing queue from the core,0,53580,cycle
786,567c0c140ee4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53580,cycle
786,567c0c140ee4,hitActn,L1: request is a hit,0,53580,cycle
787,567c0c140ee8,add2q_l,L1: The message is added to the processing queue from the core,0,53582,cycle
787,567c0c140ee8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53582,cycle
787,567c0c140ee8,hitActn,L1: request is a hit,0,53582,cycle
788,567c0c140eec,add2q_l,L1: The message is added to the processing queue from the core,0,53584,cycle
788,567c0c140eec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53584,cycle
788,567c0c140eec,hitActn,L1: request is a hit,0,53584,cycle
789,567c0c140ef0,add2q_l,L1: The message is added to the processing queue from the core,0,53586,cycle
789,567c0c140ef0,Miss?  ,L1: Was the request a miss?,0,1,boolean
789,567c0c140ef0,MSIredy,L1: Protocol determines message is now ready to be processed,0,53586,cycle
789,567c0c140ef0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53586,cycle
789,567c0c140ef0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53586,cycle
789,567c0c140ef0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53587,cycle
789,567c0c140ef0,add2q_u,L1 receives message from the bus,0,53588,cycle
789,567c0c140ef0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53588,cycle
789,567c0c140ef0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
789,567c0c140ef0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53588,cycle
789,567c0c140ef0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53588,cycle
789,567c0c140ef0,add_req,LLC miss -> LLC sends request to DRAM,LLC,53588,cycle
789,567c0c140ef0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53845,cycle
789,567c0c140ef0,respond,LLC sends response message to the requesting L1,LLC,53845,cycle
789,567c0c140ef0,updaDat,LLC updates its data array,LLC,53845,cycle
789,567c0c140ef0,wrCache,LLC: New data written to cache,LLC,53845,cycle
789,567c0c140ef0,respond,LLC sends response message to the requesting L1,LLC,53846,cycle
789,567c0c140ef0,add2q_u,L1 receives message from the bus,0,53850,cycle
789,567c0c140ef0,respond,L1 responds to core,0,53850,cycle
789,567c0c140ef0,updaDat,L1 attempts to update its data array,0,53850,cycle
789,567c0c140ef0,wrCache,L1: New data written to cache,0,53850,cycle
790,567c0c140ef4,add2q_l,L1: The message is added to the processing queue from the core,0,53852,cycle
790,567c0c140ef4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53852,cycle
790,567c0c140ef4,hitActn,L1: request is a hit,0,53852,cycle
791,567c0c140ef8,add2q_l,L1: The message is added to the processing queue from the core,0,53854,cycle
791,567c0c140ef8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53854,cycle
791,567c0c140ef8,hitActn,L1: request is a hit,0,53854,cycle
792,567c0c140efc,add2q_l,L1: The message is added to the processing queue from the core,0,53856,cycle
792,567c0c140efc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53856,cycle
792,567c0c140efc,hitActn,L1: request is a hit,0,53856,cycle
793,567c0c140f00,add2q_l,L1: The message is added to the processing queue from the core,0,53858,cycle
793,567c0c140f00,Miss?  ,L1: Was the request a miss?,0,1,boolean
793,567c0c140f00,MSIredy,L1: Protocol determines message is now ready to be processed,0,53858,cycle
793,567c0c140f00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53858,cycle
793,567c0c140f00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53858,cycle
793,567c0c140f00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53859,cycle
793,567c0c140f00,add2q_u,L1 receives message from the bus,0,53860,cycle
793,567c0c140f00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53860,cycle
793,567c0c140f00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
793,567c0c140f00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53860,cycle
793,567c0c140f00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53860,cycle
793,567c0c140f00,add_req,LLC miss -> LLC sends request to DRAM,LLC,53860,cycle
793,567c0c140f00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54117,cycle
793,567c0c140f00,respond,LLC sends response message to the requesting L1,LLC,54117,cycle
793,567c0c140f00,updaDat,LLC updates its data array,LLC,54117,cycle
793,567c0c140f00,wrCache,LLC: New data written to cache,LLC,54117,cycle
793,567c0c140f00,respond,LLC sends response message to the requesting L1,LLC,54118,cycle
793,567c0c140f00,add2q_u,L1 receives message from the bus,0,54122,cycle
793,567c0c140f00,respond,L1 responds to core,0,54122,cycle
793,567c0c140f00,updaDat,L1 attempts to update its data array,0,54122,cycle
793,567c0c140f00,wrCache,L1: New data written to cache,0,54122,cycle
794,567c0c140f04,add2q_l,L1: The message is added to the processing queue from the core,0,54124,cycle
794,567c0c140f04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54124,cycle
794,567c0c140f04,hitActn,L1: request is a hit,0,54124,cycle
795,567c0c140f08,add2q_l,L1: The message is added to the processing queue from the core,0,54126,cycle
795,567c0c140f08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54126,cycle
795,567c0c140f08,hitActn,L1: request is a hit,0,54126,cycle
796,567c0c140f0c,add2q_l,L1: The message is added to the processing queue from the core,0,54128,cycle
796,567c0c140f0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54128,cycle
796,567c0c140f0c,hitActn,L1: request is a hit,0,54128,cycle
797,567c0c140f10,add2q_l,L1: The message is added to the processing queue from the core,0,54130,cycle
797,567c0c140f10,Miss?  ,L1: Was the request a miss?,0,1,boolean
797,567c0c140f10,MSIredy,L1: Protocol determines message is now ready to be processed,0,54130,cycle
797,567c0c140f10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54130,cycle
797,567c0c140f10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54130,cycle
797,567c0c140f10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54131,cycle
797,567c0c140f10,add2q_u,L1 receives message from the bus,0,54132,cycle
797,567c0c140f10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54132,cycle
797,567c0c140f10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
797,567c0c140f10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54132,cycle
797,567c0c140f10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54132,cycle
797,567c0c140f10,add_req,LLC miss -> LLC sends request to DRAM,LLC,54132,cycle
797,567c0c140f10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54389,cycle
797,567c0c140f10,respond,LLC sends response message to the requesting L1,LLC,54389,cycle
797,567c0c140f10,updaDat,LLC updates its data array,LLC,54389,cycle
797,567c0c140f10,wrCache,LLC: New data written to cache,LLC,54389,cycle
797,567c0c140f10,respond,LLC sends response message to the requesting L1,LLC,54390,cycle
797,567c0c140f10,add2q_u,L1 receives message from the bus,0,54394,cycle
797,567c0c140f10,respond,L1 responds to core,0,54394,cycle
797,567c0c140f10,updaDat,L1 attempts to update its data array,0,54394,cycle
797,567c0c140f10,wrCache,L1: New data written to cache,0,54394,cycle
798,567c0c140f14,add2q_l,L1: The message is added to the processing queue from the core,0,54396,cycle
798,567c0c140f14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54396,cycle
798,567c0c140f14,hitActn,L1: request is a hit,0,54396,cycle
799,567c0c140f18,add2q_l,L1: The message is added to the processing queue from the core,0,54398,cycle
799,567c0c140f18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54398,cycle
799,567c0c140f18,hitActn,L1: request is a hit,0,54398,cycle
800,567c0c140f1c,add2q_l,L1: The message is added to the processing queue from the core,0,54400,cycle
800,567c0c140f1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54400,cycle
800,567c0c140f1c,hitActn,L1: request is a hit,0,54400,cycle
801,567c0c140f20,add2q_l,L1: The message is added to the processing queue from the core,0,54402,cycle
801,567c0c140f20,Miss?  ,L1: Was the request a miss?,0,1,boolean
801,567c0c140f20,MSIredy,L1: Protocol determines message is now ready to be processed,0,54402,cycle
801,567c0c140f20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54402,cycle
801,567c0c140f20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54402,cycle
801,567c0c140f20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54403,cycle
801,567c0c140f20,add2q_u,L1 receives message from the bus,0,54404,cycle
801,567c0c140f20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54404,cycle
801,567c0c140f20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
801,567c0c140f20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54404,cycle
801,567c0c140f20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54404,cycle
801,567c0c140f20,add_req,LLC miss -> LLC sends request to DRAM,LLC,54404,cycle
801,567c0c140f20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54661,cycle
801,567c0c140f20,respond,LLC sends response message to the requesting L1,LLC,54661,cycle
801,567c0c140f20,updaDat,LLC updates its data array,LLC,54661,cycle
801,567c0c140f20,wrCache,LLC: New data written to cache,LLC,54661,cycle
801,567c0c140f20,respond,LLC sends response message to the requesting L1,LLC,54662,cycle
801,567c0c140f20,add2q_u,L1 receives message from the bus,0,54666,cycle
801,567c0c140f20,respond,L1 responds to core,0,54666,cycle
801,567c0c140f20,updaDat,L1 attempts to update its data array,0,54666,cycle
801,567c0c140f20,wrCache,L1: New data written to cache,0,54666,cycle
802,567c0c140f24,add2q_l,L1: The message is added to the processing queue from the core,0,54668,cycle
802,567c0c140f24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54668,cycle
802,567c0c140f24,hitActn,L1: request is a hit,0,54668,cycle
803,567c0c140f28,add2q_l,L1: The message is added to the processing queue from the core,0,54670,cycle
803,567c0c140f28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54670,cycle
803,567c0c140f28,hitActn,L1: request is a hit,0,54670,cycle
804,567c0c140f2c,add2q_l,L1: The message is added to the processing queue from the core,0,54672,cycle
804,567c0c140f2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54672,cycle
804,567c0c140f2c,hitActn,L1: request is a hit,0,54672,cycle
805,567c0c140f30,add2q_l,L1: The message is added to the processing queue from the core,0,54674,cycle
805,567c0c140f30,Miss?  ,L1: Was the request a miss?,0,1,boolean
805,567c0c140f30,MSIredy,L1: Protocol determines message is now ready to be processed,0,54674,cycle
805,567c0c140f30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54674,cycle
805,567c0c140f30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54674,cycle
805,567c0c140f30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54675,cycle
805,567c0c140f30,add2q_u,L1 receives message from the bus,0,54676,cycle
805,567c0c140f30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54676,cycle
805,567c0c140f30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
805,567c0c140f30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54676,cycle
805,567c0c140f30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54676,cycle
805,567c0c140f30,add_req,LLC miss -> LLC sends request to DRAM,LLC,54676,cycle
805,567c0c140f30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54933,cycle
805,567c0c140f30,respond,LLC sends response message to the requesting L1,LLC,54933,cycle
805,567c0c140f30,updaDat,LLC updates its data array,LLC,54933,cycle
805,567c0c140f30,wrCache,LLC: New data written to cache,LLC,54933,cycle
805,567c0c140f30,respond,LLC sends response message to the requesting L1,LLC,54934,cycle
805,567c0c140f30,add2q_u,L1 receives message from the bus,0,54938,cycle
805,567c0c140f30,respond,L1 responds to core,0,54938,cycle
805,567c0c140f30,updaDat,L1 attempts to update its data array,0,54938,cycle
805,567c0c140f30,wrCache,L1: New data written to cache,0,54938,cycle
806,567c0c140f34,add2q_l,L1: The message is added to the processing queue from the core,0,54940,cycle
806,567c0c140f34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54940,cycle
806,567c0c140f34,hitActn,L1: request is a hit,0,54940,cycle
807,567c0c140f38,add2q_l,L1: The message is added to the processing queue from the core,0,54942,cycle
807,567c0c140f38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54942,cycle
807,567c0c140f38,hitActn,L1: request is a hit,0,54942,cycle
808,567c0c140f3c,add2q_l,L1: The message is added to the processing queue from the core,0,54944,cycle
808,567c0c140f3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54944,cycle
808,567c0c140f3c,hitActn,L1: request is a hit,0,54944,cycle
809,567c0c140f40,add2q_l,L1: The message is added to the processing queue from the core,0,54946,cycle
809,567c0c140f40,Miss?  ,L1: Was the request a miss?,0,1,boolean
809,567c0c140f40,MSIredy,L1: Protocol determines message is now ready to be processed,0,54946,cycle
809,567c0c140f40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54946,cycle
809,567c0c140f40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54946,cycle
809,567c0c140f40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54947,cycle
809,567c0c140f40,add2q_u,L1 receives message from the bus,0,54948,cycle
809,567c0c140f40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54948,cycle
809,567c0c140f40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
809,567c0c140f40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54948,cycle
809,567c0c140f40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54948,cycle
809,567c0c140f40,add_req,LLC miss -> LLC sends request to DRAM,LLC,54948,cycle
809,567c0c140f40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,55205,cycle
809,567c0c140f40,respond,LLC sends response message to the requesting L1,LLC,55205,cycle
809,567c0c140f40,updaDat,LLC updates its data array,LLC,55205,cycle
809,567c0c140f40,wrCache,LLC: New data written to cache,LLC,55205,cycle
809,567c0c140f40,respond,LLC sends response message to the requesting L1,LLC,55206,cycle
809,567c0c140f40,add2q_u,L1 receives message from the bus,0,55210,cycle
809,567c0c140f40,respond,L1 responds to core,0,55210,cycle
809,567c0c140f40,updaDat,L1 attempts to update its data array,0,55210,cycle
809,567c0c140f40,wrCache,L1: New data written to cache,0,55210,cycle
810,567c0c140f44,add2q_l,L1: The message is added to the processing queue from the core,0,55212,cycle
810,567c0c140f44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55212,cycle
810,567c0c140f44,hitActn,L1: request is a hit,0,55212,cycle
811,567c0c140f48,add2q_l,L1: The message is added to the processing queue from the core,0,55214,cycle
811,567c0c140f48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55214,cycle
811,567c0c140f48,hitActn,L1: request is a hit,0,55214,cycle
812,567c0c140f4c,add2q_l,L1: The message is added to the processing queue from the core,0,55216,cycle
812,567c0c140f4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55216,cycle
812,567c0c140f4c,hitActn,L1: request is a hit,0,55216,cycle
813,567c0c140f50,add2q_l,L1: The message is added to the processing queue from the core,0,55218,cycle
813,567c0c140f50,Miss?  ,L1: Was the request a miss?,0,1,boolean
813,567c0c140f50,MSIredy,L1: Protocol determines message is now ready to be processed,0,55218,cycle
813,567c0c140f50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55218,cycle
813,567c0c140f50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55218,cycle
813,567c0c140f50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55219,cycle
813,567c0c140f50,add2q_u,L1 receives message from the bus,0,55220,cycle
813,567c0c140f50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,55220,cycle
813,567c0c140f50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
813,567c0c140f50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,55220,cycle
813,567c0c140f50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,55220,cycle
813,567c0c140f50,add_req,LLC miss -> LLC sends request to DRAM,LLC,55220,cycle
813,567c0c140f50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,55477,cycle
813,567c0c140f50,respond,LLC sends response message to the requesting L1,LLC,55477,cycle
813,567c0c140f50,updaDat,LLC updates its data array,LLC,55477,cycle
813,567c0c140f50,wrCache,LLC: New data written to cache,LLC,55477,cycle
813,567c0c140f50,respond,LLC sends response message to the requesting L1,LLC,55478,cycle
813,567c0c140f50,add2q_u,L1 receives message from the bus,0,55482,cycle
813,567c0c140f50,respond,L1 responds to core,0,55482,cycle
813,567c0c140f50,updaDat,L1 attempts to update its data array,0,55482,cycle
813,567c0c140f50,wrCache,L1: New data written to cache,0,55482,cycle
814,567c0c140f54,add2q_l,L1: The message is added to the processing queue from the core,0,55484,cycle
814,567c0c140f54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55484,cycle
814,567c0c140f54,hitActn,L1: request is a hit,0,55484,cycle
815,567c0c140f58,add2q_l,L1: The message is added to the processing queue from the core,0,55486,cycle
815,567c0c140f58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55486,cycle
815,567c0c140f58,hitActn,L1: request is a hit,0,55486,cycle
816,567c0c140f5c,add2q_l,L1: The message is added to the processing queue from the core,0,55488,cycle
816,567c0c140f5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55488,cycle
816,567c0c140f5c,hitActn,L1: request is a hit,0,55488,cycle
817,567c0c140f60,add2q_l,L1: The message is added to the processing queue from the core,0,55490,cycle
817,567c0c140f60,Miss?  ,L1: Was the request a miss?,0,1,boolean
817,567c0c140f60,MSIredy,L1: Protocol determines message is now ready to be processed,0,55490,cycle
817,567c0c140f60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55490,cycle
817,567c0c140f60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55490,cycle
817,567c0c140f60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55491,cycle
817,567c0c140f60,add2q_u,L1 receives message from the bus,0,55492,cycle
817,567c0c140f60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,55492,cycle
817,567c0c140f60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
817,567c0c140f60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,55492,cycle
817,567c0c140f60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,55492,cycle
817,567c0c140f60,add_req,LLC miss -> LLC sends request to DRAM,LLC,55492,cycle
817,567c0c140f60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,55749,cycle
817,567c0c140f60,respond,LLC sends response message to the requesting L1,LLC,55749,cycle
817,567c0c140f60,updaDat,LLC updates its data array,LLC,55749,cycle
817,567c0c140f60,wrCache,LLC: New data written to cache,LLC,55749,cycle
817,567c0c140f60,respond,LLC sends response message to the requesting L1,LLC,55750,cycle
817,567c0c140f60,add2q_u,L1 receives message from the bus,0,55754,cycle
817,567c0c140f60,respond,L1 responds to core,0,55754,cycle
817,567c0c140f60,updaDat,L1 attempts to update its data array,0,55754,cycle
817,567c0c140f60,wrCache,L1: New data written to cache,0,55754,cycle
818,567c0c140f64,add2q_l,L1: The message is added to the processing queue from the core,0,55756,cycle
818,567c0c140f64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55756,cycle
818,567c0c140f64,hitActn,L1: request is a hit,0,55756,cycle
819,567c0c140f68,add2q_l,L1: The message is added to the processing queue from the core,0,55758,cycle
819,567c0c140f68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55758,cycle
819,567c0c140f68,hitActn,L1: request is a hit,0,55758,cycle
820,567c0c140f6c,add2q_l,L1: The message is added to the processing queue from the core,0,55760,cycle
820,567c0c140f6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55760,cycle
820,567c0c140f6c,hitActn,L1: request is a hit,0,55760,cycle
821,567c0c140f70,add2q_l,L1: The message is added to the processing queue from the core,0,55762,cycle
821,567c0c140f70,Miss?  ,L1: Was the request a miss?,0,1,boolean
821,567c0c140f70,MSIredy,L1: Protocol determines message is now ready to be processed,0,55762,cycle
821,567c0c140f70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55762,cycle
821,567c0c140f70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55762,cycle
821,567c0c140f70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55763,cycle
821,567c0c140f70,add2q_u,L1 receives message from the bus,0,55764,cycle
821,567c0c140f70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,55764,cycle
821,567c0c140f70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
821,567c0c140f70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,55764,cycle
821,567c0c140f70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,55764,cycle
821,567c0c140f70,add_req,LLC miss -> LLC sends request to DRAM,LLC,55764,cycle
821,567c0c140f70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56021,cycle
821,567c0c140f70,respond,LLC sends response message to the requesting L1,LLC,56021,cycle
821,567c0c140f70,updaDat,LLC updates its data array,LLC,56021,cycle
821,567c0c140f70,wrCache,LLC: New data written to cache,LLC,56021,cycle
821,567c0c140f70,respond,LLC sends response message to the requesting L1,LLC,56022,cycle
821,567c0c140f70,add2q_u,L1 receives message from the bus,0,56026,cycle
821,567c0c140f70,respond,L1 responds to core,0,56026,cycle
821,567c0c140f70,updaDat,L1 attempts to update its data array,0,56026,cycle
821,567c0c140f70,wrCache,L1: New data written to cache,0,56026,cycle
822,567c0c140f74,add2q_l,L1: The message is added to the processing queue from the core,0,56028,cycle
822,567c0c140f74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56028,cycle
822,567c0c140f74,hitActn,L1: request is a hit,0,56028,cycle
823,567c0c140f78,add2q_l,L1: The message is added to the processing queue from the core,0,56030,cycle
823,567c0c140f78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56030,cycle
823,567c0c140f78,hitActn,L1: request is a hit,0,56030,cycle
824,567c0c140f7c,add2q_l,L1: The message is added to the processing queue from the core,0,56032,cycle
824,567c0c140f7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56032,cycle
824,567c0c140f7c,hitActn,L1: request is a hit,0,56032,cycle
825,567c0c140f80,add2q_l,L1: The message is added to the processing queue from the core,0,56034,cycle
825,567c0c140f80,Miss?  ,L1: Was the request a miss?,0,1,boolean
825,567c0c140f80,MSIredy,L1: Protocol determines message is now ready to be processed,0,56034,cycle
825,567c0c140f80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56034,cycle
825,567c0c140f80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56034,cycle
825,567c0c140f80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56035,cycle
825,567c0c140f80,add2q_u,L1 receives message from the bus,0,56036,cycle
825,567c0c140f80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56036,cycle
825,567c0c140f80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
825,567c0c140f80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56036,cycle
825,567c0c140f80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56036,cycle
825,567c0c140f80,add_req,LLC miss -> LLC sends request to DRAM,LLC,56036,cycle
825,567c0c140f80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56293,cycle
825,567c0c140f80,respond,LLC sends response message to the requesting L1,LLC,56293,cycle
825,567c0c140f80,updaDat,LLC updates its data array,LLC,56293,cycle
825,567c0c140f80,wrCache,LLC: New data written to cache,LLC,56293,cycle
825,567c0c140f80,respond,LLC sends response message to the requesting L1,LLC,56294,cycle
825,567c0c140f80,add2q_u,L1 receives message from the bus,0,56298,cycle
825,567c0c140f80,respond,L1 responds to core,0,56298,cycle
825,567c0c140f80,updaDat,L1 attempts to update its data array,0,56298,cycle
825,567c0c140f80,wrCache,L1: New data written to cache,0,56298,cycle
826,567c0c140f84,add2q_l,L1: The message is added to the processing queue from the core,0,56300,cycle
826,567c0c140f84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56300,cycle
826,567c0c140f84,hitActn,L1: request is a hit,0,56300,cycle
827,567c0c140f88,add2q_l,L1: The message is added to the processing queue from the core,0,56302,cycle
827,567c0c140f88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56302,cycle
827,567c0c140f88,hitActn,L1: request is a hit,0,56302,cycle
828,567c0c140f8c,add2q_l,L1: The message is added to the processing queue from the core,0,56304,cycle
828,567c0c140f8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56304,cycle
828,567c0c140f8c,hitActn,L1: request is a hit,0,56304,cycle
829,567c0c140f90,add2q_l,L1: The message is added to the processing queue from the core,0,56306,cycle
829,567c0c140f90,Miss?  ,L1: Was the request a miss?,0,1,boolean
829,567c0c140f90,MSIredy,L1: Protocol determines message is now ready to be processed,0,56306,cycle
829,567c0c140f90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56306,cycle
829,567c0c140f90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56306,cycle
829,567c0c140f90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56307,cycle
829,567c0c140f90,add2q_u,L1 receives message from the bus,0,56308,cycle
829,567c0c140f90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56308,cycle
829,567c0c140f90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
829,567c0c140f90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56308,cycle
829,567c0c140f90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56308,cycle
829,567c0c140f90,add_req,LLC miss -> LLC sends request to DRAM,LLC,56308,cycle
829,567c0c140f90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56565,cycle
829,567c0c140f90,respond,LLC sends response message to the requesting L1,LLC,56565,cycle
829,567c0c140f90,updaDat,LLC updates its data array,LLC,56565,cycle
829,567c0c140f90,wrCache,LLC: New data written to cache,LLC,56565,cycle
829,567c0c140f90,respond,LLC sends response message to the requesting L1,LLC,56566,cycle
829,567c0c140f90,add2q_u,L1 receives message from the bus,0,56570,cycle
829,567c0c140f90,respond,L1 responds to core,0,56570,cycle
829,567c0c140f90,updaDat,L1 attempts to update its data array,0,56570,cycle
829,567c0c140f90,wrCache,L1: New data written to cache,0,56570,cycle
830,567c0c140f94,add2q_l,L1: The message is added to the processing queue from the core,0,56572,cycle
830,567c0c140f94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56572,cycle
830,567c0c140f94,hitActn,L1: request is a hit,0,56572,cycle
831,567c0c140f98,add2q_l,L1: The message is added to the processing queue from the core,0,56574,cycle
831,567c0c140f98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56574,cycle
831,567c0c140f98,hitActn,L1: request is a hit,0,56574,cycle
832,567c0c140f9c,add2q_l,L1: The message is added to the processing queue from the core,0,56576,cycle
832,567c0c140f9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56576,cycle
832,567c0c140f9c,hitActn,L1: request is a hit,0,56576,cycle
833,567c0c140fa0,add2q_l,L1: The message is added to the processing queue from the core,0,56578,cycle
833,567c0c140fa0,Miss?  ,L1: Was the request a miss?,0,1,boolean
833,567c0c140fa0,MSIredy,L1: Protocol determines message is now ready to be processed,0,56578,cycle
833,567c0c140fa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56578,cycle
833,567c0c140fa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56578,cycle
833,567c0c140fa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56579,cycle
833,567c0c140fa0,add2q_u,L1 receives message from the bus,0,56580,cycle
833,567c0c140fa0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56580,cycle
833,567c0c140fa0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
833,567c0c140fa0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56580,cycle
833,567c0c140fa0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56580,cycle
833,567c0c140fa0,add_req,LLC miss -> LLC sends request to DRAM,LLC,56580,cycle
833,567c0c140fa0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56837,cycle
833,567c0c140fa0,respond,LLC sends response message to the requesting L1,LLC,56837,cycle
833,567c0c140fa0,updaDat,LLC updates its data array,LLC,56837,cycle
833,567c0c140fa0,wrCache,LLC: New data written to cache,LLC,56837,cycle
833,567c0c140fa0,respond,LLC sends response message to the requesting L1,LLC,56838,cycle
833,567c0c140fa0,add2q_u,L1 receives message from the bus,0,56842,cycle
833,567c0c140fa0,respond,L1 responds to core,0,56842,cycle
833,567c0c140fa0,updaDat,L1 attempts to update its data array,0,56842,cycle
833,567c0c140fa0,wrCache,L1: New data written to cache,0,56842,cycle
834,567c0c140fa4,add2q_l,L1: The message is added to the processing queue from the core,0,56844,cycle
834,567c0c140fa4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56844,cycle
834,567c0c140fa4,hitActn,L1: request is a hit,0,56844,cycle
835,567c0c140fa8,add2q_l,L1: The message is added to the processing queue from the core,0,56846,cycle
835,567c0c140fa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56846,cycle
835,567c0c140fa8,hitActn,L1: request is a hit,0,56846,cycle
836,567c0c140fac,add2q_l,L1: The message is added to the processing queue from the core,0,56848,cycle
836,567c0c140fac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56848,cycle
836,567c0c140fac,hitActn,L1: request is a hit,0,56848,cycle
837,567c0c140fb0,add2q_l,L1: The message is added to the processing queue from the core,0,56850,cycle
837,567c0c140fb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
837,567c0c140fb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,56850,cycle
837,567c0c140fb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56850,cycle
837,567c0c140fb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56850,cycle
837,567c0c140fb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56851,cycle
837,567c0c140fb0,add2q_u,L1 receives message from the bus,0,56852,cycle
837,567c0c140fb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56852,cycle
837,567c0c140fb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
837,567c0c140fb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56852,cycle
837,567c0c140fb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56852,cycle
837,567c0c140fb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,56852,cycle
837,567c0c140fb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57109,cycle
837,567c0c140fb0,respond,LLC sends response message to the requesting L1,LLC,57109,cycle
837,567c0c140fb0,updaDat,LLC updates its data array,LLC,57109,cycle
837,567c0c140fb0,wrCache,LLC: New data written to cache,LLC,57109,cycle
837,567c0c140fb0,respond,LLC sends response message to the requesting L1,LLC,57110,cycle
837,567c0c140fb0,add2q_u,L1 receives message from the bus,0,57114,cycle
837,567c0c140fb0,respond,L1 responds to core,0,57114,cycle
837,567c0c140fb0,updaDat,L1 attempts to update its data array,0,57114,cycle
837,567c0c140fb0,wrCache,L1: New data written to cache,0,57114,cycle
838,567c0c140fb4,add2q_l,L1: The message is added to the processing queue from the core,0,57116,cycle
838,567c0c140fb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57116,cycle
838,567c0c140fb4,hitActn,L1: request is a hit,0,57116,cycle
839,567c0c140fb8,add2q_l,L1: The message is added to the processing queue from the core,0,57118,cycle
839,567c0c140fb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57118,cycle
839,567c0c140fb8,hitActn,L1: request is a hit,0,57118,cycle
840,567c0c140fbc,add2q_l,L1: The message is added to the processing queue from the core,0,57120,cycle
840,567c0c140fbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57120,cycle
840,567c0c140fbc,hitActn,L1: request is a hit,0,57120,cycle
841,567c0c140fc0,add2q_l,L1: The message is added to the processing queue from the core,0,57122,cycle
841,567c0c140fc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
841,567c0c140fc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,57122,cycle
841,567c0c140fc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57122,cycle
841,567c0c140fc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57122,cycle
841,567c0c140fc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57123,cycle
841,567c0c140fc0,add2q_u,L1 receives message from the bus,0,57124,cycle
841,567c0c140fc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57124,cycle
841,567c0c140fc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
841,567c0c140fc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57124,cycle
841,567c0c140fc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57124,cycle
841,567c0c140fc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,57124,cycle
841,567c0c140fc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57381,cycle
841,567c0c140fc0,respond,LLC sends response message to the requesting L1,LLC,57381,cycle
841,567c0c140fc0,updaDat,LLC updates its data array,LLC,57381,cycle
841,567c0c140fc0,wrCache,LLC: New data written to cache,LLC,57381,cycle
841,567c0c140fc0,respond,LLC sends response message to the requesting L1,LLC,57382,cycle
841,567c0c140fc0,add2q_u,L1 receives message from the bus,0,57386,cycle
841,567c0c140fc0,respond,L1 responds to core,0,57386,cycle
841,567c0c140fc0,updaDat,L1 attempts to update its data array,0,57386,cycle
841,567c0c140fc0,wrCache,L1: New data written to cache,0,57386,cycle
842,567c0c140fc4,add2q_l,L1: The message is added to the processing queue from the core,0,57388,cycle
842,567c0c140fc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57388,cycle
842,567c0c140fc4,hitActn,L1: request is a hit,0,57388,cycle
843,567c0c140fc8,add2q_l,L1: The message is added to the processing queue from the core,0,57390,cycle
843,567c0c140fc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57390,cycle
843,567c0c140fc8,hitActn,L1: request is a hit,0,57390,cycle
844,567c0c140fcc,add2q_l,L1: The message is added to the processing queue from the core,0,57392,cycle
844,567c0c140fcc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57392,cycle
844,567c0c140fcc,hitActn,L1: request is a hit,0,57392,cycle
845,567c0c140fd0,add2q_l,L1: The message is added to the processing queue from the core,0,57394,cycle
845,567c0c140fd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
845,567c0c140fd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,57394,cycle
845,567c0c140fd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57394,cycle
845,567c0c140fd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57394,cycle
845,567c0c140fd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57395,cycle
845,567c0c140fd0,add2q_u,L1 receives message from the bus,0,57396,cycle
845,567c0c140fd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57396,cycle
845,567c0c140fd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
845,567c0c140fd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57396,cycle
845,567c0c140fd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57396,cycle
845,567c0c140fd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,57396,cycle
845,567c0c140fd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57653,cycle
845,567c0c140fd0,respond,LLC sends response message to the requesting L1,LLC,57653,cycle
845,567c0c140fd0,updaDat,LLC updates its data array,LLC,57653,cycle
845,567c0c140fd0,wrCache,LLC: New data written to cache,LLC,57653,cycle
845,567c0c140fd0,respond,LLC sends response message to the requesting L1,LLC,57654,cycle
845,567c0c140fd0,add2q_u,L1 receives message from the bus,0,57658,cycle
845,567c0c140fd0,respond,L1 responds to core,0,57658,cycle
845,567c0c140fd0,updaDat,L1 attempts to update its data array,0,57658,cycle
845,567c0c140fd0,wrCache,L1: New data written to cache,0,57658,cycle
846,567c0c140fd4,add2q_l,L1: The message is added to the processing queue from the core,0,57660,cycle
846,567c0c140fd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57660,cycle
846,567c0c140fd4,hitActn,L1: request is a hit,0,57660,cycle
847,567c0c140fd8,add2q_l,L1: The message is added to the processing queue from the core,0,57662,cycle
847,567c0c140fd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57662,cycle
847,567c0c140fd8,hitActn,L1: request is a hit,0,57662,cycle
848,567c0c140fdc,add2q_l,L1: The message is added to the processing queue from the core,0,57664,cycle
848,567c0c140fdc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57664,cycle
848,567c0c140fdc,hitActn,L1: request is a hit,0,57664,cycle
849,567c0c140fe0,add2q_l,L1: The message is added to the processing queue from the core,0,57666,cycle
849,567c0c140fe0,Miss?  ,L1: Was the request a miss?,0,1,boolean
849,567c0c140fe0,MSIredy,L1: Protocol determines message is now ready to be processed,0,57666,cycle
849,567c0c140fe0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57666,cycle
849,567c0c140fe0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57666,cycle
849,567c0c140fe0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57667,cycle
849,567c0c140fe0,add2q_u,L1 receives message from the bus,0,57668,cycle
849,567c0c140fe0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57668,cycle
849,567c0c140fe0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
849,567c0c140fe0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57668,cycle
849,567c0c140fe0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57668,cycle
849,567c0c140fe0,add_req,LLC miss -> LLC sends request to DRAM,LLC,57668,cycle
849,567c0c140fe0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57925,cycle
849,567c0c140fe0,respond,LLC sends response message to the requesting L1,LLC,57925,cycle
849,567c0c140fe0,updaDat,LLC updates its data array,LLC,57925,cycle
849,567c0c140fe0,wrCache,LLC: New data written to cache,LLC,57925,cycle
849,567c0c140fe0,respond,LLC sends response message to the requesting L1,LLC,57926,cycle
849,567c0c140fe0,add2q_u,L1 receives message from the bus,0,57930,cycle
849,567c0c140fe0,respond,L1 responds to core,0,57930,cycle
849,567c0c140fe0,updaDat,L1 attempts to update its data array,0,57930,cycle
849,567c0c140fe0,wrCache,L1: New data written to cache,0,57930,cycle
850,567c0c140fe4,add2q_l,L1: The message is added to the processing queue from the core,0,57932,cycle
850,567c0c140fe4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57932,cycle
850,567c0c140fe4,hitActn,L1: request is a hit,0,57932,cycle
851,567c0c140fe8,add2q_l,L1: The message is added to the processing queue from the core,0,57934,cycle
851,567c0c140fe8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57934,cycle
851,567c0c140fe8,hitActn,L1: request is a hit,0,57934,cycle
852,567c0c140fec,add2q_l,L1: The message is added to the processing queue from the core,0,57936,cycle
852,567c0c140fec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57936,cycle
852,567c0c140fec,hitActn,L1: request is a hit,0,57936,cycle
853,567c0c140ff0,add2q_l,L1: The message is added to the processing queue from the core,0,57938,cycle
853,567c0c140ff0,Miss?  ,L1: Was the request a miss?,0,1,boolean
853,567c0c140ff0,MSIredy,L1: Protocol determines message is now ready to be processed,0,57938,cycle
853,567c0c140ff0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57938,cycle
853,567c0c140ff0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57938,cycle
853,567c0c140ff0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57939,cycle
853,567c0c140ff0,add2q_u,L1 receives message from the bus,0,57940,cycle
853,567c0c140ff0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57940,cycle
853,567c0c140ff0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
853,567c0c140ff0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57940,cycle
853,567c0c140ff0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57940,cycle
853,567c0c140ff0,add_req,LLC miss -> LLC sends request to DRAM,LLC,57940,cycle
853,567c0c140ff0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58197,cycle
853,567c0c140ff0,respond,LLC sends response message to the requesting L1,LLC,58197,cycle
853,567c0c140ff0,updaDat,LLC updates its data array,LLC,58197,cycle
853,567c0c140ff0,wrCache,LLC: New data written to cache,LLC,58197,cycle
853,567c0c140ff0,respond,LLC sends response message to the requesting L1,LLC,58198,cycle
853,567c0c140ff0,add2q_u,L1 receives message from the bus,0,58202,cycle
853,567c0c140ff0,respond,L1 responds to core,0,58202,cycle
853,567c0c140ff0,updaDat,L1 attempts to update its data array,0,58202,cycle
853,567c0c140ff0,wrCache,L1: New data written to cache,0,58202,cycle
854,567c0c140ff4,add2q_l,L1: The message is added to the processing queue from the core,0,58204,cycle
854,567c0c140ff4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58204,cycle
854,567c0c140ff4,hitActn,L1: request is a hit,0,58204,cycle
855,567c0c140ff8,add2q_l,L1: The message is added to the processing queue from the core,0,58206,cycle
855,567c0c140ff8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58206,cycle
855,567c0c140ff8,hitActn,L1: request is a hit,0,58206,cycle
856,567c0c140ffc,add2q_l,L1: The message is added to the processing queue from the core,0,58208,cycle
856,567c0c140ffc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58208,cycle
856,567c0c140ffc,hitActn,L1: request is a hit,0,58208,cycle
857,567c0c141000,add2q_l,L1: The message is added to the processing queue from the core,0,58210,cycle
857,567c0c141000,Miss?  ,L1: Was the request a miss?,0,1,boolean
857,567c0c141000,MSIredy,L1: Protocol determines message is now ready to be processed,0,58210,cycle
857,567c0c141000,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58210,cycle
857,567c0c141000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58210,cycle
857,567c0c141000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58211,cycle
857,567c0c141000,add2q_u,L1 receives message from the bus,0,58212,cycle
857,567c0c141000,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58212,cycle
857,567c0c141000,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
857,567c0c141000,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58212,cycle
857,567c0c141000,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58212,cycle
857,567c0c141000,add_req,LLC miss -> LLC sends request to DRAM,LLC,58212,cycle
857,567c0c141000,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58469,cycle
857,567c0c141000,respond,LLC sends response message to the requesting L1,LLC,58469,cycle
857,567c0c141000,updaDat,LLC updates its data array,LLC,58469,cycle
857,567c0c141000,wrCache,LLC: New data written to cache,LLC,58469,cycle
857,567c0c141000,respond,LLC sends response message to the requesting L1,LLC,58470,cycle
857,567c0c141000,add2q_u,L1 receives message from the bus,0,58474,cycle
857,567c0c141000,respond,L1 responds to core,0,58474,cycle
857,567c0c141000,updaDat,L1 attempts to update its data array,0,58474,cycle
857,567c0c141000,wrCache,L1: New data written to cache,0,58474,cycle
858,567c0c141004,add2q_l,L1: The message is added to the processing queue from the core,0,58476,cycle
858,567c0c141004,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58476,cycle
858,567c0c141004,hitActn,L1: request is a hit,0,58476,cycle
859,567c0c141008,add2q_l,L1: The message is added to the processing queue from the core,0,58478,cycle
859,567c0c141008,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58478,cycle
859,567c0c141008,hitActn,L1: request is a hit,0,58478,cycle
860,567c0c14100c,add2q_l,L1: The message is added to the processing queue from the core,0,58480,cycle
860,567c0c14100c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58480,cycle
860,567c0c14100c,hitActn,L1: request is a hit,0,58480,cycle
861,567c0c141010,add2q_l,L1: The message is added to the processing queue from the core,0,58482,cycle
861,567c0c141010,Miss?  ,L1: Was the request a miss?,0,1,boolean
861,567c0c141010,MSIredy,L1: Protocol determines message is now ready to be processed,0,58482,cycle
861,567c0c141010,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58482,cycle
861,567c0c141010,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58482,cycle
861,567c0c141010,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58483,cycle
861,567c0c141010,add2q_u,L1 receives message from the bus,0,58484,cycle
861,567c0c141010,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58484,cycle
861,567c0c141010,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
861,567c0c141010,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58484,cycle
861,567c0c141010,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58484,cycle
861,567c0c141010,add_req,LLC miss -> LLC sends request to DRAM,LLC,58484,cycle
861,567c0c141010,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58741,cycle
861,567c0c141010,respond,LLC sends response message to the requesting L1,LLC,58741,cycle
861,567c0c141010,updaDat,LLC updates its data array,LLC,58741,cycle
861,567c0c141010,wrCache,LLC: New data written to cache,LLC,58741,cycle
861,567c0c141010,respond,LLC sends response message to the requesting L1,LLC,58742,cycle
861,567c0c141010,add2q_u,L1 receives message from the bus,0,58746,cycle
861,567c0c141010,respond,L1 responds to core,0,58746,cycle
861,567c0c141010,updaDat,L1 attempts to update its data array,0,58746,cycle
861,567c0c141010,wrCache,L1: New data written to cache,0,58746,cycle
862,567c0c141014,add2q_l,L1: The message is added to the processing queue from the core,0,58748,cycle
862,567c0c141014,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58748,cycle
862,567c0c141014,hitActn,L1: request is a hit,0,58748,cycle
863,567c0c141018,add2q_l,L1: The message is added to the processing queue from the core,0,58750,cycle
863,567c0c141018,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58750,cycle
863,567c0c141018,hitActn,L1: request is a hit,0,58750,cycle
864,567c0c14101c,add2q_l,L1: The message is added to the processing queue from the core,0,58752,cycle
864,567c0c14101c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58752,cycle
864,567c0c14101c,hitActn,L1: request is a hit,0,58752,cycle
865,567c0c141020,add2q_l,L1: The message is added to the processing queue from the core,0,58754,cycle
865,567c0c141020,Miss?  ,L1: Was the request a miss?,0,1,boolean
865,567c0c141020,MSIredy,L1: Protocol determines message is now ready to be processed,0,58754,cycle
865,567c0c141020,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58754,cycle
865,567c0c141020,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58754,cycle
865,567c0c141020,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58755,cycle
865,567c0c141020,add2q_u,L1 receives message from the bus,0,58756,cycle
865,567c0c141020,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58756,cycle
865,567c0c141020,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
865,567c0c141020,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58756,cycle
865,567c0c141020,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58756,cycle
865,567c0c141020,add_req,LLC miss -> LLC sends request to DRAM,LLC,58756,cycle
865,567c0c141020,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59013,cycle
865,567c0c141020,respond,LLC sends response message to the requesting L1,LLC,59013,cycle
865,567c0c141020,updaDat,LLC updates its data array,LLC,59013,cycle
865,567c0c141020,wrCache,LLC: New data written to cache,LLC,59013,cycle
865,567c0c141020,respond,LLC sends response message to the requesting L1,LLC,59014,cycle
865,567c0c141020,add2q_u,L1 receives message from the bus,0,59018,cycle
865,567c0c141020,respond,L1 responds to core,0,59018,cycle
865,567c0c141020,updaDat,L1 attempts to update its data array,0,59018,cycle
865,567c0c141020,wrCache,L1: New data written to cache,0,59018,cycle
866,567c0c141024,add2q_l,L1: The message is added to the processing queue from the core,0,59020,cycle
866,567c0c141024,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59020,cycle
866,567c0c141024,hitActn,L1: request is a hit,0,59020,cycle
867,567c0c141028,add2q_l,L1: The message is added to the processing queue from the core,0,59022,cycle
867,567c0c141028,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59022,cycle
867,567c0c141028,hitActn,L1: request is a hit,0,59022,cycle
868,567c0c14102c,add2q_l,L1: The message is added to the processing queue from the core,0,59024,cycle
868,567c0c14102c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59024,cycle
868,567c0c14102c,hitActn,L1: request is a hit,0,59024,cycle
869,567c0c141030,add2q_l,L1: The message is added to the processing queue from the core,0,59026,cycle
869,567c0c141030,Miss?  ,L1: Was the request a miss?,0,1,boolean
869,567c0c141030,MSIredy,L1: Protocol determines message is now ready to be processed,0,59026,cycle
869,567c0c141030,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59026,cycle
869,567c0c141030,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59026,cycle
869,567c0c141030,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59027,cycle
869,567c0c141030,add2q_u,L1 receives message from the bus,0,59028,cycle
869,567c0c141030,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59028,cycle
869,567c0c141030,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
869,567c0c141030,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59028,cycle
869,567c0c141030,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59028,cycle
869,567c0c141030,add_req,LLC miss -> LLC sends request to DRAM,LLC,59028,cycle
869,567c0c141030,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59285,cycle
869,567c0c141030,respond,LLC sends response message to the requesting L1,LLC,59285,cycle
869,567c0c141030,updaDat,LLC updates its data array,LLC,59285,cycle
869,567c0c141030,wrCache,LLC: New data written to cache,LLC,59285,cycle
869,567c0c141030,respond,LLC sends response message to the requesting L1,LLC,59286,cycle
869,567c0c141030,add2q_u,L1 receives message from the bus,0,59290,cycle
869,567c0c141030,respond,L1 responds to core,0,59290,cycle
869,567c0c141030,updaDat,L1 attempts to update its data array,0,59290,cycle
869,567c0c141030,wrCache,L1: New data written to cache,0,59290,cycle
870,567c0c141034,add2q_l,L1: The message is added to the processing queue from the core,0,59292,cycle
870,567c0c141034,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59292,cycle
870,567c0c141034,hitActn,L1: request is a hit,0,59292,cycle
871,567c0c141038,add2q_l,L1: The message is added to the processing queue from the core,0,59294,cycle
871,567c0c141038,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59294,cycle
871,567c0c141038,hitActn,L1: request is a hit,0,59294,cycle
872,567c0c14103c,add2q_l,L1: The message is added to the processing queue from the core,0,59296,cycle
872,567c0c14103c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59296,cycle
872,567c0c14103c,hitActn,L1: request is a hit,0,59296,cycle
873,567c0c141040,add2q_l,L1: The message is added to the processing queue from the core,0,59298,cycle
873,567c0c141040,Miss?  ,L1: Was the request a miss?,0,1,boolean
873,567c0c141040,MSIredy,L1: Protocol determines message is now ready to be processed,0,59298,cycle
873,567c0c141040,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59298,cycle
873,567c0c141040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59298,cycle
873,567c0c141040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59299,cycle
873,567c0c141040,add2q_u,L1 receives message from the bus,0,59300,cycle
873,567c0c141040,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59300,cycle
873,567c0c141040,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
873,567c0c141040,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59300,cycle
873,567c0c141040,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59300,cycle
873,567c0c141040,add_req,LLC miss -> LLC sends request to DRAM,LLC,59300,cycle
873,567c0c141040,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59557,cycle
873,567c0c141040,respond,LLC sends response message to the requesting L1,LLC,59557,cycle
873,567c0c141040,updaDat,LLC updates its data array,LLC,59557,cycle
873,567c0c141040,wrCache,LLC: New data written to cache,LLC,59557,cycle
873,567c0c141040,respond,LLC sends response message to the requesting L1,LLC,59558,cycle
873,567c0c141040,add2q_u,L1 receives message from the bus,0,59562,cycle
873,567c0c141040,respond,L1 responds to core,0,59562,cycle
873,567c0c141040,updaDat,L1 attempts to update its data array,0,59562,cycle
873,567c0c141040,wrCache,L1: New data written to cache,0,59562,cycle
874,567c0c141044,add2q_l,L1: The message is added to the processing queue from the core,0,59564,cycle
874,567c0c141044,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59564,cycle
874,567c0c141044,hitActn,L1: request is a hit,0,59564,cycle
875,567c0c141048,add2q_l,L1: The message is added to the processing queue from the core,0,59566,cycle
875,567c0c141048,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59566,cycle
875,567c0c141048,hitActn,L1: request is a hit,0,59566,cycle
876,567c0c14104c,add2q_l,L1: The message is added to the processing queue from the core,0,59568,cycle
876,567c0c14104c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59568,cycle
876,567c0c14104c,hitActn,L1: request is a hit,0,59568,cycle
877,567c0c141050,add2q_l,L1: The message is added to the processing queue from the core,0,59570,cycle
877,567c0c141050,Miss?  ,L1: Was the request a miss?,0,1,boolean
877,567c0c141050,MSIredy,L1: Protocol determines message is now ready to be processed,0,59570,cycle
877,567c0c141050,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59570,cycle
877,567c0c141050,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59570,cycle
877,567c0c141050,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59571,cycle
877,567c0c141050,add2q_u,L1 receives message from the bus,0,59572,cycle
877,567c0c141050,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59572,cycle
877,567c0c141050,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
877,567c0c141050,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59572,cycle
877,567c0c141050,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59572,cycle
877,567c0c141050,add_req,LLC miss -> LLC sends request to DRAM,LLC,59572,cycle
877,567c0c141050,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59829,cycle
877,567c0c141050,respond,LLC sends response message to the requesting L1,LLC,59829,cycle
877,567c0c141050,updaDat,LLC updates its data array,LLC,59829,cycle
877,567c0c141050,wrCache,LLC: New data written to cache,LLC,59829,cycle
877,567c0c141050,respond,LLC sends response message to the requesting L1,LLC,59830,cycle
877,567c0c141050,add2q_u,L1 receives message from the bus,0,59834,cycle
877,567c0c141050,respond,L1 responds to core,0,59834,cycle
877,567c0c141050,updaDat,L1 attempts to update its data array,0,59834,cycle
877,567c0c141050,wrCache,L1: New data written to cache,0,59834,cycle
878,567c0c141054,add2q_l,L1: The message is added to the processing queue from the core,0,59836,cycle
878,567c0c141054,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59836,cycle
878,567c0c141054,hitActn,L1: request is a hit,0,59836,cycle
879,567c0c141058,add2q_l,L1: The message is added to the processing queue from the core,0,59838,cycle
879,567c0c141058,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59838,cycle
879,567c0c141058,hitActn,L1: request is a hit,0,59838,cycle
880,567c0c14105c,add2q_l,L1: The message is added to the processing queue from the core,0,59840,cycle
880,567c0c14105c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59840,cycle
880,567c0c14105c,hitActn,L1: request is a hit,0,59840,cycle
881,567c0c141060,add2q_l,L1: The message is added to the processing queue from the core,0,59842,cycle
881,567c0c141060,Miss?  ,L1: Was the request a miss?,0,1,boolean
881,567c0c141060,MSIredy,L1: Protocol determines message is now ready to be processed,0,59842,cycle
881,567c0c141060,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59842,cycle
881,567c0c141060,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59842,cycle
881,567c0c141060,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59843,cycle
881,567c0c141060,add2q_u,L1 receives message from the bus,0,59844,cycle
881,567c0c141060,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59844,cycle
881,567c0c141060,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
881,567c0c141060,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59844,cycle
881,567c0c141060,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59844,cycle
881,567c0c141060,add_req,LLC miss -> LLC sends request to DRAM,LLC,59844,cycle
881,567c0c141060,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60101,cycle
881,567c0c141060,respond,LLC sends response message to the requesting L1,LLC,60101,cycle
881,567c0c141060,updaDat,LLC updates its data array,LLC,60101,cycle
881,567c0c141060,wrCache,LLC: New data written to cache,LLC,60101,cycle
881,567c0c141060,respond,LLC sends response message to the requesting L1,LLC,60102,cycle
881,567c0c141060,add2q_u,L1 receives message from the bus,0,60106,cycle
881,567c0c141060,respond,L1 responds to core,0,60106,cycle
881,567c0c141060,updaDat,L1 attempts to update its data array,0,60106,cycle
881,567c0c141060,wrCache,L1: New data written to cache,0,60106,cycle
882,567c0c141064,add2q_l,L1: The message is added to the processing queue from the core,0,60108,cycle
882,567c0c141064,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60108,cycle
882,567c0c141064,hitActn,L1: request is a hit,0,60108,cycle
883,567c0c141068,add2q_l,L1: The message is added to the processing queue from the core,0,60110,cycle
883,567c0c141068,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60110,cycle
883,567c0c141068,hitActn,L1: request is a hit,0,60110,cycle
884,567c0c14106c,add2q_l,L1: The message is added to the processing queue from the core,0,60112,cycle
884,567c0c14106c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60112,cycle
884,567c0c14106c,hitActn,L1: request is a hit,0,60112,cycle
885,567c0c141070,add2q_l,L1: The message is added to the processing queue from the core,0,60114,cycle
885,567c0c141070,Miss?  ,L1: Was the request a miss?,0,1,boolean
885,567c0c141070,MSIredy,L1: Protocol determines message is now ready to be processed,0,60114,cycle
885,567c0c141070,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60114,cycle
885,567c0c141070,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60114,cycle
885,567c0c141070,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60115,cycle
885,567c0c141070,add2q_u,L1 receives message from the bus,0,60116,cycle
885,567c0c141070,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60116,cycle
885,567c0c141070,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
885,567c0c141070,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60116,cycle
885,567c0c141070,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60116,cycle
885,567c0c141070,add_req,LLC miss -> LLC sends request to DRAM,LLC,60116,cycle
885,567c0c141070,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60373,cycle
885,567c0c141070,respond,LLC sends response message to the requesting L1,LLC,60373,cycle
885,567c0c141070,updaDat,LLC updates its data array,LLC,60373,cycle
885,567c0c141070,wrCache,LLC: New data written to cache,LLC,60373,cycle
885,567c0c141070,respond,LLC sends response message to the requesting L1,LLC,60374,cycle
885,567c0c141070,add2q_u,L1 receives message from the bus,0,60378,cycle
885,567c0c141070,respond,L1 responds to core,0,60378,cycle
885,567c0c141070,updaDat,L1 attempts to update its data array,0,60378,cycle
885,567c0c141070,wrCache,L1: New data written to cache,0,60378,cycle
886,567c0c141074,add2q_l,L1: The message is added to the processing queue from the core,0,60380,cycle
886,567c0c141074,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60380,cycle
886,567c0c141074,hitActn,L1: request is a hit,0,60380,cycle
887,567c0c141078,add2q_l,L1: The message is added to the processing queue from the core,0,60382,cycle
887,567c0c141078,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60382,cycle
887,567c0c141078,hitActn,L1: request is a hit,0,60382,cycle
888,567c0c14107c,add2q_l,L1: The message is added to the processing queue from the core,0,60384,cycle
888,567c0c14107c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60384,cycle
888,567c0c14107c,hitActn,L1: request is a hit,0,60384,cycle
889,567c0c141080,add2q_l,L1: The message is added to the processing queue from the core,0,60386,cycle
889,567c0c141080,Miss?  ,L1: Was the request a miss?,0,1,boolean
889,567c0c141080,MSIredy,L1: Protocol determines message is now ready to be processed,0,60386,cycle
889,567c0c141080,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60386,cycle
889,567c0c141080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60386,cycle
889,567c0c141080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60387,cycle
889,567c0c141080,add2q_u,L1 receives message from the bus,0,60388,cycle
889,567c0c141080,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60388,cycle
889,567c0c141080,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
889,567c0c141080,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60388,cycle
889,567c0c141080,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60388,cycle
889,567c0c141080,add_req,LLC miss -> LLC sends request to DRAM,LLC,60388,cycle
889,567c0c141080,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60645,cycle
889,567c0c141080,respond,LLC sends response message to the requesting L1,LLC,60645,cycle
889,567c0c141080,updaDat,LLC updates its data array,LLC,60645,cycle
889,567c0c141080,wrCache,LLC: New data written to cache,LLC,60645,cycle
889,567c0c141080,respond,LLC sends response message to the requesting L1,LLC,60646,cycle
889,567c0c141080,add2q_u,L1 receives message from the bus,0,60650,cycle
889,567c0c141080,respond,L1 responds to core,0,60650,cycle
889,567c0c141080,updaDat,L1 attempts to update its data array,0,60650,cycle
889,567c0c141080,wrCache,L1: New data written to cache,0,60650,cycle
890,567c0c141084,add2q_l,L1: The message is added to the processing queue from the core,0,60652,cycle
890,567c0c141084,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60652,cycle
890,567c0c141084,hitActn,L1: request is a hit,0,60652,cycle
891,567c0c141088,add2q_l,L1: The message is added to the processing queue from the core,0,60654,cycle
891,567c0c141088,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60654,cycle
891,567c0c141088,hitActn,L1: request is a hit,0,60654,cycle
892,567c0c14108c,add2q_l,L1: The message is added to the processing queue from the core,0,60656,cycle
892,567c0c14108c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60656,cycle
892,567c0c14108c,hitActn,L1: request is a hit,0,60656,cycle
893,567c0c141090,add2q_l,L1: The message is added to the processing queue from the core,0,60658,cycle
893,567c0c141090,Miss?  ,L1: Was the request a miss?,0,1,boolean
893,567c0c141090,MSIredy,L1: Protocol determines message is now ready to be processed,0,60658,cycle
893,567c0c141090,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60658,cycle
893,567c0c141090,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60658,cycle
893,567c0c141090,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60659,cycle
893,567c0c141090,add2q_u,L1 receives message from the bus,0,60660,cycle
893,567c0c141090,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60660,cycle
893,567c0c141090,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
893,567c0c141090,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60660,cycle
893,567c0c141090,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60660,cycle
893,567c0c141090,add_req,LLC miss -> LLC sends request to DRAM,LLC,60660,cycle
893,567c0c141090,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60917,cycle
893,567c0c141090,respond,LLC sends response message to the requesting L1,LLC,60917,cycle
893,567c0c141090,updaDat,LLC updates its data array,LLC,60917,cycle
893,567c0c141090,wrCache,LLC: New data written to cache,LLC,60917,cycle
893,567c0c141090,respond,LLC sends response message to the requesting L1,LLC,60918,cycle
893,567c0c141090,add2q_u,L1 receives message from the bus,0,60922,cycle
893,567c0c141090,respond,L1 responds to core,0,60922,cycle
893,567c0c141090,updaDat,L1 attempts to update its data array,0,60922,cycle
893,567c0c141090,wrCache,L1: New data written to cache,0,60922,cycle
894,567c0c141094,add2q_l,L1: The message is added to the processing queue from the core,0,60924,cycle
894,567c0c141094,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60924,cycle
894,567c0c141094,hitActn,L1: request is a hit,0,60924,cycle
895,567c0c141098,add2q_l,L1: The message is added to the processing queue from the core,0,60926,cycle
895,567c0c141098,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60926,cycle
895,567c0c141098,hitActn,L1: request is a hit,0,60926,cycle
896,567c0c14109c,add2q_l,L1: The message is added to the processing queue from the core,0,60928,cycle
896,567c0c14109c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60928,cycle
896,567c0c14109c,hitActn,L1: request is a hit,0,60928,cycle
897,567c0c1410a0,add2q_l,L1: The message is added to the processing queue from the core,0,60930,cycle
897,567c0c1410a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
897,567c0c1410a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,60930,cycle
897,567c0c1410a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60930,cycle
897,567c0c1410a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60930,cycle
897,567c0c1410a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60931,cycle
897,567c0c1410a0,add2q_u,L1 receives message from the bus,0,60932,cycle
897,567c0c1410a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60932,cycle
897,567c0c1410a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
897,567c0c1410a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60932,cycle
897,567c0c1410a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60932,cycle
897,567c0c1410a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,60932,cycle
897,567c0c1410a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61189,cycle
897,567c0c1410a0,respond,LLC sends response message to the requesting L1,LLC,61189,cycle
897,567c0c1410a0,updaDat,LLC updates its data array,LLC,61189,cycle
897,567c0c1410a0,wrCache,LLC: New data written to cache,LLC,61189,cycle
897,567c0c1410a0,respond,LLC sends response message to the requesting L1,LLC,61190,cycle
897,567c0c1410a0,add2q_u,L1 receives message from the bus,0,61194,cycle
897,567c0c1410a0,respond,L1 responds to core,0,61194,cycle
897,567c0c1410a0,updaDat,L1 attempts to update its data array,0,61194,cycle
897,567c0c1410a0,wrCache,L1: New data written to cache,0,61194,cycle
898,567c0c1410a4,add2q_l,L1: The message is added to the processing queue from the core,0,61196,cycle
898,567c0c1410a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61196,cycle
898,567c0c1410a4,hitActn,L1: request is a hit,0,61196,cycle
899,567c0c1410a8,add2q_l,L1: The message is added to the processing queue from the core,0,61198,cycle
899,567c0c1410a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61198,cycle
899,567c0c1410a8,hitActn,L1: request is a hit,0,61198,cycle
900,567c0c1410ac,add2q_l,L1: The message is added to the processing queue from the core,0,61200,cycle
900,567c0c1410ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61200,cycle
900,567c0c1410ac,hitActn,L1: request is a hit,0,61200,cycle
901,567c0c1410b0,add2q_l,L1: The message is added to the processing queue from the core,0,61202,cycle
901,567c0c1410b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
901,567c0c1410b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,61202,cycle
901,567c0c1410b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61202,cycle
901,567c0c1410b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61202,cycle
901,567c0c1410b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61203,cycle
901,567c0c1410b0,add2q_u,L1 receives message from the bus,0,61204,cycle
901,567c0c1410b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61204,cycle
901,567c0c1410b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
901,567c0c1410b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61204,cycle
901,567c0c1410b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61204,cycle
901,567c0c1410b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,61204,cycle
901,567c0c1410b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61461,cycle
901,567c0c1410b0,respond,LLC sends response message to the requesting L1,LLC,61461,cycle
901,567c0c1410b0,updaDat,LLC updates its data array,LLC,61461,cycle
901,567c0c1410b0,wrCache,LLC: New data written to cache,LLC,61461,cycle
901,567c0c1410b0,respond,LLC sends response message to the requesting L1,LLC,61462,cycle
901,567c0c1410b0,add2q_u,L1 receives message from the bus,0,61466,cycle
901,567c0c1410b0,respond,L1 responds to core,0,61466,cycle
901,567c0c1410b0,updaDat,L1 attempts to update its data array,0,61466,cycle
901,567c0c1410b0,wrCache,L1: New data written to cache,0,61466,cycle
902,567c0c1410b4,add2q_l,L1: The message is added to the processing queue from the core,0,61468,cycle
902,567c0c1410b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61468,cycle
902,567c0c1410b4,hitActn,L1: request is a hit,0,61468,cycle
903,567c0c1410b8,add2q_l,L1: The message is added to the processing queue from the core,0,61470,cycle
903,567c0c1410b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61470,cycle
903,567c0c1410b8,hitActn,L1: request is a hit,0,61470,cycle
904,567c0c1410bc,add2q_l,L1: The message is added to the processing queue from the core,0,61472,cycle
904,567c0c1410bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61472,cycle
904,567c0c1410bc,hitActn,L1: request is a hit,0,61472,cycle
905,567c0c1410c0,add2q_l,L1: The message is added to the processing queue from the core,0,61474,cycle
905,567c0c1410c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
905,567c0c1410c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,61474,cycle
905,567c0c1410c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61474,cycle
905,567c0c1410c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61474,cycle
905,567c0c1410c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61475,cycle
905,567c0c1410c0,add2q_u,L1 receives message from the bus,0,61476,cycle
905,567c0c1410c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61476,cycle
905,567c0c1410c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
905,567c0c1410c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61476,cycle
905,567c0c1410c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61476,cycle
905,567c0c1410c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,61476,cycle
905,567c0c1410c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61733,cycle
905,567c0c1410c0,respond,LLC sends response message to the requesting L1,LLC,61733,cycle
905,567c0c1410c0,updaDat,LLC updates its data array,LLC,61733,cycle
905,567c0c1410c0,wrCache,LLC: New data written to cache,LLC,61733,cycle
905,567c0c1410c0,respond,LLC sends response message to the requesting L1,LLC,61734,cycle
905,567c0c1410c0,add2q_u,L1 receives message from the bus,0,61738,cycle
905,567c0c1410c0,respond,L1 responds to core,0,61738,cycle
905,567c0c1410c0,updaDat,L1 attempts to update its data array,0,61738,cycle
905,567c0c1410c0,wrCache,L1: New data written to cache,0,61738,cycle
906,567c0c1410c4,add2q_l,L1: The message is added to the processing queue from the core,0,61740,cycle
906,567c0c1410c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61740,cycle
906,567c0c1410c4,hitActn,L1: request is a hit,0,61740,cycle
907,567c0c1410c8,add2q_l,L1: The message is added to the processing queue from the core,0,61742,cycle
907,567c0c1410c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61742,cycle
907,567c0c1410c8,hitActn,L1: request is a hit,0,61742,cycle
908,567c0c1410cc,add2q_l,L1: The message is added to the processing queue from the core,0,61744,cycle
908,567c0c1410cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61744,cycle
908,567c0c1410cc,hitActn,L1: request is a hit,0,61744,cycle
909,567c0c1410d0,add2q_l,L1: The message is added to the processing queue from the core,0,61746,cycle
909,567c0c1410d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
909,567c0c1410d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,61746,cycle
909,567c0c1410d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61746,cycle
909,567c0c1410d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61746,cycle
909,567c0c1410d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61747,cycle
909,567c0c1410d0,add2q_u,L1 receives message from the bus,0,61748,cycle
909,567c0c1410d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61748,cycle
909,567c0c1410d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
909,567c0c1410d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61748,cycle
909,567c0c1410d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61748,cycle
909,567c0c1410d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,61748,cycle
909,567c0c1410d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62005,cycle
909,567c0c1410d0,respond,LLC sends response message to the requesting L1,LLC,62005,cycle
909,567c0c1410d0,updaDat,LLC updates its data array,LLC,62005,cycle
909,567c0c1410d0,wrCache,LLC: New data written to cache,LLC,62005,cycle
909,567c0c1410d0,respond,LLC sends response message to the requesting L1,LLC,62006,cycle
909,567c0c1410d0,add2q_u,L1 receives message from the bus,0,62010,cycle
909,567c0c1410d0,respond,L1 responds to core,0,62010,cycle
909,567c0c1410d0,updaDat,L1 attempts to update its data array,0,62010,cycle
909,567c0c1410d0,wrCache,L1: New data written to cache,0,62010,cycle
910,567c0c1410d4,add2q_l,L1: The message is added to the processing queue from the core,0,62012,cycle
910,567c0c1410d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62012,cycle
910,567c0c1410d4,hitActn,L1: request is a hit,0,62012,cycle
911,567c0c1410d8,add2q_l,L1: The message is added to the processing queue from the core,0,62014,cycle
911,567c0c1410d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62014,cycle
911,567c0c1410d8,hitActn,L1: request is a hit,0,62014,cycle
912,567c0c1410dc,add2q_l,L1: The message is added to the processing queue from the core,0,62016,cycle
912,567c0c1410dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62016,cycle
912,567c0c1410dc,hitActn,L1: request is a hit,0,62016,cycle
913,567c0c1410e0,add2q_l,L1: The message is added to the processing queue from the core,0,62018,cycle
913,567c0c1410e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
913,567c0c1410e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,62018,cycle
913,567c0c1410e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62018,cycle
913,567c0c1410e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62018,cycle
913,567c0c1410e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62019,cycle
913,567c0c1410e0,add2q_u,L1 receives message from the bus,0,62020,cycle
913,567c0c1410e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62020,cycle
913,567c0c1410e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
913,567c0c1410e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62020,cycle
913,567c0c1410e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62020,cycle
913,567c0c1410e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,62020,cycle
913,567c0c1410e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62277,cycle
913,567c0c1410e0,respond,LLC sends response message to the requesting L1,LLC,62277,cycle
913,567c0c1410e0,updaDat,LLC updates its data array,LLC,62277,cycle
913,567c0c1410e0,wrCache,LLC: New data written to cache,LLC,62277,cycle
913,567c0c1410e0,respond,LLC sends response message to the requesting L1,LLC,62278,cycle
913,567c0c1410e0,add2q_u,L1 receives message from the bus,0,62282,cycle
913,567c0c1410e0,respond,L1 responds to core,0,62282,cycle
913,567c0c1410e0,updaDat,L1 attempts to update its data array,0,62282,cycle
913,567c0c1410e0,wrCache,L1: New data written to cache,0,62282,cycle
914,567c0c1410e4,add2q_l,L1: The message is added to the processing queue from the core,0,62284,cycle
914,567c0c1410e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62284,cycle
914,567c0c1410e4,hitActn,L1: request is a hit,0,62284,cycle
915,567c0c1410e8,add2q_l,L1: The message is added to the processing queue from the core,0,62286,cycle
915,567c0c1410e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62286,cycle
915,567c0c1410e8,hitActn,L1: request is a hit,0,62286,cycle
916,567c0c1410ec,add2q_l,L1: The message is added to the processing queue from the core,0,62288,cycle
916,567c0c1410ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62288,cycle
916,567c0c1410ec,hitActn,L1: request is a hit,0,62288,cycle
917,567c0c1410f0,add2q_l,L1: The message is added to the processing queue from the core,0,62290,cycle
917,567c0c1410f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
917,567c0c1410f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,62290,cycle
917,567c0c1410f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62290,cycle
917,567c0c1410f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62290,cycle
917,567c0c1410f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62291,cycle
917,567c0c1410f0,add2q_u,L1 receives message from the bus,0,62292,cycle
917,567c0c1410f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62292,cycle
917,567c0c1410f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
917,567c0c1410f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62292,cycle
917,567c0c1410f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62292,cycle
917,567c0c1410f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,62292,cycle
917,567c0c1410f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62549,cycle
917,567c0c1410f0,respond,LLC sends response message to the requesting L1,LLC,62549,cycle
917,567c0c1410f0,updaDat,LLC updates its data array,LLC,62549,cycle
917,567c0c1410f0,wrCache,LLC: New data written to cache,LLC,62549,cycle
917,567c0c1410f0,respond,LLC sends response message to the requesting L1,LLC,62550,cycle
917,567c0c1410f0,add2q_u,L1 receives message from the bus,0,62554,cycle
917,567c0c1410f0,respond,L1 responds to core,0,62554,cycle
917,567c0c1410f0,updaDat,L1 attempts to update its data array,0,62554,cycle
917,567c0c1410f0,wrCache,L1: New data written to cache,0,62554,cycle
918,567c0c1410f4,add2q_l,L1: The message is added to the processing queue from the core,0,62556,cycle
918,567c0c1410f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62556,cycle
918,567c0c1410f4,hitActn,L1: request is a hit,0,62556,cycle
919,567c0c1410f8,add2q_l,L1: The message is added to the processing queue from the core,0,62558,cycle
919,567c0c1410f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62558,cycle
919,567c0c1410f8,hitActn,L1: request is a hit,0,62558,cycle
920,567c0c1410fc,add2q_l,L1: The message is added to the processing queue from the core,0,62560,cycle
920,567c0c1410fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62560,cycle
920,567c0c1410fc,hitActn,L1: request is a hit,0,62560,cycle
921,567c0c141100,add2q_l,L1: The message is added to the processing queue from the core,0,62562,cycle
921,567c0c141100,Miss?  ,L1: Was the request a miss?,0,1,boolean
921,567c0c141100,MSIredy,L1: Protocol determines message is now ready to be processed,0,62562,cycle
921,567c0c141100,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62562,cycle
921,567c0c141100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62562,cycle
921,567c0c141100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62563,cycle
921,567c0c141100,add2q_u,L1 receives message from the bus,0,62564,cycle
921,567c0c141100,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62564,cycle
921,567c0c141100,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
921,567c0c141100,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62564,cycle
921,567c0c141100,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62564,cycle
921,567c0c141100,add_req,LLC miss -> LLC sends request to DRAM,LLC,62564,cycle
921,567c0c141100,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62821,cycle
921,567c0c141100,respond,LLC sends response message to the requesting L1,LLC,62821,cycle
921,567c0c141100,updaDat,LLC updates its data array,LLC,62821,cycle
921,567c0c141100,wrCache,LLC: New data written to cache,LLC,62821,cycle
921,567c0c141100,respond,LLC sends response message to the requesting L1,LLC,62822,cycle
921,567c0c141100,add2q_u,L1 receives message from the bus,0,62826,cycle
921,567c0c141100,respond,L1 responds to core,0,62826,cycle
921,567c0c141100,updaDat,L1 attempts to update its data array,0,62826,cycle
921,567c0c141100,wrCache,L1: New data written to cache,0,62826,cycle
922,567c0c141104,add2q_l,L1: The message is added to the processing queue from the core,0,62828,cycle
922,567c0c141104,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62828,cycle
922,567c0c141104,hitActn,L1: request is a hit,0,62828,cycle
923,567c0c141108,add2q_l,L1: The message is added to the processing queue from the core,0,62830,cycle
923,567c0c141108,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62830,cycle
923,567c0c141108,hitActn,L1: request is a hit,0,62830,cycle
924,567c0c14110c,add2q_l,L1: The message is added to the processing queue from the core,0,62832,cycle
924,567c0c14110c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62832,cycle
924,567c0c14110c,hitActn,L1: request is a hit,0,62832,cycle
925,567c0c141110,add2q_l,L1: The message is added to the processing queue from the core,0,62834,cycle
925,567c0c141110,Miss?  ,L1: Was the request a miss?,0,1,boolean
925,567c0c141110,MSIredy,L1: Protocol determines message is now ready to be processed,0,62834,cycle
925,567c0c141110,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62834,cycle
925,567c0c141110,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62834,cycle
925,567c0c141110,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62835,cycle
925,567c0c141110,add2q_u,L1 receives message from the bus,0,62836,cycle
925,567c0c141110,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62836,cycle
925,567c0c141110,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
925,567c0c141110,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62836,cycle
925,567c0c141110,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62836,cycle
925,567c0c141110,add_req,LLC miss -> LLC sends request to DRAM,LLC,62836,cycle
925,567c0c141110,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63093,cycle
925,567c0c141110,respond,LLC sends response message to the requesting L1,LLC,63093,cycle
925,567c0c141110,updaDat,LLC updates its data array,LLC,63093,cycle
925,567c0c141110,wrCache,LLC: New data written to cache,LLC,63093,cycle
925,567c0c141110,respond,LLC sends response message to the requesting L1,LLC,63094,cycle
925,567c0c141110,add2q_u,L1 receives message from the bus,0,63098,cycle
925,567c0c141110,respond,L1 responds to core,0,63098,cycle
925,567c0c141110,updaDat,L1 attempts to update its data array,0,63098,cycle
925,567c0c141110,wrCache,L1: New data written to cache,0,63098,cycle
926,567c0c141114,add2q_l,L1: The message is added to the processing queue from the core,0,63100,cycle
926,567c0c141114,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63100,cycle
926,567c0c141114,hitActn,L1: request is a hit,0,63100,cycle
927,567c0c141118,add2q_l,L1: The message is added to the processing queue from the core,0,63102,cycle
927,567c0c141118,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63102,cycle
927,567c0c141118,hitActn,L1: request is a hit,0,63102,cycle
928,567c0c14111c,add2q_l,L1: The message is added to the processing queue from the core,0,63104,cycle
928,567c0c14111c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63104,cycle
928,567c0c14111c,hitActn,L1: request is a hit,0,63104,cycle
929,567c0c141120,add2q_l,L1: The message is added to the processing queue from the core,0,63106,cycle
929,567c0c141120,Miss?  ,L1: Was the request a miss?,0,1,boolean
929,567c0c141120,MSIredy,L1: Protocol determines message is now ready to be processed,0,63106,cycle
929,567c0c141120,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63106,cycle
929,567c0c141120,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63106,cycle
929,567c0c141120,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63107,cycle
929,567c0c141120,add2q_u,L1 receives message from the bus,0,63108,cycle
929,567c0c141120,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63108,cycle
929,567c0c141120,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
929,567c0c141120,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63108,cycle
929,567c0c141120,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63108,cycle
929,567c0c141120,add_req,LLC miss -> LLC sends request to DRAM,LLC,63108,cycle
929,567c0c141120,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63365,cycle
929,567c0c141120,respond,LLC sends response message to the requesting L1,LLC,63365,cycle
929,567c0c141120,updaDat,LLC updates its data array,LLC,63365,cycle
929,567c0c141120,wrCache,LLC: New data written to cache,LLC,63365,cycle
929,567c0c141120,respond,LLC sends response message to the requesting L1,LLC,63366,cycle
929,567c0c141120,add2q_u,L1 receives message from the bus,0,63370,cycle
929,567c0c141120,respond,L1 responds to core,0,63370,cycle
929,567c0c141120,updaDat,L1 attempts to update its data array,0,63370,cycle
929,567c0c141120,wrCache,L1: New data written to cache,0,63370,cycle
930,567c0c141124,add2q_l,L1: The message is added to the processing queue from the core,0,63372,cycle
930,567c0c141124,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63372,cycle
930,567c0c141124,hitActn,L1: request is a hit,0,63372,cycle
931,567c0c141128,add2q_l,L1: The message is added to the processing queue from the core,0,63374,cycle
931,567c0c141128,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63374,cycle
931,567c0c141128,hitActn,L1: request is a hit,0,63374,cycle
932,567c0c14112c,add2q_l,L1: The message is added to the processing queue from the core,0,63376,cycle
932,567c0c14112c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63376,cycle
932,567c0c14112c,hitActn,L1: request is a hit,0,63376,cycle
933,567c0c141130,add2q_l,L1: The message is added to the processing queue from the core,0,63378,cycle
933,567c0c141130,Miss?  ,L1: Was the request a miss?,0,1,boolean
933,567c0c141130,MSIredy,L1: Protocol determines message is now ready to be processed,0,63378,cycle
933,567c0c141130,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63378,cycle
933,567c0c141130,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63378,cycle
933,567c0c141130,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63379,cycle
933,567c0c141130,add2q_u,L1 receives message from the bus,0,63380,cycle
933,567c0c141130,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63380,cycle
933,567c0c141130,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
933,567c0c141130,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63380,cycle
933,567c0c141130,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63380,cycle
933,567c0c141130,add_req,LLC miss -> LLC sends request to DRAM,LLC,63380,cycle
933,567c0c141130,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63637,cycle
933,567c0c141130,respond,LLC sends response message to the requesting L1,LLC,63637,cycle
933,567c0c141130,updaDat,LLC updates its data array,LLC,63637,cycle
933,567c0c141130,wrCache,LLC: New data written to cache,LLC,63637,cycle
933,567c0c141130,respond,LLC sends response message to the requesting L1,LLC,63638,cycle
933,567c0c141130,add2q_u,L1 receives message from the bus,0,63642,cycle
933,567c0c141130,respond,L1 responds to core,0,63642,cycle
933,567c0c141130,updaDat,L1 attempts to update its data array,0,63642,cycle
933,567c0c141130,wrCache,L1: New data written to cache,0,63642,cycle
934,567c0c141134,add2q_l,L1: The message is added to the processing queue from the core,0,63644,cycle
934,567c0c141134,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63644,cycle
934,567c0c141134,hitActn,L1: request is a hit,0,63644,cycle
935,567c0c141138,add2q_l,L1: The message is added to the processing queue from the core,0,63646,cycle
935,567c0c141138,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63646,cycle
935,567c0c141138,hitActn,L1: request is a hit,0,63646,cycle
936,567c0c14113c,add2q_l,L1: The message is added to the processing queue from the core,0,63648,cycle
936,567c0c14113c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63648,cycle
936,567c0c14113c,hitActn,L1: request is a hit,0,63648,cycle
937,567c0c141140,add2q_l,L1: The message is added to the processing queue from the core,0,63650,cycle
937,567c0c141140,Miss?  ,L1: Was the request a miss?,0,1,boolean
937,567c0c141140,MSIredy,L1: Protocol determines message is now ready to be processed,0,63650,cycle
937,567c0c141140,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63650,cycle
937,567c0c141140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63650,cycle
937,567c0c141140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63651,cycle
937,567c0c141140,add2q_u,L1 receives message from the bus,0,63652,cycle
937,567c0c141140,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63652,cycle
937,567c0c141140,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
937,567c0c141140,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63652,cycle
937,567c0c141140,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63652,cycle
937,567c0c141140,add_req,LLC miss -> LLC sends request to DRAM,LLC,63652,cycle
937,567c0c141140,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63909,cycle
937,567c0c141140,respond,LLC sends response message to the requesting L1,LLC,63909,cycle
937,567c0c141140,updaDat,LLC updates its data array,LLC,63909,cycle
937,567c0c141140,wrCache,LLC: New data written to cache,LLC,63909,cycle
937,567c0c141140,respond,LLC sends response message to the requesting L1,LLC,63910,cycle
937,567c0c141140,add2q_u,L1 receives message from the bus,0,63914,cycle
937,567c0c141140,respond,L1 responds to core,0,63914,cycle
937,567c0c141140,updaDat,L1 attempts to update its data array,0,63914,cycle
937,567c0c141140,wrCache,L1: New data written to cache,0,63914,cycle
938,567c0c141144,add2q_l,L1: The message is added to the processing queue from the core,0,63916,cycle
938,567c0c141144,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63916,cycle
938,567c0c141144,hitActn,L1: request is a hit,0,63916,cycle
939,567c0c141148,add2q_l,L1: The message is added to the processing queue from the core,0,63918,cycle
939,567c0c141148,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63918,cycle
939,567c0c141148,hitActn,L1: request is a hit,0,63918,cycle
940,567c0c14114c,add2q_l,L1: The message is added to the processing queue from the core,0,63920,cycle
940,567c0c14114c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63920,cycle
940,567c0c14114c,hitActn,L1: request is a hit,0,63920,cycle
941,567c0c141150,add2q_l,L1: The message is added to the processing queue from the core,0,63922,cycle
941,567c0c141150,Miss?  ,L1: Was the request a miss?,0,1,boolean
941,567c0c141150,MSIredy,L1: Protocol determines message is now ready to be processed,0,63922,cycle
941,567c0c141150,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63922,cycle
941,567c0c141150,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63922,cycle
941,567c0c141150,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63923,cycle
941,567c0c141150,add2q_u,L1 receives message from the bus,0,63924,cycle
941,567c0c141150,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63924,cycle
941,567c0c141150,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
941,567c0c141150,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63924,cycle
941,567c0c141150,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63924,cycle
941,567c0c141150,add_req,LLC miss -> LLC sends request to DRAM,LLC,63924,cycle
941,567c0c141150,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64181,cycle
941,567c0c141150,respond,LLC sends response message to the requesting L1,LLC,64181,cycle
941,567c0c141150,updaDat,LLC updates its data array,LLC,64181,cycle
941,567c0c141150,wrCache,LLC: New data written to cache,LLC,64181,cycle
941,567c0c141150,respond,LLC sends response message to the requesting L1,LLC,64182,cycle
941,567c0c141150,add2q_u,L1 receives message from the bus,0,64186,cycle
941,567c0c141150,respond,L1 responds to core,0,64186,cycle
941,567c0c141150,updaDat,L1 attempts to update its data array,0,64186,cycle
941,567c0c141150,wrCache,L1: New data written to cache,0,64186,cycle
942,567c0c141154,add2q_l,L1: The message is added to the processing queue from the core,0,64188,cycle
942,567c0c141154,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64188,cycle
942,567c0c141154,hitActn,L1: request is a hit,0,64188,cycle
943,567c0c141158,add2q_l,L1: The message is added to the processing queue from the core,0,64190,cycle
943,567c0c141158,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64190,cycle
943,567c0c141158,hitActn,L1: request is a hit,0,64190,cycle
944,567c0c14115c,add2q_l,L1: The message is added to the processing queue from the core,0,64192,cycle
944,567c0c14115c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64192,cycle
944,567c0c14115c,hitActn,L1: request is a hit,0,64192,cycle
945,567c0c141160,add2q_l,L1: The message is added to the processing queue from the core,0,64194,cycle
945,567c0c141160,Miss?  ,L1: Was the request a miss?,0,1,boolean
945,567c0c141160,MSIredy,L1: Protocol determines message is now ready to be processed,0,64194,cycle
945,567c0c141160,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64194,cycle
945,567c0c141160,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64194,cycle
945,567c0c141160,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64195,cycle
945,567c0c141160,add2q_u,L1 receives message from the bus,0,64196,cycle
945,567c0c141160,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64196,cycle
945,567c0c141160,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
945,567c0c141160,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64196,cycle
945,567c0c141160,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64196,cycle
945,567c0c141160,add_req,LLC miss -> LLC sends request to DRAM,LLC,64196,cycle
945,567c0c141160,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64453,cycle
945,567c0c141160,respond,LLC sends response message to the requesting L1,LLC,64453,cycle
945,567c0c141160,updaDat,LLC updates its data array,LLC,64453,cycle
945,567c0c141160,wrCache,LLC: New data written to cache,LLC,64453,cycle
945,567c0c141160,respond,LLC sends response message to the requesting L1,LLC,64454,cycle
945,567c0c141160,add2q_u,L1 receives message from the bus,0,64458,cycle
945,567c0c141160,respond,L1 responds to core,0,64458,cycle
945,567c0c141160,updaDat,L1 attempts to update its data array,0,64458,cycle
945,567c0c141160,wrCache,L1: New data written to cache,0,64458,cycle
946,567c0c141164,add2q_l,L1: The message is added to the processing queue from the core,0,64460,cycle
946,567c0c141164,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64460,cycle
946,567c0c141164,hitActn,L1: request is a hit,0,64460,cycle
947,567c0c141168,add2q_l,L1: The message is added to the processing queue from the core,0,64462,cycle
947,567c0c141168,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64462,cycle
947,567c0c141168,hitActn,L1: request is a hit,0,64462,cycle
948,567c0c14116c,add2q_l,L1: The message is added to the processing queue from the core,0,64464,cycle
948,567c0c14116c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64464,cycle
948,567c0c14116c,hitActn,L1: request is a hit,0,64464,cycle
949,567c0c141170,add2q_l,L1: The message is added to the processing queue from the core,0,64466,cycle
949,567c0c141170,Miss?  ,L1: Was the request a miss?,0,1,boolean
949,567c0c141170,MSIredy,L1: Protocol determines message is now ready to be processed,0,64466,cycle
949,567c0c141170,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64466,cycle
949,567c0c141170,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64466,cycle
949,567c0c141170,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64467,cycle
949,567c0c141170,add2q_u,L1 receives message from the bus,0,64468,cycle
949,567c0c141170,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64468,cycle
949,567c0c141170,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
949,567c0c141170,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64468,cycle
949,567c0c141170,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64468,cycle
949,567c0c141170,add_req,LLC miss -> LLC sends request to DRAM,LLC,64468,cycle
949,567c0c141170,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64725,cycle
949,567c0c141170,respond,LLC sends response message to the requesting L1,LLC,64725,cycle
949,567c0c141170,updaDat,LLC updates its data array,LLC,64725,cycle
949,567c0c141170,wrCache,LLC: New data written to cache,LLC,64725,cycle
949,567c0c141170,respond,LLC sends response message to the requesting L1,LLC,64726,cycle
949,567c0c141170,add2q_u,L1 receives message from the bus,0,64730,cycle
949,567c0c141170,respond,L1 responds to core,0,64730,cycle
949,567c0c141170,updaDat,L1 attempts to update its data array,0,64730,cycle
949,567c0c141170,wrCache,L1: New data written to cache,0,64730,cycle
950,567c0c141174,add2q_l,L1: The message is added to the processing queue from the core,0,64732,cycle
950,567c0c141174,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64732,cycle
950,567c0c141174,hitActn,L1: request is a hit,0,64732,cycle
951,567c0c141178,add2q_l,L1: The message is added to the processing queue from the core,0,64734,cycle
951,567c0c141178,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64734,cycle
951,567c0c141178,hitActn,L1: request is a hit,0,64734,cycle
952,567c0c14117c,add2q_l,L1: The message is added to the processing queue from the core,0,64736,cycle
952,567c0c14117c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64736,cycle
952,567c0c14117c,hitActn,L1: request is a hit,0,64736,cycle
953,567c0c141180,add2q_l,L1: The message is added to the processing queue from the core,0,64738,cycle
953,567c0c141180,Miss?  ,L1: Was the request a miss?,0,1,boolean
953,567c0c141180,MSIredy,L1: Protocol determines message is now ready to be processed,0,64738,cycle
953,567c0c141180,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64738,cycle
953,567c0c141180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64738,cycle
953,567c0c141180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64739,cycle
953,567c0c141180,add2q_u,L1 receives message from the bus,0,64740,cycle
953,567c0c141180,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64740,cycle
953,567c0c141180,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
953,567c0c141180,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64740,cycle
953,567c0c141180,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64740,cycle
953,567c0c141180,add_req,LLC miss -> LLC sends request to DRAM,LLC,64740,cycle
953,567c0c141180,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64997,cycle
953,567c0c141180,respond,LLC sends response message to the requesting L1,LLC,64997,cycle
953,567c0c141180,updaDat,LLC updates its data array,LLC,64997,cycle
953,567c0c141180,wrCache,LLC: New data written to cache,LLC,64997,cycle
953,567c0c141180,respond,LLC sends response message to the requesting L1,LLC,64998,cycle
953,567c0c141180,add2q_u,L1 receives message from the bus,0,65002,cycle
953,567c0c141180,respond,L1 responds to core,0,65002,cycle
953,567c0c141180,updaDat,L1 attempts to update its data array,0,65002,cycle
953,567c0c141180,wrCache,L1: New data written to cache,0,65002,cycle
954,567c0c141184,add2q_l,L1: The message is added to the processing queue from the core,0,65004,cycle
954,567c0c141184,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65004,cycle
954,567c0c141184,hitActn,L1: request is a hit,0,65004,cycle
955,567c0c141188,add2q_l,L1: The message is added to the processing queue from the core,0,65006,cycle
955,567c0c141188,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65006,cycle
955,567c0c141188,hitActn,L1: request is a hit,0,65006,cycle
956,567c0c14118c,add2q_l,L1: The message is added to the processing queue from the core,0,65008,cycle
956,567c0c14118c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65008,cycle
956,567c0c14118c,hitActn,L1: request is a hit,0,65008,cycle
957,567c0c141190,add2q_l,L1: The message is added to the processing queue from the core,0,65010,cycle
957,567c0c141190,Miss?  ,L1: Was the request a miss?,0,1,boolean
957,567c0c141190,MSIredy,L1: Protocol determines message is now ready to be processed,0,65010,cycle
957,567c0c141190,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65010,cycle
957,567c0c141190,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65010,cycle
957,567c0c141190,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65011,cycle
957,567c0c141190,add2q_u,L1 receives message from the bus,0,65012,cycle
957,567c0c141190,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65012,cycle
957,567c0c141190,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
957,567c0c141190,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65012,cycle
957,567c0c141190,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65012,cycle
957,567c0c141190,add_req,LLC miss -> LLC sends request to DRAM,LLC,65012,cycle
957,567c0c141190,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65269,cycle
957,567c0c141190,respond,LLC sends response message to the requesting L1,LLC,65269,cycle
957,567c0c141190,updaDat,LLC updates its data array,LLC,65269,cycle
957,567c0c141190,wrCache,LLC: New data written to cache,LLC,65269,cycle
957,567c0c141190,respond,LLC sends response message to the requesting L1,LLC,65270,cycle
957,567c0c141190,add2q_u,L1 receives message from the bus,0,65274,cycle
957,567c0c141190,respond,L1 responds to core,0,65274,cycle
957,567c0c141190,updaDat,L1 attempts to update its data array,0,65274,cycle
957,567c0c141190,wrCache,L1: New data written to cache,0,65274,cycle
958,567c0c141194,add2q_l,L1: The message is added to the processing queue from the core,0,65276,cycle
958,567c0c141194,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65276,cycle
958,567c0c141194,hitActn,L1: request is a hit,0,65276,cycle
959,567c0c141198,add2q_l,L1: The message is added to the processing queue from the core,0,65278,cycle
959,567c0c141198,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65278,cycle
959,567c0c141198,hitActn,L1: request is a hit,0,65278,cycle
960,567c0c14119c,add2q_l,L1: The message is added to the processing queue from the core,0,65280,cycle
960,567c0c14119c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65280,cycle
960,567c0c14119c,hitActn,L1: request is a hit,0,65280,cycle
961,567c0c1411a0,add2q_l,L1: The message is added to the processing queue from the core,0,65282,cycle
961,567c0c1411a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
961,567c0c1411a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,65282,cycle
961,567c0c1411a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65282,cycle
961,567c0c1411a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65282,cycle
961,567c0c1411a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65283,cycle
961,567c0c1411a0,add2q_u,L1 receives message from the bus,0,65284,cycle
961,567c0c1411a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65284,cycle
961,567c0c1411a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
961,567c0c1411a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65284,cycle
961,567c0c1411a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65284,cycle
961,567c0c1411a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,65284,cycle
961,567c0c1411a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65541,cycle
961,567c0c1411a0,respond,LLC sends response message to the requesting L1,LLC,65541,cycle
961,567c0c1411a0,updaDat,LLC updates its data array,LLC,65541,cycle
961,567c0c1411a0,wrCache,LLC: New data written to cache,LLC,65541,cycle
961,567c0c1411a0,respond,LLC sends response message to the requesting L1,LLC,65542,cycle
961,567c0c1411a0,add2q_u,L1 receives message from the bus,0,65546,cycle
961,567c0c1411a0,respond,L1 responds to core,0,65546,cycle
961,567c0c1411a0,updaDat,L1 attempts to update its data array,0,65546,cycle
961,567c0c1411a0,wrCache,L1: New data written to cache,0,65546,cycle
962,567c0c1411a4,add2q_l,L1: The message is added to the processing queue from the core,0,65548,cycle
962,567c0c1411a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65548,cycle
962,567c0c1411a4,hitActn,L1: request is a hit,0,65548,cycle
963,567c0c1411a8,add2q_l,L1: The message is added to the processing queue from the core,0,65550,cycle
963,567c0c1411a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65550,cycle
963,567c0c1411a8,hitActn,L1: request is a hit,0,65550,cycle
964,567c0c1411ac,add2q_l,L1: The message is added to the processing queue from the core,0,65552,cycle
964,567c0c1411ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65552,cycle
964,567c0c1411ac,hitActn,L1: request is a hit,0,65552,cycle
965,567c0c1411b0,add2q_l,L1: The message is added to the processing queue from the core,0,65554,cycle
965,567c0c1411b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
965,567c0c1411b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,65554,cycle
965,567c0c1411b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65554,cycle
965,567c0c1411b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65554,cycle
965,567c0c1411b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65555,cycle
965,567c0c1411b0,add2q_u,L1 receives message from the bus,0,65556,cycle
965,567c0c1411b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65556,cycle
965,567c0c1411b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
965,567c0c1411b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65556,cycle
965,567c0c1411b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65556,cycle
965,567c0c1411b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,65556,cycle
965,567c0c1411b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65813,cycle
965,567c0c1411b0,respond,LLC sends response message to the requesting L1,LLC,65813,cycle
965,567c0c1411b0,updaDat,LLC updates its data array,LLC,65813,cycle
965,567c0c1411b0,wrCache,LLC: New data written to cache,LLC,65813,cycle
965,567c0c1411b0,respond,LLC sends response message to the requesting L1,LLC,65814,cycle
965,567c0c1411b0,add2q_u,L1 receives message from the bus,0,65818,cycle
965,567c0c1411b0,respond,L1 responds to core,0,65818,cycle
965,567c0c1411b0,updaDat,L1 attempts to update its data array,0,65818,cycle
965,567c0c1411b0,wrCache,L1: New data written to cache,0,65818,cycle
966,567c0c1411b4,add2q_l,L1: The message is added to the processing queue from the core,0,65820,cycle
966,567c0c1411b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65820,cycle
966,567c0c1411b4,hitActn,L1: request is a hit,0,65820,cycle
967,567c0c1411b8,add2q_l,L1: The message is added to the processing queue from the core,0,65822,cycle
967,567c0c1411b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65822,cycle
967,567c0c1411b8,hitActn,L1: request is a hit,0,65822,cycle
968,567c0c1411bc,add2q_l,L1: The message is added to the processing queue from the core,0,65824,cycle
968,567c0c1411bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65824,cycle
968,567c0c1411bc,hitActn,L1: request is a hit,0,65824,cycle
969,567c0c1411c0,add2q_l,L1: The message is added to the processing queue from the core,0,65826,cycle
969,567c0c1411c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
969,567c0c1411c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,65826,cycle
969,567c0c1411c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65826,cycle
969,567c0c1411c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65826,cycle
969,567c0c1411c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65827,cycle
969,567c0c1411c0,add2q_u,L1 receives message from the bus,0,65828,cycle
969,567c0c1411c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65828,cycle
969,567c0c1411c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
969,567c0c1411c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65828,cycle
969,567c0c1411c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65828,cycle
969,567c0c1411c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,65828,cycle
969,567c0c1411c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66085,cycle
969,567c0c1411c0,respond,LLC sends response message to the requesting L1,LLC,66085,cycle
969,567c0c1411c0,updaDat,LLC updates its data array,LLC,66085,cycle
969,567c0c1411c0,wrCache,LLC: New data written to cache,LLC,66085,cycle
969,567c0c1411c0,respond,LLC sends response message to the requesting L1,LLC,66086,cycle
969,567c0c1411c0,add2q_u,L1 receives message from the bus,0,66090,cycle
969,567c0c1411c0,respond,L1 responds to core,0,66090,cycle
969,567c0c1411c0,updaDat,L1 attempts to update its data array,0,66090,cycle
969,567c0c1411c0,wrCache,L1: New data written to cache,0,66090,cycle
970,567c0c1411c4,add2q_l,L1: The message is added to the processing queue from the core,0,66092,cycle
970,567c0c1411c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66092,cycle
970,567c0c1411c4,hitActn,L1: request is a hit,0,66092,cycle
971,567c0c1411c8,add2q_l,L1: The message is added to the processing queue from the core,0,66094,cycle
971,567c0c1411c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66094,cycle
971,567c0c1411c8,hitActn,L1: request is a hit,0,66094,cycle
972,567c0c1411cc,add2q_l,L1: The message is added to the processing queue from the core,0,66096,cycle
972,567c0c1411cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66096,cycle
972,567c0c1411cc,hitActn,L1: request is a hit,0,66096,cycle
973,567c0c1411d0,add2q_l,L1: The message is added to the processing queue from the core,0,66098,cycle
973,567c0c1411d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
973,567c0c1411d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,66098,cycle
973,567c0c1411d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66098,cycle
973,567c0c1411d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66098,cycle
973,567c0c1411d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66099,cycle
973,567c0c1411d0,add2q_u,L1 receives message from the bus,0,66100,cycle
973,567c0c1411d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66100,cycle
973,567c0c1411d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
973,567c0c1411d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66100,cycle
973,567c0c1411d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66100,cycle
973,567c0c1411d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,66100,cycle
973,567c0c1411d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66357,cycle
973,567c0c1411d0,respond,LLC sends response message to the requesting L1,LLC,66357,cycle
973,567c0c1411d0,updaDat,LLC updates its data array,LLC,66357,cycle
973,567c0c1411d0,wrCache,LLC: New data written to cache,LLC,66357,cycle
973,567c0c1411d0,respond,LLC sends response message to the requesting L1,LLC,66358,cycle
973,567c0c1411d0,add2q_u,L1 receives message from the bus,0,66362,cycle
973,567c0c1411d0,respond,L1 responds to core,0,66362,cycle
973,567c0c1411d0,updaDat,L1 attempts to update its data array,0,66362,cycle
973,567c0c1411d0,wrCache,L1: New data written to cache,0,66362,cycle
974,567c0c1411d4,add2q_l,L1: The message is added to the processing queue from the core,0,66364,cycle
974,567c0c1411d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66364,cycle
974,567c0c1411d4,hitActn,L1: request is a hit,0,66364,cycle
975,567c0c1411d8,add2q_l,L1: The message is added to the processing queue from the core,0,66366,cycle
975,567c0c1411d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66366,cycle
975,567c0c1411d8,hitActn,L1: request is a hit,0,66366,cycle
976,567c0c1411dc,add2q_l,L1: The message is added to the processing queue from the core,0,66368,cycle
976,567c0c1411dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66368,cycle
976,567c0c1411dc,hitActn,L1: request is a hit,0,66368,cycle
977,567c0c1411e0,add2q_l,L1: The message is added to the processing queue from the core,0,66370,cycle
977,567c0c1411e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
977,567c0c1411e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,66370,cycle
977,567c0c1411e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66370,cycle
977,567c0c1411e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66370,cycle
977,567c0c1411e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66371,cycle
977,567c0c1411e0,add2q_u,L1 receives message from the bus,0,66372,cycle
977,567c0c1411e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66372,cycle
977,567c0c1411e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
977,567c0c1411e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66372,cycle
977,567c0c1411e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66372,cycle
977,567c0c1411e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,66372,cycle
977,567c0c1411e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66629,cycle
977,567c0c1411e0,respond,LLC sends response message to the requesting L1,LLC,66629,cycle
977,567c0c1411e0,updaDat,LLC updates its data array,LLC,66629,cycle
977,567c0c1411e0,wrCache,LLC: New data written to cache,LLC,66629,cycle
977,567c0c1411e0,respond,LLC sends response message to the requesting L1,LLC,66630,cycle
977,567c0c1411e0,add2q_u,L1 receives message from the bus,0,66634,cycle
977,567c0c1411e0,respond,L1 responds to core,0,66634,cycle
977,567c0c1411e0,updaDat,L1 attempts to update its data array,0,66634,cycle
977,567c0c1411e0,wrCache,L1: New data written to cache,0,66634,cycle
978,567c0c1411e4,add2q_l,L1: The message is added to the processing queue from the core,0,66636,cycle
978,567c0c1411e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66636,cycle
978,567c0c1411e4,hitActn,L1: request is a hit,0,66636,cycle
979,567c0c1411e8,add2q_l,L1: The message is added to the processing queue from the core,0,66638,cycle
979,567c0c1411e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66638,cycle
979,567c0c1411e8,hitActn,L1: request is a hit,0,66638,cycle
980,567c0c1411ec,add2q_l,L1: The message is added to the processing queue from the core,0,66640,cycle
980,567c0c1411ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66640,cycle
980,567c0c1411ec,hitActn,L1: request is a hit,0,66640,cycle
981,567c0c1411f0,add2q_l,L1: The message is added to the processing queue from the core,0,66642,cycle
981,567c0c1411f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
981,567c0c1411f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,66642,cycle
981,567c0c1411f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66642,cycle
981,567c0c1411f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66642,cycle
981,567c0c1411f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66643,cycle
981,567c0c1411f0,add2q_u,L1 receives message from the bus,0,66644,cycle
981,567c0c1411f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66644,cycle
981,567c0c1411f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
981,567c0c1411f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66644,cycle
981,567c0c1411f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66644,cycle
981,567c0c1411f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,66644,cycle
981,567c0c1411f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66901,cycle
981,567c0c1411f0,respond,LLC sends response message to the requesting L1,LLC,66901,cycle
981,567c0c1411f0,updaDat,LLC updates its data array,LLC,66901,cycle
981,567c0c1411f0,wrCache,LLC: New data written to cache,LLC,66901,cycle
981,567c0c1411f0,respond,LLC sends response message to the requesting L1,LLC,66902,cycle
981,567c0c1411f0,add2q_u,L1 receives message from the bus,0,66906,cycle
981,567c0c1411f0,respond,L1 responds to core,0,66906,cycle
981,567c0c1411f0,updaDat,L1 attempts to update its data array,0,66906,cycle
981,567c0c1411f0,wrCache,L1: New data written to cache,0,66906,cycle
982,567c0c1411f4,add2q_l,L1: The message is added to the processing queue from the core,0,66908,cycle
982,567c0c1411f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66908,cycle
982,567c0c1411f4,hitActn,L1: request is a hit,0,66908,cycle
983,567c0c1411f8,add2q_l,L1: The message is added to the processing queue from the core,0,66910,cycle
983,567c0c1411f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66910,cycle
983,567c0c1411f8,hitActn,L1: request is a hit,0,66910,cycle
984,567c0c1411fc,add2q_l,L1: The message is added to the processing queue from the core,0,66912,cycle
984,567c0c1411fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66912,cycle
984,567c0c1411fc,hitActn,L1: request is a hit,0,66912,cycle
985,567c0c141200,add2q_l,L1: The message is added to the processing queue from the core,0,66914,cycle
985,567c0c141200,Miss?  ,L1: Was the request a miss?,0,1,boolean
985,567c0c141200,MSIredy,L1: Protocol determines message is now ready to be processed,0,66914,cycle
985,567c0c141200,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66914,cycle
985,567c0c141200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66914,cycle
985,567c0c141200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66915,cycle
985,567c0c141200,add2q_u,L1 receives message from the bus,0,66916,cycle
985,567c0c141200,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66916,cycle
985,567c0c141200,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
985,567c0c141200,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66916,cycle
985,567c0c141200,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66916,cycle
985,567c0c141200,add_req,LLC miss -> LLC sends request to DRAM,LLC,66916,cycle
985,567c0c141200,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67173,cycle
985,567c0c141200,respond,LLC sends response message to the requesting L1,LLC,67173,cycle
985,567c0c141200,updaDat,LLC updates its data array,LLC,67173,cycle
985,567c0c141200,wrCache,LLC: New data written to cache,LLC,67173,cycle
985,567c0c141200,respond,LLC sends response message to the requesting L1,LLC,67174,cycle
985,567c0c141200,add2q_u,L1 receives message from the bus,0,67178,cycle
985,567c0c141200,respond,L1 responds to core,0,67178,cycle
985,567c0c141200,updaDat,L1 attempts to update its data array,0,67178,cycle
985,567c0c141200,wrCache,L1: New data written to cache,0,67178,cycle
986,567c0c141204,add2q_l,L1: The message is added to the processing queue from the core,0,67180,cycle
986,567c0c141204,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67180,cycle
986,567c0c141204,hitActn,L1: request is a hit,0,67180,cycle
987,567c0c141208,add2q_l,L1: The message is added to the processing queue from the core,0,67182,cycle
987,567c0c141208,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67182,cycle
987,567c0c141208,hitActn,L1: request is a hit,0,67182,cycle
988,567c0c14120c,add2q_l,L1: The message is added to the processing queue from the core,0,67184,cycle
988,567c0c14120c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67184,cycle
988,567c0c14120c,hitActn,L1: request is a hit,0,67184,cycle
989,567c0c141210,add2q_l,L1: The message is added to the processing queue from the core,0,67186,cycle
989,567c0c141210,Miss?  ,L1: Was the request a miss?,0,1,boolean
989,567c0c141210,MSIredy,L1: Protocol determines message is now ready to be processed,0,67186,cycle
989,567c0c141210,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67186,cycle
989,567c0c141210,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67186,cycle
989,567c0c141210,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67187,cycle
989,567c0c141210,add2q_u,L1 receives message from the bus,0,67188,cycle
989,567c0c141210,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67188,cycle
989,567c0c141210,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
989,567c0c141210,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67188,cycle
989,567c0c141210,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67188,cycle
989,567c0c141210,add_req,LLC miss -> LLC sends request to DRAM,LLC,67188,cycle
989,567c0c141210,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67445,cycle
989,567c0c141210,respond,LLC sends response message to the requesting L1,LLC,67445,cycle
989,567c0c141210,updaDat,LLC updates its data array,LLC,67445,cycle
989,567c0c141210,wrCache,LLC: New data written to cache,LLC,67445,cycle
989,567c0c141210,respond,LLC sends response message to the requesting L1,LLC,67446,cycle
989,567c0c141210,add2q_u,L1 receives message from the bus,0,67450,cycle
989,567c0c141210,respond,L1 responds to core,0,67450,cycle
989,567c0c141210,updaDat,L1 attempts to update its data array,0,67450,cycle
989,567c0c141210,wrCache,L1: New data written to cache,0,67450,cycle
990,567c0c141214,add2q_l,L1: The message is added to the processing queue from the core,0,67452,cycle
990,567c0c141214,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67452,cycle
990,567c0c141214,hitActn,L1: request is a hit,0,67452,cycle
991,567c0c141218,add2q_l,L1: The message is added to the processing queue from the core,0,67454,cycle
991,567c0c141218,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67454,cycle
991,567c0c141218,hitActn,L1: request is a hit,0,67454,cycle
992,567c0c14121c,add2q_l,L1: The message is added to the processing queue from the core,0,67456,cycle
992,567c0c14121c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67456,cycle
992,567c0c14121c,hitActn,L1: request is a hit,0,67456,cycle
993,567c0c141220,add2q_l,L1: The message is added to the processing queue from the core,0,67458,cycle
993,567c0c141220,Miss?  ,L1: Was the request a miss?,0,1,boolean
993,567c0c141220,MSIredy,L1: Protocol determines message is now ready to be processed,0,67458,cycle
993,567c0c141220,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67458,cycle
993,567c0c141220,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67458,cycle
993,567c0c141220,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67459,cycle
993,567c0c141220,add2q_u,L1 receives message from the bus,0,67460,cycle
993,567c0c141220,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67460,cycle
993,567c0c141220,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
993,567c0c141220,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67460,cycle
993,567c0c141220,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67460,cycle
993,567c0c141220,add_req,LLC miss -> LLC sends request to DRAM,LLC,67460,cycle
993,567c0c141220,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67717,cycle
993,567c0c141220,respond,LLC sends response message to the requesting L1,LLC,67717,cycle
993,567c0c141220,updaDat,LLC updates its data array,LLC,67717,cycle
993,567c0c141220,wrCache,LLC: New data written to cache,LLC,67717,cycle
993,567c0c141220,respond,LLC sends response message to the requesting L1,LLC,67718,cycle
993,567c0c141220,add2q_u,L1 receives message from the bus,0,67722,cycle
993,567c0c141220,respond,L1 responds to core,0,67722,cycle
993,567c0c141220,updaDat,L1 attempts to update its data array,0,67722,cycle
993,567c0c141220,wrCache,L1: New data written to cache,0,67722,cycle
994,567c0c141224,add2q_l,L1: The message is added to the processing queue from the core,0,67724,cycle
994,567c0c141224,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67724,cycle
994,567c0c141224,hitActn,L1: request is a hit,0,67724,cycle
995,567c0c141228,add2q_l,L1: The message is added to the processing queue from the core,0,67726,cycle
995,567c0c141228,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67726,cycle
995,567c0c141228,hitActn,L1: request is a hit,0,67726,cycle
996,567c0c14122c,add2q_l,L1: The message is added to the processing queue from the core,0,67728,cycle
996,567c0c14122c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67728,cycle
996,567c0c14122c,hitActn,L1: request is a hit,0,67728,cycle
997,567c0c141230,add2q_l,L1: The message is added to the processing queue from the core,0,67730,cycle
997,567c0c141230,Miss?  ,L1: Was the request a miss?,0,1,boolean
997,567c0c141230,MSIredy,L1: Protocol determines message is now ready to be processed,0,67730,cycle
997,567c0c141230,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67730,cycle
997,567c0c141230,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67730,cycle
997,567c0c141230,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67731,cycle
997,567c0c141230,add2q_u,L1 receives message from the bus,0,67732,cycle
997,567c0c141230,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67732,cycle
997,567c0c141230,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
997,567c0c141230,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67732,cycle
997,567c0c141230,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67732,cycle
997,567c0c141230,add_req,LLC miss -> LLC sends request to DRAM,LLC,67732,cycle
997,567c0c141230,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67989,cycle
997,567c0c141230,respond,LLC sends response message to the requesting L1,LLC,67989,cycle
997,567c0c141230,updaDat,LLC updates its data array,LLC,67989,cycle
997,567c0c141230,wrCache,LLC: New data written to cache,LLC,67989,cycle
997,567c0c141230,respond,LLC sends response message to the requesting L1,LLC,67990,cycle
997,567c0c141230,add2q_u,L1 receives message from the bus,0,67994,cycle
997,567c0c141230,respond,L1 responds to core,0,67994,cycle
997,567c0c141230,updaDat,L1 attempts to update its data array,0,67994,cycle
997,567c0c141230,wrCache,L1: New data written to cache,0,67994,cycle
998,567c0c141234,add2q_l,L1: The message is added to the processing queue from the core,0,67996,cycle
998,567c0c141234,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67996,cycle
998,567c0c141234,hitActn,L1: request is a hit,0,67996,cycle
999,567c0c141238,add2q_l,L1: The message is added to the processing queue from the core,0,67998,cycle
999,567c0c141238,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67998,cycle
999,567c0c141238,hitActn,L1: request is a hit,0,67998,cycle
1000,567c0c14123c,add2q_l,L1: The message is added to the processing queue from the core,0,68000,cycle
1000,567c0c14123c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68000,cycle
1000,567c0c14123c,hitActn,L1: request is a hit,0,68000,cycle
1001,567c0c141240,add2q_l,L1: The message is added to the processing queue from the core,0,68002,cycle
1001,567c0c141240,Miss?  ,L1: Was the request a miss?,0,1,boolean
1001,567c0c141240,MSIredy,L1: Protocol determines message is now ready to be processed,0,68002,cycle
1001,567c0c141240,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68002,cycle
1001,567c0c141240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68002,cycle
1001,567c0c141240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68003,cycle
1001,567c0c141240,add2q_u,L1 receives message from the bus,0,68004,cycle
1001,567c0c141240,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68004,cycle
1001,567c0c141240,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1001,567c0c141240,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68004,cycle
1001,567c0c141240,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68004,cycle
1001,567c0c141240,add_req,LLC miss -> LLC sends request to DRAM,LLC,68004,cycle
1001,567c0c141240,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68261,cycle
1001,567c0c141240,respond,LLC sends response message to the requesting L1,LLC,68261,cycle
1001,567c0c141240,updaDat,LLC updates its data array,LLC,68261,cycle
1001,567c0c141240,wrCache,LLC: New data written to cache,LLC,68261,cycle
1001,567c0c141240,respond,LLC sends response message to the requesting L1,LLC,68262,cycle
1001,567c0c141240,add2q_u,L1 receives message from the bus,0,68266,cycle
1001,567c0c141240,respond,L1 responds to core,0,68266,cycle
1001,567c0c141240,updaDat,L1 attempts to update its data array,0,68266,cycle
1001,567c0c141240,wrCache,L1: New data written to cache,0,68266,cycle
1002,567c0c141244,add2q_l,L1: The message is added to the processing queue from the core,0,68268,cycle
1002,567c0c141244,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68268,cycle
1002,567c0c141244,hitActn,L1: request is a hit,0,68268,cycle
1003,567c0c141248,add2q_l,L1: The message is added to the processing queue from the core,0,68270,cycle
1003,567c0c141248,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68270,cycle
1003,567c0c141248,hitActn,L1: request is a hit,0,68270,cycle
1004,567c0c14124c,add2q_l,L1: The message is added to the processing queue from the core,0,68272,cycle
1004,567c0c14124c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68272,cycle
1004,567c0c14124c,hitActn,L1: request is a hit,0,68272,cycle
1005,567c0c141250,add2q_l,L1: The message is added to the processing queue from the core,0,68274,cycle
1005,567c0c141250,Miss?  ,L1: Was the request a miss?,0,1,boolean
1005,567c0c141250,MSIredy,L1: Protocol determines message is now ready to be processed,0,68274,cycle
1005,567c0c141250,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68274,cycle
1005,567c0c141250,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68274,cycle
1005,567c0c141250,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68275,cycle
1005,567c0c141250,add2q_u,L1 receives message from the bus,0,68276,cycle
1005,567c0c141250,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68276,cycle
1005,567c0c141250,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1005,567c0c141250,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68276,cycle
1005,567c0c141250,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68276,cycle
1005,567c0c141250,add_req,LLC miss -> LLC sends request to DRAM,LLC,68276,cycle
1005,567c0c141250,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68533,cycle
1005,567c0c141250,respond,LLC sends response message to the requesting L1,LLC,68533,cycle
1005,567c0c141250,updaDat,LLC updates its data array,LLC,68533,cycle
1005,567c0c141250,wrCache,LLC: New data written to cache,LLC,68533,cycle
1005,567c0c141250,respond,LLC sends response message to the requesting L1,LLC,68534,cycle
1005,567c0c141250,add2q_u,L1 receives message from the bus,0,68538,cycle
1005,567c0c141250,respond,L1 responds to core,0,68538,cycle
1005,567c0c141250,updaDat,L1 attempts to update its data array,0,68538,cycle
1005,567c0c141250,wrCache,L1: New data written to cache,0,68538,cycle
1006,567c0c141254,add2q_l,L1: The message is added to the processing queue from the core,0,68540,cycle
1006,567c0c141254,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68540,cycle
1006,567c0c141254,hitActn,L1: request is a hit,0,68540,cycle
1007,567c0c141258,add2q_l,L1: The message is added to the processing queue from the core,0,68542,cycle
1007,567c0c141258,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68542,cycle
1007,567c0c141258,hitActn,L1: request is a hit,0,68542,cycle
1008,567c0c14125c,add2q_l,L1: The message is added to the processing queue from the core,0,68544,cycle
1008,567c0c14125c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68544,cycle
1008,567c0c14125c,hitActn,L1: request is a hit,0,68544,cycle
1009,567c0c141260,add2q_l,L1: The message is added to the processing queue from the core,0,68546,cycle
1009,567c0c141260,Miss?  ,L1: Was the request a miss?,0,1,boolean
1009,567c0c141260,MSIredy,L1: Protocol determines message is now ready to be processed,0,68546,cycle
1009,567c0c141260,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68546,cycle
1009,567c0c141260,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68546,cycle
1009,567c0c141260,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68547,cycle
1009,567c0c141260,add2q_u,L1 receives message from the bus,0,68548,cycle
1009,567c0c141260,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68548,cycle
1009,567c0c141260,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1009,567c0c141260,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68548,cycle
1009,567c0c141260,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68548,cycle
1009,567c0c141260,add_req,LLC miss -> LLC sends request to DRAM,LLC,68548,cycle
1009,567c0c141260,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68805,cycle
1009,567c0c141260,respond,LLC sends response message to the requesting L1,LLC,68805,cycle
1009,567c0c141260,updaDat,LLC updates its data array,LLC,68805,cycle
1009,567c0c141260,wrCache,LLC: New data written to cache,LLC,68805,cycle
1009,567c0c141260,respond,LLC sends response message to the requesting L1,LLC,68806,cycle
1009,567c0c141260,add2q_u,L1 receives message from the bus,0,68810,cycle
1009,567c0c141260,respond,L1 responds to core,0,68810,cycle
1009,567c0c141260,updaDat,L1 attempts to update its data array,0,68810,cycle
1009,567c0c141260,wrCache,L1: New data written to cache,0,68810,cycle
1010,567c0c141264,add2q_l,L1: The message is added to the processing queue from the core,0,68812,cycle
1010,567c0c141264,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68812,cycle
1010,567c0c141264,hitActn,L1: request is a hit,0,68812,cycle
1011,567c0c141268,add2q_l,L1: The message is added to the processing queue from the core,0,68814,cycle
1011,567c0c141268,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68814,cycle
1011,567c0c141268,hitActn,L1: request is a hit,0,68814,cycle
1012,567c0c14126c,add2q_l,L1: The message is added to the processing queue from the core,0,68816,cycle
1012,567c0c14126c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68816,cycle
1012,567c0c14126c,hitActn,L1: request is a hit,0,68816,cycle
1013,567c0c141270,add2q_l,L1: The message is added to the processing queue from the core,0,68818,cycle
1013,567c0c141270,Miss?  ,L1: Was the request a miss?,0,1,boolean
1013,567c0c141270,MSIredy,L1: Protocol determines message is now ready to be processed,0,68818,cycle
1013,567c0c141270,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68818,cycle
1013,567c0c141270,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68818,cycle
1013,567c0c141270,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68819,cycle
1013,567c0c141270,add2q_u,L1 receives message from the bus,0,68820,cycle
1013,567c0c141270,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68820,cycle
1013,567c0c141270,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1013,567c0c141270,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68820,cycle
1013,567c0c141270,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68820,cycle
1013,567c0c141270,add_req,LLC miss -> LLC sends request to DRAM,LLC,68820,cycle
1013,567c0c141270,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69077,cycle
1013,567c0c141270,respond,LLC sends response message to the requesting L1,LLC,69077,cycle
1013,567c0c141270,updaDat,LLC updates its data array,LLC,69077,cycle
1013,567c0c141270,wrCache,LLC: New data written to cache,LLC,69077,cycle
1013,567c0c141270,respond,LLC sends response message to the requesting L1,LLC,69078,cycle
1013,567c0c141270,add2q_u,L1 receives message from the bus,0,69082,cycle
1013,567c0c141270,respond,L1 responds to core,0,69082,cycle
1013,567c0c141270,updaDat,L1 attempts to update its data array,0,69082,cycle
1013,567c0c141270,wrCache,L1: New data written to cache,0,69082,cycle
1014,567c0c141274,add2q_l,L1: The message is added to the processing queue from the core,0,69084,cycle
1014,567c0c141274,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69084,cycle
1014,567c0c141274,hitActn,L1: request is a hit,0,69084,cycle
1015,567c0c141278,add2q_l,L1: The message is added to the processing queue from the core,0,69086,cycle
1015,567c0c141278,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69086,cycle
1015,567c0c141278,hitActn,L1: request is a hit,0,69086,cycle
1016,567c0c14127c,add2q_l,L1: The message is added to the processing queue from the core,0,69088,cycle
1016,567c0c14127c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69088,cycle
1016,567c0c14127c,hitActn,L1: request is a hit,0,69088,cycle
1017,567c0c141280,add2q_l,L1: The message is added to the processing queue from the core,0,69090,cycle
1017,567c0c141280,Miss?  ,L1: Was the request a miss?,0,1,boolean
1017,567c0c141280,MSIredy,L1: Protocol determines message is now ready to be processed,0,69090,cycle
1017,567c0c141280,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69090,cycle
1017,567c0c141280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69090,cycle
1017,567c0c141280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69091,cycle
1017,567c0c141280,add2q_u,L1 receives message from the bus,0,69092,cycle
1017,567c0c141280,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69092,cycle
1017,567c0c141280,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1017,567c0c141280,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69092,cycle
1017,567c0c141280,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69092,cycle
1017,567c0c141280,add_req,LLC miss -> LLC sends request to DRAM,LLC,69092,cycle
1017,567c0c141280,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69349,cycle
1017,567c0c141280,respond,LLC sends response message to the requesting L1,LLC,69349,cycle
1017,567c0c141280,updaDat,LLC updates its data array,LLC,69349,cycle
1017,567c0c141280,wrCache,LLC: New data written to cache,LLC,69349,cycle
1017,567c0c141280,respond,LLC sends response message to the requesting L1,LLC,69350,cycle
1017,567c0c141280,add2q_u,L1 receives message from the bus,0,69354,cycle
1017,567c0c141280,respond,L1 responds to core,0,69354,cycle
1017,567c0c141280,updaDat,L1 attempts to update its data array,0,69354,cycle
1017,567c0c141280,wrCache,L1: New data written to cache,0,69354,cycle
1018,567c0c141284,add2q_l,L1: The message is added to the processing queue from the core,0,69356,cycle
1018,567c0c141284,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69356,cycle
1018,567c0c141284,hitActn,L1: request is a hit,0,69356,cycle
1019,567c0c141288,add2q_l,L1: The message is added to the processing queue from the core,0,69358,cycle
1019,567c0c141288,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69358,cycle
1019,567c0c141288,hitActn,L1: request is a hit,0,69358,cycle
1020,567c0c14128c,add2q_l,L1: The message is added to the processing queue from the core,0,69360,cycle
1020,567c0c14128c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69360,cycle
1020,567c0c14128c,hitActn,L1: request is a hit,0,69360,cycle
1021,567c0c141290,add2q_l,L1: The message is added to the processing queue from the core,0,69362,cycle
1021,567c0c141290,Miss?  ,L1: Was the request a miss?,0,1,boolean
1021,567c0c141290,MSIredy,L1: Protocol determines message is now ready to be processed,0,69362,cycle
1021,567c0c141290,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69362,cycle
1021,567c0c141290,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69362,cycle
1021,567c0c141290,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69363,cycle
1021,567c0c141290,add2q_u,L1 receives message from the bus,0,69364,cycle
1021,567c0c141290,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69364,cycle
1021,567c0c141290,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1021,567c0c141290,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69364,cycle
1021,567c0c141290,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69364,cycle
1021,567c0c141290,add_req,LLC miss -> LLC sends request to DRAM,LLC,69364,cycle
1021,567c0c141290,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69621,cycle
1021,567c0c141290,respond,LLC sends response message to the requesting L1,LLC,69621,cycle
1021,567c0c141290,updaDat,LLC updates its data array,LLC,69621,cycle
1021,567c0c141290,wrCache,LLC: New data written to cache,LLC,69621,cycle
1021,567c0c141290,respond,LLC sends response message to the requesting L1,LLC,69622,cycle
1021,567c0c141290,add2q_u,L1 receives message from the bus,0,69626,cycle
1021,567c0c141290,respond,L1 responds to core,0,69626,cycle
1021,567c0c141290,updaDat,L1 attempts to update its data array,0,69626,cycle
1021,567c0c141290,wrCache,L1: New data written to cache,0,69626,cycle
1022,567c0c141294,add2q_l,L1: The message is added to the processing queue from the core,0,69628,cycle
1022,567c0c141294,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69628,cycle
1022,567c0c141294,hitActn,L1: request is a hit,0,69628,cycle
1023,567c0c141298,add2q_l,L1: The message is added to the processing queue from the core,0,69630,cycle
1023,567c0c141298,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69630,cycle
1023,567c0c141298,hitActn,L1: request is a hit,0,69630,cycle
1024,567c0c14129c,add2q_l,L1: The message is added to the processing queue from the core,0,69632,cycle
1024,567c0c14129c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69632,cycle
1024,567c0c14129c,hitActn,L1: request is a hit,0,69632,cycle
1025,7ffdd939d958,add2q_l,L1: The message is added to the processing queue from the core,0,69634,cycle
1025,7ffdd939d958,Miss?  ,L1: Was the request a miss?,0,1,boolean
1025,7ffdd939d958,MSIredy,L1: Protocol determines message is now ready to be processed,0,69634,cycle
1025,7ffdd939d958,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69634,cycle
1025,7ffdd939d958,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69634,cycle
1025,7ffdd939d958,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69635,cycle
1025,7ffdd939d958,add2q_u,L1 receives message from the bus,0,69636,cycle
1025,7ffdd939d958,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69636,cycle
1025,7ffdd939d958,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1025,7ffdd939d958,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69636,cycle
1025,7ffdd939d958,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69636,cycle
1025,7ffdd939d958,add_req,LLC miss -> LLC sends request to DRAM,LLC,69636,cycle
1025,7ffdd939d958,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69893,cycle
1025,7ffdd939d958,respond,LLC sends response message to the requesting L1,LLC,69893,cycle
1025,7ffdd939d958,updaDat,LLC updates its data array,LLC,69893,cycle
1025,7ffdd939d958,wrCache,LLC: New data written to cache,LLC,69893,cycle
1025,7ffdd939d958,respond,LLC sends response message to the requesting L1,LLC,69894,cycle
1025,7ffdd939d958,add2q_u,L1 receives message from the bus,0,69898,cycle
1025,7ffdd939d958,respond,L1 responds to core,0,69898,cycle
1025,7ffdd939d958,updaDat,L1 attempts to update its data array,0,69898,cycle
1025,7ffdd939d958,wrCache,L1: New data written to cache,0,69898,cycle
