{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 20:01:12 2014 " "Info: Processing started: Tue Feb 18 20:01:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[0\] " "Warning: Node \"\\STATE_TABLE:COUNT\[0\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[6\] " "Warning: Node \"\\STATE_TABLE:COUNT\[6\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[5\] " "Warning: Node \"\\STATE_TABLE:COUNT\[5\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[2\] " "Warning: Node \"\\STATE_TABLE:COUNT\[2\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[3\] " "Warning: Node \"\\STATE_TABLE:COUNT\[3\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[4\] " "Warning: Node \"\\STATE_TABLE:COUNT\[4\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[1\] " "Warning: Node \"\\STATE_TABLE:COUNT\[1\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NEXT_STATE " "Warning: Node \"NEXT_STATE\" is a latch" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Y " "Info: Assuming node \"CLK_Y\" is an undefined clock" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_Y" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[1\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[1\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[4\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[4\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[3\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[3\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[2\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[2\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[5\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[5\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[6\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[6\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[0\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[0\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NEXT_STATE~2 " "Info: Detected gated clock \"NEXT_STATE~2\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NEXT_STATE~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NEXT_STATE~1 " "Info: Detected gated clock \"NEXT_STATE~1\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NEXT_STATE~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CURRENT_STATE " "Info: Detected ripple clock \"CURRENT_STATE\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CURRENT_STATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~1 " "Info: Detected gated clock \"LessThan0~1\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 56 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 59 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "\\STATE_TABLE:COUNT\[1\]~3 " "Info: Detected gated clock \"\\STATE_TABLE:COUNT\[1\]~3\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 56 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_Y register NEXT_STATE register CURRENT_STATE 84.09 MHz 11.892 ns Internal " "Info: Clock \"CLK_Y\" has Internal fmax of 84.09 MHz between source register \"NEXT_STATE\" and destination register \"CURRENT_STATE\" (period= 11.892 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.621 ns + Longest register register " "Info: + Longest register to register delay is 0.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NEXT_STATE 1 REG LCCOMB_X47_Y50_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.366 ns) 0.621 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.255 ns) + CELL(0.366 ns) = 0.621 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { NEXT_STATE CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 58.94 % ) " "Info: Total cell delay = 0.366 ns ( 58.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.255 ns ( 41.06 % ) " "Info: Total interconnect delay = 0.255 ns ( 41.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { NEXT_STATE CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "0.621 ns" { NEXT_STATE {} CURRENT_STATE {} } { 0.000ns 0.255ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.361 ns - Smallest " "Info: - Smallest clock skew is -5.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 2.115 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Y\" to destination register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.537 ns) 2.115 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 70.73 % ) " "Info: Total cell delay = 1.496 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.619 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 7.476 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Y\" to source register is 7.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 2.831 ns \\STATE_TABLE:COUNT\[1\]~3 3 COMB LCCOMB_X47_Y50_N30 2 " "Info: 3: + IC(0.316 ns) + CELL(0.150 ns) = 2.831 ns; Loc. = LCCOMB_X47_Y50_N30; Fanout = 2; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { CURRENT_STATE \STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.000 ns) 3.524 ns \\STATE_TABLE:COUNT\[1\]~3clkctrl 4 COMB CLKCTRL_G10 6 " "Info: 4: + IC(0.693 ns) + CELL(0.000 ns) = 3.524 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3clkctrl'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.150 ns) 5.313 ns \\STATE_TABLE:COUNT\[5\] 5 REG LCCOMB_X48_Y50_N24 11 " "Info: 5: + IC(1.639 ns) + CELL(0.150 ns) = 5.313 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 11; REG Node = '\\STATE_TABLE:COUNT\[5\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.275 ns) 6.578 ns NEXT_STATE~2 6 COMB LCCOMB_X47_Y50_N8 2 " "Info: 6: + IC(0.990 ns) + CELL(0.275 ns) = 6.578 ns; Loc. = LCCOMB_X47_Y50_N8; Fanout = 2; COMB Node = 'NEXT_STATE~2'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { \STATE_TABLE:COUNT[5] NEXT_STATE~2 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 7.077 ns NEXT_STATE~1 7 COMB LCCOMB_X47_Y50_N10 1 " "Info: 7: + IC(0.254 ns) + CELL(0.245 ns) = 7.077 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { NEXT_STATE~2 NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.476 ns NEXT_STATE 8 REG LCCOMB_X47_Y50_N24 1 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.33 % ) " "Info: Total cell delay = 2.716 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.760 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.760 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { NEXT_STATE CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "0.621 ns" { NEXT_STATE {} CURRENT_STATE {} } { 0.000ns 0.255ns } { 0.000ns 0.366ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_Y 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"CLK_Y\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CURRENT_STATE NEXT_STATE CLK_Y 3.688 ns " "Info: Found hold time violation between source  pin or register \"CURRENT_STATE\" and destination pin or register \"NEXT_STATE\" for clock \"CLK_Y\" (Hold time is 3.688 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.361 ns + Largest " "Info: + Largest clock skew is 5.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.476 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to destination register is 7.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 2.831 ns \\STATE_TABLE:COUNT\[1\]~3 3 COMB LCCOMB_X47_Y50_N30 2 " "Info: 3: + IC(0.316 ns) + CELL(0.150 ns) = 2.831 ns; Loc. = LCCOMB_X47_Y50_N30; Fanout = 2; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { CURRENT_STATE \STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.000 ns) 3.524 ns \\STATE_TABLE:COUNT\[1\]~3clkctrl 4 COMB CLKCTRL_G10 6 " "Info: 4: + IC(0.693 ns) + CELL(0.000 ns) = 3.524 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3clkctrl'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.150 ns) 5.313 ns \\STATE_TABLE:COUNT\[5\] 5 REG LCCOMB_X48_Y50_N24 11 " "Info: 5: + IC(1.639 ns) + CELL(0.150 ns) = 5.313 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 11; REG Node = '\\STATE_TABLE:COUNT\[5\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.275 ns) 6.578 ns NEXT_STATE~2 6 COMB LCCOMB_X47_Y50_N8 2 " "Info: 6: + IC(0.990 ns) + CELL(0.275 ns) = 6.578 ns; Loc. = LCCOMB_X47_Y50_N8; Fanout = 2; COMB Node = 'NEXT_STATE~2'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { \STATE_TABLE:COUNT[5] NEXT_STATE~2 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 7.077 ns NEXT_STATE~1 7 COMB LCCOMB_X47_Y50_N10 1 " "Info: 7: + IC(0.254 ns) + CELL(0.245 ns) = 7.077 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { NEXT_STATE~2 NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.476 ns NEXT_STATE 8 REG LCCOMB_X47_Y50_N24 1 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.33 % ) " "Info: Total cell delay = 2.716 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.760 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.760 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 2.115 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_Y\" to source register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.537 ns) 2.115 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 70.73 % ) " "Info: Total cell delay = 1.496 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.619 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.423 ns - Shortest register register " "Info: - Shortest register to register delay is 1.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CURRENT_STATE 1 REG LCFF_X47_Y50_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns NEXT_STATE~3 2 COMB LCCOMB_X47_Y50_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y50_N26; Fanout = 1; COMB Node = 'NEXT_STATE~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { CURRENT_STATE NEXT_STATE~3 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.419 ns) 1.423 ns NEXT_STATE 3 REG LCCOMB_X47_Y50_N24 1 " "Info: 3: + IC(0.681 ns) + CELL(0.419 ns) = 1.423 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.742 ns ( 52.14 % ) " "Info: Total cell delay = 0.742 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.681 ns ( 47.86 % ) " "Info: Total interconnect delay = 0.681 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { CURRENT_STATE NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { CURRENT_STATE {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { CURRENT_STATE NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { CURRENT_STATE {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "NEXT_STATE START_Y CLK_Y 0.595 ns register " "Info: tsu for register \"NEXT_STATE\" (data pin = \"START_Y\", clock pin = \"CLK_Y\") is 0.595 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.148 ns + Longest pin register " "Info: + Longest pin to register delay is 3.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns START_Y 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'START_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.438 ns) 2.048 ns NEXT_STATE~3 2 COMB LCCOMB_X47_Y50_N26 1 " "Info: 2: + IC(0.651 ns) + CELL(0.438 ns) = 2.048 ns; Loc. = LCCOMB_X47_Y50_N26; Fanout = 1; COMB Node = 'NEXT_STATE~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { START_Y NEXT_STATE~3 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.419 ns) 3.148 ns NEXT_STATE 3 REG LCCOMB_X47_Y50_N24 1 " "Info: 3: + IC(0.681 ns) + CELL(0.419 ns) = 3.148 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 57.69 % ) " "Info: Total cell delay = 1.816 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.332 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.332 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { START_Y NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { START_Y {} START_Y~combout {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.651ns 0.681ns } { 0.000ns 0.959ns 0.438ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.679 ns + " "Info: + Micro setup delay of destination is 0.679 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 3.232 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_Y\" to destination register is 3.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.150 ns) 2.833 ns NEXT_STATE~1 3 COMB LCCOMB_X47_Y50_N10 1 " "Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 2.833 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { CURRENT_STATE NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 3.232 ns NEXT_STATE 4 REG LCCOMB_X47_Y50_N24 1 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 3.232 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 63.30 % ) " "Info: Total cell delay = 2.046 ns ( 63.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.186 ns ( 36.70 % ) " "Info: Total interconnect delay = 1.186 ns ( 36.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { CLK_Y CURRENT_STATE NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.232 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.318ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { START_Y NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { START_Y {} START_Y~combout {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.651ns 0.681ns } { 0.000ns 0.959ns 0.438ns 0.419ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { CLK_Y CURRENT_STATE NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.232 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.318ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Y EXTPULSE_Z CURRENT_STATE 6.006 ns register " "Info: tco from clock \"CLK_Y\" to destination pin \"EXTPULSE_Z\" through register \"CURRENT_STATE\" is 6.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 2.115 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to source register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.537 ns) 2.115 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 70.73 % ) " "Info: Total cell delay = 1.496 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.619 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest register pin " "Info: + Longest register to pin delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CURRENT_STATE 1 REG LCFF_X47_Y50_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(2.788 ns) 3.641 ns EXTPULSE_Z 2 PIN PIN_B15 0 " "Info: 2: + IC(0.853 ns) + CELL(2.788 ns) = 3.641 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'EXTPULSE_Z'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { CURRENT_STATE EXTPULSE_Z } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 76.57 % ) " "Info: Total cell delay = 2.788 ns ( 76.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.853 ns ( 23.43 % ) " "Info: Total interconnect delay = 0.853 ns ( 23.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { CURRENT_STATE EXTPULSE_Z } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { CURRENT_STATE {} EXTPULSE_Z {} } { 0.000ns 0.853ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { CURRENT_STATE EXTPULSE_Z } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { CURRENT_STATE {} EXTPULSE_Z {} } { 0.000ns 0.853ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "NEXT_STATE START_Y CLK_Y 4.328 ns register " "Info: th for register \"NEXT_STATE\" (data pin = \"START_Y\", clock pin = \"CLK_Y\") is 4.328 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.476 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to destination register is 7.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 2.831 ns \\STATE_TABLE:COUNT\[1\]~3 3 COMB LCCOMB_X47_Y50_N30 2 " "Info: 3: + IC(0.316 ns) + CELL(0.150 ns) = 2.831 ns; Loc. = LCCOMB_X47_Y50_N30; Fanout = 2; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { CURRENT_STATE \STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.000 ns) 3.524 ns \\STATE_TABLE:COUNT\[1\]~3clkctrl 4 COMB CLKCTRL_G10 6 " "Info: 4: + IC(0.693 ns) + CELL(0.000 ns) = 3.524 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3clkctrl'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.150 ns) 5.313 ns \\STATE_TABLE:COUNT\[5\] 5 REG LCCOMB_X48_Y50_N24 11 " "Info: 5: + IC(1.639 ns) + CELL(0.150 ns) = 5.313 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 11; REG Node = '\\STATE_TABLE:COUNT\[5\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.275 ns) 6.578 ns NEXT_STATE~2 6 COMB LCCOMB_X47_Y50_N8 2 " "Info: 6: + IC(0.990 ns) + CELL(0.275 ns) = 6.578 ns; Loc. = LCCOMB_X47_Y50_N8; Fanout = 2; COMB Node = 'NEXT_STATE~2'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { \STATE_TABLE:COUNT[5] NEXT_STATE~2 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 7.077 ns NEXT_STATE~1 7 COMB LCCOMB_X47_Y50_N10 1 " "Info: 7: + IC(0.254 ns) + CELL(0.245 ns) = 7.077 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { NEXT_STATE~2 NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.476 ns NEXT_STATE 8 REG LCCOMB_X47_Y50_N24 1 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.33 % ) " "Info: Total cell delay = 2.716 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.760 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.760 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.148 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns START_Y 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'START_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.438 ns) 2.048 ns NEXT_STATE~3 2 COMB LCCOMB_X47_Y50_N26 1 " "Info: 2: + IC(0.651 ns) + CELL(0.438 ns) = 2.048 ns; Loc. = LCCOMB_X47_Y50_N26; Fanout = 1; COMB Node = 'NEXT_STATE~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { START_Y NEXT_STATE~3 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.419 ns) 3.148 ns NEXT_STATE 3 REG LCCOMB_X47_Y50_N24 1 " "Info: 3: + IC(0.681 ns) + CELL(0.419 ns) = 3.148 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 57.69 % ) " "Info: Total cell delay = 1.816 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.332 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.332 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { START_Y NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { START_Y {} START_Y~combout {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.651ns 0.681ns } { 0.000ns 0.959ns 0.438ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { START_Y NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { START_Y {} START_Y~combout {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.651ns 0.681ns } { 0.000ns 0.959ns 0.438ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 20:01:12 2014 " "Info: Processing ended: Tue Feb 18 20:01:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
