// Seed: 4146474790
module module_0;
  wire id_1, id_2, id_3, id_4, id_5, id_6 = id_1;
endmodule
module module_1 ();
  tri id_2;
  module_0();
  assign id_2 = 1 ? 1 : !(1);
  reg id_3;
  always @(id_1 ^ id_2 > 1 or ~id_3) id_3 = #0 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[1] = 1;
  module_0();
  wire id_17;
  assign id_2 = id_17;
endmodule
