# Verilog Assignment â€” Basic Gates, Boolean Expressions, Multiplexers, Priority Encoder, Decoder

**Deadline:** Thu, 6 Nov 2025

This repo contains Verilog modules and testbenches for:
- Basic gates (AND, OR, NOT, NAND, NOR, XOR, XNOR)
- Boolean expressions examples
- Multiplexers (2:1, 4:1, 8:1)
- Priority encoder (4-to-2)
- Decoders (2-to-4, 3-to-8)

## Simulation
Requires Icarus Verilog.
```bash
# simulate all
make sim_all

# or individual
make sim_gates
