\hypertarget{union__hw__gpio__pddr}{}\section{\+\_\+hw\+\_\+gpio\+\_\+pddr Union Reference}
\label{union__hw__gpio__pddr}\index{\+\_\+hw\+\_\+gpio\+\_\+pddr@{\+\_\+hw\+\_\+gpio\+\_\+pddr}}


H\+W\+\_\+\+G\+P\+I\+O\+\_\+\+P\+D\+DR -\/ Port Data Direction Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+gpio.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields}{\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__gpio__pddr_ab345eb09a4905d653b6abeab92934562}{}\label{union__hw__gpio__pddr_ab345eb09a4905d653b6abeab92934562}

\item 
struct \hyperlink{struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields}{\+\_\+hw\+\_\+gpio\+\_\+pddr\+::\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__gpio__pddr_a2dd277118c8564db01d18234468abc02}{}\label{union__hw__gpio__pddr_a2dd277118c8564db01d18234468abc02}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+G\+P\+I\+O\+\_\+\+P\+D\+DR -\/ Port Data Direction Register (RW) 

Reset value\+: 0x00000000U

The P\+D\+DR configures the individual port pins for input or output. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+gpio.\+h\end{DoxyCompactItemize}
