/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module qrst_flat(SETQ, CLRQ, SET, SETCLK, SETRST_N, CLR, CLRCLK, CLRRST_N);
  output SETQ;
  reg SETQ;
  output CLRQ;
  reg CLRQ;
  input SET;
  wire SET;
  input SETCLK;
  wire SETCLK;
  input SETRST_N;
  wire SETRST_N;
  input CLR;
  wire CLR;
  input CLRCLK;
  wire CLRCLK;
  input CLRRST_N;
  wire CLRRST_N;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  reg \clr_edge2pulse.D1_R ;
  wire \clr_edge2pulse.PULSE_ ;
  reg \clr_edge2toggle.D1_R_1 ;
  reg \clr_edge2toggle.TOGGLE__1 ;
  wire \clr_edge2toggle.Toggle_P_1 ;
  wire \clr_toggle2edge.PULSE__1 ;
  reg \clr_toggle2edge.Toggle_D0_R_1 ;
  reg \clr_toggle2edge.Toggle_D1_R_1 ;
  reg \clr_toggle2edge.Toggle_D2_R_1 ;
  wire \onetoset.Flop_P ;
  wire \onetoset.SET ;
  reg \set_edge2pulse.D1_R ;
  reg \set_edge2toggle.D1_R_1 ;
  reg \set_edge2toggle.TOGGLE__1 ;
  wire \set_edge2toggle.Toggle_P_1 ;
  wire \set_toggle2edge.PULSE__1 ;
  reg \set_toggle2edge.Toggle_D0_R_1 ;
  reg \set_toggle2edge.Toggle_D1_R_1 ;
  reg \set_toggle2edge.Toggle_D2_R_1 ;
  wire \zerotoclear.Flop_P ;
  assign \clr_edge2pulse.PULSE_  = CLR & _00_;
  assign _00_ = ~ \clr_edge2pulse.D1_R ;
  always @(posedge CLRCLK, negedge CLRRST_N)
    if (!CLRRST_N) \clr_edge2pulse.D1_R  <= 1'h0;
    else \clr_edge2pulse.D1_R  <= CLR;
  assign _01_ = CLR & _05_;
  assign _02_ = _01_ & _06_;
  assign _03_ = CLR & _07_;
  assign _04_ = _08_ & \clr_edge2toggle.TOGGLE__1 ;
  assign _05_ = ~ \clr_edge2toggle.D1_R_1 ;
  assign _06_ = ~ \clr_edge2toggle.TOGGLE__1 ;
  assign _07_ = ~ \clr_edge2toggle.D1_R_1 ;
  assign _08_ = ~ _03_;
  assign \clr_edge2toggle.Toggle_P_1  = _02_ | _04_;
  always @(posedge CLRCLK, negedge CLRRST_N)
    if (!CLRRST_N) \clr_edge2toggle.D1_R_1  <= 1'h0;
    else \clr_edge2toggle.D1_R_1  <= CLR;
  always @(posedge CLRCLK, negedge CLRRST_N)
    if (!CLRRST_N) \clr_edge2toggle.TOGGLE__1  <= 1'h0;
    else \clr_edge2toggle.TOGGLE__1  <= \clr_edge2toggle.Toggle_P_1 ;
  always @(posedge SETCLK, negedge SETRST_N)
    if (!SETRST_N) \clr_toggle2edge.Toggle_D1_R_1  <= 1'h0;
    else \clr_toggle2edge.Toggle_D1_R_1  <= \clr_toggle2edge.Toggle_D0_R_1 ;
  always @(posedge SETCLK, negedge SETRST_N)
    if (!SETRST_N) \clr_toggle2edge.Toggle_D2_R_1  <= 1'h0;
    else \clr_toggle2edge.Toggle_D2_R_1  <= \clr_toggle2edge.Toggle_D1_R_1 ;
  always @(posedge SETCLK, negedge SETRST_N)
    if (!SETRST_N) \clr_toggle2edge.Toggle_D0_R_1  <= 1'h0;
    else \clr_toggle2edge.Toggle_D0_R_1  <= \clr_edge2toggle.TOGGLE__1 ;
  assign \clr_toggle2edge.PULSE__1  = \clr_toggle2edge.Toggle_D1_R_1  ^ \clr_toggle2edge.Toggle_D2_R_1 ;
  assign \onetoset.Flop_P  = _10_ & _09_;
  assign _09_ = ~ \clr_toggle2edge.PULSE__1 ;
  assign _10_ = \onetoset.SET  | SETQ;
  always @(posedge SETCLK, negedge SETRST_N)
    if (!SETRST_N) SETQ <= 1'h0;
    else SETQ <= \onetoset.Flop_P ;
  assign \onetoset.SET  = SET & _11_;
  assign _11_ = ~ \set_edge2pulse.D1_R ;
  always @(posedge SETCLK, negedge SETRST_N)
    if (!SETRST_N) \set_edge2pulse.D1_R  <= 1'h0;
    else \set_edge2pulse.D1_R  <= SET;
  assign _12_ = SET & _16_;
  assign _13_ = _12_ & _17_;
  assign _14_ = SET & _18_;
  assign _15_ = _19_ & \set_edge2toggle.TOGGLE__1 ;
  assign _16_ = ~ \set_edge2toggle.D1_R_1 ;
  assign _17_ = ~ \set_edge2toggle.TOGGLE__1 ;
  assign _18_ = ~ \set_edge2toggle.D1_R_1 ;
  assign _19_ = ~ _14_;
  assign \set_edge2toggle.Toggle_P_1  = _13_ | _15_;
  always @(posedge SETCLK, negedge SETRST_N)
    if (!SETRST_N) \set_edge2toggle.D1_R_1  <= 1'h0;
    else \set_edge2toggle.D1_R_1  <= SET;
  always @(posedge SETCLK, negedge SETRST_N)
    if (!SETRST_N) \set_edge2toggle.TOGGLE__1  <= 1'h0;
    else \set_edge2toggle.TOGGLE__1  <= \set_edge2toggle.Toggle_P_1 ;
  always @(posedge CLRCLK, negedge CLRRST_N)
    if (!CLRRST_N) \set_toggle2edge.Toggle_D1_R_1  <= 1'h0;
    else \set_toggle2edge.Toggle_D1_R_1  <= \set_toggle2edge.Toggle_D0_R_1 ;
  always @(posedge CLRCLK, negedge CLRRST_N)
    if (!CLRRST_N) \set_toggle2edge.Toggle_D2_R_1  <= 1'h0;
    else \set_toggle2edge.Toggle_D2_R_1  <= \set_toggle2edge.Toggle_D1_R_1 ;
  always @(posedge CLRCLK, negedge CLRRST_N)
    if (!CLRRST_N) \set_toggle2edge.Toggle_D0_R_1  <= 1'h0;
    else \set_toggle2edge.Toggle_D0_R_1  <= \set_edge2toggle.TOGGLE__1 ;
  assign \set_toggle2edge.PULSE__1  = \set_toggle2edge.Toggle_D1_R_1  ^ \set_toggle2edge.Toggle_D2_R_1 ;
  assign \zerotoclear.Flop_P  = _21_ & _20_;
  assign _20_ = ~ \clr_edge2pulse.PULSE_ ;
  assign _21_ = \set_toggle2edge.PULSE__1  | CLRQ;
  always @(posedge CLRCLK, negedge CLRRST_N)
    if (!CLRRST_N) CLRQ <= 1'h0;
    else CLRQ <= \zerotoclear.Flop_P ;
endmodule
