{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719409473300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719409473300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 08:44:33 2024 " "Processing started: Wed Jun 26 08:44:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719409473300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409473300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409473300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719409473682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719409473683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bintobcd-structural " "Found design unit 1: bintobcd-structural" {  } { { "bintobcd.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/bintobcd.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484178 ""} { "Info" "ISGN_ENTITY_NAME" "1 bintobcd " "Found entity 1: bintobcd" {  } { { "bintobcd.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/bintobcd.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409484178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-arq " "Found design unit 1: reloj-arq" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484180 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409484180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "reg.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484182 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409484182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/my_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409484183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa-structural_0 " "Found design unit 1: hexa-structural_0" {  } { { "hexa.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/hexa.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484185 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa " "Found entity 1: hexa" {  } { { "hexa.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/hexa.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409484185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-structural " "Found design unit 1: divisor_freq-structural" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/divisor_freq.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484186 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/divisor_freq.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409484186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arq " "Found design unit 1: counter-arq" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484187 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409484187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_gt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_gt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_gt-arq " "Found design unit 1: comparator_gt-arq" {  } { { "comparator_gt.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/comparator_gt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484189 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_gt " "Found entity 1: comparator_gt" {  } { { "comparator_gt.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/comparator_gt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409484189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arq " "Found design unit 1: comparator-arq" {  } { { "comparator.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484190 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719409484190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409484190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj " "Elaborating entity \"reloj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719409484222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq divisor_freq:divisor1 " "Elaborating entity \"divisor_freq\" for hierarchy \"divisor_freq:divisor1\"" {  } { { "reloj.vhd" "divisor1" { Text "C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719409484241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:contador1 " "Elaborating entity \"counter\" for hierarchy \"counter:contador1\"" {  } { { "reloj.vhd" "contador1" { Text "C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719409484243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comporador1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comporador1\"" {  } { { "reloj.vhd" "comporador1" { Text "C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719409484245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd bintobcd:bin1 " "Elaborating entity \"bintobcd\" for hierarchy \"bintobcd:bin1\"" {  } { { "reloj.vhd" "bin1" { Text "C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719409484246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa hexa:hexa1 " "Elaborating entity \"hexa\" for hierarchy \"hexa:hexa1\"" {  } { { "reloj.vhd" "hexa1" { Text "C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719409484247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:contador3 " "Elaborating entity \"counter\" for hierarchy \"counter:contador3\"" {  } { { "reloj.vhd" "contador3" { Text "C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719409484250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_gt comparator_gt:comparato_1h " "Elaborating entity \"comparator_gt\" for hierarchy \"comparator_gt:comparato_1h\"" {  } { { "reloj.vhd" "comparato_1h" { Text "C:/Users/Frank/Desktop/reloj_prueva/reloj.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719409484251 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:contador3\|q_reg\[1\] counter:contador3\|q_reg\[1\]~_emulated counter:contador3\|q_reg\[1\]~1 " "Register \"counter:contador3\|q_reg\[1\]\" is converted into an equivalent circuit using register \"counter:contador3\|q_reg\[1\]~_emulated\" and latch \"counter:contador3\|q_reg\[1\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719409484776 "|reloj|counter:contador3|q_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:contador3\|q_reg\[0\] counter:contador3\|q_reg\[0\]~_emulated counter:contador3\|q_reg\[0\]~5 " "Register \"counter:contador3\|q_reg\[0\]\" is converted into an equivalent circuit using register \"counter:contador3\|q_reg\[0\]~_emulated\" and latch \"counter:contador3\|q_reg\[0\]~5\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719409484776 "|reloj|counter:contador3|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:contador2\|q_reg\[0\] counter:contador2\|q_reg\[0\]~_emulated counter:contador2\|q_reg\[0\]~1 " "Register \"counter:contador2\|q_reg\[0\]\" is converted into an equivalent circuit using register \"counter:contador2\|q_reg\[0\]~_emulated\" and latch \"counter:contador2\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719409484776 "|reloj|counter:contador2|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:contador2\|q_reg\[4\] counter:contador2\|q_reg\[4\]~_emulated counter:contador2\|q_reg\[4\]~5 " "Register \"counter:contador2\|q_reg\[4\]\" is converted into an equivalent circuit using register \"counter:contador2\|q_reg\[4\]~_emulated\" and latch \"counter:contador2\|q_reg\[4\]~5\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719409484776 "|reloj|counter:contador2|q_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:contador2\|q_reg\[3\] counter:contador2\|q_reg\[3\]~_emulated counter:contador2\|q_reg\[4\]~5 " "Register \"counter:contador2\|q_reg\[3\]\" is converted into an equivalent circuit using register \"counter:contador2\|q_reg\[3\]~_emulated\" and latch \"counter:contador2\|q_reg\[4\]~5\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719409484776 "|reloj|counter:contador2|q_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:contador2\|q_reg\[2\] counter:contador2\|q_reg\[2\]~_emulated counter:contador2\|q_reg\[2\]~11 " "Register \"counter:contador2\|q_reg\[2\]\" is converted into an equivalent circuit using register \"counter:contador2\|q_reg\[2\]~_emulated\" and latch \"counter:contador2\|q_reg\[2\]~11\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719409484776 "|reloj|counter:contador2|q_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:contador1\|q_reg\[0\] counter:contador1\|q_reg\[0\]~_emulated counter:contador1\|q_reg\[0\]~1 " "Register \"counter:contador1\|q_reg\[0\]\" is converted into an equivalent circuit using register \"counter:contador1\|q_reg\[0\]~_emulated\" and latch \"counter:contador1\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719409484776 "|reloj|counter:contador1|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:contador1\|q_reg\[2\] counter:contador1\|q_reg\[2\]~_emulated counter:contador1\|q_reg\[0\]~1 " "Register \"counter:contador1\|q_reg\[2\]\" is converted into an equivalent circuit using register \"counter:contador1\|q_reg\[2\]~_emulated\" and latch \"counter:contador1\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/reloj_prueva/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719409484776 "|reloj|counter:contador1|q_reg[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1719409484776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719409484924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719409485815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719409485815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719409485864 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719409485864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719409485864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719409485864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719409485884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 08:44:45 2024 " "Processing ended: Wed Jun 26 08:44:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719409485884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719409485884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719409485884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719409485884 ""}
