name: USBPHYC
description: Register interface
groupName: USBPHYC
source: STM32F730 SVD v1.5
registers:
  - name: PLL1
    displayName: PLL1
    description: PLL1 control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PLL1EN
        description: Enable the PLL1 inside PHY
        bitOffset: 0
        bitWidth: 1
      - name: PLL1SEL
        description: ': Controls the PHY PLL1 input clock frequency selection'
        bitOffset: 1
        bitWidth: 3
  - name: TUNE
    displayName: TUNE
    description: Tuning control register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: INCURREN
        description: Controls the current boosting function
        bitOffset: 0
        bitWidth: 1
      - name: INCURRINT
        description: Controls PHY current boosting
        bitOffset: 1
        bitWidth: 1
      - name: LFSCAPEN
        description: ': Enables the Low Full Speed feedback capacitor'
        bitOffset: 2
        bitWidth: 1
      - name: HSDRVSLEW
        description: Controls the HS driver slew rate
        bitOffset: 3
        bitWidth: 1
      - name: HSDRVDCCUR
        description: Decreases the HS driver DC level
        bitOffset: 4
        bitWidth: 1
      - name: HSDRVDCLEV
        description: Increases the HS Driver DC level. Not applicable during the HS Test J and Test K data transfer
        bitOffset: 5
        bitWidth: 1
      - name: HSDRVCURINCR
        description: Enable the HS driver current increase feature
        bitOffset: 6
        bitWidth: 1
      - name: FSDRVRFADJ
        description: Tuning pin to adjust the full speed rise/fall time
        bitOffset: 7
        bitWidth: 1
      - name: HSDRVRFRED
        description: High Speed rise-fall reduction enable
        bitOffset: 8
        bitWidth: 1
      - name: HSDRVCHKITRM
        description: HS Driver current trimming pins for choke compensation
        bitOffset: 9
        bitWidth: 4
      - name: HSDRVCHKZTRM
        description: Controls the PHY bus HS driver impedance tuning for choke compensation
        bitOffset: 13
        bitWidth: 2
      - name: SQLCHCTL
        description: Adjust the squelch DC threshold value
        bitOffset: 15
        bitWidth: 2
      - name: HDRXGNEQEN
        description: Enables the HS Rx Gain Equalizer
        bitOffset: 17
        bitWidth: 1
      - name: STAGSEL
        description: HS Tx staggering enable
        bitOffset: 18
        bitWidth: 1
      - name: HSFALLPREEM
        description: HS Fall time control of single ended signals during pre-emphasis
        bitOffset: 19
        bitWidth: 1
      - name: HSRXOFF
        description: ': HS Receiver Offset adjustment'
        bitOffset: 20
        bitWidth: 2
      - name: SHTCCTCTLPROT
        description: Enables the short circuit protection circuitry in LS/FS driver
        bitOffset: 22
        bitWidth: 1
      - name: SQLBYP
        description: This pin is used to bypass the squelch inter-locking circuitry
        bitOffset: 23
        bitWidth: 1
  - name: LDO
    displayName: LDO
    description: LDO control and status register
    addressOffset: 24
    size: 32
    resetValue: 1
    fields:
      - name: LDO_USED
        description: Indicates the presence of the LDO in the chip
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: LDO_STATUS
        description: Monitors the status of the PHY's LDO
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: LDO_DISABLE
        description: Controls disable of the High Speed PHY's LDO
        bitOffset: 2
        bitWidth: 1
        access: read-write
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
