

================================================================
== Vitis HLS Report for 'initialize_padded_memory_16_10_0_s'
================================================================
* Date:           Sun Nov 10 15:48:06 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_41_2  |      160|      160|         1|          1|          1|   160|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       68|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       19|      131|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_356_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln40_fu_368_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln41_fu_420_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln40_fu_350_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln41_fu_374_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln40_1_fu_388_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln40_fu_380_p3    |    select|   0|  0|   4|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  68|          31|          21|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_m_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_x_load               |   9|          2|    4|          8|
    |indvar_flatten_fu_104                 |   9|          2|    8|         16|
    |m_fu_100                              |   9|          2|    5|         10|
    |x_fu_96                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   35|         70|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  1|   0|    1|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |indvar_flatten_fu_104  |  8|   0|    8|          0|
    |m_fu_100               |  5|   0|    5|          0|
    |x_fu_96                |  4|   0|    4|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 19|   0|   19|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  initialize_padded_memory<16, 10, 0>|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  initialize_padded_memory<16, 10, 0>|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  initialize_padded_memory<16, 10, 0>|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  initialize_padded_memory<16, 10, 0>|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  initialize_padded_memory<16, 10, 0>|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  initialize_padded_memory<16, 10, 0>|  return value|
|input_0_address0   |  out|    4|   ap_memory|                              input_0|         array|
|input_0_ce0        |  out|    1|   ap_memory|                              input_0|         array|
|input_0_we0        |  out|    1|   ap_memory|                              input_0|         array|
|input_0_d0         |  out|   10|   ap_memory|                              input_0|         array|
|input_1_address0   |  out|    4|   ap_memory|                              input_1|         array|
|input_1_ce0        |  out|    1|   ap_memory|                              input_1|         array|
|input_1_we0        |  out|    1|   ap_memory|                              input_1|         array|
|input_1_d0         |  out|   10|   ap_memory|                              input_1|         array|
|input_2_address0   |  out|    4|   ap_memory|                              input_2|         array|
|input_2_ce0        |  out|    1|   ap_memory|                              input_2|         array|
|input_2_we0        |  out|    1|   ap_memory|                              input_2|         array|
|input_2_d0         |  out|   10|   ap_memory|                              input_2|         array|
|input_3_address0   |  out|    4|   ap_memory|                              input_3|         array|
|input_3_ce0        |  out|    1|   ap_memory|                              input_3|         array|
|input_3_we0        |  out|    1|   ap_memory|                              input_3|         array|
|input_3_d0         |  out|   10|   ap_memory|                              input_3|         array|
|input_4_address0   |  out|    4|   ap_memory|                              input_4|         array|
|input_4_ce0        |  out|    1|   ap_memory|                              input_4|         array|
|input_4_we0        |  out|    1|   ap_memory|                              input_4|         array|
|input_4_d0         |  out|   10|   ap_memory|                              input_4|         array|
|input_5_address0   |  out|    4|   ap_memory|                              input_5|         array|
|input_5_ce0        |  out|    1|   ap_memory|                              input_5|         array|
|input_5_we0        |  out|    1|   ap_memory|                              input_5|         array|
|input_5_d0         |  out|   10|   ap_memory|                              input_5|         array|
|input_6_address0   |  out|    4|   ap_memory|                              input_6|         array|
|input_6_ce0        |  out|    1|   ap_memory|                              input_6|         array|
|input_6_we0        |  out|    1|   ap_memory|                              input_6|         array|
|input_6_d0         |  out|   10|   ap_memory|                              input_6|         array|
|input_7_address0   |  out|    4|   ap_memory|                              input_7|         array|
|input_7_ce0        |  out|    1|   ap_memory|                              input_7|         array|
|input_7_we0        |  out|    1|   ap_memory|                              input_7|         array|
|input_7_d0         |  out|   10|   ap_memory|                              input_7|         array|
|input_8_address0   |  out|    4|   ap_memory|                              input_8|         array|
|input_8_ce0        |  out|    1|   ap_memory|                              input_8|         array|
|input_8_we0        |  out|    1|   ap_memory|                              input_8|         array|
|input_8_d0         |  out|   10|   ap_memory|                              input_8|         array|
|input_9_address0   |  out|    4|   ap_memory|                              input_9|         array|
|input_9_ce0        |  out|    1|   ap_memory|                              input_9|         array|
|input_9_we0        |  out|    1|   ap_memory|                              input_9|         array|
|input_9_d0         |  out|   10|   ap_memory|                              input_9|         array|
|input_10_address0  |  out|    4|   ap_memory|                             input_10|         array|
|input_10_ce0       |  out|    1|   ap_memory|                             input_10|         array|
|input_10_we0       |  out|    1|   ap_memory|                             input_10|         array|
|input_10_d0        |  out|   10|   ap_memory|                             input_10|         array|
|input_11_address0  |  out|    4|   ap_memory|                             input_11|         array|
|input_11_ce0       |  out|    1|   ap_memory|                             input_11|         array|
|input_11_we0       |  out|    1|   ap_memory|                             input_11|         array|
|input_11_d0        |  out|   10|   ap_memory|                             input_11|         array|
|input_12_address0  |  out|    4|   ap_memory|                             input_12|         array|
|input_12_ce0       |  out|    1|   ap_memory|                             input_12|         array|
|input_12_we0       |  out|    1|   ap_memory|                             input_12|         array|
|input_12_d0        |  out|   10|   ap_memory|                             input_12|         array|
|input_13_address0  |  out|    4|   ap_memory|                             input_13|         array|
|input_13_ce0       |  out|    1|   ap_memory|                             input_13|         array|
|input_13_we0       |  out|    1|   ap_memory|                             input_13|         array|
|input_13_d0        |  out|   10|   ap_memory|                             input_13|         array|
|input_14_address0  |  out|    4|   ap_memory|                             input_14|         array|
|input_14_ce0       |  out|    1|   ap_memory|                             input_14|         array|
|input_14_we0       |  out|    1|   ap_memory|                             input_14|         array|
|input_14_d0        |  out|   10|   ap_memory|                             input_14|         array|
|input_15_address0  |  out|    4|   ap_memory|                             input_15|         array|
|input_15_ce0       |  out|    1|   ap_memory|                             input_15|         array|
|input_15_we0       |  out|    1|   ap_memory|                             input_15|         array|
|input_15_d0        |  out|   10|   ap_memory|                             input_15|         array|
+-------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 4 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 5 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln40 = store i8 0, i8 %indvar_flatten" [./layer.h:40]   --->   Operation 7 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln40 = store i5 0, i5 %m" [./layer.h:40]   --->   Operation 8 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln40 = store i4 0, i4 %x" [./layer.h:40]   --->   Operation 9 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [./layer.h:40]   --->   Operation 10 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [./layer.h:40]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.58ns)   --->   "%icmp_ln40 = icmp_eq  i8 %indvar_flatten_load, i8 160" [./layer.h:40]   --->   Operation 12 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln40_1 = add i8 %indvar_flatten_load, i8 1" [./layer.h:40]   --->   Operation 13 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc16, void %for.end18" [./layer.h:40]   --->   Operation 14 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_load = load i4 %x" [./layer.h:41]   --->   Operation 15 'load' 'x_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m_load = load i5 %m" [./layer.h:40]   --->   Operation 16 'load' 'm_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln40 = add i5 %m_load, i5 1" [./layer.h:40]   --->   Operation 17 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"   --->   Operation 18 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln41 = icmp_eq  i4 %x_load, i4 10" [./layer.h:41]   --->   Operation 20 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.35ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i4 0, i4 %x_load" [./layer.h:40]   --->   Operation 21 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i5 %add_ln40, i5 %m_load" [./layer.h:40]   --->   Operation 22 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i5 %select_ln40_1" [./layer.h:40]   --->   Operation 23 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %select_ln40" [./layer.h:41]   --->   Operation 24 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [./layer.h:42]   --->   Operation 25 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [./layer.h:41]   --->   Operation 26 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i10 %input_0, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 27 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i10 %input_1, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 28 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i10 %input_2, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 29 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i10 %input_3, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 30 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i10 %input_4, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 31 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i10 %input_5, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 32 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i10 %input_6, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 33 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i10 %input_7, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 34 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr i10 %input_8, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 35 'getelementptr' 'input_8_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr i10 %input_9, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 36 'getelementptr' 'input_9_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr i10 %input_10, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 37 'getelementptr' 'input_10_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr i10 %input_11, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 38 'getelementptr' 'input_11_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr i10 %input_12, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 39 'getelementptr' 'input_12_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr i10 %input_13, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 40 'getelementptr' 'input_13_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr i10 %input_14, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 41 'getelementptr' 'input_14_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr i10 %input_15, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 42 'getelementptr' 'input_15_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.34ns)   --->   "%switch_ln44 = switch i4 %trunc_ln40, void %arrayidx122.910.case.15, i4 0, void %arrayidx122.910.case.0, i4 1, void %arrayidx122.910.case.1, i4 2, void %arrayidx122.910.case.2, i4 3, void %arrayidx122.910.case.3, i4 4, void %arrayidx122.910.case.4, i4 5, void %arrayidx122.910.case.5, i4 6, void %arrayidx122.910.case.6, i4 7, void %arrayidx122.910.case.7, i4 8, void %arrayidx122.910.case.8, i4 9, void %arrayidx122.910.case.9, i4 10, void %arrayidx122.910.case.10, i4 11, void %arrayidx122.910.case.11, i4 12, void %arrayidx122.910.case.12, i4 13, void %arrayidx122.910.case.13, i4 14, void %arrayidx122.910.case.14" [./layer.h:44]   --->   Operation 43 'switch' 'switch_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.34>
ST_1 : Operation 44 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_14_addr" [./layer.h:44]   --->   Operation 44 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 14)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 45 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 14)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_13_addr" [./layer.h:44]   --->   Operation 46 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 13)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 47 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 13)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_12_addr" [./layer.h:44]   --->   Operation 48 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 12)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 49 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 12)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_11_addr" [./layer.h:44]   --->   Operation 50 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 11)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 51 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 11)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_10_addr" [./layer.h:44]   --->   Operation 52 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 10)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 53 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 10)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_9_addr" [./layer.h:44]   --->   Operation 54 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 9)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 55 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 9)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_8_addr" [./layer.h:44]   --->   Operation 56 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 8)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 57 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 8)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_7_addr" [./layer.h:44]   --->   Operation 58 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 59 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_6_addr" [./layer.h:44]   --->   Operation 60 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 61 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_5_addr" [./layer.h:44]   --->   Operation 62 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 63 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_4_addr" [./layer.h:44]   --->   Operation 64 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 65 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_3_addr" [./layer.h:44]   --->   Operation 66 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 67 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_2_addr" [./layer.h:44]   --->   Operation 68 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 69 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_1_addr" [./layer.h:44]   --->   Operation 70 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 71 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_0_addr" [./layer.h:44]   --->   Operation 72 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 73 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_15_addr" [./layer.h:44]   --->   Operation 74 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 15)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 75 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 15)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln41 = add i4 %select_ln40, i4 1" [./layer.h:41]   --->   Operation 76 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln41 = store i8 %add_ln40_1, i8 %indvar_flatten" [./layer.h:41]   --->   Operation 77 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln41 = store i5 %select_ln40_1, i5 %m" [./layer.h:41]   --->   Operation 78 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln41 = store i4 %add_ln41, i4 %x" [./layer.h:41]   --->   Operation 79 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc" [./layer.h:41]   --->   Operation 80 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [./layer.h:48]   --->   Operation 81 'ret' 'ret_ln48' <Predicate = (icmp_ln40)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                   (alloca           ) [ 01]
m                   (alloca           ) [ 01]
indvar_flatten      (alloca           ) [ 01]
store_ln40          (store            ) [ 00]
store_ln40          (store            ) [ 00]
store_ln40          (store            ) [ 00]
br_ln40             (br               ) [ 00]
indvar_flatten_load (load             ) [ 00]
icmp_ln40           (icmp             ) [ 01]
add_ln40_1          (add              ) [ 00]
br_ln40             (br               ) [ 00]
x_load              (load             ) [ 00]
m_load              (load             ) [ 00]
add_ln40            (add              ) [ 00]
specloopname_ln0    (specloopname     ) [ 00]
empty               (speclooptripcount) [ 00]
icmp_ln41           (icmp             ) [ 00]
select_ln40         (select           ) [ 00]
select_ln40_1       (select           ) [ 00]
trunc_ln40          (trunc            ) [ 01]
zext_ln41           (zext             ) [ 00]
specpipeline_ln42   (specpipeline     ) [ 00]
specloopname_ln41   (specloopname     ) [ 00]
input_0_addr        (getelementptr    ) [ 00]
input_1_addr        (getelementptr    ) [ 00]
input_2_addr        (getelementptr    ) [ 00]
input_3_addr        (getelementptr    ) [ 00]
input_4_addr        (getelementptr    ) [ 00]
input_5_addr        (getelementptr    ) [ 00]
input_6_addr        (getelementptr    ) [ 00]
input_7_addr        (getelementptr    ) [ 00]
input_8_addr        (getelementptr    ) [ 00]
input_9_addr        (getelementptr    ) [ 00]
input_10_addr       (getelementptr    ) [ 00]
input_11_addr       (getelementptr    ) [ 00]
input_12_addr       (getelementptr    ) [ 00]
input_13_addr       (getelementptr    ) [ 00]
input_14_addr       (getelementptr    ) [ 00]
input_15_addr       (getelementptr    ) [ 00]
switch_ln44         (switch           ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
store_ln44          (store            ) [ 00]
br_ln44             (br               ) [ 00]
add_ln41            (add              ) [ 00]
store_ln41          (store            ) [ 00]
store_ln41          (store            ) [ 00]
store_ln41          (store            ) [ 00]
br_ln41             (br               ) [ 00]
ret_ln48            (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="x_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="m_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="input_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_2_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="input_3_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_4_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="input_5_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_6_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_6_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="input_7_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_7_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_8_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_8_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="input_9_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_9_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="input_10_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_10_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="input_11_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_11_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_12_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_12_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="input_13_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_13_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_14_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_14_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="input_15_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_15_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln44_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="10" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln44_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln44_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln44_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="10" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln44_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln44_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln44_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="10" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln44_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="10" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln44_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln44_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="10" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln44_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln44_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln44_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="10" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln44_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="10" slack="0"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln44_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln44_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln40_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln40_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln40_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_flatten_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln40_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln40_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="x_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="m_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln40_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln41_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln40_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln40_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln40_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln41_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln41_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln41_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln41_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln41_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="x_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="448" class="1005" name="m_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="455" class="1005" name="indvar_flatten_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="66" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="66" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="66" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="94" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="206" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="94" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="199" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="94" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="192" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="94" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="185" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="94" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="178" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="94" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="171" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="94" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="164" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="94" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="157" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="94" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="150" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="94" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="143" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="94" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="136" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="94" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="129" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="309"><net_src comp="94" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="122" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="94" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="115" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="94" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="108" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="94" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="213" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="347" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="362" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="38" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="362" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="393"><net_src comp="374" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="368" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="365" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="380" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="411"><net_src comp="400" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="412"><net_src comp="400" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="413"><net_src comp="400" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="414"><net_src comp="400" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="415"><net_src comp="400" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="416"><net_src comp="400" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="417"><net_src comp="400" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="418"><net_src comp="400" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="419"><net_src comp="400" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="424"><net_src comp="380" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="356" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="388" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="420" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="96" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="451"><net_src comp="100" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="458"><net_src comp="104" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="426" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_0 | {1 }
	Port: input_1 | {1 }
	Port: input_2 | {1 }
	Port: input_3 | {1 }
	Port: input_4 | {1 }
	Port: input_5 | {1 }
	Port: input_6 | {1 }
	Port: input_7 | {1 }
	Port: input_8 | {1 }
	Port: input_9 | {1 }
	Port: input_10 | {1 }
	Port: input_11 | {1 }
	Port: input_12 | {1 }
	Port: input_13 | {1 }
	Port: input_14 | {1 }
	Port: input_15 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		indvar_flatten_load : 1
		icmp_ln40 : 2
		add_ln40_1 : 2
		br_ln40 : 3
		x_load : 1
		m_load : 1
		add_ln40 : 2
		icmp_ln41 : 2
		select_ln40 : 3
		select_ln40_1 : 3
		trunc_ln40 : 4
		zext_ln41 : 4
		input_0_addr : 5
		input_1_addr : 5
		input_2_addr : 5
		input_3_addr : 5
		input_4_addr : 5
		input_5_addr : 5
		input_6_addr : 5
		input_7_addr : 5
		input_8_addr : 5
		input_9_addr : 5
		input_10_addr : 5
		input_11_addr : 5
		input_12_addr : 5
		input_13_addr : 5
		input_14_addr : 5
		input_15_addr : 5
		switch_ln44 : 5
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		store_ln44 : 6
		add_ln41 : 4
		store_ln41 : 3
		store_ln41 : 4
		store_ln41 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln40_1_fu_356  |    0    |    15   |
|    add   |    add_ln40_fu_368   |    0    |    12   |
|          |    add_ln41_fu_420   |    0    |    12   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln40_fu_350   |    0    |    11   |
|          |   icmp_ln41_fu_374   |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln40_fu_380  |    0    |    4    |
|          | select_ln40_1_fu_388 |    0    |    5    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln40_fu_396  |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln41_fu_400   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    68   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|indvar_flatten_reg_455|    8   |
|       m_reg_448      |    5   |
|       x_reg_441      |    4   |
+----------------------+--------+
|         Total        |   17   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   68   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   17   |    -   |
+-----------+--------+--------+
|   Total   |   17   |   68   |
+-----------+--------+--------+
