Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03_Full64; Runtime version I-2014.03_Full64;  Jul 17 23:42 2022
----------------------------------------------------------------
UVM-1.1d.VCS
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

VCD+ Writer I-2014.03_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file '/home/crazy/projects/async_fifo/sim/inter.vpd' was opened successfully.
Warning: [AD-MD] Missing dump for active drivers
  Missing dump for the following signals when doing active drivers analysis:
      * tb_top.rclk from time 0
  Some drivers couldn't be analyzed and will be shown as active.
  Please dump the listed signals if you need more precise active drivers 
  analysis.
Loading db file '/opt/synopsys/vcs_2014/gui/dve/libraries/syn/generic.sdb'
2 drivers (1 active statement) found for signal: tb_top.r_if.rclk
ok

           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      4.730 seconds;       Data structure size:   0.4Mb
Sun Jul 17 23:43:49 2022
