Classic Timing Analyzer report for FPGA2-3-1
Tue Nov 22 13:59:54 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK1000000'
  7. Clock Hold: 'CLK1000000'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------+--------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From               ; To                 ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------+--------------------+------------+------------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 20.697 ns                        ; 4xdec:inst40|inst4 ; piz                ; CLK1000000 ; --         ; 0            ;
; Clock Setup: 'CLK1000000'    ; N/A                                      ; None          ; 311.43 MHz ( period = 3.211 ns ) ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst  ; CLK1000000 ; CLK1000000 ; 0            ;
; Clock Hold: 'CLK1000000'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 5xdec:inst54|inst  ; 5xdec:inst54|inst2 ; CLK1000000 ; CLK1000000 ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;                    ;                    ;            ;            ; 1            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------+--------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK1000000      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK1000000'                                                                                                                                                                                      ;
+-------+------------------------------------------------+--------------------+--------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 311.43 MHz ( period = 3.211 ns )               ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.922 ns                ;
; N/A   ; 330.69 MHz ( period = 3.024 ns )               ; 5xdec:inst54|inst1 ; 5xdec:inst54|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst2 ; 5xdec:inst53|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst1 ; 5xdec:inst53|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst2 ; 5xdec:inst53|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst  ; 5xdec:inst55|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst40|inst4 ; 4xdec:inst40|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst40|inst  ; 4xdec:inst40|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst39|inst4 ; 4xdec:inst39|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst39|inst  ; 4xdec:inst39|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst2 ; 5xdec:inst53|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst1 ; 5xdec:inst53|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst1 ; 5xdec:inst54|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst1 ; 5xdec:inst55|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst1 ; 5xdec:inst55|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst  ; 5xdec:inst53|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.109 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK1000000'                                                                                                                                                                         ;
+------------------------------------------+-------------------+--------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From              ; To                 ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------+--------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 5xdec:inst54|inst ; 5xdec:inst54|inst2 ; CLK1000000 ; CLK1000000 ; None                       ; None                       ; 1.116 ns                 ;
+------------------------------------------+-------------------+--------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+--------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From               ; To  ; From Clock ;
+-------+--------------+------------+--------------------+-----+------------+
; N/A   ; None         ; 20.697 ns  ; 4xdec:inst40|inst4 ; piz ; CLK1000000 ;
+-------+--------------+------------+--------------------+-----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 22 13:59:54 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK1000000" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "5xdec:inst55|inst" as buffer
    Info: Detected ripple clock "5xdec:inst54|inst" as buffer
    Info: Detected ripple clock "5xdec:inst53|inst" as buffer
    Info: Detected ripple clock "4xdec:inst39|inst" as buffer
    Info: Detected ripple clock "4xdec:inst39|inst4" as buffer
    Info: Detected ripple clock "4xdec:inst40|inst" as buffer
Info: Clock "CLK1000000" has Internal fmax of 311.43 MHz between source register "5xdec:inst54|inst2" and destination register "5xdec:inst54|inst" (period= 3.211 ns)
    Info: + Longest register to register delay is 0.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 3; REG Node = '5xdec:inst54|inst2'
        Info: 2: + IC(0.448 ns) + CELL(0.366 ns) = 0.814 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 1; COMB Node = '5xdec:inst54|inst3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.922 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54|inst'
        Info: Total cell delay = 0.474 ns ( 51.41 % )
        Info: Total interconnect delay = 0.448 ns ( 48.59 % )
    Info: - Smallest clock skew is -2.025 ns
        Info: + Shortest clock path from clock "CLK1000000" to destination register is 5.296 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'
            Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55|inst'
            Info: 3: + IC(1.095 ns) + CELL(0.666 ns) = 5.296 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54|inst'
            Info: Total cell delay = 2.786 ns ( 52.61 % )
            Info: Total interconnect delay = 2.510 ns ( 47.39 % )
        Info: - Longest clock path from clock "CLK1000000" to source register is 7.321 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'
            Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55|inst'
            Info: 3: + IC(2.246 ns) + CELL(0.000 ns) = 5.781 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '5xdec:inst55|inst~clkctrl'
            Info: 4: + IC(0.874 ns) + CELL(0.666 ns) = 7.321 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 3; REG Node = '5xdec:inst54|inst2'
            Info: Total cell delay = 2.786 ns ( 38.05 % )
            Info: Total interconnect delay = 4.535 ns ( 61.95 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "CLK1000000" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "5xdec:inst54|inst" and destination pin or register "5xdec:inst54|inst2" for clock "CLK1000000" (Hold time is 911 ps)
    Info: + Largest clock skew is 2.025 ns
        Info: + Longest clock path from clock "CLK1000000" to destination register is 7.321 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'
            Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55|inst'
            Info: 3: + IC(2.246 ns) + CELL(0.000 ns) = 5.781 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '5xdec:inst55|inst~clkctrl'
            Info: 4: + IC(0.874 ns) + CELL(0.666 ns) = 7.321 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 3; REG Node = '5xdec:inst54|inst2'
            Info: Total cell delay = 2.786 ns ( 38.05 % )
            Info: Total interconnect delay = 4.535 ns ( 61.95 % )
        Info: - Shortest clock path from clock "CLK1000000" to source register is 5.296 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'
            Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55|inst'
            Info: 3: + IC(1.095 ns) + CELL(0.666 ns) = 5.296 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54|inst'
            Info: Total cell delay = 2.786 ns ( 52.61 % )
            Info: Total interconnect delay = 2.510 ns ( 47.39 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54|inst'
        Info: 2: + IC(0.474 ns) + CELL(0.534 ns) = 1.008 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = '5xdec:inst54|inst19'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.116 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 3; REG Node = '5xdec:inst54|inst2'
        Info: Total cell delay = 0.642 ns ( 57.53 % )
        Info: Total interconnect delay = 0.474 ns ( 42.47 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "CLK1000000" to destination pin "piz" through register "4xdec:inst40|inst4" is 20.697 ns
    Info: + Longest clock path from clock "CLK1000000" to source register is 15.781 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'
        Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55|inst'
        Info: 3: + IC(1.095 ns) + CELL(0.970 ns) = 5.600 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54|inst'
        Info: 4: + IC(2.225 ns) + CELL(0.970 ns) = 8.795 ns; Loc. = LCFF_X28_Y13_N17; Fanout = 2; REG Node = '5xdec:inst53|inst'
        Info: 5: + IC(0.690 ns) + CELL(0.970 ns) = 10.455 ns; Loc. = LCFF_X28_Y12_N5; Fanout = 2; REG Node = '4xdec:inst39|inst'
        Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 11.812 ns; Loc. = LCFF_X28_Y12_N9; Fanout = 2; REG Node = '4xdec:inst39|inst4'
        Info: 7: + IC(1.947 ns) + CELL(0.970 ns) = 14.729 ns; Loc. = LCFF_X28_Y2_N9; Fanout = 2; REG Node = '4xdec:inst40|inst'
        Info: 8: + IC(0.386 ns) + CELL(0.666 ns) = 15.781 ns; Loc. = LCFF_X28_Y2_N1; Fanout = 2; REG Node = '4xdec:inst40|inst4'
        Info: Total cell delay = 7.636 ns ( 48.39 % )
        Info: Total interconnect delay = 8.145 ns ( 51.61 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.612 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y2_N1; Fanout = 2; REG Node = '4xdec:inst40|inst4'
        Info: 2: + IC(1.316 ns) + CELL(3.296 ns) = 4.612 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'piz'
        Info: Total cell delay = 3.296 ns ( 71.47 % )
        Info: Total interconnect delay = 1.316 ns ( 28.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Tue Nov 22 13:59:54 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


