INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/sim_1/new/tb_postroute.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_counter
