{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE1_SoC_QSYS.qsys DE1_SoC_QSYS.BAK.qsys " "Backing up file \"DE1_SoC_QSYS.qsys\" to \"DE1_SoC_QSYS.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1456602575626 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v DE1_SoC_QSYS.BAK.v " "Backing up file \"DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v\" to \"DE1_SoC_QSYS.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1456602576108 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys DE1_SoC_QSYS.qsys " "Started upgrading IP component Qsys with file \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1456602576109 ""}
{ "Info" "" "" "2016.02.27.14:55:57 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2016.02.27.14:55:57 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1456602957517 ""}
{ "Info" "" "" "2016.02.27.14:56:16 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1" {  } {  } 0 0 "2016.02.27.14:56:16 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1" 0 0 "Shell" 0 -1 1456602976660 ""}
{ "Info" "" "" "2016.02.27.14:56:16 Info: Migration Successful" {  } {  } 0 0 "2016.02.27.14:56:16 Info: Migration Successful" 0 0 "Shell" 0 -1 1456602976660 ""}
{ "Info" "" "" "2016.02.27.14:56:16 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2016.02.27.14:56:16 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1456602976660 ""}
{ "Info" "DE1_SoC_QSYS_generation.rpt" "" "2016.02.27.15:00:45 Info: Saving generation log to C:/Users/Royai_2/Documents/College/Senior Project/DE1_Control_Panal/DE1_SoC_QSYS" {  } {  } 0 0 "2016.02.27.15:00:45 Info: Saving generation log to C:/Users/Royai_2/Documents/College/Senior Project/DE1_Control_Panal/DE1_SoC_QSYS" 0 0 "Shell" 0 -1 1456603245650 ""}
{ "Info" "" "" "2016.02.27.15:00:45 Info: Starting: Create simulation model" {  } {  } 0 0 "2016.02.27.15:00:45 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1456603245652 ""}
{ "Info" "" "" "2016.02.27.15:00:45 Info: qsys-generate \"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\DE1_Control_Panal\\DE1_SoC_QSYS.qsys\" --simulation=VERILOG --output-directory=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\DE1_Control_Panal\\DE1_SoC_QSYS\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2016.02.27.15:00:45 Info: qsys-generate \"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\DE1_Control_Panal\\DE1_SoC_QSYS.qsys\" --simulation=VERILOG --output-directory=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\DE1_Control_Panal\\DE1_SoC_QSYS\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1456603245787 ""}
{ "Info" "DE1_SoC_QSYS.qsys" "" "2016.02.27.15:00:46 Info: Loading DE1_Control_Panal" {  } {  } 0 0 "2016.02.27.15:00:46 Info: Loading DE1_Control_Panal" 0 0 "Shell" 0 -1 1456603246143 ""}
{ "Info" "" "" "2016.02.27.15:00:47 Info: Reading input file" {  } {  } 0 0 "2016.02.27.15:00:47 Info: Reading input file" 0 0 "Shell" 0 -1 1456603247312 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Adding alt_vip_cl_scl_0 \[alt_vip_cl_scl 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Adding alt_vip_cl_scl_0 \[alt_vip_cl_scl 15.1\]" 0 0 "Shell" 0 -1 1456603248593 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cl_scl_0" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cl_scl_0" 0 0 "Shell" 0 -1 1456603248594 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Adding alt_vip_clip_0 \[alt_vip_clip 13.1\]" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Adding alt_vip_clip_0 \[alt_vip_clip 13.1\]" 0 0 "Shell" 0 -1 1456603248596 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_clip_0" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_clip_0" 0 0 "Shell" 0 -1 1456603248598 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Adding alt_vip_cpr_0 \[alt_vip_cpr 13.1\]" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Adding alt_vip_cpr_0 \[alt_vip_cpr 13.1\]" 0 0 "Shell" 0 -1 1456603248609 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cpr_0" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cpr_0" 0 0 "Shell" 0 -1 1456603248610 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Adding alt_vip_cpr_1 \[alt_vip_cpr 13.1\]" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Adding alt_vip_cpr_1 \[alt_vip_cpr 13.1\]" 0 0 "Shell" 0 -1 1456603248654 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cpr_1" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cpr_1" 0 0 "Shell" 0 -1 1456603248655 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Adding alt_vip_cpr_2 \[alt_vip_cpr 13.1\]" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Adding alt_vip_cpr_2 \[alt_vip_cpr 13.1\]" 0 0 "Shell" 0 -1 1456603248728 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cpr_2" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cpr_2" 0 0 "Shell" 0 -1 1456603248745 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Adding alt_vip_crs_0 \[alt_vip_crs 13.1\]" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Adding alt_vip_crs_0 \[alt_vip_crs 13.1\]" 0 0 "Shell" 0 -1 1456603248783 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_crs_0" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_crs_0" 0 0 "Shell" 0 -1 1456603248784 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Adding alt_vip_csc_0 \[alt_vip_csc 13.1\]" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Adding alt_vip_csc_0 \[alt_vip_csc 13.1\]" 0 0 "Shell" 0 -1 1456603248803 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_csc_0" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_csc_0" 0 0 "Shell" 0 -1 1456603248823 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Adding alt_vip_cti_0 \[alt_vip_cti 14.0\]" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Adding alt_vip_cti_0 \[alt_vip_cti 14.0\]" 0 0 "Shell" 0 -1 1456603248949 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cti_0" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cti_0" 0 0 "Shell" 0 -1 1456603248950 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Adding alt_vip_dil_0 \[alt_vip_dil 13.1\]" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Adding alt_vip_dil_0 \[alt_vip_dil 13.1\]" 0 0 "Shell" 0 -1 1456603248952 ""}
{ "Info" "" "" "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_dil_0" {  } {  } 0 0 "2016.02.27.15:00:48 Info: Parameterizing module alt_vip_dil_0" 0 0 "Shell" 0 -1 1456603248968 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1456603249012 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1456603249013 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding alt_vip_mix_0 \[alt_vip_mix 13.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding alt_vip_mix_0 \[alt_vip_mix 13.1\]" 0 0 "Shell" 0 -1 1456603249016 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module alt_vip_mix_0" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module alt_vip_mix_0" 0 0 "Shell" 0 -1 1456603249017 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" 0 0 "Shell" 0 -1 1456603249032 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module alt_vip_vfb_0" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module alt_vip_vfb_0" 0 0 "Shell" 0 -1 1456603249033 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1456603249055 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1456603249056 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding audio \[AUDIO_IF 1.0\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding audio \[AUDIO_IF 1.0\]" 0 0 "Shell" 0 -1 1456603249058 ""}
{ "Warning" "" "" "2016.02.27.15:00:49 Warning: audio: Component type AUDIO_IF is not in the library" {  } {  } 0 0 "2016.02.27.15:00:49 Warning: audio: Component type AUDIO_IF is not in the library" 0 0 "Shell" 0 -1 1456603249066 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module audio" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module audio" 0 0 "Shell" 0 -1 1456603249072 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding clk_50 \[clock_source 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding clk_50 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1456603249073 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module clk_50" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1456603249074 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding clock_crossing_io_slow \[altera_avalon_mm_clock_crossing_bridge 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding clock_crossing_io_slow \[altera_avalon_mm_clock_crossing_bridge 15.1\]" 0 0 "Shell" 0 -1 1456603249075 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module clock_crossing_io_slow" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module clock_crossing_io_slow" 0 0 "Shell" 0 -1 1456603249076 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding cpu \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding cpu \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1456603249078 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module cpu" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1456603249079 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding hps_0 \[altera_hps 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding hps_0 \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1456603249082 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module hps_0" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1456603249089 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding i2c_scl \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding i2c_scl \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456603249144 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module i2c_scl" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module i2c_scl" 0 0 "Shell" 0 -1 1456603249148 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding i2c_sda \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding i2c_sda \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456603249149 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module i2c_sda" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module i2c_sda" 0 0 "Shell" 0 -1 1456603249150 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding ir_rx \[TERASIC_IR_RX_FIFO 1.0\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding ir_rx \[TERASIC_IR_RX_FIFO 1.0\]" 0 0 "Shell" 0 -1 1456603249152 ""}
{ "Warning" "" "" "2016.02.27.15:00:49 Warning: ir_rx: Component type TERASIC_IR_RX_FIFO is not in the library" {  } {  } 0 0 "2016.02.27.15:00:49 Warning: ir_rx: Component type TERASIC_IR_RX_FIFO is not in the library" 0 0 "Shell" 0 -1 1456603249154 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module ir_rx" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module ir_rx" 0 0 "Shell" 0 -1 1456603249191 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1456603249193 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1456603249193 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding key \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding key \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456603249195 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module key" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1456603249196 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding ledr \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding ledr \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456603249199 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module ledr" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module ledr" 0 0 "Shell" 0 -1 1456603249220 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding mm_clock_crossing_bridge_1 \[altera_avalon_mm_clock_crossing_bridge 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding mm_clock_crossing_bridge_1 \[altera_avalon_mm_clock_crossing_bridge 15.1\]" 0 0 "Shell" 0 -1 1456603249223 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module mm_clock_crossing_bridge_1" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module mm_clock_crossing_bridge_1" 0 0 "Shell" 0 -1 1456603249224 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1456603249233 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module onchip_memory2" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module onchip_memory2" 0 0 "Shell" 0 -1 1456603249244 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding pll_audio \[altera_pll 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding pll_audio \[altera_pll 15.1\]" 0 0 "Shell" 0 -1 1456603249246 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module pll_audio" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module pll_audio" 0 0 "Shell" 0 -1 1456603249258 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding pll_sys \[altera_pll 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding pll_sys \[altera_pll 15.1\]" 0 0 "Shell" 0 -1 1456603249279 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module pll_sys" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module pll_sys" 0 0 "Shell" 0 -1 1456603249375 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1456603249379 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module sdram" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1456603249388 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding seg7 \[SEG7_IF 1.0\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding seg7 \[SEG7_IF 1.0\]" 0 0 "Shell" 0 -1 1456603249392 ""}
{ "Warning" "" "" "2016.02.27.15:00:49 Warning: seg7: Component type SEG7_IF is not in the library" {  } {  } 0 0 "2016.02.27.15:00:49 Warning: seg7: Component type SEG7_IF is not in the library" 0 0 "Shell" 0 -1 1456603249392 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module seg7" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module seg7" 0 0 "Shell" 0 -1 1456603249393 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding spi_0 \[altera_avalon_spi 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding spi_0 \[altera_avalon_spi 15.1\]" 0 0 "Shell" 0 -1 1456603249394 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module spi_0" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module spi_0" 0 0 "Shell" 0 -1 1456603249395 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding sw \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding sw \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456603249397 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module sw" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module sw" 0 0 "Shell" 0 -1 1456603249400 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding sysid \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding sysid \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1456603249403 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module sysid" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1456603249404 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding td_reset_n \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding td_reset_n \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456603249405 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module td_reset_n" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module td_reset_n" 0 0 "Shell" 0 -1 1456603249406 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding td_status \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding td_status \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456603249407 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module td_status" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module td_status" 0 0 "Shell" 0 -1 1456603249417 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding timer \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding timer \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1456603249418 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module timer" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1456603249419 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding timer_stamp \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding timer_stamp \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1456603249420 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module timer_stamp" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module timer_stamp" 0 0 "Shell" 0 -1 1456603249421 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Adding uart \[altera_avalon_uart 15.1\]" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Adding uart \[altera_avalon_uart 15.1\]" 0 0 "Shell" 0 -1 1456603249423 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing module uart" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing module uart" 0 0 "Shell" 0 -1 1456603249425 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Building connections" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Building connections" 0 0 "Shell" 0 -1 1456603249427 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Parameterizing connections" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1456603249973 ""}
{ "Info" "" "" "2016.02.27.15:00:49 Info: Validating" {  } {  } 0 0 "2016.02.27.15:00:49 Info: Validating" 0 0 "Shell" 0 -1 1456603249976 ""}
{ "Info" "" "" "2016.02.27.15:01:25 Info: Done reading input file" {  } {  } 0 0 "2016.02.27.15:01:25 Info: Done reading input file" 0 0 "Shell" 0 -1 1456603285222 ""}
{ "Info" "" "" "2016.02.27.15:01:37 Info: DE1_SoC_QSYS.alt_vip_cl_scl_0: Vertical coefficient parameters (number of phases, precison parameters, etc.) will be used for the shared coefficients" {  } {  } 0 0 "2016.02.27.15:01:37 Info: DE1_SoC_QSYS.alt_vip_cl_scl_0: Vertical coefficient parameters (number of phases, precison parameters, etc.) will be used for the shared coefficients" 0 0 "Shell" 0 -1 1456603297611 ""}
{ "Info" "" "" "2016.02.27.15:01:37 Info: DE1_SoC_QSYS.alt_vip_clip_0: The Clipper will no longer be available after 14.1, please upgrade to Clipper II." {  } {  } 0 0 "2016.02.27.15:01:37 Info: DE1_SoC_QSYS.alt_vip_clip_0: The Clipper will no longer be available after 14.1, please upgrade to Clipper II." 0 0 "Shell" 0 -1 1456603297612 ""}
{ "Info" "" "" "2016.02.27.15:01:37 Info: DE1_SoC_QSYS.alt_vip_csc_0: The CSC will no longer be available after 14.1, please upgrade to the Color Space Converter (CSC) II." {  } {  } 0 0 "2016.02.27.15:01:37 Info: DE1_SoC_QSYS.alt_vip_csc_0: The CSC will no longer be available after 14.1, please upgrade to the Color Space Converter (CSC) II." 0 0 "Shell" 0 -1 1456603297613 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1456603297613 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz\n2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2016.02.27.15:01:37 Error: DE1_SoC_QSYS.ir_rx: Component TERASIC_IR_RX_FIFO 1.0 not found or could not be instantiated\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.pll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.pll_audio: Able to implement PLL with user settings\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings\n2016.02.27.15:01:37 Error: DE1_SoC_QSYS.seg7: Component SEG7_IF 1.0 not found or could not be instantiated\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.sysid: Time stamp will be automatically updated when this component is generated.\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.td_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.alt_vip_cti_0: Interrupt sender alt_vip_cti_0.status_update_irq is not connected to an interrupt receiver\n2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver\n2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.key: Interrupt sender key.irq is not connected to an interrupt receiver\n2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.sw: Interrupt sender sw.irq is not connected to an interrupt receiver" "" "2016.02.27.15:01:37 Error: DE1_SoC_QSYS.audio: Component AUDIO_IF 1.0 not found or could not be instantiated\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.hps_0: \"Configuration" {  } {  } 0 0 "2016.02.27.15:01:37 Error: DE1_SoC_QSYS.audio: Component AUDIO_IF 1.0 not found or could not be instantiated\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2016.02.27.15:01:37 Info: DE1_SoC_QSYS.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1456603297699 ""}
{ "Info" "" "" "2016.02.27.15:01:55 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for SIM_VERILOG" {  } {  } 0 0 "2016.02.27.15:01:55 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1456603315832 ""}
{ "Info" "" "" "2016.02.27.15:02:21 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2016.02.27.15:02:21 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1456603341104 ""}
{ "Info" "" "" "2016.02.27.15:02:21 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because they have different clock source." {  } {  } 0 0 "2016.02.27.15:02:21 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because they have different clock source." 0 0 "Shell" 0 -1 1456603341123 ""}
{ "Info" "" "" "2016.02.27.15:02:24 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2016.02.27.15:02:24 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1456603344264 ""}
{ "Info" "" "" "2016.02.27.15:02:24 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2016.02.27.15:02:24 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1456603344410 ""}
{ "Info" "" "" "2016.02.27.15:02:24 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2016.02.27.15:02:24 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1456603344431 ""}
{ "Info" "" "" "2016.02.27.15:02:24 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2016.02.27.15:02:24 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1456603344438 ""}
{ "Error" "" "" "2016.02.27.15:02:25 Error: null" {  } {  } 0 0 "2016.02.27.15:02:25 Error: null" 0 0 "Shell" 0 -1 1456603345813 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "DE1_SoC_QSYS.BAK.qsys DE1_SoC_QSYS.qsys " "Restoring file \"DE1_SoC_QSYS.BAK.qsys\" to \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1456603352009 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "DE1_SoC_QSYS.qsys " "Error upgrading Qsys file \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 14923 "Error upgrading Qsys file \"%1!s!\"" 0 0 "Shell" 0 -1 1456603352103 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "DE1_SoC_QSYS.qsys " "Unable to automatically upgrade Qsys component. Please manually upgrade \"DE1_SoC_QSYS.qsys\" in Qsys" {  } {  } 0 11890 "Unable to automatically upgrade Qsys component. Please manually upgrade \"%1!s!\" in Qsys" 0 0 "Shell" 0 -1 1456603352173 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/altera/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/altera/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1456603360206 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 6 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456603360296 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 27 15:02:40 2016 " "Processing ended: Sat Feb 27 15:02:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456603360296 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:15:35 " "Elapsed time: 00:15:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456603360296 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:09:06 " "Total CPU time (on all processors): 00:09:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456603360296 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1456603360296 ""}
