Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 17 18:24:37 2019
| Host         : ASUSANTI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Neural_Network_timing_summary_routed.rpt -pb Neural_Network_timing_summary_routed.pb -rpx Neural_Network_timing_summary_routed.rpx -warn_on_violation
| Design       : Neural_Network
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: temporal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 217 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.470        0.000                      0                  476        0.038        0.000                      0                  476        3.000        0.000                       0                   223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50MHz    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50MHz    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50MHz_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50MHz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_50MHz          1.789        0.000                      0                  271        0.122        0.000                      0                  271        9.500        0.000                       0                   219  
  clkfbout_clk_50MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_50MHz_1        1.791        0.000                      0                  271        0.122        0.000                      0                  271        9.500        0.000                       0                   219  
  clkfbout_clk_50MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin           clk_out1_clk_50MHz          2.586        0.000                      0                   21        1.569        0.000                      0                   21  
clk_out1_clk_50MHz_1  clk_out1_clk_50MHz          1.789        0.000                      0                  271        0.038        0.000                      0                  271  
clk_out1_clk_50MHz    sys_clk_pin                 0.470        0.000                      0                   14        1.477        0.000                      0                   14  
clk_out1_clk_50MHz_1  sys_clk_pin                 0.472        0.000                      0                   14        1.479        0.000                      0                   14  
clk_out1_clk_50MHz    clk_out1_clk_50MHz_1        1.789        0.000                      0                  271        0.038        0.000                      0                  271  
sys_clk_pin           clk_out1_clk_50MHz_1        2.588        0.000                      0                   21        1.571        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     sys_clk_pin           clk_out1_clk_50MHz          1.602        0.000                      0                  184        1.684        0.000                      0                  184  
**async_default**     sys_clk_pin           clk_out1_clk_50MHz_1        1.604        0.000                      0                  184        1.686        0.000                      0                  184  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50MHz
  To Clock:  clk_out1_clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        18.160ns  (logic 6.926ns (38.139%)  route 11.234ns (61.861%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.354    14.733 r  a21/s_reg[18]_i_3/O
                         net (fo=2, routed)           0.679    15.413    a21/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.358    15.771 r  a21/s_reg[19]_i_3/O
                         net (fo=1, routed)           0.571    16.342    a21/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.348    16.690 r  a21/s_reg[19]_i_2/O
                         net (fo=1, routed)           0.452    17.142    a21/s_reg[19]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124    17.266 r  a21/s_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    17.266    a21/s_next[19]
    SLICE_X8Y58          FDCE                                         r  a21/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X8Y58          FDCE                                         r  a21/s_reg_reg[19]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y58          FDCE (Setup_fdce_C_D)        0.077    19.056    a21/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        17.656ns  (logic 7.168ns (40.597%)  route 10.488ns (59.403%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.325    14.313 r  a22/s_reg[18]_i_3__0/O
                         net (fo=2, routed)           0.417    14.729    a22/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.328    15.057 r  a22/s_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.765    15.822    a22/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.356    16.178 r  a22/s_reg[19]_i_2__0/O
                         net (fo=1, routed)           0.264    16.443    a21/s[3]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.321    16.764 r  a21/s_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    16.764    a22/s_reg_reg[19]_0[19]
    SLICE_X9Y57          FDCE                                         r  a22/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a22/clk_out1
    SLICE_X9Y57          FDCE                                         r  a22/s_reg_reg[19]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y57          FDCE (Setup_fdce_C_D)        0.075    19.054    a22/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        17.289ns  (logic 6.578ns (38.048%)  route 10.711ns (61.952%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.354    14.733 r  a21/s_reg[18]_i_3/O
                         net (fo=2, routed)           0.536    15.270    a21/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.332    15.602 r  a21/s_reg[18]_i_2/O
                         net (fo=1, routed)           0.643    16.245    a21/s_reg[18]_i_2_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.150    16.395 r  a21/s_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    16.395    a21/s_next[18]
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[18]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.075    19.054    a21/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        17.012ns  (logic 6.965ns (40.941%)  route 10.047ns (59.059%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.119    13.933 r  a31/s_reg[18]_i_3__1/O
                         net (fo=2, routed)           0.266    14.199    a31/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.325    14.524 r  a31/s_reg[19]_i_3__1/O
                         net (fo=1, routed)           0.455    14.979    a31/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.328    15.307 r  a31/s_reg[19]_i_2__1/O
                         net (fo=1, routed)           0.708    16.015    a31/s_reg[19]_i_2__1_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.356    16.371 r  a31/s_reg[19]_i_1__1/O
                         net (fo=1, routed)           0.000    16.371    a31/s_next[19]
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[19]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.075    19.065    a31/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                         -16.371    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        16.528ns  (logic 6.614ns (40.018%)  route 9.914ns (59.982%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.325    14.313 r  a22/s_reg[18]_i_3__0/O
                         net (fo=2, routed)           0.417    14.729    a22/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.332    15.061 r  a22/s_reg[18]_i_2__0/O
                         net (fo=1, routed)           0.455    15.516    a21/s[2]
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.119    15.635 r  a21/s_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    15.635    a22/s_reg_reg[19]_0[18]
    SLICE_X9Y56          FDCE                                         r  a22/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.524    18.504    a22/clk_out1
    SLICE_X9Y56          FDCE                                         r  a22/s_reg_reg[18]/C
                         clock pessimism              0.559    19.063    
                         clock uncertainty           -0.084    18.980    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.075    19.055    a22/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        16.299ns  (logic 6.194ns (38.002%)  route 10.105ns (61.998%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.328    14.707 r  a21/s_reg[17]_i_2/O
                         net (fo=1, routed)           0.574    15.281    a21/s_reg[17]_i_2_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.124    15.405 r  a21/s_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    15.405    a21/s_next[17]
    SLICE_X9Y57          FDCE                                         r  a21/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y57          FDCE                                         r  a21/s_reg_reg[17]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y57          FDCE (Setup_fdce_C_D)        0.029    19.008    a21/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        15.887ns  (logic 6.437ns (40.517%)  route 9.450ns (59.483%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.119    13.933 r  a31/s_reg[18]_i_3__1/O
                         net (fo=2, routed)           0.266    14.199    a31/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.332    14.531 r  a31/s_reg[18]_i_2__1/O
                         net (fo=1, routed)           0.567    15.098    a31/s_reg[18]_i_2__1_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.149    15.247 r  a31/s_reg[18]_i_1__1/O
                         net (fo=1, routed)           0.000    15.247    a31/s_next[18]
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[18]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.075    19.065    a31/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 6.320ns (39.608%)  route 9.636ns (60.392%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.332    14.320 r  a22/s_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.594    14.914    a21/s[1]
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.150    15.064 r  a21/s_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.064    a22/s_reg_reg[19]_0[17]
    SLICE_X10Y57         FDCE                                         r  a22/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.526    18.506    a22/clk_out1
    SLICE_X10Y57         FDCE                                         r  a22/s_reg_reg[17]/C
                         clock pessimism              0.559    19.065    
                         clock uncertainty           -0.084    18.982    
    SLICE_X10Y57         FDCE (Setup_fdce_C_D)        0.118    19.100    a22/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.100    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        15.405ns  (logic 5.874ns (38.130%)  route 9.531ns (61.870%))
  Logic Levels:           18  (LUT2=1 LUT3=17)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.326    13.804 r  a21/s_reg[16]_i_2/O
                         net (fo=1, routed)           0.583    14.387    a21/s_reg[16]_i_2_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.124    14.511 r  a21/s_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    14.511    a21/s_next[16]
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[16]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.029    19.008    a21/s_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        15.118ns  (logic 6.078ns (40.204%)  route 9.040ns (59.796%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.938 r  a31/s_reg[17]_i_2__1/O
                         net (fo=1, routed)           0.422    14.360    a31/s_reg[17]_i_2__1_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I0_O)        0.117    14.477 r  a31/s_reg[17]_i_1__1/O
                         net (fo=1, routed)           0.000    14.477    a31/s_next[17]
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.118    19.108    a31/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  4.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 a31/input_next_next_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/input_next_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.603    -0.561    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  a31/input_next_next_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.364    a31/input_next_next[1]
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y56          FDCE (Hold_fdce_C_D)         0.075    -0.486    a31/input_next_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 a21/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/started_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.556%)  route 0.075ns (26.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.573    -0.591    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 f  a21/count_reg_reg[2]/Q
                         net (fo=7, routed)           0.075    -0.352    a21/count_reg[2]
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.045    -0.307 r  a21/started_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.307    a21/started_reg_i_1_n_0
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.844    -0.829    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/C
                         clock pessimism              0.251    -0.578    
    SLICE_X11Y60         FDCE (Hold_fdce_C_D)         0.092    -0.486    a21/started_reg_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.739%)  route 0.303ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  a31/address_reg_reg[0]/Q
                         net (fo=3, routed)           0.303    -0.078    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.958    -0.715    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.443    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.260    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.627%)  route 0.305ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  a31/address_reg_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.077    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.259    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 a31/input_next_next_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/input_next_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.603    -0.561    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  a31/input_next_next_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.304    a31/input_next_next[2]
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y55          FDCE (Hold_fdce_C_D)         0.066    -0.495    a31/input_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 a22/input_next_next_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/input_next_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.575    -0.589    a22/clk_out1
    SLICE_X10Y55         FDCE                                         r  a22/input_next_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  a22/input_next_next_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.309    a22/input_next_next[3]
    SLICE_X11Y55         FDCE                                         r  a22/input_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.846    -0.827    a22/clk_out1
    SLICE_X11Y55         FDCE                                         r  a22/input_next_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X11Y55         FDCE (Hold_fdce_C_D)         0.075    -0.501    a22/input_next_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 a22/address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.398%)  route 0.299ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a22/clk_out1
    SLICE_X12Y45         FDCE                                         r  a22/address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  a22/address_reg_reg[2]/Q
                         net (fo=3, routed)           0.299    -0.059    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.958    -0.715    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.443    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.260    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 a22/address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.279%)  route 0.301ns (64.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a22/clk_out1
    SLICE_X12Y45         FDCE                                         r  a22/address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  a22/address_reg_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.058    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.259    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 a31/start1_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.454%)  route 0.165ns (46.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.574    -0.590    a31/clk_out1
    SLICE_X11Y58         FDCE                                         r  a31/start1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  a31/start1_reg_reg/Q
                         net (fo=54, routed)          0.165    -0.285    a31/start1_reg
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.048    -0.237 r  a31/count_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    a31/count_next[1]
    SLICE_X10Y59         FDCE                                         r  a31/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.845    -0.828    a31/clk_out1
    SLICE_X10Y59         FDCE                                         r  a31/count_reg_reg[1]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X10Y59         FDCE (Hold_fdce_C_D)         0.131    -0.443    a31/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.485%)  route 0.292ns (69.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  a31/address_reg_reg[1]/Q
                         net (fo=3, routed)           0.292    -0.103    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.313    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y20     a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y20     a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18     a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18     a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y19     a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y19     a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_50/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y46     a21/address_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y46     a21/address_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y55     a22/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y55     a22/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y55     a22/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y52     a22/s_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y56     a22/s_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y56     a22/s_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y55     a22/count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y55     a22/finished_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y57     a22/s_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y57      a22/s_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y46     a21/address_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y46     a21/address_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y45     a22/address_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y45     a22/address_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y45     a22/address_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y45     a22/address_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y52     a22/s_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y46     a21/address_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y46     a21/address_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y60     a21/count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50MHz
  To Clock:  clkfbout_clk_50MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50MHz_1
  To Clock:  clk_out1_clk_50MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        18.160ns  (logic 6.926ns (38.139%)  route 11.234ns (61.861%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.354    14.733 r  a21/s_reg[18]_i_3/O
                         net (fo=2, routed)           0.679    15.413    a21/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.358    15.771 r  a21/s_reg[19]_i_3/O
                         net (fo=1, routed)           0.571    16.342    a21/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.348    16.690 r  a21/s_reg[19]_i_2/O
                         net (fo=1, routed)           0.452    17.142    a21/s_reg[19]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124    17.266 r  a21/s_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    17.266    a21/s_next[19]
    SLICE_X8Y58          FDCE                                         r  a21/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X8Y58          FDCE                                         r  a21/s_reg_reg[19]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.082    18.981    
    SLICE_X8Y58          FDCE (Setup_fdce_C_D)        0.077    19.058    a21/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        17.656ns  (logic 7.168ns (40.597%)  route 10.488ns (59.403%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.325    14.313 r  a22/s_reg[18]_i_3__0/O
                         net (fo=2, routed)           0.417    14.729    a22/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.328    15.057 r  a22/s_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.765    15.822    a22/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.356    16.178 r  a22/s_reg[19]_i_2__0/O
                         net (fo=1, routed)           0.264    16.443    a21/s[3]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.321    16.764 r  a21/s_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    16.764    a22/s_reg_reg[19]_0[19]
    SLICE_X9Y57          FDCE                                         r  a22/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a22/clk_out1
    SLICE_X9Y57          FDCE                                         r  a22/s_reg_reg[19]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.082    18.981    
    SLICE_X9Y57          FDCE (Setup_fdce_C_D)        0.075    19.056    a22/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        17.289ns  (logic 6.578ns (38.048%)  route 10.711ns (61.952%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.354    14.733 r  a21/s_reg[18]_i_3/O
                         net (fo=2, routed)           0.536    15.270    a21/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.332    15.602 r  a21/s_reg[18]_i_2/O
                         net (fo=1, routed)           0.643    16.245    a21/s_reg[18]_i_2_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.150    16.395 r  a21/s_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    16.395    a21/s_next[18]
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[18]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.082    18.981    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.075    19.056    a21/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        17.012ns  (logic 6.965ns (40.941%)  route 10.047ns (59.059%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.119    13.933 r  a31/s_reg[18]_i_3__1/O
                         net (fo=2, routed)           0.266    14.199    a31/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.325    14.524 r  a31/s_reg[19]_i_3__1/O
                         net (fo=1, routed)           0.455    14.979    a31/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.328    15.307 r  a31/s_reg[19]_i_2__1/O
                         net (fo=1, routed)           0.708    16.015    a31/s_reg[19]_i_2__1_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.356    16.371 r  a31/s_reg[19]_i_1__1/O
                         net (fo=1, routed)           0.000    16.371    a31/s_next[19]
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[19]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.082    18.992    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.075    19.067    a31/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.067    
                         arrival time                         -16.371    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        16.528ns  (logic 6.614ns (40.018%)  route 9.914ns (59.982%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.325    14.313 r  a22/s_reg[18]_i_3__0/O
                         net (fo=2, routed)           0.417    14.729    a22/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.332    15.061 r  a22/s_reg[18]_i_2__0/O
                         net (fo=1, routed)           0.455    15.516    a21/s[2]
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.119    15.635 r  a21/s_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    15.635    a22/s_reg_reg[19]_0[18]
    SLICE_X9Y56          FDCE                                         r  a22/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.524    18.504    a22/clk_out1
    SLICE_X9Y56          FDCE                                         r  a22/s_reg_reg[18]/C
                         clock pessimism              0.559    19.063    
                         clock uncertainty           -0.082    18.982    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.075    19.057    a22/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        16.299ns  (logic 6.194ns (38.002%)  route 10.105ns (61.998%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.328    14.707 r  a21/s_reg[17]_i_2/O
                         net (fo=1, routed)           0.574    15.281    a21/s_reg[17]_i_2_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.124    15.405 r  a21/s_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    15.405    a21/s_next[17]
    SLICE_X9Y57          FDCE                                         r  a21/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y57          FDCE                                         r  a21/s_reg_reg[17]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.082    18.981    
    SLICE_X9Y57          FDCE (Setup_fdce_C_D)        0.029    19.010    a21/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        15.887ns  (logic 6.437ns (40.517%)  route 9.450ns (59.483%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.119    13.933 r  a31/s_reg[18]_i_3__1/O
                         net (fo=2, routed)           0.266    14.199    a31/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.332    14.531 r  a31/s_reg[18]_i_2__1/O
                         net (fo=1, routed)           0.567    15.098    a31/s_reg[18]_i_2__1_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.149    15.247 r  a31/s_reg[18]_i_1__1/O
                         net (fo=1, routed)           0.000    15.247    a31/s_next[18]
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[18]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.082    18.992    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.075    19.067    a31/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.067    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 6.320ns (39.608%)  route 9.636ns (60.392%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.332    14.320 r  a22/s_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.594    14.914    a21/s[1]
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.150    15.064 r  a21/s_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.064    a22/s_reg_reg[19]_0[17]
    SLICE_X10Y57         FDCE                                         r  a22/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.526    18.506    a22/clk_out1
    SLICE_X10Y57         FDCE                                         r  a22/s_reg_reg[17]/C
                         clock pessimism              0.559    19.065    
                         clock uncertainty           -0.082    18.984    
    SLICE_X10Y57         FDCE (Setup_fdce_C_D)        0.118    19.102    a22/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        15.405ns  (logic 5.874ns (38.130%)  route 9.531ns (61.870%))
  Logic Levels:           18  (LUT2=1 LUT3=17)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.326    13.804 r  a21/s_reg[16]_i_2/O
                         net (fo=1, routed)           0.583    14.387    a21/s_reg[16]_i_2_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.124    14.511 r  a21/s_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    14.511    a21/s_next[16]
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[16]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.082    18.981    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.029    19.010    a21/s_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        15.118ns  (logic 6.078ns (40.204%)  route 9.040ns (59.796%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.938 r  a31/s_reg[17]_i_2__1/O
                         net (fo=1, routed)           0.422    14.360    a31/s_reg[17]_i_2__1_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I0_O)        0.117    14.477 r  a31/s_reg[17]_i_1__1/O
                         net (fo=1, routed)           0.000    14.477    a31/s_next[17]
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.082    18.992    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.118    19.110    a31/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  4.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 a31/input_next_next_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/input_next_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.603    -0.561    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  a31/input_next_next_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.364    a31/input_next_next[1]
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y56          FDCE (Hold_fdce_C_D)         0.075    -0.486    a31/input_next_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 a21/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/started_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.556%)  route 0.075ns (26.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.573    -0.591    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 f  a21/count_reg_reg[2]/Q
                         net (fo=7, routed)           0.075    -0.352    a21/count_reg[2]
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.045    -0.307 r  a21/started_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.307    a21/started_reg_i_1_n_0
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.844    -0.829    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/C
                         clock pessimism              0.251    -0.578    
    SLICE_X11Y60         FDCE (Hold_fdce_C_D)         0.092    -0.486    a21/started_reg_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.739%)  route 0.303ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  a31/address_reg_reg[0]/Q
                         net (fo=3, routed)           0.303    -0.078    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.958    -0.715    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.443    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.260    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.627%)  route 0.305ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  a31/address_reg_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.077    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.259    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 a31/input_next_next_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/input_next_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.603    -0.561    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  a31/input_next_next_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.304    a31/input_next_next[2]
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y55          FDCE (Hold_fdce_C_D)         0.066    -0.495    a31/input_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 a22/input_next_next_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/input_next_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.575    -0.589    a22/clk_out1
    SLICE_X10Y55         FDCE                                         r  a22/input_next_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  a22/input_next_next_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.309    a22/input_next_next[3]
    SLICE_X11Y55         FDCE                                         r  a22/input_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.846    -0.827    a22/clk_out1
    SLICE_X11Y55         FDCE                                         r  a22/input_next_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X11Y55         FDCE (Hold_fdce_C_D)         0.075    -0.501    a22/input_next_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 a22/address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.398%)  route 0.299ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a22/clk_out1
    SLICE_X12Y45         FDCE                                         r  a22/address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  a22/address_reg_reg[2]/Q
                         net (fo=3, routed)           0.299    -0.059    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.958    -0.715    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.443    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.260    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 a22/address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.279%)  route 0.301ns (64.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a22/clk_out1
    SLICE_X12Y45         FDCE                                         r  a22/address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  a22/address_reg_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.058    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.259    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 a31/start1_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.454%)  route 0.165ns (46.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.574    -0.590    a31/clk_out1
    SLICE_X11Y58         FDCE                                         r  a31/start1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  a31/start1_reg_reg/Q
                         net (fo=54, routed)          0.165    -0.285    a31/start1_reg
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.048    -0.237 r  a31/count_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    a31/count_next[1]
    SLICE_X10Y59         FDCE                                         r  a31/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.845    -0.828    a31/clk_out1
    SLICE_X10Y59         FDCE                                         r  a31/count_reg_reg[1]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X10Y59         FDCE (Hold_fdce_C_D)         0.131    -0.443    a31/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.485%)  route 0.292ns (69.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  a31/address_reg_reg[1]/Q
                         net (fo=3, routed)           0.292    -0.103    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.313    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50MHz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y20     a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y20     a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18     a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18     a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y19     a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y19     a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_50/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y46     a21/address_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y46     a21/address_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y55     a22/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y55     a22/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y55     a22/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y52     a22/s_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y56     a22/s_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y56     a22/s_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y55     a22/count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y55     a22/finished_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y57     a22/s_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y57      a22/s_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y46     a21/address_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y46     a21/address_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y45     a22/address_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y45     a22/address_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y45     a22/address_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y45     a22/address_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y52     a22/s_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y46     a21/address_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y46     a21/address_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y60     a21/count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50MHz_1
  To Clock:  clkfbout_clk_50MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack        2.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.087ns  (logic 1.477ns (29.026%)  route 3.611ns (70.974%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.611    15.587    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.734    18.714    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    18.714    
                         clock uncertainty           -0.182    18.532    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    18.173    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.087ns  (logic 1.477ns (29.026%)  route 3.611ns (70.974%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.611    15.587    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.734    18.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    18.714    
                         clock uncertainty           -0.182    18.532    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    18.173    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.978ns  (logic 1.477ns (29.660%)  route 3.502ns (70.340%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.502    15.478    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.735    18.715    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    18.715    
                         clock uncertainty           -0.182    18.533    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    18.174    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.978ns  (logic 1.477ns (29.660%)  route 3.502ns (70.340%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.502    15.478    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.735    18.715    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    18.715    
                         clock uncertainty           -0.182    18.533    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    18.174    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.744ns  (logic 1.477ns (31.126%)  route 3.267ns (68.874%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 18.547 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.267    15.244    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y20         RAMB18E1                                     r  a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.568    18.547    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    18.547    
                         clock uncertainty           -0.182    18.365    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    18.006    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.006    
                         arrival time                         -15.244    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 control[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.019ns  (logic 1.733ns (34.530%)  route 3.286ns (65.470%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    M13                                               0.000    10.500 r  control[0] (IN)
                         net (fo=0)                   0.000    10.500    control[0]
    M13                  IBUF (Prop_ibuf_I_O)         1.485    11.985 r  control_IBUF[0]_inst/O
                         net (fo=12, routed)          2.841    14.826    a22/control_IBUF[0]
    SLICE_X4Y54          LUT5 (Prop_lut5_I3_O)        0.124    14.950 r  a22/middle_result_reg[6]_i_4/O
                         net (fo=1, routed)           0.445    15.395    a31/middle_result_reg_reg[6]
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.124    15.519 r  a31/middle_result_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    15.519    middle_result_next[6]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.605    18.585    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/C
                         clock pessimism              0.000    18.585    
                         clock uncertainty           -0.182    18.403    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.032    18.435    middle_result_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 control[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.901ns  (logic 1.733ns (35.364%)  route 3.168ns (64.636%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    M13                                               0.000    10.500 r  control[0] (IN)
                         net (fo=0)                   0.000    10.500    control[0]
    M13                  IBUF (Prop_ibuf_I_O)         1.485    11.985 r  control_IBUF[0]_inst/O
                         net (fo=12, routed)          2.676    14.661    a22/control_IBUF[0]
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  a22/middle_result_reg[0]_i_2/O
                         net (fo=1, routed)           0.492    15.277    a31/middle_result_reg_reg[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.124    15.401 r  a31/middle_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.401    middle_result_next[0]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.605    18.585    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/C
                         clock pessimism              0.000    18.585    
                         clock uncertainty           -0.182    18.403    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029    18.432    middle_result_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.452ns  (logic 1.477ns (33.164%)  route 2.976ns (66.836%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 18.546 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.976    14.952    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y20         RAMB18E1                                     r  a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.567    18.546    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    18.546    
                         clock uncertainty           -0.182    18.364    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    18.005    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.005    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 control[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.870ns  (logic 1.733ns (35.585%)  route 3.137ns (64.415%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    M13                                               0.000    10.500 r  control[0] (IN)
                         net (fo=0)                   0.000    10.500    control[0]
    M13                  IBUF (Prop_ibuf_I_O)         1.485    11.985 r  control_IBUF[0]_inst/O
                         net (fo=12, routed)          2.839    14.825    a22/control_IBUF[0]
    SLICE_X4Y54          LUT5 (Prop_lut5_I3_O)        0.124    14.949 r  a22/middle_result_reg[5]_i_2/O
                         net (fo=1, routed)           0.298    15.246    a31/middle_result_reg_reg[5]
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.124    15.370 r  a31/middle_result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    15.370    middle_result_next[5]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.605    18.585    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/C
                         clock pessimism              0.000    18.585    
                         clock uncertainty           -0.182    18.403    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031    18.434    middle_result_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 data_in[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a22/input_next_next_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.772ns  (logic 1.602ns (33.563%)  route 3.170ns (66.437%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    J15                                               0.000    10.500 r  data_in[0] (IN)
                         net (fo=0)                   0.000    10.500    data_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478    11.978 r  data_in_IBUF[0]_inst/O
                         net (fo=2, routed)           3.170    15.148    a22/data_in_IBUF[0]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.272 r  a22/input_next_next[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.272    a22/input_next_next_next[3]
    SLICE_X10Y55         FDCE                                         r  a22/input_next_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.527    18.507    a22/clk_out1
    SLICE_X10Y55         FDCE                                         r  a22/input_next_next_reg[3]/C
                         clock pessimism              0.000    18.507    
                         clock uncertainty           -0.182    18.325    
    SLICE_X10Y55         FDCE (Setup_fdce_C_D)        0.081    18.406    a22/input_next_next_reg[3]
  -------------------------------------------------------------------
                         required time                         18.406    
                         arrival time                         -15.272    
  -------------------------------------------------------------------
                         slack                                  3.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 start
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/start1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.254ns (27.689%)  route 0.662ns (72.311%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    M18                                               0.000     0.100 r  start (IN)
                         net (fo=0)                   0.000     0.100    start
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.354 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.662     1.016    a21/start_IBUF
    SLICE_X0Y68          FDCE                                         r  a21/start1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.868    -0.805    a21/clk_out1
    SLICE_X0Y68          FDCE                                         r  a21/start1_reg_reg/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.182    -0.623    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.070    -0.553    a21/start1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.290ns (29.505%)  route 0.693ns (70.495%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.693     1.038    a31/control_IBUF[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.045     1.083 r  a31/final_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.083    final_result_next[0]
    SLICE_X1Y55          FDRE                                         r  final_result_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X1Y55          FDRE                                         r  final_result_reg_reg[0]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.182    -0.614    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.523    final_result_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.290ns (28.659%)  route 0.722ns (71.341%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.722     1.067    a31/control_IBUF[1]
    SLICE_X2Y55          LUT5 (Prop_lut5_I1_O)        0.045     1.112 r  a31/final_result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.112    final_result_next[2]
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.182    -0.614    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.120    -0.494    final_result_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.290ns (29.296%)  route 0.700ns (70.704%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.700     1.045    a31/control_IBUF[1]
    SLICE_X3Y54          LUT5 (Prop_lut5_I3_O)        0.045     1.090 r  a31/middle_result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.090    middle_result_next[5]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.182    -0.614    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092    -0.522    middle_result_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.659ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.290ns (27.995%)  route 0.746ns (72.005%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.746     1.091    a31/control_IBUF[1]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.045     1.136 r  a31/final_result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.136    final_result_next[1]
    SLICE_X1Y54          FDRE                                         r  final_result_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X1Y54          FDRE                                         r  final_result_reg_reg[1]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.182    -0.614    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.091    -0.523    final_result_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.667ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.290ns (27.754%)  route 0.755ns (72.246%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.755     1.100    a31/control_IBUF[1]
    SLICE_X3Y54          LUT5 (Prop_lut5_I3_O)        0.045     1.145 r  a31/middle_result_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.145    middle_result_next[6]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.182    -0.614    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092    -0.522    middle_result_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.290ns (26.151%)  route 0.819ns (73.849%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.819     1.164    a31/control_IBUF[1]
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.209 r  a31/final_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.209    final_result_next[3]
    SLICE_X2Y56          FDRE                                         r  final_result_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X2Y56          FDRE                                         r  final_result_reg_reg[3]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.182    -0.614    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.120    -0.494    final_result_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.290ns (25.712%)  route 0.838ns (74.288%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.838     1.183    a31/control_IBUF[1]
    SLICE_X3Y54          LUT5 (Prop_lut5_I3_O)        0.045     1.228 r  a31/middle_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.228    middle_result_next[3]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[3]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.182    -0.614    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092    -0.522    middle_result_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.752ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.290ns (25.689%)  route 0.839ns (74.311%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.839     1.184    a31/control_IBUF[1]
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.045     1.229 r  a31/middle_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.229    middle_result_next[0]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.182    -0.614    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091    -0.523    middle_result_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.290ns (25.220%)  route 0.860ns (74.780%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.860     1.205    a31/control_IBUF[1]
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.045     1.250 r  a31/middle_result_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.250    middle_result_next[4]
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[4]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.182    -0.614    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.092    -0.522    middle_result_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.772    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50MHz_1
  To Clock:  clk_out1_clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        18.160ns  (logic 6.926ns (38.139%)  route 11.234ns (61.861%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.354    14.733 r  a21/s_reg[18]_i_3/O
                         net (fo=2, routed)           0.679    15.413    a21/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.358    15.771 r  a21/s_reg[19]_i_3/O
                         net (fo=1, routed)           0.571    16.342    a21/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.348    16.690 r  a21/s_reg[19]_i_2/O
                         net (fo=1, routed)           0.452    17.142    a21/s_reg[19]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124    17.266 r  a21/s_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    17.266    a21/s_next[19]
    SLICE_X8Y58          FDCE                                         r  a21/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X8Y58          FDCE                                         r  a21/s_reg_reg[19]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y58          FDCE (Setup_fdce_C_D)        0.077    19.056    a21/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        17.656ns  (logic 7.168ns (40.597%)  route 10.488ns (59.403%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.325    14.313 r  a22/s_reg[18]_i_3__0/O
                         net (fo=2, routed)           0.417    14.729    a22/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.328    15.057 r  a22/s_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.765    15.822    a22/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.356    16.178 r  a22/s_reg[19]_i_2__0/O
                         net (fo=1, routed)           0.264    16.443    a21/s[3]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.321    16.764 r  a21/s_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    16.764    a22/s_reg_reg[19]_0[19]
    SLICE_X9Y57          FDCE                                         r  a22/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a22/clk_out1
    SLICE_X9Y57          FDCE                                         r  a22/s_reg_reg[19]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y57          FDCE (Setup_fdce_C_D)        0.075    19.054    a22/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        17.289ns  (logic 6.578ns (38.048%)  route 10.711ns (61.952%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.354    14.733 r  a21/s_reg[18]_i_3/O
                         net (fo=2, routed)           0.536    15.270    a21/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.332    15.602 r  a21/s_reg[18]_i_2/O
                         net (fo=1, routed)           0.643    16.245    a21/s_reg[18]_i_2_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.150    16.395 r  a21/s_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    16.395    a21/s_next[18]
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[18]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.075    19.054    a21/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        17.012ns  (logic 6.965ns (40.941%)  route 10.047ns (59.059%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.119    13.933 r  a31/s_reg[18]_i_3__1/O
                         net (fo=2, routed)           0.266    14.199    a31/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.325    14.524 r  a31/s_reg[19]_i_3__1/O
                         net (fo=1, routed)           0.455    14.979    a31/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.328    15.307 r  a31/s_reg[19]_i_2__1/O
                         net (fo=1, routed)           0.708    16.015    a31/s_reg[19]_i_2__1_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.356    16.371 r  a31/s_reg[19]_i_1__1/O
                         net (fo=1, routed)           0.000    16.371    a31/s_next[19]
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[19]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.075    19.065    a31/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                         -16.371    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        16.528ns  (logic 6.614ns (40.018%)  route 9.914ns (59.982%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.325    14.313 r  a22/s_reg[18]_i_3__0/O
                         net (fo=2, routed)           0.417    14.729    a22/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.332    15.061 r  a22/s_reg[18]_i_2__0/O
                         net (fo=1, routed)           0.455    15.516    a21/s[2]
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.119    15.635 r  a21/s_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    15.635    a22/s_reg_reg[19]_0[18]
    SLICE_X9Y56          FDCE                                         r  a22/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.524    18.504    a22/clk_out1
    SLICE_X9Y56          FDCE                                         r  a22/s_reg_reg[18]/C
                         clock pessimism              0.559    19.063    
                         clock uncertainty           -0.084    18.980    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.075    19.055    a22/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        16.299ns  (logic 6.194ns (38.002%)  route 10.105ns (61.998%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.328    14.707 r  a21/s_reg[17]_i_2/O
                         net (fo=1, routed)           0.574    15.281    a21/s_reg[17]_i_2_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.124    15.405 r  a21/s_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    15.405    a21/s_next[17]
    SLICE_X9Y57          FDCE                                         r  a21/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y57          FDCE                                         r  a21/s_reg_reg[17]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y57          FDCE (Setup_fdce_C_D)        0.029    19.008    a21/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        15.887ns  (logic 6.437ns (40.517%)  route 9.450ns (59.483%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.119    13.933 r  a31/s_reg[18]_i_3__1/O
                         net (fo=2, routed)           0.266    14.199    a31/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.332    14.531 r  a31/s_reg[18]_i_2__1/O
                         net (fo=1, routed)           0.567    15.098    a31/s_reg[18]_i_2__1_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.149    15.247 r  a31/s_reg[18]_i_1__1/O
                         net (fo=1, routed)           0.000    15.247    a31/s_next[18]
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[18]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.075    19.065    a31/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 6.320ns (39.608%)  route 9.636ns (60.392%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.332    14.320 r  a22/s_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.594    14.914    a21/s[1]
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.150    15.064 r  a21/s_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.064    a22/s_reg_reg[19]_0[17]
    SLICE_X10Y57         FDCE                                         r  a22/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.526    18.506    a22/clk_out1
    SLICE_X10Y57         FDCE                                         r  a22/s_reg_reg[17]/C
                         clock pessimism              0.559    19.065    
                         clock uncertainty           -0.084    18.982    
    SLICE_X10Y57         FDCE (Setup_fdce_C_D)        0.118    19.100    a22/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.100    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        15.405ns  (logic 5.874ns (38.130%)  route 9.531ns (61.870%))
  Logic Levels:           18  (LUT2=1 LUT3=17)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.326    13.804 r  a21/s_reg[16]_i_2/O
                         net (fo=1, routed)           0.583    14.387    a21/s_reg[16]_i_2_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.124    14.511 r  a21/s_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    14.511    a21/s_next[16]
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[16]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.029    19.008    a21/s_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz rise@20.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        15.118ns  (logic 6.078ns (40.204%)  route 9.040ns (59.796%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.938 r  a31/s_reg[17]_i_2__1/O
                         net (fo=1, routed)           0.422    14.360    a31/s_reg[17]_i_2__1_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I0_O)        0.117    14.477 r  a31/s_reg[17]_i_1__1/O
                         net (fo=1, routed)           0.000    14.477    a31/s_next[17]
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.118    19.108    a31/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  4.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 a31/input_next_next_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/input_next_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.603    -0.561    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  a31/input_next_next_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.364    a31/input_next_next[1]
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X5Y56          FDCE (Hold_fdce_C_D)         0.075    -0.403    a31/input_next_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 a21/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/started_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.556%)  route 0.075ns (26.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.573    -0.591    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 f  a21/count_reg_reg[2]/Q
                         net (fo=7, routed)           0.075    -0.352    a21/count_reg[2]
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.045    -0.307 r  a21/started_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.307    a21/started_reg_i_1_n_0
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.844    -0.829    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X11Y60         FDCE (Hold_fdce_C_D)         0.092    -0.403    a21/started_reg_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.739%)  route 0.303ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  a31/address_reg_reg[0]/Q
                         net (fo=3, routed)           0.303    -0.078    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.958    -0.715    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.443    
                         clock uncertainty            0.084    -0.360    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.177    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.627%)  route 0.305ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  a31/address_reg_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.077    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.084    -0.359    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.176    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 a31/input_next_next_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/input_next_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.603    -0.561    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  a31/input_next_next_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.304    a31/input_next_next[2]
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X5Y55          FDCE (Hold_fdce_C_D)         0.066    -0.412    a31/input_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 a22/input_next_next_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/input_next_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.575    -0.589    a22/clk_out1
    SLICE_X10Y55         FDCE                                         r  a22/input_next_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  a22/input_next_next_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.309    a22/input_next_next[3]
    SLICE_X11Y55         FDCE                                         r  a22/input_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.846    -0.827    a22/clk_out1
    SLICE_X11Y55         FDCE                                         r  a22/input_next_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X11Y55         FDCE (Hold_fdce_C_D)         0.075    -0.418    a22/input_next_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 a22/address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.398%)  route 0.299ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a22/clk_out1
    SLICE_X12Y45         FDCE                                         r  a22/address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  a22/address_reg_reg[2]/Q
                         net (fo=3, routed)           0.299    -0.059    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.958    -0.715    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.443    
                         clock uncertainty            0.084    -0.360    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.177    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 a22/address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.279%)  route 0.301ns (64.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a22/clk_out1
    SLICE_X12Y45         FDCE                                         r  a22/address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  a22/address_reg_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.058    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.084    -0.359    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.176    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 a31/start1_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.454%)  route 0.165ns (46.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.574    -0.590    a31/clk_out1
    SLICE_X11Y58         FDCE                                         r  a31/start1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  a31/start1_reg_reg/Q
                         net (fo=54, routed)          0.165    -0.285    a31/start1_reg
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.048    -0.237 r  a31/count_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    a31/count_next[1]
    SLICE_X10Y59         FDCE                                         r  a31/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.845    -0.828    a31/clk_out1
    SLICE_X10Y59         FDCE                                         r  a31/count_reg_reg[1]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X10Y59         FDCE (Hold_fdce_C_D)         0.131    -0.360    a31/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.485%)  route 0.292ns (69.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  a31/address_reg_reg[1]/Q
                         net (fo=3, routed)           0.292    -0.103    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.084    -0.359    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.230    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50MHz
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 4.666ns (48.297%)  route 4.995ns (51.703%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.726    -0.814    a31/clk_out1
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  a31/s_reg_reg[17]/Q
                         net (fo=4, routed)           0.722     0.386    a31/p_0_in[7]
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.296     0.682 f  a31/middle_result_reg[6]_i_5/O
                         net (fo=2, routed)           0.395     1.077    a31/middle_result_reg[6]_i_5_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.124     1.201 f  a31/data_out_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.360     1.562    a31/data_out_OBUF_inst_i_3_n_0
    SLICE_X0Y53          LUT4 (Prop_lut4_I0_O)        0.124     1.686 r  a31/data_out_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.630     2.316    a31/data_out_OBUF_inst_i_2_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I3_O)        0.124     2.440 r  a31/data_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.888     5.328    data_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.848 r  data_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.848    data_out
    H17                                                               r  data_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 final_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 4.316ns (50.258%)  route 4.272ns (49.742%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  final_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.439     0.143    final_result_reg[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.267 r  seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     0.700    seg_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.824 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           3.400     4.223    seg_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.774 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.774    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 final_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 4.300ns (57.349%)  route 3.198ns (42.651%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  final_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.439     0.143    final_result_reg[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.267 r  seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     0.700    seg_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.824 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.325     3.149    seg_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.682 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.682    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 final_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 4.343ns (60.920%)  route 2.786ns (39.080%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  final_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.439     0.143    final_result_reg[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.267 r  seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     0.700    seg_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.824 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.914     2.737    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.314 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.314    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 final_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 4.327ns (60.825%)  route 2.787ns (39.175%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  final_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.439     0.143    final_result_reg[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.267 r  seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     0.700    seg_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.824 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.914     2.738    seg_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.299 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.299    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 middle_result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 4.010ns (65.669%)  route 2.097ns (34.331%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  middle_result_reg_reg[1]/Q
                         net (fo=1, routed)           2.097     1.738    middle_result_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554     5.292 r  middle_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.292    middle_result[1]
    T15                                                               r  middle_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 middle_result_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 4.008ns (65.662%)  route 2.096ns (34.338%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  middle_result_reg_reg[4]/Q
                         net (fo=1, routed)           2.096     1.737    middle_result_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.552     5.289 r  middle_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.289    middle_result[4]
    V15                                                               r  middle_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 middle_result_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 3.987ns (65.421%)  route 2.108ns (34.579%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  middle_result_reg_reg[3]/Q
                         net (fo=1, routed)           2.108     1.749    middle_result_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         3.531     5.280 r  middle_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.280    middle_result[3]
    T16                                                               r  middle_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 middle_result_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 4.004ns (65.929%)  route 2.069ns (34.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  middle_result_reg_reg[0]/Q
                         net (fo=1, routed)           2.069     1.710    middle_result_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548     5.258 r  middle_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.258    middle_result[0]
    V16                                                               r  middle_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 a31/finished_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            finish
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 4.011ns (65.604%)  route 2.103ns (34.396%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.644    -0.896    a31/clk_out1
    SLICE_X9Y59          FDCE                                         r  a31/finished_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  a31/finished_reg_reg/Q
                         net (fo=1, routed)           2.103     1.663    finish_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.555     5.219 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     5.219    finish
    U16                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.182     9.818    
                         output delay                -0.500     9.318    
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  4.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 1.394ns (81.063%)  route 0.326ns (18.937%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.326    -0.094    middle_result_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.159 r  middle_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.159    middle_result[2]
    U14                                                               r  middle_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 1.410ns (81.226%)  route 0.326ns (18.774%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y56          FDRE                                         r  middle_result_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[7]/Q
                         net (fo=1, routed)           0.326    -0.093    middle_result_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.176 r  middle_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.176    middle_result[7]
    V11                                                               r  middle_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 1.396ns (78.573%)  route 0.381ns (21.427%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[5]/Q
                         net (fo=1, routed)           0.381    -0.039    middle_result_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.216 r  middle_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.216    middle_result[5]
    V14                                                               r  middle_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.571ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 1.412ns (77.858%)  route 0.401ns (22.142%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[6]/Q
                         net (fo=1, routed)           0.401    -0.018    middle_result_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.253 r  middle_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.253    middle_result[6]
    V12                                                               r  middle_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 1.389ns (73.850%)  route 0.492ns (26.150%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[0]/Q
                         net (fo=1, routed)           0.492     0.073    middle_result_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.321 r  middle_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.321    middle_result[0]
    V16                                                               r  middle_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 1.373ns (72.282%)  route 0.527ns (27.718%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[3]/Q
                         net (fo=1, routed)           0.527     0.107    middle_result_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.339 r  middle_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.339    middle_result[3]
    T16                                                               r  middle_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 1.393ns (73.059%)  route 0.514ns (26.941%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[4]/Q
                         net (fo=1, routed)           0.514     0.095    middle_result_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.347 r  middle_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.347    middle_result[4]
    V15                                                               r  middle_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 1.396ns (73.145%)  route 0.513ns (26.855%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[1]/Q
                         net (fo=1, routed)           0.513     0.093    middle_result_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.348 r  middle_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.348    middle_result[1]
    T15                                                               r  middle_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 a31/finished_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            finish
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.397ns (71.819%)  route 0.548ns (28.181%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.574    -0.590    a31/clk_out1
    SLICE_X9Y59          FDCE                                         r  a31/finished_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  a31/finished_reg_reg/Q
                         net (fo=1, routed)           0.548     0.099    finish_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.355 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     1.355    finish
    U16                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 final_result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 1.463ns (72.033%)  route 0.568ns (27.967%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X1Y54          FDRE                                         r  final_result_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  final_result_reg_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.277    final_result_reg[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.426     0.194    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.471 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.471    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.182     0.182    
                         output delay                -0.500    -0.318    
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  1.789    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50MHz_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 4.666ns (48.297%)  route 4.995ns (51.703%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.726    -0.814    a31/clk_out1
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  a31/s_reg_reg[17]/Q
                         net (fo=4, routed)           0.722     0.386    a31/p_0_in[7]
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.296     0.682 f  a31/middle_result_reg[6]_i_5/O
                         net (fo=2, routed)           0.395     1.077    a31/middle_result_reg[6]_i_5_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.124     1.201 f  a31/data_out_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.360     1.562    a31/data_out_OBUF_inst_i_3_n_0
    SLICE_X0Y53          LUT4 (Prop_lut4_I0_O)        0.124     1.686 r  a31/data_out_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.630     2.316    a31/data_out_OBUF_inst_i_2_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I3_O)        0.124     2.440 r  a31/data_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.888     5.328    data_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.848 r  data_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.848    data_out
    H17                                                               r  data_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 final_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 4.316ns (50.258%)  route 4.272ns (49.742%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  final_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.439     0.143    final_result_reg[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.267 r  seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     0.700    seg_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.824 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           3.400     4.223    seg_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.774 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.774    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 final_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 4.300ns (57.349%)  route 3.198ns (42.651%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  final_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.439     0.143    final_result_reg[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.267 r  seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     0.700    seg_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.824 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.325     3.149    seg_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.682 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.682    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 final_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 4.343ns (60.920%)  route 2.786ns (39.080%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  final_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.439     0.143    final_result_reg[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.267 r  seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     0.700    seg_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.824 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.914     2.737    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.314 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.314    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 final_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 4.327ns (60.825%)  route 2.787ns (39.175%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  final_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.439     0.143    final_result_reg[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.267 r  seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     0.700    seg_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124     0.824 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.914     2.738    seg_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.299 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.299    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 middle_result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 4.010ns (65.669%)  route 2.097ns (34.331%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  middle_result_reg_reg[1]/Q
                         net (fo=1, routed)           2.097     1.738    middle_result_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554     5.292 r  middle_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.292    middle_result[1]
    T15                                                               r  middle_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 middle_result_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 4.008ns (65.662%)  route 2.096ns (34.338%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  middle_result_reg_reg[4]/Q
                         net (fo=1, routed)           2.096     1.737    middle_result_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.552     5.289 r  middle_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.289    middle_result[4]
    V15                                                               r  middle_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 middle_result_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 3.987ns (65.421%)  route 2.108ns (34.579%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  middle_result_reg_reg[3]/Q
                         net (fo=1, routed)           2.108     1.749    middle_result_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         3.531     5.280 r  middle_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.280    middle_result[3]
    T16                                                               r  middle_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 middle_result_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 4.004ns (65.929%)  route 2.069ns (34.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.725    -0.815    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  middle_result_reg_reg[0]/Q
                         net (fo=1, routed)           2.069     1.710    middle_result_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548     5.258 r  middle_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.258    middle_result[0]
    V16                                                               r  middle_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 a31/finished_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            finish
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 4.011ns (65.604%)  route 2.103ns (34.396%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.644    -0.896    a31/clk_out1
    SLICE_X9Y59          FDCE                                         r  a31/finished_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  a31/finished_reg_reg/Q
                         net (fo=1, routed)           2.103     1.663    finish_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.555     5.219 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     5.219    finish
    U16                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.180     9.820    
                         output delay                -0.500     9.320    
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 1.394ns (81.063%)  route 0.326ns (18.937%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[2]/Q
                         net (fo=1, routed)           0.326    -0.094    middle_result_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.159 r  middle_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.159    middle_result[2]
    U14                                                               r  middle_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 1.410ns (81.226%)  route 0.326ns (18.774%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y56          FDRE                                         r  middle_result_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[7]/Q
                         net (fo=1, routed)           0.326    -0.093    middle_result_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.176 r  middle_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.176    middle_result[7]
    V11                                                               r  middle_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 1.396ns (78.573%)  route 0.381ns (21.427%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[5]/Q
                         net (fo=1, routed)           0.381    -0.039    middle_result_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.216 r  middle_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.216    middle_result[5]
    V14                                                               r  middle_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 1.412ns (77.858%)  route 0.401ns (22.142%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[6]/Q
                         net (fo=1, routed)           0.401    -0.018    middle_result_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.253 r  middle_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.253    middle_result[6]
    V12                                                               r  middle_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 1.389ns (73.850%)  route 0.492ns (26.150%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[0]/Q
                         net (fo=1, routed)           0.492     0.073    middle_result_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.321 r  middle_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.321    middle_result[0]
    V16                                                               r  middle_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.659ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 1.373ns (72.282%)  route 0.527ns (27.718%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[3]/Q
                         net (fo=1, routed)           0.527     0.107    middle_result_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.339 r  middle_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.339    middle_result[3]
    T16                                                               r  middle_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.667ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 1.393ns (73.059%)  route 0.514ns (26.941%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[4]/Q
                         net (fo=1, routed)           0.514     0.095    middle_result_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.347 r  middle_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.347    middle_result[4]
    V15                                                               r  middle_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 middle_result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle_result[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 1.396ns (73.145%)  route 0.513ns (26.855%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  middle_result_reg_reg[1]/Q
                         net (fo=1, routed)           0.513     0.093    middle_result_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.348 r  middle_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.348    middle_result[1]
    T15                                                               r  middle_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 a31/finished_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            finish
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.397ns (71.819%)  route 0.548ns (28.181%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.574    -0.590    a31/clk_out1
    SLICE_X9Y59          FDCE                                         r  a31/finished_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  a31/finished_reg_reg/Q
                         net (fo=1, routed)           0.548     0.099    finish_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.355 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     1.355    finish
    U16                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.791ns  (arrival time - required time)
  Source:                 final_result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50MHz_1 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 1.463ns (72.033%)  route 0.568ns (27.967%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.604    -0.560    clk_out1
    SLICE_X1Y54          FDRE                                         r  final_result_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  final_result_reg_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.277    final_result_reg[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.426     0.194    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.471 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.471    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  1.791    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50MHz
  To Clock:  clk_out1_clk_50MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        18.160ns  (logic 6.926ns (38.139%)  route 11.234ns (61.861%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.354    14.733 r  a21/s_reg[18]_i_3/O
                         net (fo=2, routed)           0.679    15.413    a21/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.358    15.771 r  a21/s_reg[19]_i_3/O
                         net (fo=1, routed)           0.571    16.342    a21/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.348    16.690 r  a21/s_reg[19]_i_2/O
                         net (fo=1, routed)           0.452    17.142    a21/s_reg[19]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124    17.266 r  a21/s_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    17.266    a21/s_next[19]
    SLICE_X8Y58          FDCE                                         r  a21/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X8Y58          FDCE                                         r  a21/s_reg_reg[19]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y58          FDCE (Setup_fdce_C_D)        0.077    19.056    a21/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        17.656ns  (logic 7.168ns (40.597%)  route 10.488ns (59.403%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.325    14.313 r  a22/s_reg[18]_i_3__0/O
                         net (fo=2, routed)           0.417    14.729    a22/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.328    15.057 r  a22/s_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.765    15.822    a22/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.356    16.178 r  a22/s_reg[19]_i_2__0/O
                         net (fo=1, routed)           0.264    16.443    a21/s[3]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.321    16.764 r  a21/s_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    16.764    a22/s_reg_reg[19]_0[19]
    SLICE_X9Y57          FDCE                                         r  a22/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a22/clk_out1
    SLICE_X9Y57          FDCE                                         r  a22/s_reg_reg[19]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y57          FDCE (Setup_fdce_C_D)        0.075    19.054    a22/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        17.289ns  (logic 6.578ns (38.048%)  route 10.711ns (61.952%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.354    14.733 r  a21/s_reg[18]_i_3/O
                         net (fo=2, routed)           0.536    15.270    a21/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.332    15.602 r  a21/s_reg[18]_i_2/O
                         net (fo=1, routed)           0.643    16.245    a21/s_reg[18]_i_2_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.150    16.395 r  a21/s_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    16.395    a21/s_next[18]
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[18]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.075    19.054    a21/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        17.012ns  (logic 6.965ns (40.941%)  route 10.047ns (59.059%))
  Logic Levels:           21  (LUT2=1 LUT3=20)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.119    13.933 r  a31/s_reg[18]_i_3__1/O
                         net (fo=2, routed)           0.266    14.199    a31/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.325    14.524 r  a31/s_reg[19]_i_3__1/O
                         net (fo=1, routed)           0.455    14.979    a31/CSAdd/RCA_N4N1_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.328    15.307 r  a31/s_reg[19]_i_2__1/O
                         net (fo=1, routed)           0.708    16.015    a31/s_reg[19]_i_2__1_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.356    16.371 r  a31/s_reg[19]_i_1__1/O
                         net (fo=1, routed)           0.000    16.371    a31/s_next[19]
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[19]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.075    19.065    a31/s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                         -16.371    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        16.528ns  (logic 6.614ns (40.018%)  route 9.914ns (59.982%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.325    14.313 r  a22/s_reg[18]_i_3__0/O
                         net (fo=2, routed)           0.417    14.729    a22/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.332    15.061 r  a22/s_reg[18]_i_2__0/O
                         net (fo=1, routed)           0.455    15.516    a21/s[2]
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.119    15.635 r  a21/s_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    15.635    a22/s_reg_reg[19]_0[18]
    SLICE_X9Y56          FDCE                                         r  a22/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.524    18.504    a22/clk_out1
    SLICE_X9Y56          FDCE                                         r  a22/s_reg_reg[18]/C
                         clock pessimism              0.559    19.063    
                         clock uncertainty           -0.084    18.980    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.075    19.055    a22/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        16.299ns  (logic 6.194ns (38.002%)  route 10.105ns (61.998%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.318    13.796 r  a21/s_reg[17]_i_3/O
                         net (fo=2, routed)           0.583    14.379    a21/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.328    14.707 r  a21/s_reg[17]_i_2/O
                         net (fo=1, routed)           0.574    15.281    a21/s_reg[17]_i_2_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.124    15.405 r  a21/s_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    15.405    a21/s_next[17]
    SLICE_X9Y57          FDCE                                         r  a21/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y57          FDCE                                         r  a21/s_reg_reg[17]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y57          FDCE (Setup_fdce_C_D)        0.029    19.008    a21/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        15.887ns  (logic 6.437ns (40.517%)  route 9.450ns (59.483%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.119    13.933 r  a31/s_reg[18]_i_3__1/O
                         net (fo=2, routed)           0.266    14.199    a31/CSAdd/RCA_N4N1_0/carry_1
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.332    14.531 r  a31/s_reg[18]_i_2__1/O
                         net (fo=1, routed)           0.567    15.098    a31/s_reg[18]_i_2__1_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.149    15.247 r  a31/s_reg[18]_i_1__1/O
                         net (fo=1, routed)           0.000    15.247    a31/s_next[18]
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X1Y52          FDCE                                         r  a31/s_reg_reg[18]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.075    19.065    a31/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 a22/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 6.320ns (39.608%)  route 9.636ns (60.392%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.647    -0.893    a22/clk_out1
    SLICE_X12Y52         FDCE                                         r  a22/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  a22/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.452     0.038    a22/s_reg_reg_n_0_[0]
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.324     0.362 r  a22/s_reg[1]_i_3__0/O
                         net (fo=2, routed)           0.749     1.110    a22/CSAdd/RCA_03_0/carry_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.357     1.467 r  a22/s_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.458     1.925    a22/CSAdd/RCA_03_0/carry_1
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.321     2.246 r  a22/s_reg[3]_i_3__0/O
                         net (fo=2, routed)           0.267     2.513    a22/CSAdd/RCA_03_0/carry_2
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.328     2.841 r  a22/s_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.411     3.251    a22/CSAdd/carry_0_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.322     3.573 r  a22/s_reg[5]_i_3__0/O
                         net (fo=2, routed)           0.571     4.144    a22/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.325     4.469 r  a22/s_reg[6]_i_3__0/O
                         net (fo=2, routed)           0.286     4.755    a22/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.341     5.096 r  a22/s_reg[7]_i_3__0/O
                         net (fo=2, routed)           0.692     5.788    a22/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.363     6.151 r  a22/s_reg[8]_i_3__0/O
                         net (fo=2, routed)           0.623     6.774    a22/CSAdd/carry_0_1
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.384     7.158 r  a22/s_reg[9]_i_3__0/O
                         net (fo=2, routed)           0.547     7.705    a22/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.327     8.032 r  a22/s_reg[10]_i_3__0/O
                         net (fo=2, routed)           0.577     8.609    a22/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.726 r  a22/s_reg[11]_i_3__0/O
                         net (fo=2, routed)           0.286     9.012    a22/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.341     9.353 r  a22/s_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.620     9.973    a22/CSAdd/carry_0_2
    SLICE_X10Y56         LUT3 (Prop_lut3_I0_O)        0.326    10.299 r  a22/s_reg[13]_i_3__0/O
                         net (fo=2, routed)           0.601    10.900    a22/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.384    11.284 r  a22/s_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.620    11.904    a22/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.230 r  a22/s_reg[15]_i_3__0/O
                         net (fo=2, routed)           0.564    12.794    a22/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.355    13.149 r  a22/s_reg[16]_i_3__0/O
                         net (fo=2, routed)           0.455    13.603    a22/CSAdd/carry_0_3
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.119    13.722 r  a22/s_reg[17]_i_3__0/O
                         net (fo=2, routed)           0.266    13.988    a22/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.332    14.320 r  a22/s_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.594    14.914    a21/s[1]
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.150    15.064 r  a21/s_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.064    a22/s_reg_reg[19]_0[17]
    SLICE_X10Y57         FDCE                                         r  a22/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.526    18.506    a22/clk_out1
    SLICE_X10Y57         FDCE                                         r  a22/s_reg_reg[17]/C
                         clock pessimism              0.559    19.065    
                         clock uncertainty           -0.084    18.982    
    SLICE_X10Y57         FDCE (Setup_fdce_C_D)        0.118    19.100    a22/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.100    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 a21/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/s_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        15.405ns  (logic 5.874ns (38.130%)  route 9.531ns (61.870%))
  Logic Levels:           18  (LUT2=1 LUT3=17)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.646    -0.894    a21/clk_out1
    SLICE_X12Y54         FDCE                                         r  a21/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.376 r  a21/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.517     0.141    a21/s_reg_reg_n_0_[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  a21/s_reg[1]_i_3/O
                         net (fo=2, routed)           0.436     0.701    a21/CSAdd/RCA_03_0/carry_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.117     0.818 r  a21/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.852     1.671    a21/CSAdd/RCA_03_0/carry_1
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.374     2.045 r  a21/s_reg[3]_i_3/O
                         net (fo=2, routed)           0.601     2.646    a21/CSAdd/RCA_03_0/carry_2
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.354     3.000 r  a21/s_reg[4]_i_3/O
                         net (fo=2, routed)           0.606     3.606    a21/CSAdd/carry_0_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.374     3.980 r  a21/s_reg[5]_i_3/O
                         net (fo=2, routed)           0.452     4.432    a21/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.357     4.789 r  a21/s_reg[6]_i_3/O
                         net (fo=2, routed)           0.595     5.384    a21/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.360     5.744 r  a21/s_reg[7]_i_3/O
                         net (fo=2, routed)           0.496     6.240    a21/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.357     6.597 r  a21/s_reg[8]_i_3/O
                         net (fo=2, routed)           0.433     7.030    a21/CSAdd/carry_0_1
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.355     7.385 r  a21/s_reg[9]_i_3/O
                         net (fo=2, routed)           0.407     7.792    a21/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I0_O)        0.327     8.119 r  a21/s_reg[10]_i_3/O
                         net (fo=2, routed)           0.598     8.717    a21/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.117     8.834 r  a21/s_reg[11]_i_3/O
                         net (fo=2, routed)           0.620     9.454    a21/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.326     9.780 r  a21/s_reg[12]_i_3/O
                         net (fo=2, routed)           0.430    10.210    a21/CSAdd/carry_0_2
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.348    10.558 r  a21/s_reg[13]_i_3/O
                         net (fo=2, routed)           0.286    10.844    a21/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.341    11.185 r  a21/s_reg[14]_i_3/O
                         net (fo=2, routed)           0.620    11.805    a21/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.326    12.131 r  a21/s_reg[15]_i_3/O
                         net (fo=2, routed)           0.570    12.701    a21/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.349    13.050 r  a21/s_reg[16]_i_3/O
                         net (fo=2, routed)           0.429    13.478    a21/CSAdd/carry_0_3
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.326    13.804 r  a21/s_reg[16]_i_2/O
                         net (fo=1, routed)           0.583    14.387    a21/s_reg[16]_i_2_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.124    14.511 r  a21/s_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    14.511    a21/s_next[16]
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.523    18.503    a21/clk_out1
    SLICE_X9Y58          FDCE                                         r  a21/s_reg_reg[16]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.029    19.008    a21/s_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 a31/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/s_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        15.118ns  (logic 6.078ns (40.204%)  route 9.040ns (59.796%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.899    -0.641    a31/clk_out1
    SLICE_X5Y49          FDCE                                         r  a31/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  a31/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.498     0.313    a31/s_reg_reg_n_0_[0]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.152     0.465 r  a31/s_reg[1]_i_3__1/O
                         net (fo=2, routed)           0.266     0.731    a31/CSAdd/RCA_03_0/carry_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.325     1.056 r  a31/s_reg[2]_i_3__1/O
                         net (fo=2, routed)           0.472     1.528    a31/CSAdd/RCA_03_0/carry_1
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.327     1.855 r  a31/s_reg[3]_i_3__1/O
                         net (fo=2, routed)           0.643     2.498    a31/CSAdd/RCA_03_0/carry_2
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.358     2.856 r  a31/s_reg[4]_i_3__1/O
                         net (fo=2, routed)           0.441     3.297    a31/CSAdd/carry_0_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.355     3.652 r  a31/s_reg[5]_i_3__1/O
                         net (fo=2, routed)           0.674     4.326    a31/CSAdd/gen_stage[1].RCA_X_0/carry_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.352     4.678 r  a31/s_reg[6]_i_3__1/O
                         net (fo=2, routed)           0.563     5.241    a31/CSAdd/gen_stage[1].RCA_X_0/carry_1
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.325     5.566 r  a31/s_reg[7]_i_3__1/O
                         net (fo=2, routed)           0.585     6.150    a31/CSAdd/gen_stage[1].RCA_X_0/carry_2
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.361     6.511 r  a31/s_reg[8]_i_3__1/O
                         net (fo=2, routed)           0.407     6.918    a31/CSAdd/carry_0_1
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.320     7.238 r  a31/s_reg[9]_i_3__1/O
                         net (fo=2, routed)           0.436     7.674    a31/CSAdd/gen_stage[2].RCA_X_0/carry_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.332     8.006 r  a31/s_reg[10]_i_3__1/O
                         net (fo=2, routed)           0.518     8.525    a31/CSAdd/gen_stage[2].RCA_X_0/carry_1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.150     8.675 r  a31/s_reg[11]_i_3__1/O
                         net (fo=2, routed)           0.286     8.960    a31/CSAdd/gen_stage[2].RCA_X_0/carry_2
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.341     9.301 r  a31/s_reg[12]_i_3__1/O
                         net (fo=2, routed)           0.421     9.722    a31/CSAdd/carry_0_2
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.323    10.045 r  a31/s_reg[13]_i_3__1/O
                         net (fo=2, routed)           0.452    10.497    a31/CSAdd/gen_stage[3].RCA_X_0/carry_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.357    10.854 r  a31/s_reg[14]_i_3__1/O
                         net (fo=2, routed)           0.496    11.351    a31/CSAdd/gen_stage[3].RCA_X_0/carry_1
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.357    11.708 r  a31/s_reg[15]_i_3__1/O
                         net (fo=2, routed)           0.557    12.264    a31/CSAdd/gen_stage[3].RCA_X_0/carry_2
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.320    12.584 r  a31/s_reg[16]_i_3__1/O
                         net (fo=2, routed)           0.449    13.033    a31/CSAdd/carry_0_3
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.326    13.359 r  a31/s_reg[17]_i_3__1/O
                         net (fo=2, routed)           0.455    13.814    a31/CSAdd/RCA_N4N1_0/carry_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.938 r  a31/s_reg[17]_i_2__1/O
                         net (fo=1, routed)           0.422    14.360    a31/s_reg[17]_i_2__1_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I0_O)        0.117    14.477 r  a31/s_reg[17]_i_1__1/O
                         net (fo=1, routed)           0.000    14.477    a31/s_next[17]
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.606    18.586    a31/clk_out1
    SLICE_X2Y52          FDCE                                         r  a31/s_reg_reg[17]/C
                         clock pessimism              0.487    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.118    19.108    a31/s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  4.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 a31/input_next_next_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/input_next_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.603    -0.561    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  a31/input_next_next_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.364    a31/input_next_next[1]
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X5Y56          FDCE (Hold_fdce_C_D)         0.075    -0.403    a31/input_next_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 a21/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a21/started_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.556%)  route 0.075ns (26.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.573    -0.591    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 f  a21/count_reg_reg[2]/Q
                         net (fo=7, routed)           0.075    -0.352    a21/count_reg[2]
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.045    -0.307 r  a21/started_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.307    a21/started_reg_i_1_n_0
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.844    -0.829    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X11Y60         FDCE (Hold_fdce_C_D)         0.092    -0.403    a21/started_reg_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.739%)  route 0.303ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  a31/address_reg_reg[0]/Q
                         net (fo=3, routed)           0.303    -0.078    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.958    -0.715    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.443    
                         clock uncertainty            0.084    -0.360    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.177    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.627%)  route 0.305ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  a31/address_reg_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.077    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.084    -0.359    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.176    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 a31/input_next_next_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/input_next_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.603    -0.561    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  a31/input_next_next_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.304    a31/input_next_next[2]
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X5Y55          FDCE (Hold_fdce_C_D)         0.066    -0.412    a31/input_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 a22/input_next_next_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/input_next_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.575    -0.589    a22/clk_out1
    SLICE_X10Y55         FDCE                                         r  a22/input_next_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  a22/input_next_next_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.309    a22/input_next_next[3]
    SLICE_X11Y55         FDCE                                         r  a22/input_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.846    -0.827    a22/clk_out1
    SLICE_X11Y55         FDCE                                         r  a22/input_next_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X11Y55         FDCE (Hold_fdce_C_D)         0.075    -0.418    a22/input_next_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 a22/address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.398%)  route 0.299ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a22/clk_out1
    SLICE_X12Y45         FDCE                                         r  a22/address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  a22/address_reg_reg[2]/Q
                         net (fo=3, routed)           0.299    -0.059    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.958    -0.715    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.443    
                         clock uncertainty            0.084    -0.360    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.177    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 a22/address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.279%)  route 0.301ns (64.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a22/clk_out1
    SLICE_X12Y45         FDCE                                         r  a22/address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  a22/address_reg_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.058    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.084    -0.359    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.176    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 a31/start1_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.454%)  route 0.165ns (46.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.574    -0.590    a31/clk_out1
    SLICE_X11Y58         FDCE                                         r  a31/start1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  a31/start1_reg_reg/Q
                         net (fo=54, routed)          0.165    -0.285    a31/start1_reg
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.048    -0.237 r  a31/count_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    a31/count_next[1]
    SLICE_X10Y59         FDCE                                         r  a31/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.845    -0.828    a31/clk_out1
    SLICE_X10Y59         FDCE                                         r  a31/count_reg_reg[1]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X10Y59         FDCE (Hold_fdce_C_D)         0.131    -0.360    a31/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 a31/address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - clk_out1_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.485%)  route 0.292ns (69.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.641    -0.523    a31/clk_out1
    SLICE_X11Y45         FDCE                                         r  a31/address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  a31/address_reg_reg[1]/Q
                         net (fo=3, routed)           0.292    -0.103    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.959    -0.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.084    -0.359    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.230    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_50MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.087ns  (logic 1.477ns (29.026%)  route 3.611ns (70.974%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.611    15.587    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.734    18.714    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    18.714    
                         clock uncertainty           -0.180    18.534    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    18.175    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.175    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.087ns  (logic 1.477ns (29.026%)  route 3.611ns (70.974%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.611    15.587    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.734    18.714    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    18.714    
                         clock uncertainty           -0.180    18.534    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    18.175    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.175    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.978ns  (logic 1.477ns (29.660%)  route 3.502ns (70.340%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.502    15.478    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.735    18.715    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    18.715    
                         clock uncertainty           -0.180    18.535    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    18.176    a22/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.176    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.978ns  (logic 1.477ns (29.660%)  route 3.502ns (70.340%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.502    15.478    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.735    18.715    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y19         RAMB18E1                                     r  a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    18.715    
                         clock uncertainty           -0.180    18.535    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    18.176    a31/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.176    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.744ns  (logic 1.477ns (31.126%)  route 3.267ns (68.874%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 18.547 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         3.267    15.244    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y20         RAMB18E1                                     r  a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.568    18.547    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    18.547    
                         clock uncertainty           -0.180    18.367    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    18.008    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.008    
                         arrival time                         -15.244    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 control[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.019ns  (logic 1.733ns (34.530%)  route 3.286ns (65.470%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    M13                                               0.000    10.500 r  control[0] (IN)
                         net (fo=0)                   0.000    10.500    control[0]
    M13                  IBUF (Prop_ibuf_I_O)         1.485    11.985 r  control_IBUF[0]_inst/O
                         net (fo=12, routed)          2.841    14.826    a22/control_IBUF[0]
    SLICE_X4Y54          LUT5 (Prop_lut5_I3_O)        0.124    14.950 r  a22/middle_result_reg[6]_i_4/O
                         net (fo=1, routed)           0.445    15.395    a31/middle_result_reg_reg[6]
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.124    15.519 r  a31/middle_result_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    15.519    middle_result_next[6]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.605    18.585    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/C
                         clock pessimism              0.000    18.585    
                         clock uncertainty           -0.180    18.405    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.032    18.437    middle_result_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 control[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.901ns  (logic 1.733ns (35.364%)  route 3.168ns (64.636%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    M13                                               0.000    10.500 r  control[0] (IN)
                         net (fo=0)                   0.000    10.500    control[0]
    M13                  IBUF (Prop_ibuf_I_O)         1.485    11.985 r  control_IBUF[0]_inst/O
                         net (fo=12, routed)          2.676    14.661    a22/control_IBUF[0]
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  a22/middle_result_reg[0]_i_2/O
                         net (fo=1, routed)           0.492    15.277    a31/middle_result_reg_reg[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.124    15.401 r  a31/middle_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.401    middle_result_next[0]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.605    18.585    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/C
                         clock pessimism              0.000    18.585    
                         clock uncertainty           -0.180    18.405    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029    18.434    middle_result_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.452ns  (logic 1.477ns (33.164%)  route 2.976ns (66.836%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 18.546 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 r  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 r  reset_IBUF_inst/O
                         net (fo=190, routed)         2.976    14.952    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rsta
    RAMB18_X0Y20         RAMB18E1                                     r  a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.567    18.546    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    18.546    
                         clock uncertainty           -0.180    18.366    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    18.007    a21/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.007    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 control[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.870ns  (logic 1.733ns (35.585%)  route 3.137ns (64.415%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    M13                                               0.000    10.500 r  control[0] (IN)
                         net (fo=0)                   0.000    10.500    control[0]
    M13                  IBUF (Prop_ibuf_I_O)         1.485    11.985 r  control_IBUF[0]_inst/O
                         net (fo=12, routed)          2.839    14.825    a22/control_IBUF[0]
    SLICE_X4Y54          LUT5 (Prop_lut5_I3_O)        0.124    14.949 r  a22/middle_result_reg[5]_i_2/O
                         net (fo=1, routed)           0.298    15.246    a31/middle_result_reg_reg[5]
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.124    15.370 r  a31/middle_result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    15.370    middle_result_next[5]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.605    18.585    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/C
                         clock pessimism              0.000    18.585    
                         clock uncertainty           -0.180    18.405    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031    18.436    middle_result_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.436    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 data_in[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a22/input_next_next_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.772ns  (logic 1.602ns (33.563%)  route 3.170ns (66.437%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    J15                                               0.000    10.500 r  data_in[0] (IN)
                         net (fo=0)                   0.000    10.500    data_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478    11.978 r  data_in_IBUF[0]_inst/O
                         net (fo=2, routed)           3.170    15.148    a22/data_in_IBUF[0]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.272 r  a22/input_next_next[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.272    a22/input_next_next_next[3]
    SLICE_X10Y55         FDCE                                         r  a22/input_next_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.527    18.507    a22/clk_out1
    SLICE_X10Y55         FDCE                                         r  a22/input_next_next_reg[3]/C
                         clock pessimism              0.000    18.507    
                         clock uncertainty           -0.180    18.327    
    SLICE_X10Y55         FDCE (Setup_fdce_C_D)        0.081    18.408    a22/input_next_next_reg[3]
  -------------------------------------------------------------------
                         required time                         18.408    
                         arrival time                         -15.272    
  -------------------------------------------------------------------
                         slack                                  3.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.571ns  (arrival time - required time)
  Source:                 start
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/start1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.254ns (27.689%)  route 0.662ns (72.311%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    M18                                               0.000     0.100 r  start (IN)
                         net (fo=0)                   0.000     0.100    start
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.354 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.662     1.016    a21/start_IBUF
    SLICE_X0Y68          FDCE                                         r  a21/start1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.868    -0.805    a21/clk_out1
    SLICE_X0Y68          FDCE                                         r  a21/start1_reg_reg/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.180    -0.625    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.070    -0.555    a21/start1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.290ns (29.505%)  route 0.693ns (70.495%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.693     1.038    a31/control_IBUF[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.045     1.083 r  a31/final_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.083    final_result_next[0]
    SLICE_X1Y55          FDRE                                         r  final_result_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X1Y55          FDRE                                         r  final_result_reg_reg[0]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.180    -0.616    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.525    final_result_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.290ns (28.659%)  route 0.722ns (71.341%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.722     1.067    a31/control_IBUF[1]
    SLICE_X2Y55          LUT5 (Prop_lut5_I1_O)        0.045     1.112 r  a31/final_result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.112    final_result_next[2]
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X2Y55          FDRE                                         r  final_result_reg_reg[2]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.180    -0.616    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.120    -0.496    final_result_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.614ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.290ns (29.296%)  route 0.700ns (70.704%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.700     1.045    a31/control_IBUF[1]
    SLICE_X3Y54          LUT5 (Prop_lut5_I3_O)        0.045     1.090 r  a31/middle_result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.090    middle_result_next[5]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[5]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.180    -0.616    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092    -0.524    middle_result_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.661ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.290ns (27.995%)  route 0.746ns (72.005%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.746     1.091    a31/control_IBUF[1]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.045     1.136 r  a31/final_result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.136    final_result_next[1]
    SLICE_X1Y54          FDRE                                         r  final_result_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X1Y54          FDRE                                         r  final_result_reg_reg[1]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.180    -0.616    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.091    -0.525    final_result_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.290ns (27.754%)  route 0.755ns (72.246%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.755     1.100    a31/control_IBUF[1]
    SLICE_X3Y54          LUT5 (Prop_lut5_I3_O)        0.045     1.145 r  a31/middle_result_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.145    middle_result_next[6]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[6]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.180    -0.616    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092    -0.524    middle_result_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.290ns (26.151%)  route 0.819ns (73.849%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.819     1.164    a31/control_IBUF[1]
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.209 r  a31/final_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.209    final_result_next[3]
    SLICE_X2Y56          FDRE                                         r  final_result_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X2Y56          FDRE                                         r  final_result_reg_reg[3]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.180    -0.616    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.120    -0.496    final_result_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.752ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.290ns (25.712%)  route 0.838ns (74.288%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.838     1.183    a31/control_IBUF[1]
    SLICE_X3Y54          LUT5 (Prop_lut5_I3_O)        0.045     1.228 r  a31/middle_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.228    middle_result_next[3]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[3]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.180    -0.616    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092    -0.524    middle_result_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.754ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.290ns (25.689%)  route 0.839ns (74.311%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.839     1.184    a31/control_IBUF[1]
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.045     1.229 r  a31/middle_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.229    middle_result_next[0]
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y54          FDRE                                         r  middle_result_reg_reg[0]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.180    -0.616    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091    -0.525    middle_result_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            middle_result_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.290ns (25.220%)  route 0.860ns (74.780%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  control[1] (IN)
                         net (fo=0)                   0.000     0.100    control[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.860     1.205    a31/control_IBUF[1]
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.045     1.250 r  a31/middle_result_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.250    middle_result_next[4]
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.877    -0.796    clk_out1
    SLICE_X3Y55          FDRE                                         r  middle_result_reg_reg[4]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.180    -0.616    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.092    -0.524    middle_result_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.774    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/finished_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/finished_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/finished_reg_reg/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.182    18.323    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.918    a21/finished_reg_reg
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/input_next_next_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/input_next_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/input_next_next_reg[3]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.182    18.323    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.918    a21/input_next_next_reg[3]
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/input_next_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/input_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/input_next_reg[3]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.182    18.323    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.918    a21/input_next_reg[3]
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/input_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/input_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/input_reg_reg[3]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.182    18.323    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.918    a21/input_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/started_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/started_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.182    18.323    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.918    a21/started_reg_reg
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X10Y60         FDCE                                         f  a21/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[1]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.182    18.323    
    SLICE_X10Y60         FDCE (Recov_fdce_C_CLR)     -0.361    17.962    a21/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.962    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X10Y60         FDCE                                         f  a21/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[3]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.182    18.323    
    SLICE_X10Y60         FDCE (Recov_fdce_C_CLR)     -0.361    17.962    a21/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.962    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X10Y60         FDCE                                         f  a21/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[0]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.182    18.323    
    SLICE_X10Y60         FDCE (Recov_fdce_C_CLR)     -0.319    18.004    a21/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.004    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X10Y60         FDCE                                         f  a21/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[2]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.182    18.323    
    SLICE_X10Y60         FDCE (Recov_fdce_C_CLR)     -0.319    18.004    a21/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.004    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/finished_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.644ns  (logic 1.477ns (26.162%)  route 4.167ns (73.838%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.502 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.167    16.144    a31/reset
    SLICE_X9Y59          FDCE                                         f  a31/finished_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.522    18.502    a31/clk_out1
    SLICE_X9Y59          FDCE                                         r  a31/finished_reg_reg/C
                         clock pessimism              0.000    18.502    
                         clock uncertainty           -0.182    18.320    
    SLICE_X9Y59          FDCE (Recov_fdce_C_CLR)     -0.405    17.915    a31/finished_reg_reg
  -------------------------------------------------------------------
                         required time                         17.915    
                         arrival time                         -16.144    
  -------------------------------------------------------------------
                         slack                                  1.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/start1_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.244ns (28.135%)  route 0.624ns (71.865%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         0.624     0.969    a21/AR[0]
    SLICE_X0Y68          FDCE                                         f  a21/start1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.868    -0.805    a21/clk_out1
    SLICE_X0Y68          FDCE                                         r  a21/start1_reg_reg/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.182    -0.623    
    SLICE_X0Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.715    a21/start1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_next_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.244ns (21.508%)  route 0.892ns (78.492%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         0.892     1.237    a31/reset
    SLICE_X5Y56          FDCE                                         f  a31/input_next_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_next_reg[1]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.182    -0.617    
    SLICE_X5Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.709    a31/input_next_next_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.244ns (21.508%)  route 0.892ns (78.492%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         0.892     1.237    a31/reset
    SLICE_X5Y56          FDCE                                         f  a31/input_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.182    -0.617    
    SLICE_X5Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.709    a31/input_next_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             2.018ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_next_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.244ns (19.809%)  route 0.990ns (80.191%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         0.990     1.334    a31/reset
    SLICE_X6Y56          FDCE                                         f  a31/input_next_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X6Y56          FDCE                                         r  a31/input_next_next_reg[3]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.182    -0.617    
    SLICE_X6Y56          FDCE (Remov_fdce_C_CLR)     -0.067    -0.684    a31/input_next_next_reg[3]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.077ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_next_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.244ns (19.276%)  route 1.024ns (80.724%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.024     1.368    a31/reset
    SLICE_X5Y55          FDCE                                         f  a31/input_next_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_next_reg[0]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.182    -0.617    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.709    a31/input_next_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_next_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.244ns (19.276%)  route 1.024ns (80.724%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.024     1.368    a31/reset
    SLICE_X5Y55          FDCE                                         f  a31/input_next_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_next_reg[2]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.182    -0.617    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.709    a31/input_next_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.244ns (19.276%)  route 1.024ns (80.724%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.024     1.368    a31/reset
    SLICE_X5Y55          FDCE                                         f  a31/input_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.182    -0.617    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.709    a31/input_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/p_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.244ns (19.200%)  route 1.029ns (80.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.029     1.373    a31/reset
    SLICE_X5Y54          FDCE                                         f  a31/p_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y54          FDCE                                         r  a31/p_reg_reg[13]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.182    -0.617    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.092    -0.709    a31/p_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.141ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/s_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.399%)  route 1.084ns (81.601%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.084     1.429    a21/AR[0]
    SLICE_X10Y56         FDCE                                         f  a21/s_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.846    -0.827    a21/clk_out1
    SLICE_X10Y56         FDCE                                         r  a21/s_reg_reg[11]/C
                         clock pessimism              0.000    -0.827    
                         clock uncertainty            0.182    -0.645    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.712    a21/s_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a22/s_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.399%)  route 1.084ns (81.601%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.084     1.429    a22/AR[0]
    SLICE_X10Y56         FDCE                                         f  a22/s_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.846    -0.827    a22/clk_out1
    SLICE_X10Y56         FDCE                                         r  a22/s_reg_reg[11]/C
                         clock pessimism              0.000    -0.827    
                         clock uncertainty            0.182    -0.645    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.712    a22/s_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  2.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_50MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/finished_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/finished_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/finished_reg_reg/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.180    18.325    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.920    a21/finished_reg_reg
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/input_next_next_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/input_next_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/input_next_next_reg[3]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.180    18.325    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.920    a21/input_next_next_reg[3]
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/input_next_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/input_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/input_next_reg[3]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.180    18.325    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.920    a21/input_next_reg[3]
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/input_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/input_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/input_reg_reg[3]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.180    18.325    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.920    a21/input_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/started_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X11Y60         FDCE                                         f  a21/started_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X11Y60         FDCE                                         r  a21/started_reg_reg/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.180    18.325    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.920    a21/started_reg_reg
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X10Y60         FDCE                                         f  a21/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[1]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.180    18.325    
    SLICE_X10Y60         FDCE (Recov_fdce_C_CLR)     -0.361    17.964    a21/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.964    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X10Y60         FDCE                                         f  a21/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[3]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.180    18.325    
    SLICE_X10Y60         FDCE (Recov_fdce_C_CLR)     -0.361    17.964    a21/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.964    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X10Y60         FDCE                                         f  a21/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[0]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.180    18.325    
    SLICE_X10Y60         FDCE (Recov_fdce_C_CLR)     -0.319    18.006    a21/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.006    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 1.477ns (25.390%)  route 4.339ns (74.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.339    16.316    a21/AR[0]
    SLICE_X10Y60         FDCE                                         f  a21/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.525    18.505    a21/clk_out1
    SLICE_X10Y60         FDCE                                         r  a21/count_reg_reg[2]/C
                         clock pessimism              0.000    18.505    
                         clock uncertainty           -0.180    18.325    
    SLICE_X10Y60         FDCE (Recov_fdce_C_CLR)     -0.319    18.006    a21/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.006    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/finished_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50MHz_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.644ns  (logic 1.477ns (26.162%)  route 4.167ns (73.838%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.502 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         input delay                  0.500    10.500    
    N17                                               0.000    10.500 f  reset (IN)
                         net (fo=0)                   0.000    10.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477    11.977 f  reset_IBUF_inst/O
                         net (fo=190, routed)         4.167    16.144    a31/reset
    SLICE_X9Y59          FDCE                                         f  a31/finished_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         1.522    18.502    a31/clk_out1
    SLICE_X9Y59          FDCE                                         r  a31/finished_reg_reg/C
                         clock pessimism              0.000    18.502    
                         clock uncertainty           -0.180    18.322    
    SLICE_X9Y59          FDCE (Recov_fdce_C_CLR)     -0.405    17.917    a31/finished_reg_reg
  -------------------------------------------------------------------
                         required time                         17.917    
                         arrival time                         -16.144    
  -------------------------------------------------------------------
                         slack                                  1.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/start1_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.244ns (28.135%)  route 0.624ns (71.865%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         0.624     0.969    a21/AR[0]
    SLICE_X0Y68          FDCE                                         f  a21/start1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.868    -0.805    a21/clk_out1
    SLICE_X0Y68          FDCE                                         r  a21/start1_reg_reg/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.180    -0.625    
    SLICE_X0Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.717    a21/start1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_next_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.244ns (21.508%)  route 0.892ns (78.492%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         0.892     1.237    a31/reset
    SLICE_X5Y56          FDCE                                         f  a31/input_next_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_next_reg[1]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.180    -0.619    
    SLICE_X5Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.711    a31/input_next_next_reg[1]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.244ns (21.508%)  route 0.892ns (78.492%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         0.892     1.237    a31/reset
    SLICE_X5Y56          FDCE                                         f  a31/input_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y56          FDCE                                         r  a31/input_next_reg[1]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.180    -0.619    
    SLICE_X5Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.711    a31/input_next_reg[1]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.020ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_next_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.244ns (19.809%)  route 0.990ns (80.191%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         0.990     1.334    a31/reset
    SLICE_X6Y56          FDCE                                         f  a31/input_next_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X6Y56          FDCE                                         r  a31/input_next_next_reg[3]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.180    -0.619    
    SLICE_X6Y56          FDCE (Remov_fdce_C_CLR)     -0.067    -0.686    a31/input_next_next_reg[3]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.079ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_next_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.244ns (19.276%)  route 1.024ns (80.724%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.024     1.368    a31/reset
    SLICE_X5Y55          FDCE                                         f  a31/input_next_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_next_reg[0]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.180    -0.619    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.711    a31/input_next_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_next_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.244ns (19.276%)  route 1.024ns (80.724%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.024     1.368    a31/reset
    SLICE_X5Y55          FDCE                                         f  a31/input_next_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_next_reg[2]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.180    -0.619    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.711    a31/input_next_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/input_next_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.244ns (19.276%)  route 1.024ns (80.724%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.024     1.368    a31/reset
    SLICE_X5Y55          FDCE                                         f  a31/input_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y55          FDCE                                         r  a31/input_next_reg[2]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.180    -0.619    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.711    a31/input_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a31/p_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.244ns (19.200%)  route 1.029ns (80.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.029     1.373    a31/reset
    SLICE_X5Y54          FDCE                                         f  a31/p_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.874    -0.799    a31/clk_out1
    SLICE_X5Y54          FDCE                                         r  a31/p_reg_reg[13]/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.180    -0.619    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.092    -0.711    a31/p_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.143ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a21/s_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.399%)  route 1.084ns (81.601%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.084     1.429    a21/AR[0]
    SLICE_X10Y56         FDCE                                         f  a21/s_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.846    -0.827    a21/clk_out1
    SLICE_X10Y56         FDCE                                         r  a21/s_reg_reg[11]/C
                         clock pessimism              0.000    -0.827    
                         clock uncertainty            0.180    -0.647    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.714    a21/s_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a22/s_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50MHz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.244ns (18.399%)  route 1.084ns (81.601%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=190, routed)         1.084     1.429    a22/AR[0]
    SLICE_X10Y56         FDCE                                         f  a22/s_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_50/inst/clk_in1_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_50/inst/clk_out1_clk_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_50/inst/clkout1_buf/O
                         net (fo=217, routed)         0.846    -0.827    a22/clk_out1
    SLICE_X10Y56         FDCE                                         r  a22/s_reg_reg[11]/C
                         clock pessimism              0.000    -0.827    
                         clock uncertainty            0.180    -0.647    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.714    a22/s_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  2.143    





