# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sim/xlnoc_snoc_sysc_inst_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/xlnoc/sim/xlnoc.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/sim/bd_57a1.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim/vitis_design_CIPS_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim/bd_27ec_S07_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim/bd_27ec_const_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim/bd_27ec_S04_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim/bd_27ec_S03_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim/bd_27ec_S06_AXI_rpu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim/bd_27ec_S02_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim/bd_27ec_S05_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim/bd_27ec_S01_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim/bd_27ec_S00_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sim/bd_27ec_M00_AXI_nsu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/sim/vitis_design_cips_noc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sim/bd_90d1_S02_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_1/sim/bd_90d1_const_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sim/bd_90d1_S01_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sim/bd_90d1_S00_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sim/bd_90d1_MC0_ddrc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/sim/vitis_design_noc_ddr4_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sim/bd_28ba_MC1_ddrc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sim/bd_28ba_MC0_ddrc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/sim/vitis_design_noc_lpddr4_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/sim/bd_05a5.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim/vitis_design_ai_engine_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sim/vitis_design_xlconcat_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_structure.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_Synchronizer3.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/sim/vitis_design_clk_wizard_0_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/sim/bd_931e.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim/vitis_design_icn_ctrl_1_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/sim/bd_93ee.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim/vitis_design_icn_ctrl_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim/vitis_design_dummy_slave_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/sim/vitis_design_dummy_slave_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/sim/vitis_design_dummy_slave_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/sim/vitis_design_dummy_slave_3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/sim/bd_53bf.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/sim/vitis_design_icn_ctrl_3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/sim/bd_920e.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/sim/vitis_design_icn_ctrl_4_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/sim/bd_525f.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/sim/vitis_design_icn_ctrl_5_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_xlconstant_0_0/sim/vitis_design_xlconstant_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/sim/vitis_design.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog/mm2s_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog/mm2s_flow_control_loop_pipe.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog/mm2s_gmem_m_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog/mm2s_hls_deadlock_idx0_monitor.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog/mm2s_regslice_both.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog/mm2s.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_mm2s_1_0/sim/vitis_design_mm2s_1_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_mm2s_2_0/sim/vitis_design_mm2s_2_0.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog/s2mm_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog/s2mm_flow_control_loop_pipe.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog/s2mm_gmem_m_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog/s2mm_hls_deadlock_idx0_monitor.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog/s2mm_regslice_both.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog/s2mm.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_s2mm_0/sim/vitis_design_s2mm_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dwc_ai_engine_0_M00_AXIS_0/sim/vitis_design_dwc_ai_engine_0_M00_AXIS_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dwc_mm2s_1_s_0/sim/vitis_design_dwc_mm2s_1_s_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dwc_mm2s_2_s_0/sim/vitis_design_dwc_mm2s_2_s_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sim/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim/vitis_design_irq_const_tieoff_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_ctrl_interconnect_0/bd_0/sim/bd_2163.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_ctrl_interconnect_0/sim/vitis_design_dpa_ctrl_interconnect_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_hub_0/sim/vitis_design_dpa_hub_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon0_0/sim/vitis_design_dpa_mon0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon1_0/sim/vitis_design_dpa_mon1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon2_0/sim/vitis_design_dpa_mon2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon3_0/sim/vitis_design_dpa_mon3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon4_0/sim/vitis_design_dpa_mon4_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon5_0/sim/vitis_design_dpa_mon5_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/sim/vitis_design_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/db81/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/37a6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../prj.gen/sources_1/bd/vitis_design/hdl/vitis_design_wrapper.v" \
"../../../../prj.srcs/sources_1/common/hdl/vitis_design_wrapper_sim_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
