@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "0" on instance sync_i1[0].
@N: FX493 |Applying initial value "0" on instance sync_i1[1].
@N: FX493 |Applying initial value "0" on instance sync_i2[0].
@N: FX493 |Applying initial value "0" on instance sync_i2[1].
@N: FX493 |Applying initial value "0" on instance sync_s1[0].
@N: FX493 |Applying initial value "0" on instance sync_s1[1].
@N: FX493 |Applying initial value "0" on instance sync_s2[0].
@N: FX493 |Applying initial value "0" on instance sync_s2[1].
@N: FX493 |Applying initial value "1" on instance pulso_ciclos_s1[3].
@N: FX493 |Applying initial value "0" on instance pulso_ciclos_s1[4].
@N: FX493 |Applying initial value "1" on instance pulso_ciclos_s2[3].
@N: FX493 |Applying initial value "0" on instance pulso_ciclos_s2[4].
@N: FX493 |Applying initial value "0" on instance servo_state_s1[0].
@N: FX493 |Applying initial value "0" on instance servo_state_s2[0].
@N: FX493 |Applying initial value "0" on instance q_d_i1.
@N: FX493 |Applying initial value "0" on instance q_d_i2.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\impl1\fpga_vm_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
