TimeQuest Timing Analyzer report for LoQritas
Mon Jun 17 13:59:43 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'
 13. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 14. Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'
 15. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 16. Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 20. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 21. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'
 22. Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'
 23. Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 25. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Slow 1200mV 85C Model Metastability Report
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
 48. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 49. Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'
 50. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 51. Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 55. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 56. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
 57. Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'
 58. Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 60. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Propagation Delay
 74. Minimum Propagation Delay
 75. Slow 1200mV 0C Model Metastability Report
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
 82. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 83. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 84. Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'
 86. Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 89. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 90. Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'
 91. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
 92. Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 94. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Propagation Delay
108. Minimum Propagation Delay
109. Fast 1200mV 0C Model Metastability Report
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Propagation Delay
116. Minimum Propagation Delay
117. Board Trace Model Assignments
118. Input Transition Times
119. Slow Corner Signal Integrity Metrics
120. Fast Corner Signal Integrity Metrics
121. Setup Transfers
122. Hold Transfers
123. Recovery Transfers
124. Removal Transfers
125. Report TCCS
126. Report RSKM
127. Unconstrained Paths
128. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LoQritas                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdiez:CAP10|CAPclk                                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|CAPclk }                                ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] }                     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833  ; 48.0 MHz   ; 0.000 ; 10.416  ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864  ; 50.34 MHz  ; 0.000 ; 9.932   ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_25M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 625.000 ; 1.6 MHz    ; 0.000 ; 312.500 ; 50.00      ; 125       ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DIV800|altpll_component|auto_generated|pll1|inclk[0]  ; { DIV800|altpll_component|auto_generated|pll1|clk[0] }  ;
; GPIO1_D[8]                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[8] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 58.2 MHz   ; 58.2 MHz        ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 175.07 MHz ; 175.07 MHz      ; CAPdiez:CAP10|CAPclk                                ;                                                               ;
; 222.12 MHz ; 222.12 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 339.56 MHz ; 339.56 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 678.43 MHz ; 250.0 MHz       ; GPIO1_D[8]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -3.061 ; -256.556      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.945 ; -47.393       ;
; GPIO1_D[8]                                          ; -0.237 ; -0.470        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -0.009 ; -0.009        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.088  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.341  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.612 ; -1.028        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.219 ; -1.453        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.049  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.359  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.361  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.402  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.291 ; -15.758       ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.148 ; -2.220        ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[8]                                          ; -3.000  ; -15.324       ;
; CAPdiez:CAP10|CAPclk                                ; -2.174  ; -236.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -56.000       ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.473   ; 0.000         ;
; CLOCK_50                                            ; 4.815   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.666   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.252 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.061 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.508     ; 2.071      ;
; -2.895 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.512     ; 1.901      ;
; -2.866 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.510     ; 1.874      ;
; -2.853 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.517     ; 1.854      ;
; -2.848 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.510     ; 1.856      ;
; -2.834 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.519     ; 1.833      ;
; -2.827 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.514     ; 1.831      ;
; -2.816 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.516     ; 1.818      ;
; -2.810 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.525     ; 1.803      ;
; -2.801 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.505     ; 1.814      ;
; -2.787 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.506     ; 1.799      ;
; -2.629 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.514     ; 1.633      ;
; -2.626 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.512     ; 1.632      ;
; -2.620 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.519     ; 1.619      ;
; -2.620 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.522     ; 1.616      ;
; -2.613 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.522     ; 1.609      ;
; -2.610 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.531      ;
; -2.610 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.531      ;
; -2.610 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.531      ;
; -2.609 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.530      ;
; -2.609 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.530      ;
; -2.609 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.530      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.518      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.596 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.517      ;
; -2.586 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.515     ; 1.589      ;
; -2.550 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.524     ; 1.544      ;
; -2.526 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.525     ; 1.519      ;
; -2.524 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.516     ; 1.526      ;
; -2.506 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.515     ; 1.509      ;
; -2.500 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.505     ; 1.513      ;
; -2.496 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.524     ; 1.490      ;
; -2.496 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.517     ; 1.497      ;
; -2.493 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.515     ; 1.496      ;
; -2.471 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.508     ; 1.481      ;
; -2.462 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.513     ; 1.467      ;
; -2.458 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.514     ; 1.462      ;
; -2.450 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.514     ; 1.454      ;
; -2.447 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.368      ;
; -2.447 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.368      ;
; -2.447 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.368      ;
; -2.442 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.504     ; 1.456      ;
; -2.441 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.506     ; 1.453      ;
; -2.436 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.357      ;
; -2.436 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.357      ;
; -2.436 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.357      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.434 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.355      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.423 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.344      ;
; -2.356 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.579      ; 3.463      ;
; -2.356 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.579      ; 3.463      ;
; -2.354 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.584      ; 3.466      ;
; -2.333 ; CAPdiez:CAP10|RAM_adr[14] ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.266      ;
; -2.330 ; CAPdiez:CAP10|RAM_adr[14] ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.263      ;
; -2.312 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.233      ;
; -2.312 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.233      ;
; -2.312 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.233      ;
; -2.299 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.074     ; 3.220      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.945 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.875      ;
; -1.861 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -2.029     ; 0.827      ;
; -1.850 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.780      ;
; -1.770 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 2.699      ;
; -1.765 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -2.029     ; 0.731      ;
; -1.761 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 2.690      ;
; -1.760 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.690      ;
; -1.757 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 2.688      ;
; -1.715 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 2.644      ;
; -1.652 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.582      ;
; -1.648 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.578      ;
; -1.640 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.570      ;
; -1.607 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.537      ;
; -1.575 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.505      ;
; -1.533 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.463      ;
; -1.527 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.457      ;
; -1.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.059     ; 2.461      ;
; -1.443 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 2.373      ;
; -1.428 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.360      ;
; -1.423 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 2.354      ;
; -1.383 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.317      ;
; -1.289 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.222      ;
; -1.233 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.166      ;
; -1.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.126      ;
; -1.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.126      ;
; -1.140 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.073      ;
; -1.115 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.048      ;
; -1.000 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.933      ;
; -0.999 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.932      ;
; -0.892 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.825      ;
; -0.891 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.824      ;
; -0.891 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.824      ;
; -0.811 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.740      ;
; -0.811 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.740      ;
; -0.810 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.739      ;
; -0.808 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.737      ;
; -0.807 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.736      ;
; -0.805 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.734      ;
; -0.805 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.734      ;
; -0.804 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.733      ;
; -0.802 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.735      ;
; -0.800 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.729      ;
; -0.800 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.729      ;
; -0.612 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.544      ;
; -0.578 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.507      ;
; -0.577 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.506      ;
; -0.576 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.505      ;
; -0.575 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.504      ;
; -0.573 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.502      ;
; -0.573 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.502      ;
; -0.572 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.501      ;
; -0.566 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.495      ;
; -0.565 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.715      ;
; -0.564 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.493      ;
; -0.561 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.490      ;
; -0.538 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.688      ;
; -0.462 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.612      ;
; -0.457 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.607      ;
; -0.407 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.340      ;
; -0.402 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.335      ;
; -0.396 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.329      ;
; -0.392 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.542      ;
; -0.392 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.329      ;
; -0.389 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.322      ;
; -0.389 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.322      ;
; -0.385 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.535      ;
; -0.346 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.276      ;
; -0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.270      ;
; -0.285 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.217      ;
; -0.280 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.430      ;
; -0.264 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.414      ;
; -0.248 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.398      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.155      ;
; -0.217 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.367      ;
; -0.213 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.363      ;
; -0.210 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.143      ;
; -0.209 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.142      ;
; -0.209 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.142      ;
; -0.208 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.141      ;
; -0.207 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.140      ;
; -0.206 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.356      ;
; -0.198 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.131      ;
; -0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.129      ;
; -0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.125      ;
; -0.161 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.311      ;
; -0.156 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.306      ;
; -0.154 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.304      ;
; -0.139 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.289      ;
; -0.136 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.234      ; 3.285      ;
; -0.129 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.062      ;
; -0.119 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.269      ;
; -0.116 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.266      ;
; -0.107 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.234      ; 3.256      ;
; -0.092 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.234      ; 3.241      ;
; -0.067 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.234      ; 3.216      ;
; -0.063 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.213      ;
; -0.059 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.234      ; 3.208      ;
; -0.049 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.235      ; 3.199      ;
; -0.038 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.237      ; 3.190      ;
; -0.035 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.238      ; 3.188      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.237 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.986      ;
; -0.079 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.828      ;
; -0.077 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.826      ;
; -0.077 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.826      ;
; 0.024  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.725      ;
; 0.029  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.720      ;
; 0.029  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.720      ;
; 0.029  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.720      ;
; 0.245  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.689      ;
; 0.248  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.686      ;
; 0.274  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.275  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; -0.009 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.859      ; 1.572      ;
; 0.503  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.859      ; 1.560      ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.088   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.323      ; 0.879      ;
; 0.296   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.321      ; 0.659      ;
; 0.652   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.323      ; 0.815      ;
; 0.829   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.321      ; 0.626      ;
; 310.249 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 2.181      ;
; 310.592 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 1.838      ;
; 310.861 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.574      ;
; 310.861 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.574      ;
; 311.012 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 1.418      ;
; 311.251 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.184      ;
; 311.392 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.043      ;
; 311.593 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 0.842      ;
; 311.594 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 0.841      ;
; 311.598 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 0.832      ;
; 622.937 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.996      ;
; 623.021 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.912      ;
; 623.060 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.873      ;
; 623.080 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.853      ;
; 623.169 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.764      ;
; 623.942 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 0.991      ;
; 624.274 ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 0.659      ;
; 624.274 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 0.659      ;
; 624.296 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 0.637      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.341 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.274     ; 6.302      ;
; 1.441 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.611     ; 5.865      ;
; 1.448 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 5.844      ;
; 1.464 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.274     ; 6.179      ;
; 1.527 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 5.755      ;
; 1.555 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 5.737      ;
; 1.557 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 5.735      ;
; 1.563 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 5.741      ;
; 1.571 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 5.721      ;
; 1.596 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.274     ; 6.047      ;
; 1.670 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.273     ; 5.974      ;
; 1.679 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.283     ; 5.955      ;
; 1.719 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.614     ; 5.584      ;
; 1.721 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.614     ; 5.582      ;
; 1.748 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.611     ; 5.558      ;
; 1.749 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.611     ; 5.557      ;
; 1.753 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.611     ; 5.553      ;
; 1.760 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.263     ; 5.894      ;
; 1.766 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.263     ; 5.888      ;
; 1.779 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.268     ; 5.870      ;
; 1.786 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.634     ; 5.497      ;
; 1.802 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 5.498      ;
; 1.834 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 5.448      ;
; 1.835 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 5.447      ;
; 1.842 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.623     ; 5.452      ;
; 1.844 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.623     ; 5.450      ;
; 1.867 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 5.415      ;
; 1.869 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 5.413      ;
; 1.870 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 5.434      ;
; 1.871 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 5.433      ;
; 1.873 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.614     ; 5.430      ;
; 1.883 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.272     ; 5.762      ;
; 1.908 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.284     ; 5.725      ;
; 1.927 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 5.373      ;
; 1.936 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.282     ; 5.699      ;
; 1.945 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.274     ; 5.698      ;
; 1.945 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.608     ; 5.364      ;
; 1.947 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 5.346      ;
; 1.949 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 5.344      ;
; 1.959 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.263     ; 5.695      ;
; 1.978 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.257     ; 5.682      ;
; 1.988 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.273     ; 5.656      ;
; 2.028 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.614     ; 5.275      ;
; 2.030 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.614     ; 5.273      ;
; 2.043 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.633     ; 5.241      ;
; 2.060 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.611     ; 5.246      ;
; 2.061 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.611     ; 5.245      ;
; 2.068 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.274     ; 5.575      ;
; 2.069 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.263     ; 5.585      ;
; 2.109 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 5.191      ;
; 2.110 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 5.190      ;
; 2.118 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.273     ; 5.526      ;
; 2.123 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.273     ; 5.521      ;
; 2.167 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.268     ; 5.482      ;
; 2.174 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.259     ; 5.484      ;
; 2.179 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 5.125      ;
; 2.181 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 5.123      ;
; 2.202 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.253     ; 5.462      ;
; 2.205 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 5.090      ;
; 2.207 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 5.088      ;
; 2.220 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.262     ; 5.435      ;
; 2.224 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.273     ; 5.420      ;
; 2.227 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.268     ; 5.422      ;
; 2.228 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.610     ; 5.079      ;
; 2.232 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.268     ; 5.417      ;
; 2.234 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 5.066      ;
; 2.235 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 5.065      ;
; 2.246 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.271     ; 5.400      ;
; 2.252 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.608     ; 5.057      ;
; 2.253 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.608     ; 5.056      ;
; 2.254 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.270     ; 5.393      ;
; 2.274 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.619     ; 5.024      ;
; 2.281 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.610     ; 5.026      ;
; 2.283 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.283     ; 5.351      ;
; 2.309 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.604     ; 5.004      ;
; 2.370 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.263     ; 5.284      ;
; 2.384 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.271     ; 5.262      ;
; 2.407 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.263     ; 5.247      ;
; 2.412 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.263     ; 5.242      ;
; 2.426 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.257     ; 5.234      ;
; 2.431 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.257     ; 5.229      ;
; 2.535 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.610     ; 4.772      ;
; 2.536 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.610     ; 4.771      ;
; 2.540 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.282     ; 5.095      ;
; 2.590 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.270     ; 5.057      ;
; 2.672 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.273     ; 4.972      ;
; 2.677 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.273     ; 4.967      ;
; 2.702 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.270     ; 4.945      ;
; 2.707 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.270     ; 4.940      ;
; 2.771 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.268     ; 4.878      ;
; 2.778 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.259     ; 4.880      ;
; 2.806 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.253     ; 4.858      ;
; 2.832 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.271     ; 4.814      ;
; 2.837 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.271     ; 4.809      ;
; 3.038 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.270     ; 4.609      ;
; 3.043 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.270     ; 4.604      ;
; 4.439 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.010     ; 3.468      ;
; 4.589 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.361     ; 2.967      ;
; 4.647 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.361     ; 2.909      ;
; 4.806 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.010     ; 3.101      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.612  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 0.580      ;
; -0.416  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.739      ; 0.779      ;
; -0.093  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.736      ; 0.599      ;
; 0.135   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.739      ; 0.830      ;
; 0.358   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.572   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 1.322   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.541      ;
; 1.477   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.696      ;
; 1.484   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.703      ;
; 1.491   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.710      ;
; 1.546   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.765      ;
; 313.011 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.753      ;
; 313.012 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.754      ;
; 313.013 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 0.750      ;
; 313.166 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.908      ;
; 313.270 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 1.012      ;
; 313.513 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 1.250      ;
; 313.685 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 1.427      ;
; 313.706 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 1.448      ;
; 313.966 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 1.703      ;
; 314.309 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 2.046      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.219 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.795      ; 2.813      ;
; -0.173 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.792      ; 2.856      ;
; -0.172 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.792      ; 2.857      ;
; -0.158 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.792      ; 2.871      ;
; -0.146 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.796      ; 2.887      ;
; -0.142 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.795      ; 2.890      ;
; -0.127 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.795      ; 2.905      ;
; -0.121 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 2.909      ;
; -0.119 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.792      ; 2.910      ;
; -0.116 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.792      ; 2.913      ;
; -0.110 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 2.920      ;
; -0.094 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 2.936      ;
; -0.076 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 2.954      ;
; -0.074 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 2.956      ;
; -0.070 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 2.960      ;
; -0.064 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.792      ; 2.965      ;
; -0.046 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 2.984      ;
; -0.040 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 2.990      ;
; -0.034 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 2.996      ;
; -0.028 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.002      ;
; -0.008 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.796      ; 3.025      ;
; 0.016  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.046      ;
; 0.046  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.076      ;
; 0.056  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.086      ;
; 0.086  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.116      ;
; 0.099  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.129      ;
; 0.132  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.162      ;
; 0.199  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.229      ;
; 0.226  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.256      ;
; 0.281  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.311      ;
; 0.310  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.340      ;
; 0.372  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.591      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.376  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.595      ;
; 0.385  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.387  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.417      ;
; 0.442  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.793      ; 3.472      ;
; 0.478  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.478  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.478  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.478  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.517  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.736      ;
; 0.551  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.770      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.556  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.610  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.828      ;
; 0.619  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.837      ;
; 0.694  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.913      ;
; 0.775  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.994      ;
; 0.781  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.000      ;
; 0.782  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.001      ;
; 0.787  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.006      ;
; 0.788  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.007      ;
; 0.791  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.010      ;
; 0.791  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.010      ;
; 0.791  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.010      ;
; 0.824  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.042      ;
; 0.879  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.097      ;
; 0.884  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.103      ;
; 0.885  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.104      ;
; 0.896  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.115      ;
; 0.900  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.119      ;
; 0.912  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.131      ;
; 0.914  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 1.130      ;
; 0.920  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 1.136      ;
; 1.007  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.066      ; 1.230      ;
; 1.141  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.356      ;
; 1.141  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.356      ;
; 1.143  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.358      ;
; 1.143  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.358      ;
; 1.144  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.359      ;
; 1.145  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.360      ;
; 1.147  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.362      ;
; 1.147  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.362      ;
; 1.147  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.362      ;
; 1.148  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.363      ;
; 1.168  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.386      ;
; 1.372  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.587      ;
; 1.372  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.587      ;
; 1.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.588      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.049 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.913      ; 1.328      ;
; 0.595 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.913      ; 1.374      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.359 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.577      ;
; 0.379 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.903      ;
; 0.390 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.608      ;
; 0.399 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.923      ;
; 0.400 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.924      ;
; 0.401 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.925      ;
; 0.404 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.928      ;
; 0.410 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.934      ;
; 0.416 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.940      ;
; 0.419 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.943      ;
; 0.423 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.947      ;
; 0.433 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.957      ;
; 0.439 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 0.963      ;
; 0.566 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.784      ;
; 0.568 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.786      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.788      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.793      ;
; 0.584 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.802      ;
; 0.588 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.591 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.811      ;
; 0.630 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.159      ;
; 0.631 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.149      ;
; 0.640 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.162      ;
; 0.645 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.819      ; 1.171      ;
; 0.647 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.823      ; 1.177      ;
; 0.648 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.177      ;
; 0.650 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 1.174      ;
; 0.652 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.819      ; 1.178      ;
; 0.655 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.184      ;
; 0.657 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.179      ;
; 0.659 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.188      ;
; 0.664 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.182      ;
; 0.665 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 1.189      ;
; 0.665 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.194      ;
; 0.672 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.194      ;
; 0.682 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.204      ;
; 0.684 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.819      ; 1.210      ;
; 0.685 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.203      ;
; 0.688 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.210      ;
; 0.689 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.218      ;
; 0.692 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.214      ;
; 0.692 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.214      ;
; 0.693 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.222      ;
; 0.694 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.819      ; 1.220      ;
; 0.695 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.819      ; 1.221      ;
; 0.699 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.221      ;
; 0.700 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.229      ;
; 0.703 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.921      ;
; 0.703 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.921      ;
; 0.704 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.819      ; 1.230      ;
; 0.704 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.823      ; 1.234      ;
; 0.705 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.823      ; 1.235      ;
; 0.705 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.227      ;
; 0.707 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.236      ;
; 0.708 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.226      ;
; 0.710 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.232      ;
; 0.711 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.240      ;
; 0.711 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.823      ; 1.241      ;
; 0.713 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.235      ;
; 0.715 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.233      ;
; 0.716 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.234      ;
; 0.719 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.823      ; 1.249      ;
; 0.720 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 1.244      ;
; 0.722 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.240      ;
; 0.723 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.245      ;
; 0.723 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 1.247      ;
; 0.724 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.246      ;
; 0.726 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.248      ;
; 0.726 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.255      ;
; 0.726 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.436      ; 1.319      ;
; 0.727 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.249      ;
; 0.729 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.819      ; 1.255      ;
; 0.731 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.260      ;
; 0.731 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.249      ;
; 0.731 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.260      ;
; 0.733 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.823      ; 1.263      ;
; 0.736 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.436      ; 1.329      ;
; 0.738 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.819      ; 1.264      ;
; 0.739 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.257      ;
; 0.744 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.273      ;
; 0.748 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.815      ; 1.270      ;
; 0.748 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.811      ; 1.266      ;
; 0.748 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.823      ; 1.278      ;
; 0.748 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 1.272      ;
; 0.749 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.822      ; 1.278      ;
; 0.749 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 1.273      ;
; 0.751 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.817      ; 1.275      ;
; 0.757 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.823      ; 1.287      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.361 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.592      ;
; 0.376 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.594      ;
; 0.555 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.611      ;
; 0.555 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.611      ;
; 0.555 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.611      ;
; 0.557 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.613      ;
; 0.644 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.700      ;
; 0.645 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.701      ;
; 0.645 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.701      ;
; 0.755 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.811      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.402 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.620      ;
; 0.507 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.725      ;
; 0.531 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.749      ;
; 0.539 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.757      ;
; 0.552 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.555 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.557 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.774      ;
; 0.560 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.777      ;
; 0.561 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.778      ;
; 0.567 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.578 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.795      ;
; 0.581 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.799      ;
; 0.583 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.588 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.806      ;
; 0.589 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.590 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.591 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.594 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.620 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.641 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.859      ;
; 0.641 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.859      ;
; 0.649 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.866      ;
; 0.667 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.885      ;
; 0.690 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.908      ;
; 0.700 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.918      ;
; 0.705 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.923      ;
; 0.712 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.930      ;
; 0.731 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.950      ;
; 0.747 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.352      ;
; 0.748 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.353      ;
; 0.748 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.966      ;
; 0.780 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.999      ;
; 0.825 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.043      ;
; 0.833 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.051      ;
; 0.833 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.047      ;
; 0.840 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.855 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.073      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.865 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.865 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.870 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.873 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.090      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.291 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.309     ; 1.477      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.577      ; 2.636      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.577      ; 2.636      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.577      ; 2.636      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.575      ; 2.597      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.387      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; -0.179 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.574      ; 2.248      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
; 0.596  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.578      ; 1.477      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.794      ; 1.323      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.617  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.084      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.747  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.790      ; 2.214      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.957  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.791      ; 2.425      ;
; 0.993  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.793      ; 2.463      ;
; 0.993  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.793      ; 2.463      ;
; 0.993  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.793      ; 2.463      ;
; 1.817  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.171     ; 1.323      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.061 ; 0.155        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -0.061 ; 0.155        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -0.061 ; 0.155        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -0.061 ; 0.155        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.168  ; 0.168        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.168  ; 0.168        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.171  ; 0.171        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.243  ; 0.243        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.243  ; 0.243        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.243  ; 0.243        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.250  ; 0.250        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.517  ; 0.733        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.517  ; 0.733        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.517  ; 0.733        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.661  ; 0.845        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.661  ; 0.845        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.661  ; 0.845        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.661  ; 0.845        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.750  ; 0.750        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.757  ; 0.757        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.757  ; 0.757        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.757  ; 0.757        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.819  ; 0.819        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.828  ; 0.828        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.830  ; 0.830        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.830  ; 0.830        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.815 ; 4.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.815 ; 4.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.840 ; 4.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.159 ; 5.159        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.182 ; 5.182        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.182 ; 5.182        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.252 ; 312.468      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.252 ; 312.468      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.297 ; 312.513      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.297 ; 312.513      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.297 ; 312.513      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.298 ; 312.482      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.298 ; 312.482      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.298 ; 312.482      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.346 ; 312.530      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.346 ; 312.530      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.346 ; 312.530      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.347 ; 312.531      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.347 ; 312.531      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.491 ; 312.491      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.491 ; 312.491      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.491 ; 312.491      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.491 ; 312.491      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.491 ; 312.491      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.508 ; 312.508      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.508 ; 312.508      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 4.520 ; 5.012 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 4.520 ; 5.012 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 5.220 ; 5.619 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 5.220 ; 5.619 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.117 ; 3.561 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 3.595 ; 4.066 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 3.822 ; 4.325 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 3.992 ; 4.531 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 3.770 ; 4.296 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.499 ; 1.112 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.397 ; 1.034 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.406 ; 1.042 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.391 ; 0.999 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.499 ; 1.112 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -4.245 ; -4.720 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -4.245 ; -4.720 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -2.487 ; -2.909 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -2.846 ; -3.259 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -2.487 ; -2.909 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -2.658 ; -3.100 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -2.677 ; -3.176 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -2.700 ; -3.182 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -2.555 ; -2.999 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.079  ; -0.506 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.073  ; -0.539 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.066  ; -0.547 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.079  ; -0.506 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.036 ; -0.636 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.207 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.207 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 2.158 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 2.158 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.495 ; 5.509 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 5.068 ; 5.139 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.241 ; 5.291 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.472 ; 5.493 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.495 ; 5.509 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.553 ; 5.561 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.553 ; 5.561 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.217 ; 5.266 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 5.348 ; 5.368 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.424 ; 5.469 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.445 ; 5.506 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.743 ; 5.749 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.743 ; 5.749 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 5.359 ; 5.422 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 4.950 ; 4.986 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.387 ; 5.422 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 5.641 ; 5.663 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ; 5.065 ; 5.099 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  GPIO0_D[0] ; CLOCK_50                        ; 5.065 ; 5.099 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; LEDG[*]     ; CLOCK_50                        ; 4.965 ; 5.047 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 4.965 ; 5.047 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.584 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.584 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.668 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.668 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 7.186 ; 7.261 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 7.186 ; 7.261 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.941 ; 6.911 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.941 ; 6.911 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.836 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.836 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.787 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.787 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 4.689 ; 4.756 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.689 ; 4.756 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 4.855 ; 4.902 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.076 ; 5.096 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.097 ; 5.110 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 4.831 ; 4.878 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.154 ; 5.161 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 4.831 ; 4.878 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.956 ; 4.975 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.030 ; 5.072 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.050 ; 5.108 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 4.575 ; 4.609 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.335 ; 5.341 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 4.966 ; 5.026 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 4.575 ; 4.609 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 4.994 ; 5.028 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 5.238 ; 5.258 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ; 4.570 ; 4.601 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  GPIO0_D[0] ; CLOCK_50                        ; 4.570 ; 4.601 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; LEDG[*]     ; CLOCK_50                        ; 4.477 ; 4.555 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 4.477 ; 4.555 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.454 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.454 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.524 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.524 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.975 ; 7.045 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.975 ; 7.045 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.706 ; 6.673 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.706 ; 6.673 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.686 ;    ;    ; 7.102 ;
; SW[3]      ; GPIO0_D[4]  ; 6.510 ;    ;    ; 6.951 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.527 ;    ;    ; 6.930 ;
; SW[3]      ; GPIO0_D[4]  ; 6.359 ;    ;    ; 6.786 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 64.88 MHz  ; 64.88 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 193.42 MHz ; 193.42 MHz      ; CAPdiez:CAP10|CAPclk                                ;                                                               ;
; 244.98 MHz ; 244.98 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 373.41 MHz ; 373.41 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 782.47 MHz ; 250.0 MHz       ; GPIO1_D[8]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -2.789 ; -225.390      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.678 ; -36.916       ;
; GPIO1_D[8]                                          ; -0.139 ; -0.151        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.066  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.244  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 2.225  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.651 ; -1.121        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.066 ; -0.183        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.013  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.312  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.320  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.364  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.063 ; -11.891       ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                     ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.087 ; -1.305        ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[8]                                          ; -3.000  ; -15.132       ;
; CAPdiez:CAP10|CAPclk                                ; -2.174  ; -236.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -56.000       ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.482   ; 0.000         ;
; CLOCK_50                                            ; 4.785   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.651   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.247 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.789 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.448     ; 1.851      ;
; -2.652 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.450     ; 1.712      ;
; -2.619 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.452     ; 1.677      ;
; -2.603 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.457     ; 1.656      ;
; -2.600 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.459     ; 1.651      ;
; -2.596 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.450     ; 1.656      ;
; -2.594 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.455     ; 1.649      ;
; -2.585 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.444     ; 1.651      ;
; -2.582 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.453     ; 1.639      ;
; -2.575 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.447     ; 1.638      ;
; -2.574 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.463     ; 1.621      ;
; -2.433 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.454     ; 1.489      ;
; -2.425 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.452     ; 1.483      ;
; -2.411 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.459     ; 1.462      ;
; -2.407 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.460     ; 1.457      ;
; -2.383 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.460     ; 1.433      ;
; -2.371 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.455     ; 1.426      ;
; -2.321 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.462     ; 1.369      ;
; -2.316 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.362      ;
; -2.306 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.463     ; 1.353      ;
; -2.304 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.457     ; 1.357      ;
; -2.304 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.454     ; 1.360      ;
; -2.304 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.455     ; 1.359      ;
; -2.301 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.455     ; 1.356      ;
; -2.295 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.444     ; 1.361      ;
; -2.269 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.452     ; 1.327      ;
; -2.268 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.448     ; 1.330      ;
; -2.262 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.453     ; 1.319      ;
; -2.258 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.187      ;
; -2.258 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.187      ;
; -2.258 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.187      ;
; -2.256 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.185      ;
; -2.256 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.185      ;
; -2.256 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.185      ;
; -2.255 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.447     ; 1.318      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.255 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.184      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.253 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.182      ;
; -2.247 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.443     ; 1.314      ;
; -2.228 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.454     ; 1.284      ;
; -2.116 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.045      ;
; -2.116 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.045      ;
; -2.116 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.045      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.042      ;
; -2.102 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.031      ;
; -2.102 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.031      ;
; -2.102 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.031      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.099 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.066     ; 3.028      ;
; -2.085 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.544      ; 3.149      ;
; -2.085 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.544      ; 3.149      ;
; -2.085 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.548      ; 3.153      ;
; -1.997 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.542      ; 3.059      ;
; -1.997 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.534      ; 3.051      ;
; -1.997 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.542      ; 3.059      ;
; -1.997 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.546      ; 3.063      ;
; -1.997 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.534      ; 3.051      ;
; -1.997 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.538      ; 3.055      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.678 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.616      ;
; -1.599 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.537      ;
; -1.558 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.814     ; 0.739      ;
; -1.506 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.444      ;
; -1.505 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.443      ;
; -1.486 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 2.423      ;
; -1.476 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.814     ; 0.657      ;
; -1.471 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 2.408      ;
; -1.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 2.401      ;
; -1.408 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.346      ;
; -1.403 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.341      ;
; -1.381 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.319      ;
; -1.353 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.291      ;
; -1.306 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.244      ;
; -1.266 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.204      ;
; -1.258 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.051     ; 2.202      ;
; -1.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.191      ;
; -1.218 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.156      ;
; -1.205 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 2.145      ;
; -1.164 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 2.102      ;
; -1.101 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.043      ;
; -1.092 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.033      ;
; -0.983 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.924      ;
; -0.962 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.903      ;
; -0.943 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.884      ;
; -0.921 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.862      ;
; -0.896 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.837      ;
; -0.826 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.767      ;
; -0.764 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.705      ;
; -0.685 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.626      ;
; -0.678 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.619      ;
; -0.671 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.612      ;
; -0.629 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.570      ;
; -0.612 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.549      ;
; -0.611 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.548      ;
; -0.611 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.548      ;
; -0.610 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.547      ;
; -0.610 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.547      ;
; -0.610 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.547      ;
; -0.607 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.544      ;
; -0.605 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.542      ;
; -0.604 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.541      ;
; -0.604 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.541      ;
; -0.529 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.375      ;
; -0.472 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.318      ;
; -0.455 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.395      ;
; -0.412 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.349      ;
; -0.407 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.344      ;
; -0.407 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.344      ;
; -0.402 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.339      ;
; -0.402 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.339      ;
; -0.401 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.338      ;
; -0.400 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.337      ;
; -0.399 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.336      ;
; -0.398 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.335      ;
; -0.395 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.332      ;
; -0.382 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.228      ;
; -0.369 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.215      ;
; -0.346 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.192      ;
; -0.331 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.177      ;
; -0.248 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.189      ;
; -0.245 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.186      ;
; -0.243 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.050     ; 1.188      ;
; -0.239 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.180      ;
; -0.236 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.177      ;
; -0.235 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.176      ;
; -0.227 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.073      ;
; -0.223 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.069      ;
; -0.199 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.045      ;
; -0.197 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.043      ;
; -0.197 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.135      ;
; -0.190 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.128      ;
; -0.166 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.012      ;
; -0.160 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.100      ;
; -0.155 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 3.001      ;
; -0.128 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 2.974      ;
; -0.118 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 2.964      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 2.952      ;
; -0.104 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 2.950      ;
; -0.103 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 2.949      ;
; -0.088 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 2.934      ;
; -0.088 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.028      ;
; -0.083 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.024      ;
; -0.082 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.023      ;
; -0.082 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.023      ;
; -0.082 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.023      ;
; -0.081 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.022      ;
; -0.076 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.017      ;
; -0.075 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.016      ;
; -0.069 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.010      ;
; -0.061 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.930      ; 2.906      ;
; -0.052 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 2.898      ;
; -0.048 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.930      ; 2.893      ;
; -0.044 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.934      ; 2.893      ;
; -0.032 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.930      ; 2.877      ;
; -0.025 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 2.871      ;
; -0.009 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.930      ; 2.854      ;
; -0.007 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.931      ; 2.853      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.937      ;
; 0.007  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.930      ; 2.838      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.139 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.873      ;
; -0.005 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.739      ;
; -0.004 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.738      ;
; -0.003 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.737      ;
; 0.083  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.651      ;
; 0.087  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.647      ;
; 0.087  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.647      ;
; 0.087  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.647      ;
; 0.330  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.611      ;
; 0.333  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.608      ;
; 0.357  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.358  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.583      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.066 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.791      ; 1.410      ;
; 0.587 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.791      ; 1.389      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.244   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.393      ; 0.774      ;
; 0.412   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 0.583      ;
; 0.770   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.393      ; 0.748      ;
; 0.936   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.380      ; 0.559      ;
; 310.459 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.068     ; 1.968      ;
; 310.767 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.068     ; 1.660      ;
; 311.055 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 1.397      ;
; 311.055 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 1.397      ;
; 311.157 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.069     ; 1.269      ;
; 311.401 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 1.052      ;
; 311.532 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 0.921      ;
; 311.688 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.069     ; 0.738      ;
; 311.703 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 0.749      ;
; 311.704 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 0.748      ;
; 623.149 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.792      ;
; 623.237 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.704      ;
; 623.271 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 1.669      ;
; 623.300 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 1.640      ;
; 623.363 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 1.577      ;
; 624.060 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 0.880      ;
; 624.357 ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 0.583      ;
; 624.357 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 0.583      ;
; 624.378 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 0.562      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.225 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.019     ; 5.673      ;
; 2.298 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.019     ; 5.600      ;
; 2.311 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.318     ; 5.288      ;
; 2.329 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.333     ; 5.255      ;
; 2.386 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.333     ; 5.198      ;
; 2.404 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 5.172      ;
; 2.414 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 5.184      ;
; 2.422 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.332     ; 5.163      ;
; 2.422 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.332     ; 5.163      ;
; 2.457 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.018     ; 5.442      ;
; 2.520 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.017     ; 5.380      ;
; 2.540 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 5.056      ;
; 2.540 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 5.056      ;
; 2.549 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.027     ; 5.341      ;
; 2.575 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.007     ; 5.335      ;
; 2.587 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.011     ; 5.319      ;
; 2.587 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.318     ; 5.012      ;
; 2.587 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.007     ; 5.323      ;
; 2.589 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.318     ; 5.010      ;
; 2.630 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.318     ; 4.969      ;
; 2.631 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.324     ; 4.962      ;
; 2.653 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 4.923      ;
; 2.675 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 4.921      ;
; 2.677 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 4.899      ;
; 2.678 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 4.898      ;
; 2.690 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.908      ;
; 2.692 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.906      ;
; 2.698 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.329     ; 4.890      ;
; 2.698 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.329     ; 4.890      ;
; 2.710 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.342     ; 4.865      ;
; 2.710 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.342     ; 4.865      ;
; 2.732 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.324     ; 4.861      ;
; 2.733 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.015     ; 5.169      ;
; 2.745 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.028     ; 5.144      ;
; 2.758 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.008     ; 5.151      ;
; 2.764 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.316     ; 4.837      ;
; 2.774 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.019     ; 5.124      ;
; 2.782 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.330     ; 4.805      ;
; 2.782 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.026     ; 5.109      ;
; 2.784 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.330     ; 4.803      ;
; 2.820 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.016     ; 5.081      ;
; 2.825 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.320     ; 4.772      ;
; 2.825 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.320     ; 4.772      ;
; 2.845 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.002     ; 5.070      ;
; 2.848 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.019     ; 5.050      ;
; 2.860 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.006     ; 5.051      ;
; 2.886 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.340     ; 4.691      ;
; 2.903 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.318     ; 4.696      ;
; 2.904 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.324     ; 4.689      ;
; 2.904 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.318     ; 4.695      ;
; 2.905 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.324     ; 4.688      ;
; 2.922 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.017     ; 4.978      ;
; 2.925 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.017     ; 4.975      ;
; 2.960 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.011     ; 4.946      ;
; 2.979 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.002     ; 4.936      ;
; 2.982 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.316     ; 4.619      ;
; 2.983 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.615      ;
; 2.984 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.999     ; 4.934      ;
; 2.985 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.613      ;
; 2.994 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.011     ; 4.912      ;
; 2.999 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.011     ; 4.907      ;
; 3.001 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.328     ; 4.588      ;
; 3.001 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.328     ; 4.588      ;
; 3.005 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.324     ; 4.588      ;
; 3.006 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.324     ; 4.587      ;
; 3.021 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.005     ; 4.891      ;
; 3.023 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.016     ; 4.878      ;
; 3.036 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.014     ; 4.867      ;
; 3.040 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.316     ; 4.561      ;
; 3.042 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.316     ; 4.559      ;
; 3.048 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.325     ; 4.544      ;
; 3.067 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.316     ; 4.534      ;
; 3.072 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.013     ; 4.832      ;
; 3.088 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.516      ;
; 3.098 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.027     ; 4.792      ;
; 3.137 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.007     ; 4.773      ;
; 3.165 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.008     ; 4.744      ;
; 3.170 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.008     ; 4.739      ;
; 3.183 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.014     ; 4.720      ;
; 3.252 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.002     ; 4.663      ;
; 3.257 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.002     ; 4.658      ;
; 3.258 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.316     ; 4.343      ;
; 3.260 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.316     ; 4.341      ;
; 3.331 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.026     ; 4.560      ;
; 3.352 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.013     ; 4.552      ;
; 3.430 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.016     ; 4.471      ;
; 3.433 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.016     ; 4.468      ;
; 3.479 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.013     ; 4.425      ;
; 3.484 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.013     ; 4.420      ;
; 3.510 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.011     ; 4.396      ;
; 3.529 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.002     ; 4.386      ;
; 3.533 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.999     ; 4.385      ;
; 3.585 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.014     ; 4.318      ;
; 3.588 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.014     ; 4.315      ;
; 3.753 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.013     ; 4.151      ;
; 3.756 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.013     ; 4.148      ;
; 5.041 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.786     ; 3.090      ;
; 5.179 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.100     ; 2.638      ;
; 5.221 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.099     ; 2.597      ;
; 5.364 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.786     ; 2.767      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.651  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 0.519      ;
; -0.470  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.760      ; 0.714      ;
; -0.138  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.746      ; 0.532      ;
; 0.049   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.760      ; 0.733      ;
; 0.312   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.514   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 1.214   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.413      ;
; 1.353   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.553      ;
; 1.356   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.555      ;
; 1.360   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.559      ;
; 1.412   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.612      ;
; 312.959 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.068      ; 0.691      ;
; 312.960 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.068      ; 0.692      ;
; 312.985 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.042      ; 0.691      ;
; 313.094 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.069      ; 0.827      ;
; 313.186 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.069      ; 0.919      ;
; 313.424 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.042      ; 1.130      ;
; 313.568 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.068      ; 1.300      ;
; 313.584 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.068      ; 1.316      ;
; 313.834 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.043      ; 1.541      ;
; 314.150 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.043      ; 1.857      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.066 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.428      ; 2.586      ;
; -0.061 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.428      ; 2.591      ;
; -0.032 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.424      ; 2.616      ;
; -0.024 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.424      ; 2.624      ;
; -0.021 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.424      ; 2.627      ;
; -0.019 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.428      ; 2.633      ;
; 0.000  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.428      ; 2.652      ;
; 0.005  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.424      ; 2.653      ;
; 0.011  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.660      ;
; 0.015  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.424      ; 2.663      ;
; 0.020  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.669      ;
; 0.026  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.675      ;
; 0.032  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.681      ;
; 0.036  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.685      ;
; 0.048  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.697      ;
; 0.053  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.702      ;
; 0.057  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.424      ; 2.705      ;
; 0.060  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.709      ;
; 0.062  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.711      ;
; 0.086  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.428      ; 2.738      ;
; 0.098  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.747      ;
; 0.101  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.750      ;
; 0.106  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.755      ;
; 0.132  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.781      ;
; 0.190  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.839      ;
; 0.218  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.867      ;
; 0.219  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.868      ;
; 0.306  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.955      ;
; 0.308  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 2.957      ;
; 0.339  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.395  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 3.044      ;
; 0.396  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 3.045      ;
; 0.431  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.630      ;
; 0.432  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.432  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.432  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.432  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.632      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.454  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 3.103      ;
; 0.466  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.665      ;
; 0.483  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.425      ; 3.132      ;
; 0.495  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.694      ;
; 0.496  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.499  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.501  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.558  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.755      ;
; 0.571  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.768      ;
; 0.629  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.827      ;
; 0.691  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.889      ;
; 0.700  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.898      ;
; 0.702  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.900      ;
; 0.704  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.902      ;
; 0.705  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.903      ;
; 0.707  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.905      ;
; 0.708  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.906      ;
; 0.708  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.906      ;
; 0.764  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.962      ;
; 0.788  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.986      ;
; 0.791  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.989      ;
; 0.801  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.999      ;
; 0.804  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.002      ;
; 0.805  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.003      ;
; 0.820  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.018      ;
; 0.848  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.043      ;
; 0.856  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.051      ;
; 0.926  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.128      ;
; 1.054  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.248      ;
; 1.054  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.248      ;
; 1.059  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.253      ;
; 1.062  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.256      ;
; 1.062  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.256      ;
; 1.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.260      ;
; 1.067  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.261      ;
; 1.067  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.261      ;
; 1.068  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.262      ;
; 1.069  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.050      ; 1.263      ;
; 1.070  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.268      ;
; 1.246  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.444      ;
; 1.246  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.444      ;
; 1.246  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.444      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.013 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.840      ; 1.187      ;
; 0.555 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.840      ; 1.229      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.312 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.511      ;
; 0.347 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.545      ;
; 0.386 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.837      ;
; 0.402 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.853      ;
; 0.403 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.854      ;
; 0.405 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.856      ;
; 0.405 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.856      ;
; 0.413 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.864      ;
; 0.416 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.867      ;
; 0.422 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.873      ;
; 0.426 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.877      ;
; 0.434 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.885      ;
; 0.437 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 0.888      ;
; 0.508 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.706      ;
; 0.510 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.708      ;
; 0.510 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.708      ;
; 0.510 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.711      ;
; 0.515 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.715      ;
; 0.524 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.722      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.728      ;
; 0.531 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.730      ;
; 0.532 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.731      ;
; 0.533 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.732      ;
; 0.609 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.056      ;
; 0.609 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.766      ; 1.064      ;
; 0.617 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.067      ;
; 0.622 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.764      ; 1.075      ;
; 0.630 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.088      ;
; 0.630 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.088      ;
; 0.634 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 1.085      ;
; 0.634 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.832      ;
; 0.634 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.832      ;
; 0.635 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.082      ;
; 0.635 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.764      ; 1.088      ;
; 0.638 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 1.089      ;
; 0.638 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.766      ; 1.093      ;
; 0.640 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.098      ;
; 0.640 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.090      ;
; 0.642 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.092      ;
; 0.646 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.766      ; 1.101      ;
; 0.659 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.109      ;
; 0.661 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.764      ; 1.114      ;
; 0.662 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.109      ;
; 0.662 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.383      ; 1.189      ;
; 0.663 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.113      ;
; 0.667 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.117      ;
; 0.668 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.118      ;
; 0.669 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.127      ;
; 0.671 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.766      ; 1.126      ;
; 0.671 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.764      ; 1.124      ;
; 0.671 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.764      ; 1.124      ;
; 0.676 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.383      ; 1.203      ;
; 0.679 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.137      ;
; 0.679 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.129      ;
; 0.680 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.764      ; 1.133      ;
; 0.680 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.130      ;
; 0.681 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.139      ;
; 0.682 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.140      ;
; 0.682 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.129      ;
; 0.684 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.142      ;
; 0.686 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.144      ;
; 0.687 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.137      ;
; 0.687 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.145      ;
; 0.689 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.136      ;
; 0.689 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.139      ;
; 0.692 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.139      ;
; 0.695 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.153      ;
; 0.696 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 1.147      ;
; 0.698 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.145      ;
; 0.699 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.149      ;
; 0.699 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.149      ;
; 0.701 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 1.152      ;
; 0.701 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.764      ; 1.154      ;
; 0.702 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.152      ;
; 0.702 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.766      ; 1.157      ;
; 0.703 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.153      ;
; 0.704 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.151      ;
; 0.705 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.163      ;
; 0.707 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.766      ; 1.162      ;
; 0.707 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.165      ;
; 0.707 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 1.158      ;
; 0.711 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.383      ; 1.238      ;
; 0.712 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.764      ; 1.165      ;
; 0.713 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.160      ;
; 0.720 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.761      ; 1.170      ;
; 0.720 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.758      ; 1.167      ;
; 0.720 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.766      ; 1.175      ;
; 0.721 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.179      ;
; 0.722 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.769      ; 1.180      ;
; 0.723 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 1.174      ;
; 0.725 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.762      ; 1.176      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.519      ;
; 0.339 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.537      ;
; 0.341 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.539      ;
; 0.536 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.549      ;
; 0.536 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.549      ;
; 0.536 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.549      ;
; 0.538 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.551      ;
; 0.620 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.633      ;
; 0.621 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.634      ;
; 0.621 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.634      ;
; 0.718 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.731      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.364 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.654      ;
; 0.488 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.499 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.504 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.507 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.706      ;
; 0.507 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.706      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.519 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.524 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.527 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.531 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.531 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.533 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.535 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.554 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.753      ;
; 0.583 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.782      ;
; 0.588 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.787      ;
; 0.594 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.792      ;
; 0.607 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.806      ;
; 0.619 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.817      ;
; 0.636 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.835      ;
; 0.645 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.844      ;
; 0.652 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.850      ;
; 0.673 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.872      ;
; 0.683 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.882      ;
; 0.690 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.235      ;
; 0.691 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.236      ;
; 0.716 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.915      ;
; 0.752 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.956      ;
; 0.760 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.775 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.973      ;
; 0.776 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.975      ;
; 0.779 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.977      ;
; 0.780 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.979      ;
; 0.782 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.980      ;
; 0.783 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.981      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.248     ; 1.310      ;
; -0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.438      ; 2.402      ;
; -0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.438      ; 2.402      ;
; -0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.438      ; 2.402      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.431 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.436      ; 2.362      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.156      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; -0.088 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.435      ; 2.018      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
; 0.624  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.439      ; 1.310      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                             ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; -0.087 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 1.207      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.595  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 1.886      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.717  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.626      ; 2.007      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.892  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.627      ; 2.183      ;
; 0.931  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 2.225      ;
; 0.931  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 2.225      ;
; 0.931  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.630      ; 2.225      ;
; 1.669  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.126     ; 1.207      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.200  ; 0.200        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.200  ; 0.200        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.215  ; 0.215        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.225  ; 0.225        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.243  ; 0.243        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.520  ; 0.736        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.520  ; 0.736        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.520  ; 0.736        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.633  ; 0.817        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.633  ; 0.817        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.633  ; 0.817        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.633  ; 0.817        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.755  ; 0.755        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.760  ; 0.760        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.760  ; 0.760        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.760  ; 0.760        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.775  ; 0.775        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.785  ; 0.785        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.800  ; 0.800        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.800  ; 0.800        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.797 ; 4.797        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.797 ; 4.797        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.834 ; 4.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.165 ; 5.165        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.202 ; 5.202        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.202 ; 5.202        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[2]                                                                                 ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.247 ; 312.463      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.247 ; 312.463      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.247 ; 312.463      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.247 ; 312.463      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.247 ; 312.463      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.288 ; 312.472      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.288 ; 312.472      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.288 ; 312.472      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.310 ; 312.526      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.310 ; 312.526      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.310 ; 312.526      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.352 ; 312.536      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.352 ; 312.536      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.352 ; 312.536      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.352 ; 312.536      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.352 ; 312.536      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.487 ; 312.487      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.487 ; 312.487      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.487 ; 312.487      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.487 ; 312.487      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.487 ; 312.487      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.487 ; 312.487      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.487 ; 312.487      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.487 ; 312.487      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.512 ; 312.512      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.512 ; 312.512      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.512 ; 312.512      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.512 ; 312.512      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.512 ; 312.512      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.512 ; 312.512      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.512 ; 312.512      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.512 ; 312.512      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 4.071 ; 4.460 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 4.071 ; 4.460 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 4.617 ; 4.985 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 4.617 ; 4.985 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 2.734 ; 3.074 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 3.169 ; 3.546 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 3.377 ; 3.754 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 3.520 ; 3.939 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 3.328 ; 3.727 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.360 ; 0.880 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.262 ; 0.792 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.272 ; 0.803 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.257 ; 0.766 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.360 ; 0.880 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -3.826 ; -4.203 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -3.826 ; -4.203 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -2.177 ; -2.503 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -2.489 ; -2.850 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -2.177 ; -2.503 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -2.323 ; -2.698 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -2.358 ; -2.734 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -2.366 ; -2.752 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -2.243 ; -2.582 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.161  ; -0.333 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.155  ; -0.357 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.147  ; -0.368 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.161  ; -0.333 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.051  ; -0.458 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.316 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.316 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 2.247 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 2.247 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.242 ; 5.201 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.849 ; 4.869 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.014 ; 5.004 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.232 ; 5.201 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.242 ; 5.199 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.298 ; 5.268 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.298 ; 5.268 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 4.997 ; 4.999 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 5.122 ; 5.064 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.171 ; 5.187 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.210 ; 5.220 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.477 ; 5.411 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.477 ; 5.411 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 5.116 ; 5.128 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 4.751 ; 4.726 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.145 ; 5.140 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 5.394 ; 5.336 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ; 4.909 ; 4.869 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  GPIO0_D[0] ; CLOCK_50                        ; 4.909 ; 4.869 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; LEDG[*]     ; CLOCK_50                        ; 4.850 ; 4.838 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 4.850 ; 4.838 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.327 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.327 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.434 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.434 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.732 ; 6.721 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.732 ; 6.721 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.464 ; 6.431 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.464 ; 6.431 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.987 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.987 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.919 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.919 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 4.513 ; 4.531 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.513 ; 4.531 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 4.670 ; 4.661 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.880 ; 4.850 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 4.889 ; 4.848 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 4.655 ; 4.655 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 4.944 ; 4.914 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 4.655 ; 4.655 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.774 ; 4.718 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 4.822 ; 4.836 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 4.860 ; 4.869 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 4.418 ; 4.393 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.116 ; 5.052 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 4.769 ; 4.780 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 4.418 ; 4.393 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 4.797 ; 4.791 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 5.035 ; 4.979 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ; 4.469 ; 4.430 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  GPIO0_D[0] ; CLOCK_50                        ; 4.469 ; 4.430 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; LEDG[*]     ; CLOCK_50                        ; 4.415 ; 4.404 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 4.415 ; 4.404 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.214 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.214 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.309 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.309 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.542 ; 6.529 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.542 ; 6.529 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.258 ; 6.223 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.258 ; 6.223 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.230 ;    ;    ; 6.531 ;
; SW[3]      ; GPIO0_D[4]  ; 6.065 ;    ;    ; 6.404 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.093 ;    ;    ; 6.385 ;
; SW[3]      ; GPIO0_D[4]  ; 5.935 ;    ;    ; 6.263 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -2.019 ; -133.728      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.724 ; -9.941        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.212  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.235  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.530  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 5.198  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.421 ; -0.729        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.257 ; -2.822        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.026  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.065  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.186  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.213  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.530 ; -1.703        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.024 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[8]                                          ; -3.000  ; -20.875       ;
; CAPdiez:CAP10|CAPclk                                ; -1.000  ; -124.000      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -56.000       ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.473   ; 0.000         ;
; CLOCK_50                                            ; 4.585   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.671   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.272 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.019 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.278     ; 1.240      ;
; -1.917 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.280     ; 1.136      ;
; -1.915 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.283     ; 1.131      ;
; -1.899 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.286     ; 1.112      ;
; -1.897 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.280     ; 1.116      ;
; -1.890 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.283     ; 1.106      ;
; -1.885 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.291     ; 1.093      ;
; -1.884 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.275     ; 1.108      ;
; -1.878 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.276     ; 1.101      ;
; -1.877 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.281     ; 1.095      ;
; -1.875 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.285     ; 1.089      ;
; -1.785 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.281     ; 1.003      ;
; -1.776 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.286     ; 0.989      ;
; -1.776 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.283     ; 0.992      ;
; -1.774 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.288     ; 0.985      ;
; -1.763 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.288     ; 0.974      ;
; -1.736 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.282     ; 0.953      ;
; -1.702 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.283     ; 0.918      ;
; -1.699 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.282     ; 0.916      ;
; -1.698 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.288     ; 0.909      ;
; -1.694 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.287     ; 0.906      ;
; -1.690 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.287     ; 0.902      ;
; -1.682 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.275     ; 0.906      ;
; -1.680 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.281     ; 0.898      ;
; -1.678 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.282     ; 0.895      ;
; -1.674 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.280     ; 0.893      ;
; -1.673 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.281     ; 0.891      ;
; -1.668 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.278     ; 0.889      ;
; -1.654 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.276     ; 0.877      ;
; -1.651 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.274     ; 0.876      ;
; -1.633 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.280     ; 0.852      ;
; -1.373 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.286     ; 0.586      ;
; -1.188 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.272      ; 1.969      ;
; -1.188 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.272      ; 1.969      ;
; -1.186 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.275      ; 1.970      ;
; -1.182 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.276      ; 1.967      ;
; -1.182 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.276      ; 1.967      ;
; -1.180 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.279      ; 1.968      ;
; -1.171 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.278      ; 1.958      ;
; -1.171 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.278      ; 1.958      ;
; -1.169 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.281      ; 1.959      ;
; -1.155 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.268      ; 1.932      ;
; -1.155 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.268      ; 1.932      ;
; -1.153 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.271      ; 1.933      ;
; -1.116 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.277      ; 1.902      ;
; -1.116 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.277      ; 1.902      ;
; -1.114 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.280      ; 1.903      ;
; -1.111 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.276      ; 1.896      ;
; -1.111 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.276      ; 1.896      ;
; -1.109 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.279      ; 1.897      ;
; -1.106 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.272      ; 1.887      ;
; -1.106 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.272      ; 1.887      ;
; -1.105 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.277      ; 1.891      ;
; -1.105 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.277      ; 1.891      ;
; -1.104 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.275      ; 1.888      ;
; -1.103 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.280      ; 1.892      ;
; -1.101 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.271      ; 1.881      ;
; -1.101 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.271      ; 1.881      ;
; -1.101 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.278      ; 1.888      ;
; -1.101 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.278      ; 1.888      ;
; -1.099 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.274      ; 1.882      ;
; -1.099 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.281      ; 1.889      ;
; -1.095 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.272      ; 1.876      ;
; -1.095 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.272      ; 1.876      ;
; -1.093 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.275      ; 1.877      ;
; -1.085 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.277      ; 1.871      ;
; -1.085 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.277      ; 1.871      ;
; -1.084 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.268      ; 1.861      ;
; -1.084 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.268      ; 1.861      ;
; -1.083 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.278      ; 1.870      ;
; -1.083 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.278      ; 1.870      ;
; -1.083 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.280      ; 1.872      ;
; -1.083 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.021      ;
; -1.083 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.021      ;
; -1.083 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.021      ;
; -1.082 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.271      ; 1.862      ;
; -1.081 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.281      ; 1.871      ;
; -1.080 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.018      ;
; -1.080 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.018      ;
; -1.080 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.018      ;
; -1.075 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.271      ; 1.855      ;
; -1.075 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.271      ; 1.855      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.074 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.012      ;
; -1.073 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.274      ; 1.856      ;
; -1.072 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.272      ; 1.853      ;
; -1.072 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.272      ; 1.853      ;
; -1.071 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.009      ;
; -1.071 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.009      ;
; -1.071 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.049     ; 2.009      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.724 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.672      ;
; -0.687 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.226     ; 0.448      ;
; -0.645 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.593      ;
; -0.633 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.226     ; 0.394      ;
; -0.616 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.564      ;
; -0.611 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 1.558      ;
; -0.597 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 1.544      ;
; -0.594 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.543      ;
; -0.579 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 1.526      ;
; -0.560 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.508      ;
; -0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.505      ;
; -0.533 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.481      ;
; -0.509 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.457      ;
; -0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.033     ; 1.452      ;
; -0.489 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.437      ;
; -0.469 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.417      ;
; -0.467 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.415      ;
; -0.430 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.378      ;
; -0.408 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.357      ;
; -0.353 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.305      ;
; -0.336 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.286      ;
; -0.331 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.282      ;
; -0.299 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.250      ;
; -0.273 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.224      ;
; -0.246 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.197      ;
; -0.225 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.176      ;
; -0.211 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.162      ;
; -0.162 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.113      ;
; -0.145 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.096      ;
; -0.080 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.031      ;
; -0.079 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.030      ;
; -0.078 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.029      ;
; -0.071 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.019      ;
; -0.066 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.014      ;
; -0.066 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.014      ;
; -0.065 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.013      ;
; -0.064 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.012      ;
; -0.062 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.010      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.009      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.009      ;
; -0.060 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.008      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 1.006      ;
; -0.034 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.985      ;
; 0.030  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 2.186      ;
; 0.069  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.878      ;
; 0.071  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.876      ;
; 0.073  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.874      ;
; 0.074  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.873      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.870      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.870      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.869      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.869      ;
; 0.079  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.868      ;
; 0.080  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.040     ; 0.867      ;
; 0.092  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.858      ;
; 0.093  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 2.123      ;
; 0.102  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 2.114      ;
; 0.120  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 2.096      ;
; 0.121  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 2.095      ;
; 0.132  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 2.084      ;
; 0.185  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.766      ;
; 0.192  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.032     ; 0.763      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.758      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.755      ;
; 0.197  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 2.019      ;
; 0.201  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 2.015      ;
; 0.203  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.748      ;
; 0.203  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.748      ;
; 0.205  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.743      ;
; 0.209  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 2.007      ;
; 0.212  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.736      ;
; 0.249  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.967      ;
; 0.250  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.700      ;
; 0.252  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.964      ;
; 0.281  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.935      ;
; 0.284  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.932      ;
; 0.285  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.931      ;
; 0.290  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.660      ;
; 0.292  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.311      ; 1.926      ;
; 0.295  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.921      ;
; 0.297  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.308      ; 1.918      ;
; 0.307  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.644      ;
; 0.308  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.643      ;
; 0.309  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.642      ;
; 0.310  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.641      ;
; 0.311  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.640      ;
; 0.315  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.308      ; 1.900      ;
; 0.317  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.308      ; 1.898      ;
; 0.319  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.897      ;
; 0.319  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.632      ;
; 0.320  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.631      ;
; 0.325  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.626      ;
; 0.328  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.888      ;
; 0.340  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.312      ; 1.879      ;
; 0.343  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.873      ;
; 0.344  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.308      ; 1.871      ;
; 0.346  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.308      ; 1.869      ;
; 0.359  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.591      ;
; 0.368  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.848      ;
; 0.371  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.309      ; 1.845      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.212 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.470      ; 0.860      ;
; 0.719 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.470      ; 0.853      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.235   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.175      ; 0.482      ;
; 0.366   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.193      ; 0.359      ;
; 0.793   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.175      ; 0.424      ;
; 0.887   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 0.338      ;
; 311.221 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.017     ; 1.249      ;
; 311.455 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.017     ; 1.015      ;
; 311.536 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.895      ;
; 311.538 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.893      ;
; 311.690 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.018     ; 0.779      ;
; 311.770 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.661      ;
; 311.857 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.574      ;
; 311.966 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.465      ;
; 311.967 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.464      ;
; 312.011 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.018     ; 0.458      ;
; 623.767 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 1.185      ;
; 623.825 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 1.127      ;
; 623.851 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 1.101      ;
; 623.866 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 1.086      ;
; 623.966 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 0.983      ;
; 624.407 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 0.542      ;
; 624.592 ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.036     ; 0.359      ;
; 624.593 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.359      ;
; 624.602 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.350      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.530 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.540      ;
; 0.578 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.374      ;
; 0.580 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.372      ;
; 0.590 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.359      ;
; 0.593 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.359      ;
; 0.621 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.449      ;
; 0.623 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.447      ;
; 0.624 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.446      ;
; 0.679 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.391      ;
; 0.683 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.387      ;
; 0.683 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.387      ;
; 0.684 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.386      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 5.198 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.350     ; 3.361      ;
; 5.215 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.350     ; 3.344      ;
; 5.250 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.538     ; 3.121      ;
; 5.257 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 3.108      ;
; 5.267 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.538     ; 3.104      ;
; 5.269 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 3.103      ;
; 5.270 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 3.102      ;
; 5.271 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 3.110      ;
; 5.289 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.349     ; 3.271      ;
; 5.337 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 3.043      ;
; 5.372 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.355     ; 3.182      ;
; 5.382 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.531     ; 2.996      ;
; 5.383 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.531     ; 2.995      ;
; 5.402 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.343     ; 3.164      ;
; 5.404 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.347     ; 3.158      ;
; 5.424 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.543     ; 2.942      ;
; 5.425 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 2.940      ;
; 5.426 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 2.939      ;
; 5.430 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.342     ; 3.137      ;
; 5.439 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.942      ;
; 5.440 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.941      ;
; 5.446 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.935      ;
; 5.471 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.342     ; 3.096      ;
; 5.482 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.897      ;
; 5.484 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 2.881      ;
; 5.485 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 2.880      ;
; 5.491 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.536     ; 2.882      ;
; 5.492 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.536     ; 2.881      ;
; 5.494 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.886      ;
; 5.504 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.356     ; 3.049      ;
; 5.505 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.875      ;
; 5.506 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.874      ;
; 5.511 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.348     ; 3.050      ;
; 5.526 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.846      ;
; 5.527 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.845      ;
; 5.529 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.349     ; 3.031      ;
; 5.545 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.354     ; 3.010      ;
; 5.546 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.349     ; 3.014      ;
; 5.546 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.349     ; 3.014      ;
; 5.560 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.820      ;
; 5.561 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.523     ; 2.825      ;
; 5.568 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.811      ;
; 5.569 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.810      ;
; 5.586 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.334     ; 2.989      ;
; 5.588 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.342     ; 2.979      ;
; 5.597 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.542     ; 2.770      ;
; 5.600 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.338     ; 2.971      ;
; 5.614 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.767      ;
; 5.615 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.766      ;
; 5.632 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.347     ; 2.930      ;
; 5.638 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.347     ; 2.924      ;
; 5.662 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.718      ;
; 5.663 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.717      ;
; 5.667 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.337     ; 2.905      ;
; 5.668 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.712      ;
; 5.669 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.711      ;
; 5.687 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.343     ; 2.879      ;
; 5.688 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.341     ; 2.880      ;
; 5.694 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.347     ; 2.868      ;
; 5.699 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.342     ; 2.868      ;
; 5.699 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.685      ;
; 5.703 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.354     ; 2.852      ;
; 5.705 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.342     ; 2.862      ;
; 5.705 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.535     ; 2.669      ;
; 5.706 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.535     ; 2.668      ;
; 5.719 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.665      ;
; 5.725 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.347     ; 2.837      ;
; 5.728 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.652      ;
; 5.729 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.651      ;
; 5.729 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.523     ; 2.657      ;
; 5.730 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.523     ; 2.656      ;
; 5.737 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.333     ; 2.839      ;
; 5.739 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.531     ; 2.639      ;
; 5.751 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.345     ; 2.813      ;
; 5.761 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.341     ; 2.807      ;
; 5.789 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.521     ; 2.599      ;
; 5.814 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.346     ; 2.749      ;
; 5.814 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.334     ; 2.761      ;
; 5.820 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.334     ; 2.755      ;
; 5.828 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.338     ; 2.743      ;
; 5.834 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.338     ; 2.737      ;
; 5.867 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.517      ;
; 5.868 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.516      ;
; 5.876 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.353     ; 2.680      ;
; 5.922 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.347     ; 2.640      ;
; 5.928 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.347     ; 2.634      ;
; 5.930 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.345     ; 2.634      ;
; 5.979 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.345     ; 2.585      ;
; 5.985 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.345     ; 2.579      ;
; 5.998 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.336     ; 2.575      ;
; 6.018 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.342     ; 2.549      ;
; 6.042 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.346     ; 2.521      ;
; 6.048 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.346     ; 2.515      ;
; 6.068 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.332     ; 2.509      ;
; 6.158 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.345     ; 2.406      ;
; 6.164 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.345     ; 2.400      ;
; 6.776 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.197     ; 1.936      ;
; 6.868 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.386     ; 1.655      ;
; 6.887 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.386     ; 1.636      ;
; 6.985 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.198     ; 1.726      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.421  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.314      ;
; -0.308  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.407      ;
; 0.088   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.446      ; 0.323      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.240   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.426      ; 0.455      ;
; 0.304   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.694   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.816      ;
; 0.796   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.916      ;
; 0.801   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.920      ;
; 0.813   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.932      ;
; 0.850   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.970      ;
; 312.733 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.393      ;
; 312.774 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.395      ;
; 312.775 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.396      ;
; 312.855 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.018      ; 0.477      ;
; 312.916 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.018      ; 0.538      ;
; 313.004 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.664      ;
; 313.143 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.764      ;
; 313.153 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.774      ;
; 313.261 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.921      ;
; 313.460 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 1.120      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.257 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.644      ; 1.551      ;
; -0.247 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.644      ; 1.561      ;
; -0.243 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.645      ; 1.566      ;
; -0.240 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.641      ; 1.565      ;
; -0.223 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.583      ;
; -0.221 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.585      ;
; -0.220 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.641      ; 1.585      ;
; -0.216 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.641      ; 1.589      ;
; -0.213 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.641      ; 1.592      ;
; -0.212 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.641      ; 1.593      ;
; -0.209 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.597      ;
; -0.207 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.599      ;
; -0.203 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.603      ;
; -0.198 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.641      ; 1.607      ;
; -0.195 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.611      ;
; -0.193 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.644      ; 1.615      ;
; -0.188 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.618      ;
; -0.134 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.672      ;
; -0.124 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.682      ;
; -0.108 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.698      ;
; -0.105 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.701      ;
; -0.102 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.704      ;
; -0.097 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.709      ;
; -0.090 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.716      ;
; -0.088 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.718      ;
; -0.073 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.645      ; 1.736      ;
; -0.062 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.744      ;
; -0.035 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.771      ;
; -0.022 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.784      ;
; -0.004 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.802      ;
; 0.008  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.814      ;
; 0.072  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.878      ;
; 0.161  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.642      ; 1.967      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.255  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.255  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.256  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.376      ;
; 0.267  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.387      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.319  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.438      ;
; 0.323  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.442      ;
; 0.366  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.485      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.539      ;
; 0.423  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.543      ;
; 0.424  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.544      ;
; 0.430  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.550      ;
; 0.431  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.551      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.553      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.553      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.554      ;
; 0.440  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.559      ;
; 0.476  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.595      ;
; 0.477  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.597      ;
; 0.484  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.604      ;
; 0.489  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.609      ;
; 0.493  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.613      ;
; 0.496  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.616      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.619      ;
; 0.508  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.625      ;
; 0.524  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.040      ; 0.648      ;
; 0.621  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.737      ;
; 0.621  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.737      ;
; 0.622  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.738      ;
; 0.623  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.739      ;
; 0.623  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.739      ;
; 0.624  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.740      ;
; 0.624  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.740      ;
; 0.625  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.741      ;
; 0.625  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.741      ;
; 0.629  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.745      ;
; 0.631  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.750      ;
; 0.736  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.856      ;
; 0.741  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.861      ;
; 0.742  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.862      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.026 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.500      ; 0.725      ;
; 0.550 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.500      ; 0.749      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.065 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.329      ;
; 0.069 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.333      ;
; 0.069 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.333      ;
; 0.069 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.333      ;
; 0.110 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.374      ;
; 0.111 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.375      ;
; 0.111 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.375      ;
; 0.172 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.436      ;
; 0.192 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.315      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.186 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.202 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.324      ;
; 0.301 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.423      ;
; 0.301 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.311 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.433      ;
; 0.314 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.439      ;
; 0.359 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.701      ;
; 0.368 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.710      ;
; 0.373 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.495      ;
; 0.373 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.495      ;
; 0.392 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.734      ;
; 0.416 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.758      ;
; 0.441 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.562      ;
; 0.443 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.491      ;
; 0.450 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.572      ;
; 0.450 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.572      ;
; 0.451 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.456 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.504      ;
; 0.457 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.505      ;
; 0.457 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.505      ;
; 0.460 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.508      ;
; 0.460 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.582      ;
; 0.461 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.511      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.806      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.515      ;
; 0.468 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.516      ;
; 0.469 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.517      ;
; 0.471 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.593      ;
; 0.473 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.521      ;
; 0.475 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.597      ;
; 0.475 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.597      ;
; 0.477 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.424      ; 0.525      ;
; 0.493 ; CAPdiez:CAP10|RAM_adr[15] ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.615      ;
; 0.513 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.635      ;
; 0.513 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.635      ;
; 0.514 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.636      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.638      ;
; 0.516 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.638      ;
; 0.517 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.639      ;
; 0.519 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.641      ;
; 0.525 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.867      ;
; 0.526 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.648      ;
; 0.526 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.868      ;
; 0.526 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.648      ;
; 0.526 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.648      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.651      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.531 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.653      ;
; 0.543 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.664      ;
; 0.546 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.888      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.914      ;
; 0.575 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.258      ; 0.917      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.213 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.332      ;
; 0.270 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.273 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.278 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.283 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.286 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.288 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.289 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.292 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.298 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.304 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.333 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.335 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.341 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.460      ;
; 0.346 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.363 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.482      ;
; 0.368 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.373 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.377 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.496      ;
; 0.386 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.506      ;
; 0.394 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.724      ;
; 0.394 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.513      ;
; 0.398 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.728      ;
; 0.403 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.523      ;
; 0.435 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.448 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.578      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.180     ; 0.837      ;
; -0.105 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.962      ; 1.554      ;
; -0.105 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.962      ; 1.554      ;
; -0.105 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.962      ; 1.554      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.513      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.056  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.959      ; 1.390      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.960      ; 1.307      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
; 0.613  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.963      ; 0.837      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.024 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.087      ; 0.715      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.127      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.083      ; 1.206      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.631 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.084      ; 1.319      ;
; 0.660 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.086      ; 1.350      ;
; 0.660 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.086      ; 1.350      ;
; 0.660 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.086      ; 1.350      ;
; 1.214 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.103     ; 0.715      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.356 ; -0.140       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -0.356 ; -0.140       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -0.356 ; -0.140       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -0.356 ; -0.140       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.235 ; -0.051       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -0.235 ; -0.051       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -0.235 ; -0.051       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -0.165 ; -0.165       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; -0.159 ; -0.159       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; -0.145 ; -0.145       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; -0.145 ; -0.145       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; -0.046 ; -0.046       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.955  ; 1.139        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.955  ; 1.139        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.955  ; 1.139        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.955  ; 1.139        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 1.046  ; 1.046        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 1.054  ; 1.054        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 1.054  ; 1.054        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 1.054  ; 1.054        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 1.141  ; 1.141        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 1.141  ; 1.141        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 1.155  ; 1.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 1.160  ; 1.160        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|enawRAMclk                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[0]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.621 ; 4.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.379 ; 5.379        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.672 ; 9.902        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.672 ; 9.902        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.674 ; 9.904        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.674 ; 9.904        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.674 ; 9.904        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.674 ; 9.904        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[1]                                                                                 ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[2]                                                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.272 ; 312.488      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.272 ; 312.488      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.272 ; 312.488      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.284 ; 312.500      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.284 ; 312.500      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.314 ; 312.498      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.314 ; 312.498      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.314 ; 312.498      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 2.583 ; 3.260 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 2.583 ; 3.260 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 2.967 ; 3.501 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 2.967 ; 3.501 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 1.736 ; 2.358 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 2.019 ; 2.675 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 2.142 ; 2.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 2.242 ; 2.924 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 2.126 ; 2.811 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.283 ; 1.118 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.240 ; 1.095 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.240 ; 1.096 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.226 ; 1.078 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.283 ; 1.118 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -2.422 ; -3.088 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -2.422 ; -3.088 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -1.371 ; -1.978 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -1.587 ; -2.181 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -1.371 ; -1.978 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -1.499 ; -2.112 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -1.498 ; -2.154 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -1.518 ; -2.150 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -1.447 ; -2.077 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.041  ; -0.792 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.028  ; -0.809 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.028  ; -0.809 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.041  ; -0.792 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.018 ; -0.842 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.420 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.420 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.428 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.428 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 3.300 ; 3.393 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 3.089 ; 3.173 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 3.181 ; 3.261 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 3.300 ; 3.393 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 3.294 ; 3.358 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 3.343 ; 3.419 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 3.343 ; 3.419 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.170 ; 3.257 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 3.232 ; 3.313 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 3.277 ; 3.360 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 3.311 ; 3.404 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 3.433 ; 3.512 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 3.433 ; 3.512 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 3.242 ; 3.312 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.003 ; 3.075 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 3.261 ; 3.337 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 3.403 ; 3.497 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ; 3.040 ; 3.177 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  GPIO0_D[0] ; CLOCK_50                        ; 3.040 ; 3.177 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; LEDG[*]     ; CLOCK_50                        ; 3.006 ; 3.125 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 3.006 ; 3.125 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.865 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.865 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 2.828 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 2.828 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 4.346 ; 4.443 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 4.346 ; 4.443 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 4.190 ; 4.143 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 4.190 ; 4.143 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.196 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.196 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.203 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.203 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 2.864 ; 2.944 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 2.864 ; 2.944 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 2.952 ; 3.029 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 3.067 ; 3.155 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 3.060 ; 3.121 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 2.942 ; 3.024 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 3.108 ; 3.180 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 2.942 ; 3.024 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 3.001 ; 3.078 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 3.045 ; 3.123 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 3.076 ; 3.164 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 2.781 ; 2.849 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 3.193 ; 3.268 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 3.009 ; 3.076 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 2.781 ; 2.849 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 3.030 ; 3.102 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 3.166 ; 3.255 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ; 2.745 ; 2.877 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  GPIO0_D[0] ; CLOCK_50                        ; 2.745 ; 2.877 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; LEDG[*]     ; CLOCK_50                        ; 2.714 ; 2.828 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 2.714 ; 2.828 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.788 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.788 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 2.746 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 2.746 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 4.224 ; 4.317 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 4.224 ; 4.317 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 4.055 ; 4.007 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 4.055 ; 4.007 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 4.010 ;    ;    ; 4.635 ;
; SW[3]      ; GPIO0_D[4]  ; 3.926 ;    ;    ; 4.548 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.917 ;    ;    ; 4.532 ;
; SW[3]      ; GPIO0_D[4]  ; 3.836 ;    ;    ; 4.449 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -3.061   ; -0.651 ; -1.291   ; -0.148  ; -3.000              ;
;  CAPdiez:CAP10|CAPclk                                ; -3.061   ; 0.186  ; N/A      ; N/A     ; -2.174              ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -0.009   ; 0.013  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.341    ; 0.213  ; N/A      ; N/A     ; 9.651               ;
;  CLOCK_50                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 4.585               ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.088    ; -0.651 ; N/A      ; N/A     ; 312.247             ;
;  GPIO1_D[8]                                          ; -0.237   ; 0.065  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.473               ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -1.945   ; -0.257 ; -1.291   ; -0.148  ; -1.000              ;
; Design-wide TNS                                      ; -304.428 ; -3.551 ; -15.758  ; -2.22   ; -309.028            ;
;  CAPdiez:CAP10|CAPclk                                ; -256.556 ; 0.000  ; N/A      ; N/A     ; -236.704            ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -0.009   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.000    ; -1.121 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[8]                                          ; -0.470   ; 0.000  ; N/A      ; N/A     ; -20.875             ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -47.393  ; -2.822 ; -15.758  ; -2.220  ; -56.000             ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 4.520 ; 5.012 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 4.520 ; 5.012 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 5.220 ; 5.619 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 5.220 ; 5.619 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.117 ; 3.561 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 3.595 ; 4.066 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 3.822 ; 4.325 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 3.992 ; 4.531 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 3.770 ; 4.296 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.499 ; 1.118 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.397 ; 1.095 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.406 ; 1.096 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.391 ; 1.078 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.499 ; 1.118 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -2.422 ; -3.088 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -2.422 ; -3.088 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -1.371 ; -1.978 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -1.587 ; -2.181 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -1.371 ; -1.978 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -1.499 ; -2.112 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -1.498 ; -2.154 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -1.518 ; -2.150 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -1.447 ; -2.077 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.161  ; -0.333 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.155  ; -0.357 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.147  ; -0.368 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.161  ; -0.333 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.051  ; -0.458 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.316 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.316 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 2.247 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 2.247 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.495 ; 5.509 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 5.068 ; 5.139 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.241 ; 5.291 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.472 ; 5.493 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.495 ; 5.509 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.553 ; 5.561 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.553 ; 5.561 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.217 ; 5.266 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 5.348 ; 5.368 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.424 ; 5.469 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.445 ; 5.506 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.743 ; 5.749 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.743 ; 5.749 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 5.359 ; 5.422 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 4.950 ; 4.986 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.387 ; 5.422 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 5.641 ; 5.663 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ; 5.065 ; 5.099 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  GPIO0_D[0] ; CLOCK_50                        ; 5.065 ; 5.099 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; LEDG[*]     ; CLOCK_50                        ; 4.965 ; 5.047 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 4.965 ; 5.047 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.584 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.584 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.668 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.668 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 7.186 ; 7.261 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 7.186 ; 7.261 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.941 ; 6.911 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.941 ; 6.911 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.196 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.196 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.203 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.203 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 2.864 ; 2.944 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 2.864 ; 2.944 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 2.952 ; 3.029 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 3.067 ; 3.155 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 3.060 ; 3.121 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 2.942 ; 3.024 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 3.108 ; 3.180 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 2.942 ; 3.024 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 3.001 ; 3.078 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 3.045 ; 3.123 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 3.076 ; 3.164 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 2.781 ; 2.849 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 3.193 ; 3.268 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 3.009 ; 3.076 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 2.781 ; 2.849 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 3.030 ; 3.102 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 3.166 ; 3.255 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ; 2.745 ; 2.877 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  GPIO0_D[0] ; CLOCK_50                        ; 2.745 ; 2.877 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; LEDG[*]     ; CLOCK_50                        ; 2.714 ; 2.828 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 2.714 ; 2.828 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.788 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.788 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 2.746 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 2.746 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 4.224 ; 4.317 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 4.224 ; 4.317 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 4.055 ; 4.007 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 4.055 ; 4.007 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.686 ;    ;    ; 7.102 ;
; SW[3]      ; GPIO0_D[4]  ; 6.510 ;    ;    ; 6.951 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.917 ;    ;    ; 4.532 ;
; SW[3]      ; GPIO0_D[4]  ; 3.836 ;    ;    ; 4.449 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 0        ; 800      ; 0        ; 480      ;
; GPIO1_D[8]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 32       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1864     ; 180      ; 515      ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                                          ; GPIO1_D[8]                                          ; 4        ; 0        ; 8        ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 33       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 106      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 0        ; 800      ; 0        ; 480      ;
; GPIO1_D[8]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 32       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1864     ; 180      ; 515      ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                                          ; GPIO1_D[8]                                          ; 4        ; 0        ; 8        ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 33       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 106      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 55       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 55       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 156   ; 156  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File output_files/pll3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE output_files/pll3.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 17 13:59:41 2024
Info: Command: quartus_sta LoQritas -c LoQritas
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LoQritas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {DIV800|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name {DIV800|altpll_component|auto_generated|pll1|clk[0]} {DIV800|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_25M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK_25M|altpll_component|auto_generated|pll1|clk[0]} {CLK_25M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|CAPclk CAPdiez:CAP10|CAPclk
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[8] GPIO1_D[8]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.061            -256.556 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.945             -47.393 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.237              -0.470 GPIO1_D[8] 
    Info (332119):    -0.009              -0.009 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.088               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.341               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.612              -1.028 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.219              -1.453 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.049               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.359               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.361               0.000 GPIO1_D[8] 
    Info (332119):     0.402               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.291             -15.758 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is -0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.148              -2.220 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.324 GPIO1_D[8] 
    Info (332119):    -2.174            -236.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -56.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.473               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.815               0.000 CLOCK_50 
    Info (332119):     9.666               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.252               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.789            -225.390 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.678             -36.916 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.139              -0.151 GPIO1_D[8] 
    Info (332119):     0.066               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.244               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.225               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.651              -1.121 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.066              -0.183 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.013               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.312               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.320               0.000 GPIO1_D[8] 
    Info (332119):     0.364               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.063             -11.891 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is -0.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.087              -1.305 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.132 GPIO1_D[8] 
    Info (332119):    -2.174            -236.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -56.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.482               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.785               0.000 CLOCK_50 
    Info (332119):     9.651               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.247               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.019            -133.728 CAPdiez:CAP10|CAPclk 
    Info (332119):    -0.724              -9.941 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.212               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.235               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.530               0.000 GPIO1_D[8] 
    Info (332119):     5.198               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.421              -0.729 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.257              -2.822 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.026               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.065               0.000 GPIO1_D[8] 
    Info (332119):     0.186               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.213               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.530              -1.703 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.024               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -20.875 GPIO1_D[8] 
    Info (332119):    -1.000            -124.000 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -56.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.473               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.585               0.000 CLOCK_50 
    Info (332119):     9.671               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.272               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4693 megabytes
    Info: Processing ended: Mon Jun 17 13:59:43 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


