////////////////////////////////////////////////////////////////////////////////
//   ____  ____  
//  /   /\/   /  
// /___/  \  /   
// \   \   \/    
//  \   \        Copyright (c) 2003-2004 Xilinx, Inc.
//  /   /        All Right Reserved. 
// /___/   /\   
// \   \  /  \  
//  \___\/\___\ 
////////////////////////////////////////////////////////////////////////////////

#ifndef H_simprim_ver_auxlibM_x___r_a_m_b16___s18_H
#define H_simprim_ver_auxlibM_x___r_a_m_b16___s18_H

#ifdef _MSC_VER
#pragma warning(disable: 4355)
#endif

#ifdef __MINGW32__
#include "xsimMinGW.h"
#else
#include "xsim.h"
#endif

class simprim_ver_auxlibM_x___r_a_m_b16___s18 : public HSim__s5{
public: 
    simprim_ver_auxlibM_x___r_a_m_b16___s18(const char *instname);
    ~simprim_ver_auxlibM_x___r_a_m_b16___s18();
    void setDefparam();
    void constructObject();
    void moduleInstantiate(HSimConfigDecl *cfg);
    void connectSigs();
    void reset();
    virtual void archImplement();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_01();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_11();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_21();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_31();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_41();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_51();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_61();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_71();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_81();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_91();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_101();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_111();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_121();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_131();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_141();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_151();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_161();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_171();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_181();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_191();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_201();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_211();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_221();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_231();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_241();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_251();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_261();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_271();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_281();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_291();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_301();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_311();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_321();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_331();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_341();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_351();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_361();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_371();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_381();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_391();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_401();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_411();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_421();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_431();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_441();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_451();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_461();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_471();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_481();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_491();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_501();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_511();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_521();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_531();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_541();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_551();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_581();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_591();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_601();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_611();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_620();
    bool simprim_ver_auxlibM_x___r_a_m_b16___s18::tc_c_630();
    HSim__s1 us[19];
    HSim__s3 uv[8];
    HSimVlogParam up[76];
};

#endif
