
#include "pin.H"


#include <stdlib.h>

#include "dcache_for_prefetcher.hpp"
#include "pin_profile.H"

class PrefetcherInterface {
public:
  virtual void prefetch(ADDRINT addr, ADDRINT loadPC) = 0;
  virtual void train(ADDRINT addr, ADDRINT loadPC) = 0;
};

PrefetcherInterface *prefetcher;

ofstream outFile;
Cache *cache;
UINT64 loads;
UINT64 stores;
UINT64 hits;
UINT64 accesses, prefetches;
string prefetcherName;
int sets;
int associativity;
int blockSize;
UINT64 checkpoint = 100000000;
UINT64 endpoint = 2000000000;

/* ===================================================================== */
/* Commandline Switches */
/* ===================================================================== */

KNOB<string> KnobPrefetcherName(KNOB_MODE_WRITEONCE, "pintool",
  "pref_type","none", "prefetcher name");
KNOB<UINT32> KnobAggression(KNOB_MODE_WRITEONCE, "pintool",
  "aggr", "2", "the aggression of the prefetcher");
KNOB<string> KnobOutputFile(KNOB_MODE_WRITEONCE, "pintool",
  "o", "data", "specify output file name");
KNOB<UINT32> KnobCacheSets(KNOB_MODE_WRITEONCE, "pintool",
  "sets", "64", "cache size in kilobytes");
KNOB<UINT32> KnobLineSize(KNOB_MODE_WRITEONCE, "pintool",
  "b", "4", "cache block size in bytes");
KNOB<UINT32> KnobAssociativity(KNOB_MODE_WRITEONCE, "pintool",
  "a", "2", "cache associativity (1 for direct mapped)");

/* ===================================================================== */

// Print a message explaining all options if invalid options are given
INT32 Usage()
{
  cerr << "This tool represents a cache simulator." << endl;
  cerr << KNOB_BASE::StringKnobSummary() << endl;
  return -1;
}

// Take checkpoints with stats in the output file
void takeCheckPoint()
{
  outFile << "The checkpoint has been reached" << endl;
  outFile << "Accesses: " << accesses << " Loads: "<< loads << " Stores: " << stores <<   endl;
  outFile << "Hits: " << hits << endl;
  outFile << "Hit rate: " << double(hits) / double(accesses) << endl;
  outFile << "Prefetches: " << prefetches << endl;
  outFile << "Successful prefetches: " << cache->getSuccessfulPrefs() << endl;
  if (accesses ==  endpoint) exit(0);
}

/* ===================================================================== */

/* None Prefetcher
    This does not prefetch anything.
*/
class NonePrefetcher : public PrefetcherInterface {
public:
  void prefetch(ADDRINT addr, ADDRINT loadPC) {
    return;
  }

  void train(ADDRINT addr, ADDRINT loadPC) {
    return;
  }
};

/* ===================================================================== */

/* Next Line Prefetcher
    This is an example implementation of the next line Prefetcher.
    The stride prefetcher would also need the program counter of the load instruction.
*/
class NextNLinePrefetcher : public PrefetcherInterface {
public:
  void prefetch(ADDRINT addr, ADDRINT loadPC) {
    for (int i = 1; i <= aggression; i++) {
      UINT64 nextAddr = addr + i * blockSize;
      if (!cache->exists(nextAddr)) {  // Use the member function Cache::exists(UINT64) to query whehter a block exists in the cache w/o triggering any LRU changes (not after a demand access)
          cache->prefetchFillLine(nextAddr); // Use the member function Cache::prefetchFillLine(UINT64) when you fill the cache in the LRU way for prefetch accesses
          prefetches++;
      }
    }
  }

  void train(ADDRINT addr, ADDRINT loadPC) {
    return;
  }
};

//---------------------------------------------------------------------
//##############################################
/*
 * Your changes here.
 *
 * Put your prefetcher implementation here
 *
 * Example:
 *
 * class StridePrefetcher : public PrefetcherInterface {
 * private:
 *  // set up private members
 *
 * public:
 *  void prefetch(ADDRINT addr, ADDRINT loadPC) {
 *      // Prefetcher implementation
 *  }
 *
 *  void train(ADDRINT addr, ADDRINT loadPC) {
 *      // Training implementation
 *  }
 * };
 *
 * You can modify the functions Load() and Store() where necessary to implement your functionality
 *
 * DIRECTIONS ON USING THE COMMAND LINE ARGUMENT
 *    The string variable "prefetcherName" indicates the name of the prefetcher that is passed as a command line argument (-pref_type)
 *    The integer variable "aggression" indicates the aggressiveness indicated by the command line argument (-aggr)
 *
 * STATS:
 * ***Note that these exist to help you debug your program and produce your graphs
 *  The member function Cache::getSuccessfulPrefs() returns how many of the prefetched block into the cache were actually used. This applies in  the case where no prefetch buffer is used.
 *  The integer variable "prefetches" should count the number of prefetched blocks
 *  The integer variable "accesses" counts the number of memory accesses performed by the program
 *  The integer variable "hits" counts the number of memory accesses that actually hit in either the data cache or the prefetch buffer such that hits = cacheHits + prefHits
 *
 */
//##############################################
//---------------------------------------------------------------------

// Define the RPT Entry structure
struct RPTEntry {
    ADDRINT tag;
    ADDRINT prevAccessAddr;
    ADDRINT stride;
    UINT8 state; // what it means by 2-bit state in the file
};

class StridePrefetcher : public PrefetcherInterface {
private:
    // Set up private members
    std::unordered_map<ADDRINT, RPTEntry> rpt;
    UINT8 aggression;

public:
    StridePrefetcher(UINT8 rptSize, UINT8 _aggression) : aggression(_aggression) {}

    void prefetch(ADDRINT addr, ADDRINT loadPC) {
        // Prefetcher implementation
        if (rpt.find(loadPC) != rpt.end()) {
            // If an entry exists in the RPT for this load instruction that means, this is a stride
            RPTEntry &entry = rpt[loadPC];

            // Check if the entry is in a steady state and the prediction is correct
            if (entry.state == 2 && (addr == entry.prevAccessAddr + entry.stride)) {
                for (int i = 1; i <= aggression; i++) {
                    ADDRINT nextAddr = addr + i * entry.stride;
                    if (!cache->exists(nextAddr)) {
                        cache->prefetchFillLine(nextAddr);
                        prefetches++;
                    }
                }
                // Update the previous address field
                entry.prevAccessAddr = addr;
            }
        }
	else {
		// If there is no entry for this load instruction in the RPT, then it's not a stride and creating a new one.
		RPTEntry newEntry;
		newEntry.tag = loadPC;
		newEntry.prevAccessAddr = addr;
		newEntry.stride = 0;
		newEntry.state = 0; // Initial state
		rpt[loadPC] = newEntry;
	}
    }

    void train(ADDRINT addr, ADDRINT loadPC) {
        // Training implementation
        if (rpt.find(loadPC) != rpt.end()) {
            // An entry exists in the RPT for this load instruction
            RPTEntry &entry = rpt[loadPC];

            // Calculate the stride
            ADDRINT stride = addr - entry.prevAccessAddr;

            // Check the state and update the entry accordingly
            if (entry.state == 0 || entry.state == 1) {
                // Initial or Transient state
                if (stride == entry.stride) {
                    // Transition to Steady state if the stride remains the same
                    entry.state = 2;
                } else {
                    // Transition to Initial state if the stride changes
                    entry.state = 0;
                }
            } else if (entry.state == 2) {
                // Steady state
                if (stride != entry.stride) {
                    // Transition to Initial state if the stride changes
                    entry.state = 0;
                }
            }

            // Update the stride and previous address fields
            entry.stride = stride;
            entry.prevAccessAddr = addr;
        }
	else {
		// If there is no entry for this load instruction in the RPT, create a new one.
		RPTEntry newEntry;
		newEntry.tag = loadPC;
		newEntry.prevAccessAddr = addr;
		newEntry.stride = 0;
		newEntry.state = 0; // Initial state
		rpt[loadPC] = newEntry;
	}
    }
};


/* ===================================================================== */

/* Action taken on a load. Load takes 2 arguments:
    addr: the address of the demanded block (in bytes)
    pc: the program counter of the load instruction
*/
void Load(ADDRINT addr, ADDRINT pc)
{
  accesses++;
  loads++;
  if (cache->probeTag(addr)) { // Use the function Cache::probeTag(UINT64) when you are probing the cache after a demand access
    hits++;
  }
  else {
    cache->fillLine(addr); // Use the member function Cache::fillLine(addr) when you fill in the MRU way for demand accesses
    prefetcher->prefetch(addr, pc);
    prefetcher->train(addr, pc);
  }
  if (accesses % checkpoint == 0)  takeCheckPoint();
}

/* ===================================================================== */

//Action taken on a store
void Store(ADDRINT addr, ADDRINT pc)
{
  accesses++;
  stores++;
  if (cache->probeTag(addr))  hits++;
  else cache->fillLine(addr);
  if (accesses % checkpoint == 0) takeCheckPoint();
}

/* ===================================================================== */

// Receives all instructions and takes action if the instruction is a load or a store
// DO NOT MODIFY THIS FUNCTION
void Instruction(INS ins, void * v)
{
  if (INS_IsMemoryRead(ins) && INS_IsStandardMemop(ins)) {
    INS_InsertPredicatedCall(
        ins, IPOINT_BEFORE, (AFUNPTR) Load,
        (IARG_MEMORYREAD_EA), IARG_INST_PTR, IARG_END);
 }
  if ( INS_IsMemoryWrite(ins) && INS_IsStandardMemop(ins))
  {
    INS_InsertPredicatedCall(
      ins, IPOINT_BEFORE,  (AFUNPTR) Store,
      (IARG_MEMORYWRITE_EA), IARG_INST_PTR, IARG_END);
  }
}

/* ===================================================================== */

// Gets called when the program finishes execution
void Fini(int code, VOID * v)
{
    outFile << "The program has completed execution" << endl;
    takeCheckPoint();
    cout << double(hits) / double(accesses) << endl;
    outFile.close();
}

/* ===================================================================== */
/* Main                                                                  */
/* ===================================================================== */

int main(int argc, char *argv[])
{
    PIN_InitSymbols();
    if( PIN_Init(argc,argv) )
    {
        return Usage();
    }

    // Initialize stats
    hits = 0;
    accesses = 0;
    prefetches = 0;
    loads = 0;
    stores = 0;
    aggression = KnobAggression.Value();
    sets = KnobCacheSets.Value();
    associativity = KnobAssociativity.Value();
    blockSize =  KnobLineSize.Value();
    prefetcherName = KnobPrefetcherName;

    if (prefetcherName == "none") {
        prefetcher = new NonePrefetcher();
    } else if (prefetcherName == "next_n_lines") {
        prefetcher = new NextNLinePrefetcher();
    } else if (prefetcherName == "stride") {
        // Uncomment when you implement the stride prefetcher
        // prefetcher = new StridePrefetcher();
    } else if (prefetcherName == "distance") {
        // Uncomment when you implement the distance prefetcher
        // prefetcher = new DistancePrefetcher();
    } else {
        std::cerr << "Error: No such type of prefetcher. Simulation will be terminated." << std::endl;
        std::exit(EXIT_FAILURE);
    }

    // create a data cache
    cache = new Cache(sets, associativity, blockSize);

    outFile.open(KnobOutputFile.Value());
    INS_AddInstrumentFunction(Instruction, 0);
    PIN_AddFiniFunction(Fini, 0);

    // Never returns

    PIN_StartProgram();

    return 0;
}

/* ===================================================================== */
/* eof */
/* ===================================================================== */
