# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../axi_full_module_popeye.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../axi_full_module_popeye.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "C:/software_tzh/Xilinx2021.2/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../axi_full_module_popeye.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../axi_full_module_popeye.gen/sources_1/ip/fifo_w144xd512/sim/fifo_w144xd512.v" \
"../../../../axi_full_module_popeye.gen/sources_1/ip/fifo_w288xd512/sim/fifo_w288xd512.v" \
"../../../../axi_full_module_popeye.gen/sources_1/ip/fifo_w72xd512/sim/fifo_w72xd512.v" \
"../../../../axi_full_module_popeye.gen/sources_1/ip/fifo_w40xd16/sim/fifo_w40xd16.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/axi_full_module_popeye.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/axi_rd_master.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/axi_read_channel.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/axi_wr_master.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/axi_write_channel.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/data_trans_ctrl.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/read_buffer.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/read_ctrl.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/write_buffer.v" \
"../../../../axi_full_module_popeye.srcs/sources_1/new/write_ctrl.v" \
"../../../../axi_full_module_popeye.srcs/sim_1/new/tb_dds_gen_crtl.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
