============================================================
   Tang Dynasty, V4.6.18154
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/bin/td
   Built by =   omkar
   Built at =   2020, Mar 27
   Run by =     omkar
   Run Date =   Thu Feb  4 19:12:34 2021

   Run on =     omkar
============================================================
RUN-1002 : start command "open_project vga_test_pattern.al"
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package BG256" in  1.166754s wall, 1.210000s user + 0.050000s system = 1.260000s CPU (108.0%)

RUN-1004 : used memory is 37 MB, reserved memory is 41 MB, peak memory is 41 MB
HDL-1007 : analyze verilog file ../src/test_pattern_gen.v
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 328/5 useful/useless nets, 271/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 235/102 useful/useless nets, 178/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 235/0 useful/useless nets, 178/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             41

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 323/0 useful/useless nets, 267/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 323/0 useful/useless nets, 267/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 533/0 useful/useless nets, 477/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 78 (3.58), #lev = 2 (1.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 205 instances into 78 LUTs, name keeping = 65%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 400/0 useful/useless nets, 344/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 79 LUT to BLE ...
SYN-4008 : Packed 79 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 23 SEQ (169 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 22 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 97/183 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  211   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            18   out of    229    7.86%
  #lut&reg             65   out of    229   28.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |229   |211   |83    |
+----------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea vga_test_pattern_gate.area" in  1.189137s wall, 0.700000s user + 0.040000s system = 0.740000s CPU (62.2%)

RUN-1004 : used memory is 52 MB, reserved memory is 71 MB, peak memory is 71 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 263 nets
RUN-1001 : 157 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 134 instances, 116 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 900, tnet num: 261, tinst num: 134, tnode num: 1098, tedge num: 1474.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 261 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 116 clock pins, and constraint 198 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.042949s wall, 0.060000s user + 0.000000s system = 0.060000s CPU (139.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65925.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 42715.6, overlap = 0
PHY-3002 : Step(2): len = 33608, overlap = 0
PHY-3002 : Step(3): len = 29694.2, overlap = 0
PHY-3002 : Step(4): len = 26753, overlap = 0
PHY-3002 : Step(5): len = 23959.4, overlap = 0
PHY-3002 : Step(6): len = 21644.7, overlap = 0
PHY-3002 : Step(7): len = 19815.9, overlap = 0
PHY-3002 : Step(8): len = 17571.4, overlap = 0
PHY-3002 : Step(9): len = 15847.8, overlap = 0
PHY-3002 : Step(10): len = 14121, overlap = 0
PHY-3002 : Step(11): len = 12415.4, overlap = 0
PHY-3002 : Step(12): len = 11677.6, overlap = 0
PHY-3002 : Step(13): len = 10868.1, overlap = 0
PHY-3002 : Step(14): len = 10399.5, overlap = 0
PHY-3002 : Step(15): len = 9985.7, overlap = 0
PHY-3002 : Step(16): len = 9338.9, overlap = 0
PHY-3002 : Step(17): len = 8738.5, overlap = 0
PHY-3002 : Step(18): len = 8089.9, overlap = 0
PHY-3002 : Step(19): len = 7897.5, overlap = 0
PHY-3002 : Step(20): len = 7684.8, overlap = 0
PHY-3002 : Step(21): len = 7570.2, overlap = 0
PHY-3002 : Step(22): len = 7338.6, overlap = 0
PHY-3002 : Step(23): len = 7190.8, overlap = 0
PHY-3002 : Step(24): len = 7219.7, overlap = 0
PHY-3002 : Step(25): len = 7180.9, overlap = 0
PHY-3002 : Step(26): len = 7233.8, overlap = 0
PHY-3002 : Step(27): len = 6883.5, overlap = 0
PHY-3002 : Step(28): len = 6793, overlap = 0
PHY-3002 : Step(29): len = 6795.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010060s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (99.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(30): len = 6546.4, overlap = 0.5
PHY-3002 : Step(31): len = 6528.8, overlap = 0.5
PHY-3002 : Step(32): len = 6514.8, overlap = 0.5
PHY-3002 : Step(33): len = 6529.4, overlap = 0.5
PHY-3002 : Step(34): len = 6536.7, overlap = 0.25
PHY-3002 : Step(35): len = 6426.9, overlap = 0.25
PHY-3002 : Step(36): len = 6377.8, overlap = 0
PHY-3002 : Step(37): len = 6343.9, overlap = 0
PHY-3002 : Step(38): len = 6272.4, overlap = 2
PHY-3002 : Step(39): len = 6284.5, overlap = 2
PHY-3002 : Step(40): len = 6214.1, overlap = 2
PHY-3002 : Step(41): len = 6200.6, overlap = 2
PHY-3002 : Step(42): len = 6221.1, overlap = 2
PHY-3002 : Step(43): len = 6147.8, overlap = 1.5
PHY-3002 : Step(44): len = 6097.6, overlap = 1.25
PHY-3002 : Step(45): len = 6071.9, overlap = 1.5
PHY-3002 : Step(46): len = 5952.8, overlap = 0.75
PHY-3002 : Step(47): len = 5922.5, overlap = 0
PHY-3002 : Step(48): len = 5816.4, overlap = 0
PHY-3002 : Step(49): len = 5795.6, overlap = 0
PHY-3002 : Step(50): len = 5787.4, overlap = 0
PHY-3002 : Step(51): len = 5730.5, overlap = 0
PHY-3002 : Step(52): len = 5733.3, overlap = 0
PHY-3002 : Step(53): len = 5699.3, overlap = 0
PHY-3002 : Step(54): len = 5679.2, overlap = 0
PHY-3002 : Step(55): len = 5679.2, overlap = 0
PHY-3002 : Step(56): len = 5657.1, overlap = 0
PHY-3002 : Step(57): len = 5657.1, overlap = 0
PHY-3002 : Step(58): len = 5648.8, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.21875e-06
PHY-3002 : Step(59): len = 5687.2, overlap = 3
PHY-3002 : Step(60): len = 5707.7, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.64375e-05
PHY-3002 : Step(61): len = 5656.2, overlap = 3.25
PHY-3002 : Step(62): len = 5682.2, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.2875e-05
PHY-3002 : Step(63): len = 5696.3, overlap = 3.75
PHY-3002 : Step(64): len = 5714.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018707s wall, 0.010000s user + 0.010000s system = 0.020000s CPU (106.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000650946
PHY-3002 : Step(65): len = 8709, overlap = 1.25
PHY-3002 : Step(66): len = 8331, overlap = 3
PHY-3002 : Step(67): len = 7942.1, overlap = 3
PHY-3002 : Step(68): len = 7717.2, overlap = 4.75
PHY-3002 : Step(69): len = 7554.3, overlap = 5.25
PHY-3002 : Step(70): len = 7426.3, overlap = 5.5
PHY-3002 : Step(71): len = 7379.9, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130189
PHY-3002 : Step(72): len = 7453.1, overlap = 5.5
PHY-3002 : Step(73): len = 7473.6, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00260378
PHY-3002 : Step(74): len = 7517.2, overlap = 5.5
PHY-3002 : Step(75): len = 7527.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016845s wall, 0.010000s user + 0.010000s system = 0.020000s CPU (118.7%)

PHY-3001 : Legalized: Len = 8341.8, Over = 0
PHY-3001 : Final: Len = 8341.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10664, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030548s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (98.2%)

RUN-1003 : finish command "place" in  1.789475s wall, 2.360000s user + 0.410000s system = 2.770000s CPU (154.8%)

RUN-1004 : used memory is 63 MB, reserved memory is 79 MB, peak memory is 79 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 142 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 263 nets
RUN-1001 : 157 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10664, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017505s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (171.4%)

PHY-1001 : End global routing;  0.213828s wall, 0.220000s user + 0.000000s system = 0.220000s CPU (102.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026304s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (114.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000071s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 18904, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.268212s wall, 0.390000s user + 0.010000s system = 0.400000s CPU (149.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18888, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18888
PHY-1001 : End DR Iter 1; 0.008153s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (122.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.230914s wall, 14.120000s user + 0.180000s system = 14.300000s CPU (100.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.687636s wall, 14.600000s user + 0.190000s system = 14.790000s CPU (100.7%)

RUN-1004 : used memory is 143 MB, reserved memory is 437 MB, peak memory is 437 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  211   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            18   out of    229    7.86%
  #lut&reg             65   out of    229   28.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 136
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 263, pip num: 1818
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 250 valid insts, and 6227 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.844457s wall, 3.820000s user + 0.030000s system = 3.850000s CPU (208.7%)

RUN-1004 : used memory is 143 MB, reserved memory is 437 MB, peak memory is 437 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.027918s wall, 2.040000s user + 0.010000s system = 2.050000s CPU (101.1%)

RUN-1004 : used memory is 217 MB, reserved memory is 437 MB, peak memory is 437 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  26.955643s wall, 2.560000s user + 1.120000s system = 3.680000s CPU (13.7%)

RUN-1004 : used memory is 186 MB, reserved memory is 437 MB, peak memory is 437 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  29.476298s wall, 4.700000s user + 1.200000s system = 5.900000s CPU (20.0%)

RUN-1004 : used memory is 176 MB, reserved memory is 437 MB, peak memory is 437 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/test_pattern_gen.v
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 329/3 useful/useless nets, 272/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 236/102 useful/useless nets, 179/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 236/0 useful/useless nets, 179/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             42

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 240/0 useful/useless nets, 184/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 534/0 useful/useless nets, 478/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 75 (3.03), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 206 instances into 79 LUTs, name keeping = 73%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 401/0 useful/useless nets, 345/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 80 LUT to BLE ...
SYN-4008 : Packed 80 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 25 SEQ (167 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 21 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 96/182 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   228
  #lut only           145   out of    228   63.60%
  #reg only            16   out of    228    7.02%
  #lut&reg             67   out of    228   29.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |228   |212   |83    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 134 instances, 116 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 852, tnet num: 262, tinst num: 134, tnode num: 1051, tedge num: 1375.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 199 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040551s wall, 0.050000s user + 0.010000s system = 0.060000s CPU (148.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69330
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(76): len = 50050.1, overlap = 0
PHY-3002 : Step(77): len = 39987.7, overlap = 0
PHY-3002 : Step(78): len = 35495.8, overlap = 0
PHY-3002 : Step(79): len = 32161.9, overlap = 0
PHY-3002 : Step(80): len = 29356, overlap = 0
PHY-3002 : Step(81): len = 26014.7, overlap = 0
PHY-3002 : Step(82): len = 22807.5, overlap = 0
PHY-3002 : Step(83): len = 20811.3, overlap = 0
PHY-3002 : Step(84): len = 17733.4, overlap = 0
PHY-3002 : Step(85): len = 15963.7, overlap = 0
PHY-3002 : Step(86): len = 14774, overlap = 0
PHY-3002 : Step(87): len = 11723.9, overlap = 0
PHY-3002 : Step(88): len = 10790.1, overlap = 0
PHY-3002 : Step(89): len = 10036.3, overlap = 0
PHY-3002 : Step(90): len = 9571.1, overlap = 0
PHY-3002 : Step(91): len = 9175.3, overlap = 0
PHY-3002 : Step(92): len = 8827.9, overlap = 0
PHY-3002 : Step(93): len = 8572.7, overlap = 0
PHY-3002 : Step(94): len = 8223.6, overlap = 0
PHY-3002 : Step(95): len = 8156.2, overlap = 0
PHY-3002 : Step(96): len = 7891.4, overlap = 0
PHY-3002 : Step(97): len = 7702.9, overlap = 0.75
PHY-3002 : Step(98): len = 7373.6, overlap = 1
PHY-3002 : Step(99): len = 7123.4, overlap = 1.25
PHY-3002 : Step(100): len = 7069.5, overlap = 0.25
PHY-3002 : Step(101): len = 6935.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011791s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (169.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(102): len = 6771.8, overlap = 2
PHY-3002 : Step(103): len = 6746.4, overlap = 2
PHY-3002 : Step(104): len = 6753.7, overlap = 2.25
PHY-3002 : Step(105): len = 6699.7, overlap = 2.25
PHY-3002 : Step(106): len = 6693.3, overlap = 2.25
PHY-3002 : Step(107): len = 6659.2, overlap = 2.25
PHY-3002 : Step(108): len = 6582.5, overlap = 2.25
PHY-3002 : Step(109): len = 6565.4, overlap = 2.25
PHY-3002 : Step(110): len = 6518.9, overlap = 2.25
PHY-3002 : Step(111): len = 6463.1, overlap = 2.5
PHY-3002 : Step(112): len = 6467.4, overlap = 2.5
PHY-3002 : Step(113): len = 6485.9, overlap = 2.5
PHY-3002 : Step(114): len = 6412.3, overlap = 2.75
PHY-3002 : Step(115): len = 6412.3, overlap = 2.75
PHY-3002 : Step(116): len = 6385.9, overlap = 3.25
PHY-3002 : Step(117): len = 6385.9, overlap = 3.25
PHY-3002 : Step(118): len = 6370.7, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.52462e-06
PHY-3002 : Step(119): len = 6375.9, overlap = 3.5
PHY-3002 : Step(120): len = 6375.9, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90492e-05
PHY-3002 : Step(121): len = 6377.6, overlap = 2.75
PHY-3002 : Step(122): len = 6395.7, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.80985e-05
PHY-3002 : Step(123): len = 6398.8, overlap = 2.75
PHY-3002 : Step(124): len = 6470.8, overlap = 3.5
PHY-3002 : Step(125): len = 6541.5, overlap = 1.75
PHY-3002 : Step(126): len = 6433.2, overlap = 2.25
PHY-3002 : Step(127): len = 6434.1, overlap = 2.25
PHY-3002 : Step(128): len = 6435.4, overlap = 2.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.6197e-05
PHY-3002 : Step(129): len = 6419.5, overlap = 2.5
PHY-3002 : Step(130): len = 6419.5, overlap = 2.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000152394
PHY-3002 : Step(131): len = 6543.6, overlap = 2.25
PHY-3002 : Step(132): len = 6575.5, overlap = 2.25
PHY-3002 : Step(133): len = 6538.9, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019699s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (152.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(134): len = 8270.6, overlap = 1
PHY-3002 : Step(135): len = 7724.2, overlap = 2
PHY-3002 : Step(136): len = 7422.6, overlap = 4
PHY-3002 : Step(137): len = 7276.2, overlap = 4
PHY-3002 : Step(138): len = 7196.7, overlap = 4
PHY-3002 : Step(139): len = 7156.9, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000838785
PHY-3002 : Step(140): len = 7104.4, overlap = 4
PHY-3002 : Step(141): len = 7097.6, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00167757
PHY-3002 : Step(142): len = 7089.9, overlap = 4
PHY-3002 : Step(143): len = 7089.9, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016608s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (60.2%)

PHY-3001 : Legalized: Len = 8204, Over = 0
PHY-3001 : Final: Len = 8204, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9552, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 9632, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 9648, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028148s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (106.6%)

RUN-1003 : finish command "place" in  1.848631s wall, 2.470000s user + 0.330000s system = 2.800000s CPU (151.5%)

RUN-1004 : used memory is 160 MB, reserved memory is 437 MB, peak memory is 437 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 125 to 110
PHY-1001 : Pin misalignment score is improved from 110 to 110
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9552, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 9632, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 9648, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029825s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (134.1%)

PHY-1001 : End global routing;  0.223207s wall, 0.230000s user + 0.000000s system = 0.230000s CPU (103.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.042576s wall, 0.080000s user + 0.000000s system = 0.080000s CPU (187.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 20944, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.332396s wall, 0.390000s user + 0.010000s system = 0.400000s CPU (120.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20936
PHY-1001 : End DR Iter 1; 0.007957s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (125.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.900614s wall, 2.040000s user + 0.030000s system = 2.070000s CPU (108.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.331686s wall, 2.500000s user + 0.030000s system = 2.530000s CPU (108.5%)

RUN-1004 : used memory is 164 MB, reserved memory is 462 MB, peak memory is 462 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   228
  #lut only           145   out of    228   63.60%
  #reg only            16   out of    228    7.02%
  #lut&reg             67   out of    228   29.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 136
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 264, pip num: 1744
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 313 valid insts, and 5847 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.998075s wall, 4.650000s user + 0.000000s system = 4.650000s CPU (232.7%)

RUN-1004 : used memory is 164 MB, reserved memory is 462 MB, peak memory is 462 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.705625s wall, 2.660000s user + 0.010000s system = 2.670000s CPU (98.7%)

RUN-1004 : used memory is 224 MB, reserved memory is 462 MB, peak memory is 462 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  26.831519s wall, 2.420000s user + 1.040000s system = 3.460000s CPU (12.9%)

RUN-1004 : used memory is 194 MB, reserved memory is 462 MB, peak memory is 462 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.018932s wall, 5.190000s user + 1.110000s system = 6.300000s CPU (21.0%)

RUN-1004 : used memory is 183 MB, reserved memory is 462 MB, peak memory is 462 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 329/3 useful/useless nets, 272/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 236/102 useful/useless nets, 179/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 236/0 useful/useless nets, 179/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             42

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 240/0 useful/useless nets, 184/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 534/0 useful/useless nets, 478/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 75 (3.03), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 206 instances into 79 LUTs, name keeping = 73%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 401/0 useful/useless nets, 345/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 80 LUT to BLE ...
SYN-4008 : Packed 80 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 24 SEQ (179 nodes)...
SYN-4005 : Packed 24 SEQ with LUT/SLICE
SYN-4006 : 22 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 97/183 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            17   out of    229    7.42%
  #lut&reg             66   out of    229   28.82%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |229   |212   |83    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (60 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 137 instances
RUN-1001 : 58 mslices, 59 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 135 instances, 117 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 855, tnet num: 262, tinst num: 135, tnode num: 1057, tedge num: 1380.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 120 clock pins, and constraint 202 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038771s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (129.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 70342
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(144): len = 45157.5, overlap = 0
PHY-3002 : Step(145): len = 37221.1, overlap = 0
PHY-3002 : Step(146): len = 31875, overlap = 0
PHY-3002 : Step(147): len = 28778.2, overlap = 0
PHY-3002 : Step(148): len = 25908.3, overlap = 0
PHY-3002 : Step(149): len = 23870.3, overlap = 0
PHY-3002 : Step(150): len = 21719.1, overlap = 0
PHY-3002 : Step(151): len = 20052.3, overlap = 0
PHY-3002 : Step(152): len = 17520.3, overlap = 0
PHY-3002 : Step(153): len = 16012.9, overlap = 0
PHY-3002 : Step(154): len = 15329.8, overlap = 0
PHY-3002 : Step(155): len = 13943.8, overlap = 0
PHY-3002 : Step(156): len = 13307.2, overlap = 0
PHY-3002 : Step(157): len = 12550.5, overlap = 0
PHY-3002 : Step(158): len = 12073.9, overlap = 0
PHY-3002 : Step(159): len = 11688.6, overlap = 0
PHY-3002 : Step(160): len = 11242.7, overlap = 0
PHY-3002 : Step(161): len = 10921.3, overlap = 0
PHY-3002 : Step(162): len = 10433.4, overlap = 0
PHY-3002 : Step(163): len = 9930.7, overlap = 0
PHY-3002 : Step(164): len = 9570.2, overlap = 0
PHY-3002 : Step(165): len = 9315.3, overlap = 0
PHY-3002 : Step(166): len = 9249.1, overlap = 0
PHY-3002 : Step(167): len = 8806.3, overlap = 0
PHY-3002 : Step(168): len = 8510, overlap = 0
PHY-3002 : Step(169): len = 8166.5, overlap = 0
PHY-3002 : Step(170): len = 7992, overlap = 0
PHY-3002 : Step(171): len = 7600.9, overlap = 0
PHY-3002 : Step(172): len = 7290.5, overlap = 0
PHY-3002 : Step(173): len = 7228.9, overlap = 0
PHY-3002 : Step(174): len = 7079.7, overlap = 0
PHY-3002 : Step(175): len = 7064, overlap = 0
PHY-3002 : Step(176): len = 7024.8, overlap = 0
PHY-3002 : Step(177): len = 7022.3, overlap = 0
PHY-3002 : Step(178): len = 6795.1, overlap = 0
PHY-3002 : Step(179): len = 6722.5, overlap = 0
PHY-3002 : Step(180): len = 6582.8, overlap = 0
PHY-3002 : Step(181): len = 6560.3, overlap = 0
PHY-3002 : Step(182): len = 6560.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010059s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (99.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(183): len = 6532.2, overlap = 0.25
PHY-3002 : Step(184): len = 6535, overlap = 0.25
PHY-3002 : Step(185): len = 6535.8, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.32965e-05
PHY-3002 : Step(186): len = 6510.7, overlap = 3.25
PHY-3002 : Step(187): len = 6541.4, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.6593e-05
PHY-3002 : Step(188): len = 6613.2, overlap = 3.25
PHY-3002 : Step(189): len = 6707.9, overlap = 2.5
PHY-3002 : Step(190): len = 6839.9, overlap = 2
PHY-3002 : Step(191): len = 6726.5, overlap = 1.75
PHY-3002 : Step(192): len = 6720.1, overlap = 1.5
PHY-3002 : Step(193): len = 6713.9, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.31861e-05
PHY-3002 : Step(194): len = 6729.1, overlap = 1.5
PHY-3002 : Step(195): len = 6747.2, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020226s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (98.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00175062
PHY-3002 : Step(196): len = 8283.6, overlap = 1
PHY-3002 : Step(197): len = 7811.9, overlap = 2.5
PHY-3002 : Step(198): len = 7716.3, overlap = 2.75
PHY-3002 : Step(199): len = 7562.8, overlap = 3.75
PHY-3002 : Step(200): len = 7511.6, overlap = 4.5
PHY-3002 : Step(201): len = 7457.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00350124
PHY-3002 : Step(202): len = 7483.5, overlap = 4.25
PHY-3002 : Step(203): len = 7486.7, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00700247
PHY-3002 : Step(204): len = 7483.7, overlap = 4
PHY-3002 : Step(205): len = 7484.7, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017654s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (113.3%)

PHY-3001 : Legalized: Len = 8448, Over = 0
PHY-3001 : Final: Len = 8448, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10000, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 10000, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023090s wall, 0.030000s user + 0.010000s system = 0.040000s CPU (173.2%)

RUN-1003 : finish command "place" in  1.460845s wall, 2.150000s user + 0.360000s system = 2.510000s CPU (171.8%)

RUN-1004 : used memory is 166 MB, reserved memory is 462 MB, peak memory is 462 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 137 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 118
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 137 instances
RUN-1001 : 58 mslices, 59 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10000, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 10000, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023949s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (125.3%)

PHY-1001 : End global routing;  0.203687s wall, 0.220000s user + 0.000000s system = 0.220000s CPU (108.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033461s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (89.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 22088, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.343114s wall, 0.410000s user + 0.020000s system = 0.430000s CPU (125.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22064
PHY-1001 : End DR Iter 1; 0.008841s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (113.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.921461s wall, 1.990000s user + 0.070000s system = 2.060000s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.343421s wall, 2.470000s user + 0.070000s system = 2.540000s CPU (108.4%)

RUN-1004 : used memory is 169 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            17   out of    229    7.42%
  #lut&reg             66   out of    229   28.82%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 137
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 264, pip num: 1776
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 298 valid insts, and 5938 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.860444s wall, 4.130000s user + 0.000000s system = 4.130000s CPU (222.0%)

RUN-1004 : used memory is 169 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  1.993981s wall, 2.010000s user + 0.000000s system = 2.010000s CPU (100.8%)

RUN-1004 : used memory is 230 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.819479s wall, 3.140000s user + 1.440000s system = 4.580000s CPU (16.5%)

RUN-1004 : used memory is 199 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.298208s wall, 5.250000s user + 1.510000s system = 6.760000s CPU (22.3%)

RUN-1004 : used memory is 189 MB, reserved memory is 525 MB, peak memory is 525 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 329/3 useful/useless nets, 272/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 236/102 useful/useless nets, 179/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 236/0 useful/useless nets, 179/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             42

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 240/0 useful/useless nets, 184/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 534/0 useful/useless nets, 478/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 75 (3.03), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 206 instances into 79 LUTs, name keeping = 73%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 401/0 useful/useless nets, 345/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 80 LUT to BLE ...
SYN-4008 : Packed 80 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 25 SEQ (167 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 21 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 96/182 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   228
  #lut only           145   out of    228   63.60%
  #reg only            16   out of    228    7.02%
  #lut&reg             67   out of    228   29.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |228   |212   |83    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 134 instances, 116 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 850, tnet num: 262, tinst num: 134, tnode num: 1047, tedge num: 1372.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 116 clock pins, and constraint 197 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040648s wall, 0.060000s user + 0.000000s system = 0.060000s CPU (147.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68000
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 44056.6, overlap = 0
PHY-3002 : Step(207): len = 35505.1, overlap = 0
PHY-3002 : Step(208): len = 30013, overlap = 0
PHY-3002 : Step(209): len = 27348.3, overlap = 0
PHY-3002 : Step(210): len = 23990.5, overlap = 0
PHY-3002 : Step(211): len = 21125.8, overlap = 0
PHY-3002 : Step(212): len = 18613.6, overlap = 0
PHY-3002 : Step(213): len = 17072.6, overlap = 0
PHY-3002 : Step(214): len = 14401.4, overlap = 0
PHY-3002 : Step(215): len = 13420, overlap = 0
PHY-3002 : Step(216): len = 12497.4, overlap = 0
PHY-3002 : Step(217): len = 11581.4, overlap = 0
PHY-3002 : Step(218): len = 11239.3, overlap = 0
PHY-3002 : Step(219): len = 10811.6, overlap = 0
PHY-3002 : Step(220): len = 10183.1, overlap = 0
PHY-3002 : Step(221): len = 9440.5, overlap = 0
PHY-3002 : Step(222): len = 8759.8, overlap = 0
PHY-3002 : Step(223): len = 8533.5, overlap = 0
PHY-3002 : Step(224): len = 8129.3, overlap = 0
PHY-3002 : Step(225): len = 7871, overlap = 0
PHY-3002 : Step(226): len = 7520, overlap = 0
PHY-3002 : Step(227): len = 7415.7, overlap = 0
PHY-3002 : Step(228): len = 7156.1, overlap = 0
PHY-3002 : Step(229): len = 7083.8, overlap = 0.5
PHY-3002 : Step(230): len = 7006.2, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011779s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (84.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(231): len = 6899.2, overlap = 3
PHY-3002 : Step(232): len = 6830.4, overlap = 3.75
PHY-3002 : Step(233): len = 6823.3, overlap = 3.75
PHY-3002 : Step(234): len = 6729.2, overlap = 4.25
PHY-3002 : Step(235): len = 6699.3, overlap = 4.5
PHY-3002 : Step(236): len = 6636.5, overlap = 3.75
PHY-3002 : Step(237): len = 6651.4, overlap = 3.75
PHY-3002 : Step(238): len = 6568.4, overlap = 3.75
PHY-3002 : Step(239): len = 6552.6, overlap = 3.75
PHY-3002 : Step(240): len = 6519.3, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.01119e-05
PHY-3002 : Step(241): len = 6518.8, overlap = 5.5
PHY-3002 : Step(242): len = 6533.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.02238e-05
PHY-3002 : Step(243): len = 6547.6, overlap = 4.75
PHY-3002 : Step(244): len = 6607, overlap = 4.5
PHY-3002 : Step(245): len = 6650.6, overlap = 4
PHY-3002 : Step(246): len = 6692.6, overlap = 3.75
PHY-3002 : Step(247): len = 6629.7, overlap = 3.75
PHY-3002 : Step(248): len = 6601.3, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.04476e-05
PHY-3002 : Step(249): len = 6633.4, overlap = 4.25
PHY-3002 : Step(250): len = 6643.3, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023461s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (127.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(251): len = 8934.9, overlap = 1
PHY-3002 : Step(252): len = 8102.6, overlap = 2.75
PHY-3002 : Step(253): len = 7845.1, overlap = 3
PHY-3002 : Step(254): len = 7627.9, overlap = 3.25
PHY-3002 : Step(255): len = 7477.8, overlap = 3
PHY-3002 : Step(256): len = 7443.4, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00175618
PHY-3002 : Step(257): len = 7406.6, overlap = 3.5
PHY-3002 : Step(258): len = 7399.7, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00351237
PHY-3002 : Step(259): len = 7390.9, overlap = 3.25
PHY-3002 : Step(260): len = 7387.7, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017247s wall, 0.000000s user + 0.010000s system = 0.010000s CPU (58.0%)

PHY-3001 : Legalized: Len = 8618, Over = 0
PHY-3001 : Final: Len = 8618, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10112, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 10192, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021581s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (139.0%)

RUN-1003 : finish command "place" in  1.431758s wall, 2.120000s user + 0.240000s system = 2.360000s CPU (164.8%)

RUN-1004 : used memory is 173 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 133 to 114
PHY-1001 : Pin misalignment score is improved from 114 to 114
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10112, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 10192, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023075s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (130.0%)

PHY-1001 : End global routing;  0.200742s wall, 0.210000s user + 0.000000s system = 0.210000s CPU (104.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035929s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (83.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 20616, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.362056s wall, 0.430000s user + 0.010000s system = 0.440000s CPU (121.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20616, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20616
PHY-1001 : End DR Iter 1; 0.008731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.889958s wall, 2.000000s user + 0.010000s system = 2.010000s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.283999s wall, 2.430000s user + 0.010000s system = 2.440000s CPU (106.8%)

RUN-1004 : used memory is 177 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   228
  #lut only           145   out of    228   63.60%
  #reg only            16   out of    228    7.02%
  #lut&reg             67   out of    228   29.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 136
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 264, pip num: 1692
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 313 valid insts, and 5731 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.780888s wall, 4.170000s user + 0.000000s system = 4.170000s CPU (234.2%)

RUN-1004 : used memory is 177 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.001363s wall, 2.020000s user + 0.000000s system = 2.020000s CPU (100.9%)

RUN-1004 : used memory is 237 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.854955s wall, 3.210000s user + 1.400000s system = 4.610000s CPU (16.6%)

RUN-1004 : used memory is 206 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.335307s wall, 5.320000s user + 1.450000s system = 6.770000s CPU (22.3%)

RUN-1004 : used memory is 196 MB, reserved memory is 525 MB, peak memory is 525 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 329/3 useful/useless nets, 272/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 236/102 useful/useless nets, 179/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 236/0 useful/useless nets, 179/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             42

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 240/0 useful/useless nets, 184/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 534/0 useful/useless nets, 478/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 75 (3.03), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 206 instances into 79 LUTs, name keeping = 73%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 401/0 useful/useless nets, 345/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 80 LUT to BLE ...
SYN-4008 : Packed 80 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 25 SEQ (167 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 21 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 96/182 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   228
  #lut only           145   out of    228   63.60%
  #reg only            16   out of    228    7.02%
  #lut&reg             67   out of    228   29.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |228   |212   |83    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 134 instances, 116 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 850, tnet num: 262, tinst num: 134, tnode num: 1047, tedge num: 1372.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 116 clock pins, and constraint 197 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038950s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (128.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68000
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(261): len = 44253.1, overlap = 0
PHY-3002 : Step(262): len = 36121.9, overlap = 0
PHY-3002 : Step(263): len = 30827.8, overlap = 0
PHY-3002 : Step(264): len = 28574.8, overlap = 0
PHY-3002 : Step(265): len = 25513.9, overlap = 0
PHY-3002 : Step(266): len = 22941.4, overlap = 0
PHY-3002 : Step(267): len = 19789.7, overlap = 0
PHY-3002 : Step(268): len = 18472.4, overlap = 0
PHY-3002 : Step(269): len = 16067.1, overlap = 0
PHY-3002 : Step(270): len = 13850.6, overlap = 0
PHY-3002 : Step(271): len = 13161.7, overlap = 0
PHY-3002 : Step(272): len = 11944.9, overlap = 0
PHY-3002 : Step(273): len = 11289.6, overlap = 0
PHY-3002 : Step(274): len = 10986.9, overlap = 0
PHY-3002 : Step(275): len = 10579.9, overlap = 0
PHY-3002 : Step(276): len = 10280.1, overlap = 0
PHY-3002 : Step(277): len = 9814.4, overlap = 0
PHY-3002 : Step(278): len = 9776.2, overlap = 0
PHY-3002 : Step(279): len = 9150.1, overlap = 0
PHY-3002 : Step(280): len = 8824, overlap = 0
PHY-3002 : Step(281): len = 8689.6, overlap = 0
PHY-3002 : Step(282): len = 8363.7, overlap = 0
PHY-3002 : Step(283): len = 8152, overlap = 0
PHY-3002 : Step(284): len = 8052.3, overlap = 0
PHY-3002 : Step(285): len = 7894.1, overlap = 0
PHY-3002 : Step(286): len = 7537.5, overlap = 0
PHY-3002 : Step(287): len = 7277, overlap = 0
PHY-3002 : Step(288): len = 7064.4, overlap = 0
PHY-3002 : Step(289): len = 6938.6, overlap = 0
PHY-3002 : Step(290): len = 6734.9, overlap = 0
PHY-3002 : Step(291): len = 6734.9, overlap = 0
PHY-3002 : Step(292): len = 6675.4, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009937s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (100.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(293): len = 6640.3, overlap = 2.75
PHY-3002 : Step(294): len = 6640.3, overlap = 2.75
PHY-3002 : Step(295): len = 6619.2, overlap = 3
PHY-3002 : Step(296): len = 6619.2, overlap = 3
PHY-3002 : Step(297): len = 6609.1, overlap = 3
PHY-3002 : Step(298): len = 6604, overlap = 3
PHY-3002 : Step(299): len = 6604, overlap = 3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00718e-05
PHY-3002 : Step(300): len = 6596.4, overlap = 5.5
PHY-3002 : Step(301): len = 6598.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99644e-05
PHY-3002 : Step(302): len = 6624.1, overlap = 5.25
PHY-3002 : Step(303): len = 6624.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019850s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (100.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00197426
PHY-3002 : Step(304): len = 10394.3, overlap = 0.5
PHY-3002 : Step(305): len = 10220.8, overlap = 1.25
PHY-3002 : Step(306): len = 9873.3, overlap = 3.25
PHY-3002 : Step(307): len = 9686.5, overlap = 3.25
PHY-3002 : Step(308): len = 9391.1, overlap = 4.25
PHY-3002 : Step(309): len = 9163.8, overlap = 4.75
PHY-3002 : Step(310): len = 9150.3, overlap = 5
PHY-3002 : Step(311): len = 9143.7, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00394853
PHY-3002 : Step(312): len = 9223.4, overlap = 5
PHY-3002 : Step(313): len = 9255.4, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00789705
PHY-3002 : Step(314): len = 9302.1, overlap = 5
PHY-3002 : Step(315): len = 9314.9, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017399s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (114.9%)

PHY-3001 : Legalized: Len = 10126, Over = 0
PHY-3001 : Final: Len = 10126, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12416, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 12424, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 12472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023306s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (128.7%)

RUN-1003 : finish command "place" in  1.392162s wall, 2.030000s user + 0.290000s system = 2.320000s CPU (166.6%)

RUN-1004 : used memory is 198 MB, reserved memory is 525 MB, peak memory is 525 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 136 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 118
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12416, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 12424, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 12472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025579s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (117.3%)

PHY-1001 : End global routing;  0.198210s wall, 0.210000s user + 0.000000s system = 0.210000s CPU (105.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033947s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (117.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 23648, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.454616s wall, 0.520000s user + 0.000000s system = 0.520000s CPU (114.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 23640, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 23640
PHY-1001 : End DR Iter 1; 0.008025s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (124.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.984030s wall, 2.100000s user + 0.010000s system = 2.110000s CPU (106.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.390334s wall, 2.550000s user + 0.010000s system = 2.560000s CPU (107.1%)

RUN-1004 : used memory is 202 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   228
  #lut only           145   out of    228   63.60%
  #reg only            16   out of    228    7.02%
  #lut&reg             67   out of    228   29.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 136
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 264, pip num: 1878
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 304 valid insts, and 6097 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.842179s wall, 4.140000s user + 0.000000s system = 4.140000s CPU (224.7%)

RUN-1004 : used memory is 202 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  1.983612s wall, 2.010000s user + 0.000000s system = 2.010000s CPU (101.3%)

RUN-1004 : used memory is 244 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.880496s wall, 3.560000s user + 1.500000s system = 5.060000s CPU (18.1%)

RUN-1004 : used memory is 213 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.344196s wall, 5.700000s user + 1.540000s system = 7.240000s CPU (23.9%)

RUN-1004 : used memory is 203 MB, reserved memory is 556 MB, peak memory is 556 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 329/3 useful/useless nets, 272/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 236/102 useful/useless nets, 179/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 236/0 useful/useless nets, 179/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             42

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 240/0 useful/useless nets, 184/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 534/0 useful/useless nets, 478/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 75 (3.03), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 206 instances into 79 LUTs, name keeping = 73%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 401/0 useful/useless nets, 345/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 80 LUT to BLE ...
SYN-4008 : Packed 80 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 24 SEQ (179 nodes)...
SYN-4005 : Packed 24 SEQ with LUT/SLICE
SYN-4006 : 22 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 97/183 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            17   out of    229    7.42%
  #lut&reg             66   out of    229   28.82%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |229   |212   |83    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 137 instances
RUN-1001 : 58 mslices, 59 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 135 instances, 117 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 852, tnet num: 262, tinst num: 135, tnode num: 1051, tedge num: 1375.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 199 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.050315s wall, 0.070000s user + 0.000000s system = 0.070000s CPU (139.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65830
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(316): len = 46414.1, overlap = 0
PHY-3002 : Step(317): len = 38661.4, overlap = 0
PHY-3002 : Step(318): len = 33988.4, overlap = 0
PHY-3002 : Step(319): len = 31273.9, overlap = 0
PHY-3002 : Step(320): len = 28575.6, overlap = 0
PHY-3002 : Step(321): len = 25903.6, overlap = 0
PHY-3002 : Step(322): len = 24001.3, overlap = 0
PHY-3002 : Step(323): len = 22072.7, overlap = 0
PHY-3002 : Step(324): len = 19390.2, overlap = 0
PHY-3002 : Step(325): len = 17192.3, overlap = 0
PHY-3002 : Step(326): len = 15914, overlap = 0
PHY-3002 : Step(327): len = 14658.6, overlap = 0
PHY-3002 : Step(328): len = 13821.9, overlap = 0
PHY-3002 : Step(329): len = 12705.6, overlap = 0
PHY-3002 : Step(330): len = 12040.1, overlap = 0
PHY-3002 : Step(331): len = 11226.6, overlap = 0
PHY-3002 : Step(332): len = 10862.9, overlap = 0
PHY-3002 : Step(333): len = 10607.8, overlap = 0
PHY-3002 : Step(334): len = 10172.2, overlap = 0
PHY-3002 : Step(335): len = 9585, overlap = 0
PHY-3002 : Step(336): len = 9069.9, overlap = 0
PHY-3002 : Step(337): len = 8621.8, overlap = 0
PHY-3002 : Step(338): len = 8396.2, overlap = 0
PHY-3002 : Step(339): len = 8071.6, overlap = 0
PHY-3002 : Step(340): len = 7868.4, overlap = 0
PHY-3002 : Step(341): len = 7579.9, overlap = 0
PHY-3002 : Step(342): len = 7462, overlap = 0
PHY-3002 : Step(343): len = 7234.9, overlap = 0
PHY-3002 : Step(344): len = 7030.2, overlap = 0
PHY-3002 : Step(345): len = 6716.6, overlap = 0
PHY-3002 : Step(346): len = 6579.8, overlap = 0
PHY-3002 : Step(347): len = 6529.5, overlap = 0
PHY-3002 : Step(348): len = 6529.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010389s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (96.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(349): len = 6421.8, overlap = 0.75
PHY-3002 : Step(350): len = 6417.4, overlap = 0.75
PHY-3002 : Step(351): len = 6409.7, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.215e-05
PHY-3002 : Step(352): len = 6379.7, overlap = 5
PHY-3002 : Step(353): len = 6419.1, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.42999e-05
PHY-3002 : Step(354): len = 6423.9, overlap = 4
PHY-3002 : Step(355): len = 6481, overlap = 3.5
PHY-3002 : Step(356): len = 6536.1, overlap = 1.25
PHY-3002 : Step(357): len = 6695.6, overlap = 1
PHY-3002 : Step(358): len = 6566.5, overlap = 1.5
PHY-3002 : Step(359): len = 6530.1, overlap = 2
PHY-3002 : Step(360): len = 6539.7, overlap = 2.25
PHY-3002 : Step(361): len = 6437.5, overlap = 2.5
PHY-3002 : Step(362): len = 6449.9, overlap = 1.75
PHY-3002 : Step(363): len = 6449.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0001286
PHY-3002 : Step(364): len = 6378.6, overlap = 1.5
PHY-3002 : Step(365): len = 6378.6, overlap = 1.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0002572
PHY-3002 : Step(366): len = 6394.4, overlap = 1.25
PHY-3002 : Step(367): len = 6408.6, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023733s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (126.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(368): len = 8120.4, overlap = 1.5
PHY-3002 : Step(369): len = 7638.7, overlap = 3
PHY-3002 : Step(370): len = 7316, overlap = 2.25
PHY-3002 : Step(371): len = 7127.6, overlap = 3.25
PHY-3002 : Step(372): len = 7041.9, overlap = 3.5
PHY-3002 : Step(373): len = 7006.6, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00106415
PHY-3002 : Step(374): len = 6979.8, overlap = 4
PHY-3002 : Step(375): len = 6979.8, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0021283
PHY-3002 : Step(376): len = 6963.1, overlap = 4
PHY-3002 : Step(377): len = 6958.9, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017958s wall, 0.010000s user + 0.010000s system = 0.020000s CPU (111.4%)

PHY-3001 : Legalized: Len = 8220, Over = 0
PHY-3001 : Final: Len = 8220, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9976, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024645s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (121.7%)

RUN-1003 : finish command "place" in  2.120746s wall, 2.400000s user + 0.350000s system = 2.750000s CPU (129.7%)

RUN-1004 : used memory is 186 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 134 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 112
PHY-1001 : Pin misalignment score is improved from 112 to 112
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 137 instances
RUN-1001 : 58 mslices, 59 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9976, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024498s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (122.5%)

PHY-1001 : End global routing;  0.211177s wall, 0.210000s user + 0.010000s system = 0.220000s CPU (104.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034473s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (87.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000049s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 20960, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.356634s wall, 0.420000s user + 0.000000s system = 0.420000s CPU (117.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20968, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20968
PHY-1001 : End DR Iter 1; 0.008121s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (123.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.323657s wall, 2.330000s user + 0.000000s system = 2.330000s CPU (100.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.768647s wall, 2.800000s user + 0.010000s system = 2.810000s CPU (101.5%)

RUN-1004 : used memory is 190 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            17   out of    229    7.42%
  #lut&reg             66   out of    229   28.82%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 137
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 264, pip num: 1771
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 313 valid insts, and 5929 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.280631s wall, 4.840000s user + 0.000000s system = 4.840000s CPU (212.2%)

RUN-1004 : used memory is 190 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  3.482155s wall, 3.140000s user + 0.000000s system = 3.140000s CPU (90.2%)

RUN-1004 : used memory is 250 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  26.605853s wall, 1.540000s user + 0.930000s system = 2.470000s CPU (9.3%)

RUN-1004 : used memory is 219 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.508872s wall, 4.720000s user + 0.960000s system = 5.680000s CPU (18.6%)

RUN-1004 : used memory is 209 MB, reserved memory is 556 MB, peak memory is 556 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 329/3 useful/useless nets, 272/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 236/102 useful/useless nets, 179/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 236/0 useful/useless nets, 179/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             42

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 240/0 useful/useless nets, 184/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 534/0 useful/useless nets, 478/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 75 (3.03), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 206 instances into 79 LUTs, name keeping = 73%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 401/0 useful/useless nets, 345/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 80 LUT to BLE ...
SYN-4008 : Packed 80 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 25 SEQ (167 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 21 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 96/182 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   228
  #lut only           145   out of    228   63.60%
  #reg only            16   out of    228    7.02%
  #lut&reg             67   out of    228   29.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |228   |212   |83    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 134 instances, 116 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 852, tnet num: 262, tinst num: 134, tnode num: 1051, tedge num: 1375.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 199 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.051140s wall, 0.070000s user + 0.000000s system = 0.070000s CPU (136.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69330
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(378): len = 50050.1, overlap = 0
PHY-3002 : Step(379): len = 39987.5, overlap = 0
PHY-3002 : Step(380): len = 35495.3, overlap = 0
PHY-3002 : Step(381): len = 32161.1, overlap = 0
PHY-3002 : Step(382): len = 29355.2, overlap = 0
PHY-3002 : Step(383): len = 26011.5, overlap = 0
PHY-3002 : Step(384): len = 22806, overlap = 0
PHY-3002 : Step(385): len = 20808, overlap = 0
PHY-3002 : Step(386): len = 17756.2, overlap = 0
PHY-3002 : Step(387): len = 15928.2, overlap = 0
PHY-3002 : Step(388): len = 14760.9, overlap = 0
PHY-3002 : Step(389): len = 11756.5, overlap = 0
PHY-3002 : Step(390): len = 10739.6, overlap = 0
PHY-3002 : Step(391): len = 10096.3, overlap = 0
PHY-3002 : Step(392): len = 9421.9, overlap = 0
PHY-3002 : Step(393): len = 8983.1, overlap = 0
PHY-3002 : Step(394): len = 8752.4, overlap = 0
PHY-3002 : Step(395): len = 8461.6, overlap = 0
PHY-3002 : Step(396): len = 8122.4, overlap = 0
PHY-3002 : Step(397): len = 7982.7, overlap = 0
PHY-3002 : Step(398): len = 7877, overlap = 1
PHY-3002 : Step(399): len = 7487.7, overlap = 0.75
PHY-3002 : Step(400): len = 7203.3, overlap = 1.25
PHY-3002 : Step(401): len = 7151.3, overlap = 1.25
PHY-3002 : Step(402): len = 6918.7, overlap = 1.25
PHY-3002 : Step(403): len = 6772.8, overlap = 0.5
PHY-3002 : Step(404): len = 6715.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010360s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (96.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(405): len = 6650.8, overlap = 2.25
PHY-3002 : Step(406): len = 6646.9, overlap = 2.25
PHY-3002 : Step(407): len = 6623.1, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29127e-05
PHY-3002 : Step(408): len = 6606.3, overlap = 3.25
PHY-3002 : Step(409): len = 6618, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.58254e-05
PHY-3002 : Step(410): len = 6610.1, overlap = 3.25
PHY-3002 : Step(411): len = 6645.3, overlap = 2.75
PHY-3002 : Step(412): len = 6709.7, overlap = 1.75
PHY-3002 : Step(413): len = 6606.7, overlap = 3
PHY-3002 : Step(414): len = 6600.9, overlap = 4.25
PHY-3002 : Step(415): len = 6585.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.16508e-05
PHY-3002 : Step(416): len = 6556.1, overlap = 4.25
PHY-3002 : Step(417): len = 6558.8, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021331s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (93.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00148785
PHY-3002 : Step(418): len = 9334, overlap = 1.25
PHY-3002 : Step(419): len = 8235.2, overlap = 2
PHY-3002 : Step(420): len = 8037.2, overlap = 1.75
PHY-3002 : Step(421): len = 7823.2, overlap = 2
PHY-3002 : Step(422): len = 7710, overlap = 2.5
PHY-3002 : Step(423): len = 7589, overlap = 2.75
PHY-3002 : Step(424): len = 7486.3, overlap = 3
PHY-3002 : Step(425): len = 7461.3, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0029757
PHY-3002 : Step(426): len = 7495.5, overlap = 3
PHY-3002 : Step(427): len = 7499.6, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0059514
PHY-3002 : Step(428): len = 7499.2, overlap = 3
PHY-3002 : Step(429): len = 7499.2, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017470s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (114.5%)

PHY-3001 : Legalized: Len = 8640, Over = 0
PHY-3001 : Final: Len = 8640, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10144, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 10208, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022755s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (131.8%)

RUN-1003 : finish command "place" in  1.463832s wall, 2.080000s user + 0.260000s system = 2.340000s CPU (159.9%)

RUN-1004 : used memory is 193 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 126 to 111
PHY-1001 : Pin misalignment score is improved from 111 to 110
PHY-1001 : Pin misalignment score is improved from 110 to 110
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10144, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 10208, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037636s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (106.3%)

PHY-1001 : End global routing;  0.216413s wall, 0.220000s user + 0.000000s system = 0.220000s CPU (101.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034795s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (115.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 22376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.371465s wall, 0.470000s user + 0.000000s system = 0.470000s CPU (126.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22416, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22416
PHY-1001 : End DR Iter 1; 0.009321s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (107.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.022367s wall, 2.160000s user + 0.000000s system = 2.160000s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.458805s wall, 2.620000s user + 0.010000s system = 2.630000s CPU (107.0%)

RUN-1004 : used memory is 196 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   228
  #lut only           145   out of    228   63.60%
  #reg only            16   out of    228    7.02%
  #lut&reg             67   out of    228   29.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 136
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 264, pip num: 1778
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 311 valid insts, and 5911 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.335095s wall, 4.770000s user + 0.000000s system = 4.770000s CPU (204.3%)

RUN-1004 : used memory is 196 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.518311s wall, 2.520000s user + 0.020000s system = 2.540000s CPU (100.9%)

RUN-1004 : used memory is 257 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.178228s wall, 1.670000s user + 1.130000s system = 2.800000s CPU (10.3%)

RUN-1004 : used memory is 227 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.197696s wall, 4.310000s user + 1.210000s system = 5.520000s CPU (18.3%)

RUN-1004 : used memory is 216 MB, reserved memory is 556 MB, peak memory is 556 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 329/3 useful/useless nets, 272/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 236/102 useful/useless nets, 179/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 236/0 useful/useless nets, 179/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             42

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 240/0 useful/useless nets, 184/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 324/0 useful/useless nets, 268/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 534/0 useful/useless nets, 478/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 75 (3.03), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 206 instances into 79 LUTs, name keeping = 73%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 401/0 useful/useless nets, 345/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 80 LUT to BLE ...
SYN-4008 : Packed 80 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 24 SEQ (179 nodes)...
SYN-4005 : Packed 24 SEQ with LUT/SLICE
SYN-4006 : 22 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 97/183 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            17   out of    229    7.42%
  #lut&reg             66   out of    229   28.82%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |229   |212   |83    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 137 instances
RUN-1001 : 58 mslices, 59 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 135 instances, 117 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 852, tnet num: 262, tinst num: 135, tnode num: 1051, tedge num: 1375.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 199 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040075s wall, 0.060000s user + 0.000000s system = 0.060000s CPU (149.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65830
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(430): len = 46414.1, overlap = 0
PHY-3002 : Step(431): len = 38661.4, overlap = 0
PHY-3002 : Step(432): len = 33988.4, overlap = 0
PHY-3002 : Step(433): len = 31273.9, overlap = 0
PHY-3002 : Step(434): len = 28575.6, overlap = 0
PHY-3002 : Step(435): len = 25903.6, overlap = 0
PHY-3002 : Step(436): len = 24001.3, overlap = 0
PHY-3002 : Step(437): len = 22072.7, overlap = 0
PHY-3002 : Step(438): len = 19390.2, overlap = 0
PHY-3002 : Step(439): len = 17192.3, overlap = 0
PHY-3002 : Step(440): len = 15914, overlap = 0
PHY-3002 : Step(441): len = 14658.6, overlap = 0
PHY-3002 : Step(442): len = 13821.9, overlap = 0
PHY-3002 : Step(443): len = 12705.6, overlap = 0
PHY-3002 : Step(444): len = 12040.1, overlap = 0
PHY-3002 : Step(445): len = 11226.6, overlap = 0
PHY-3002 : Step(446): len = 10862.9, overlap = 0
PHY-3002 : Step(447): len = 10607.8, overlap = 0
PHY-3002 : Step(448): len = 10172.2, overlap = 0
PHY-3002 : Step(449): len = 9585, overlap = 0
PHY-3002 : Step(450): len = 9069.9, overlap = 0
PHY-3002 : Step(451): len = 8621.8, overlap = 0
PHY-3002 : Step(452): len = 8396.2, overlap = 0
PHY-3002 : Step(453): len = 8071.6, overlap = 0
PHY-3002 : Step(454): len = 7868.4, overlap = 0
PHY-3002 : Step(455): len = 7579.9, overlap = 0
PHY-3002 : Step(456): len = 7462, overlap = 0
PHY-3002 : Step(457): len = 7234.9, overlap = 0
PHY-3002 : Step(458): len = 7030.2, overlap = 0
PHY-3002 : Step(459): len = 6716.6, overlap = 0
PHY-3002 : Step(460): len = 6579.8, overlap = 0
PHY-3002 : Step(461): len = 6529.5, overlap = 0
PHY-3002 : Step(462): len = 6529.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011161s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (179.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(463): len = 6421.8, overlap = 0.75
PHY-3002 : Step(464): len = 6417.4, overlap = 0.75
PHY-3002 : Step(465): len = 6409.7, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.215e-05
PHY-3002 : Step(466): len = 6379.7, overlap = 5
PHY-3002 : Step(467): len = 6419.1, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.42999e-05
PHY-3002 : Step(468): len = 6423.9, overlap = 4
PHY-3002 : Step(469): len = 6481, overlap = 3.5
PHY-3002 : Step(470): len = 6536.1, overlap = 1.25
PHY-3002 : Step(471): len = 6695.6, overlap = 1
PHY-3002 : Step(472): len = 6566.5, overlap = 1.5
PHY-3002 : Step(473): len = 6530.1, overlap = 2
PHY-3002 : Step(474): len = 6539.7, overlap = 2.25
PHY-3002 : Step(475): len = 6437.5, overlap = 2.5
PHY-3002 : Step(476): len = 6449.9, overlap = 1.75
PHY-3002 : Step(477): len = 6449.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0001286
PHY-3002 : Step(478): len = 6378.6, overlap = 1.5
PHY-3002 : Step(479): len = 6378.6, overlap = 1.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0002572
PHY-3002 : Step(480): len = 6394.4, overlap = 1.25
PHY-3002 : Step(481): len = 6408.6, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021399s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (140.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(482): len = 8120.4, overlap = 1.5
PHY-3002 : Step(483): len = 7638.7, overlap = 3
PHY-3002 : Step(484): len = 7316, overlap = 2.25
PHY-3002 : Step(485): len = 7127.6, overlap = 3.25
PHY-3002 : Step(486): len = 7041.9, overlap = 3.5
PHY-3002 : Step(487): len = 7006.6, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00106415
PHY-3002 : Step(488): len = 6979.8, overlap = 4
PHY-3002 : Step(489): len = 6979.8, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0021283
PHY-3002 : Step(490): len = 6963.1, overlap = 4
PHY-3002 : Step(491): len = 6958.9, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017746s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (112.7%)

PHY-3001 : Legalized: Len = 8220, Over = 0
PHY-3001 : Final: Len = 8220, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9976, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023742s wall, 0.030000s user + 0.010000s system = 0.040000s CPU (168.5%)

RUN-1003 : finish command "place" in  1.525398s wall, 2.270000s user + 0.340000s system = 2.610000s CPU (171.1%)

RUN-1004 : used memory is 218 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 134 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 112
PHY-1001 : Pin misalignment score is improved from 112 to 112
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 137 instances
RUN-1001 : 58 mslices, 59 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 264 nets
RUN-1001 : 168 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9976, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024827s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (120.8%)

PHY-1001 : End global routing;  0.207831s wall, 0.230000s user + 0.000000s system = 0.230000s CPU (110.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034452s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (116.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000072s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 20960, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.365274s wall, 0.440000s user + 0.020000s system = 0.460000s CPU (125.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20968, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20968
PHY-1001 : End DR Iter 1; 0.007594s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (131.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.889359s wall, 2.000000s user + 0.020000s system = 2.020000s CPU (106.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.313420s wall, 2.470000s user + 0.020000s system = 2.490000s CPU (107.6%)

RUN-1004 : used memory is 222 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  212   out of  19600    1.08%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            17   out of    229    7.42%
  #lut&reg             66   out of    229   28.82%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 137
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 264, pip num: 1771
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 313 valid insts, and 5929 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.044677s wall, 4.490000s user + 0.000000s system = 4.490000s CPU (219.6%)

RUN-1004 : used memory is 222 MB, reserved memory is 556 MB, peak memory is 556 MB
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_pulse.v(41)
HDL-1007 : previous definition of design element 'vga_sync_pulse' is here in ../src/vga_sync_pulse.v(41)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-5007 WARNING: overwrite current module module in ../src/vga_sync_porch.v(83)
HDL-1007 : previous definition of design element 'vga_sync_porch' is here in ../src/vga_sync_porch.v(83)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-5007 WARNING: overwrite current module module in ../src/test_pattern_gen.v(176)
HDL-1007 : previous definition of design element 'test_pattern_gen' is here in ../src/test_pattern_gen.v(176)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-5007 WARNING: overwrite current module module in ../src/sync_count.v(56)
HDL-1007 : previous definition of design element 'sync_count' is here in ../src/sync_count.v(56)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 357/13 useful/useless nets, 289/10 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 164 better
SYN-1014 : Optimize round 2
SYN-1032 : 244/117 useful/useless nets, 187/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 244/0 useful/useless nets, 187/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ               7
#MACRO_MUX             48

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |23     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 248/0 useful/useless nets, 192/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 333/0 useful/useless nets, 277/0 useful/useless insts
SYN-2501 : Optimize round 1, 61 better
SYN-2501 : Optimize round 2
SYN-1032 : 333/0 useful/useless nets, 277/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 554/0 useful/useless nets, 498/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 62 (2.74), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 214 instances into 69 LUTs, name keeping = 69%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 397/0 useful/useless nets, 341/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 64 LUT to BLE ...
SYN-4008 : Packed 64 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 47 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (47 nodes)...
SYN-4004 : #1: Packed 15 SEQ (211 nodes)...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 21 single LUT's are left
SYN-4006 : 32 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 96/188 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   83   out of  19600    0.42%
#le                   240
  #lut only           157   out of    240   65.42%
  #reg only            32   out of    240   13.33%
  #lut&reg             51   out of    240   21.25%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |240   |208   |83    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 142 instances
RUN-1001 : 61 mslices, 61 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 263 nets
RUN-1001 : 176 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 140 instances, 122 slices, 15 macros(72 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 823, tnet num: 261, tinst num: 140, tnode num: 1022, tedge num: 1329.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 261 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 199 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046592s wall, 0.060000s user + 0.000000s system = 0.060000s CPU (128.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 70117.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(492): len = 49800.5, overlap = 0
PHY-3002 : Step(493): len = 38865.3, overlap = 0
PHY-3002 : Step(494): len = 33249.9, overlap = 0
PHY-3002 : Step(495): len = 30355.5, overlap = 0
PHY-3002 : Step(496): len = 28092.4, overlap = 0
PHY-3002 : Step(497): len = 25392.6, overlap = 0
PHY-3002 : Step(498): len = 22998.3, overlap = 0
PHY-3002 : Step(499): len = 21003.9, overlap = 0
PHY-3002 : Step(500): len = 18393.8, overlap = 0
PHY-3002 : Step(501): len = 16700.1, overlap = 0
PHY-3002 : Step(502): len = 15332.3, overlap = 0
PHY-3002 : Step(503): len = 13105.3, overlap = 0
PHY-3002 : Step(504): len = 12152.2, overlap = 0
PHY-3002 : Step(505): len = 11417.5, overlap = 0
PHY-3002 : Step(506): len = 10580.4, overlap = 0
PHY-3002 : Step(507): len = 10232.3, overlap = 0
PHY-3002 : Step(508): len = 9658.3, overlap = 0
PHY-3002 : Step(509): len = 9032.4, overlap = 0
PHY-3002 : Step(510): len = 8618.8, overlap = 0
PHY-3002 : Step(511): len = 8454.7, overlap = 0
PHY-3002 : Step(512): len = 8081.7, overlap = 0
PHY-3002 : Step(513): len = 8019.6, overlap = 0
PHY-3002 : Step(514): len = 7709.4, overlap = 0
PHY-3002 : Step(515): len = 7376.6, overlap = 0
PHY-3002 : Step(516): len = 7285.4, overlap = 0
PHY-3002 : Step(517): len = 7178.6, overlap = 0
PHY-3002 : Step(518): len = 7049.1, overlap = 0
PHY-3002 : Step(519): len = 6938.3, overlap = 0
PHY-3002 : Step(520): len = 6933.7, overlap = 0
PHY-3002 : Step(521): len = 6911.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011272s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (177.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(522): len = 6794.6, overlap = 1.75
PHY-3002 : Step(523): len = 6774.6, overlap = 1.75
PHY-3002 : Step(524): len = 6775.4, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.60029e-05
PHY-3002 : Step(525): len = 6768.8, overlap = 3.75
PHY-3002 : Step(526): len = 6796.3, overlap = 3.75
PHY-3002 : Step(527): len = 6794.3, overlap = 3
PHY-3002 : Step(528): len = 6827.1, overlap = 3.25
PHY-3002 : Step(529): len = 6757.3, overlap = 3
PHY-3002 : Step(530): len = 6743.6, overlap = 2.5
PHY-3002 : Step(531): len = 6720.8, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.20058e-05
PHY-3002 : Step(532): len = 6699, overlap = 3
PHY-3002 : Step(533): len = 6699, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104012
PHY-3002 : Step(534): len = 6694.7, overlap = 3.25
PHY-3002 : Step(535): len = 6696, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029391s wall, 0.020000s user + 0.020000s system = 0.040000s CPU (136.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(536): len = 8897.6, overlap = 1
PHY-3002 : Step(537): len = 8124.1, overlap = 1.75
PHY-3002 : Step(538): len = 7781.4, overlap = 3
PHY-3002 : Step(539): len = 7629.3, overlap = 3
PHY-3002 : Step(540): len = 7582.6, overlap = 3
PHY-3002 : Step(541): len = 7512.5, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000280656
PHY-3002 : Step(542): len = 7431.9, overlap = 3.25
PHY-3002 : Step(543): len = 7435.1, overlap = 2.5
PHY-3002 : Step(544): len = 7411.7, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000561312
PHY-3002 : Step(545): len = 7393.5, overlap = 1.5
PHY-3002 : Step(546): len = 7393.5, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019466s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (102.7%)

PHY-3001 : Legalized: Len = 8723.8, Over = 0
PHY-3001 : Final: Len = 8723.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10032, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 10088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018123s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (110.4%)

RUN-1003 : finish command "place" in  1.526269s wall, 2.070000s user + 0.330000s system = 2.400000s CPU (157.2%)

RUN-1004 : used memory is 225 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 124 to 106
PHY-1001 : Pin misalignment score is improved from 106 to 105
PHY-1001 : Pin misalignment score is improved from 105 to 105
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 142 instances
RUN-1001 : 61 mslices, 61 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 263 nets
RUN-1001 : 176 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10032, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 10088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018346s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (163.5%)

PHY-1001 : End global routing;  0.204520s wall, 0.210000s user + 0.010000s system = 0.220000s CPU (107.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033806s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (88.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000069s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 19888, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19888
PHY-1001 : End Routed; 0.311880s wall, 0.390000s user + 0.000000s system = 0.390000s CPU (125.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.832926s wall, 1.940000s user + 0.000000s system = 1.940000s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.259529s wall, 2.400000s user + 0.010000s system = 2.410000s CPU (106.7%)

RUN-1004 : used memory is 229 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   83   out of  19600    0.42%
#le                   240
  #lut only           157   out of    240   65.42%
  #reg only            32   out of    240   13.33%
  #lut&reg             51   out of    240   21.25%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 142
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 263, pip num: 1687
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 295 valid insts, and 5656 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.882189s wall, 4.100000s user + 0.000000s system = 4.100000s CPU (217.8%)

RUN-1004 : used memory is 229 MB, reserved memory is 556 MB, peak memory is 556 MB
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 359/13 useful/useless nets, 291/10 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 164 better
SYN-1014 : Optimize round 2
SYN-1032 : 246/117 useful/useless nets, 189/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 246/0 useful/useless nets, 189/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          115
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 96
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ               7
#MACRO_MUX             48

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |96     |23     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 250/0 useful/useless nets, 194/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 335/0 useful/useless nets, 279/0 useful/useless insts
SYN-2501 : Optimize round 1, 61 better
SYN-2501 : Optimize round 2
SYN-1032 : 335/0 useful/useless nets, 279/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 556/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 62 (2.74), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 214 instances into 69 LUTs, name keeping = 69%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 399/0 useful/useless nets, 343/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 85 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 64 LUT to BLE ...
SYN-4008 : Packed 64 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 49 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (49 nodes)...
SYN-4004 : #1: Packed 16 SEQ (214 nodes)...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 97/189 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   85   out of  19600    0.43%
#le                   241
  #lut only           156   out of    241   64.73%
  #reg only            33   out of    241   13.69%
  #lut&reg             52   out of    241   21.58%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |241   |208   |85    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (60 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 143 instances
RUN-1001 : 62 mslices, 61 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 265 nets
RUN-1001 : 177 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 141 instances, 123 slices, 15 macros(72 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 828, tnet num: 263, tinst num: 141, tnode num: 1030, tedge num: 1336.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 263 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 120 clock pins, and constraint 202 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039219s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (127.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 72406.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(547): len = 51388.6, overlap = 0
PHY-3002 : Step(548): len = 41208.2, overlap = 0
PHY-3002 : Step(549): len = 36496.6, overlap = 0
PHY-3002 : Step(550): len = 33612.2, overlap = 0
PHY-3002 : Step(551): len = 30374.3, overlap = 0
PHY-3002 : Step(552): len = 27649.6, overlap = 0
PHY-3002 : Step(553): len = 24938.1, overlap = 0
PHY-3002 : Step(554): len = 22015, overlap = 0
PHY-3002 : Step(555): len = 19944, overlap = 0
PHY-3002 : Step(556): len = 17909.4, overlap = 0
PHY-3002 : Step(557): len = 15245.9, overlap = 0
PHY-3002 : Step(558): len = 13925.6, overlap = 0
PHY-3002 : Step(559): len = 12390.7, overlap = 0
PHY-3002 : Step(560): len = 11726.8, overlap = 0
PHY-3002 : Step(561): len = 11281.5, overlap = 0
PHY-3002 : Step(562): len = 10708.8, overlap = 0
PHY-3002 : Step(563): len = 10391.5, overlap = 0
PHY-3002 : Step(564): len = 10060.8, overlap = 0
PHY-3002 : Step(565): len = 10081.2, overlap = 0
PHY-3002 : Step(566): len = 9799.6, overlap = 0
PHY-3002 : Step(567): len = 9644, overlap = 0
PHY-3002 : Step(568): len = 9071.1, overlap = 0
PHY-3002 : Step(569): len = 8644.3, overlap = 0
PHY-3002 : Step(570): len = 8287.6, overlap = 0
PHY-3002 : Step(571): len = 7890.2, overlap = 0
PHY-3002 : Step(572): len = 7742.2, overlap = 0
PHY-3002 : Step(573): len = 7494.7, overlap = 0
PHY-3002 : Step(574): len = 7392.7, overlap = 0
PHY-3002 : Step(575): len = 7285.4, overlap = 0
PHY-3002 : Step(576): len = 7157.6, overlap = 0
PHY-3002 : Step(577): len = 7126.5, overlap = 0
PHY-3002 : Step(578): len = 7017.1, overlap = 0
PHY-3002 : Step(579): len = 6967.4, overlap = 0
PHY-3002 : Step(580): len = 6959.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010443s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (95.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(581): len = 6889.6, overlap = 0
PHY-3002 : Step(582): len = 6886.7, overlap = 0
PHY-3002 : Step(583): len = 6877.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161936
PHY-3002 : Step(584): len = 6930.2, overlap = 3
PHY-3002 : Step(585): len = 6957.7, overlap = 3
PHY-3002 : Step(586): len = 6959.3, overlap = 2.75
PHY-3002 : Step(587): len = 6989, overlap = 2.5
PHY-3002 : Step(588): len = 6949.6, overlap = 1.75
PHY-3002 : Step(589): len = 6922.5, overlap = 2.25
PHY-3002 : Step(590): len = 6882.1, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000323871
PHY-3002 : Step(591): len = 6857.7, overlap = 2.5
PHY-3002 : Step(592): len = 6857.7, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000647742
PHY-3002 : Step(593): len = 6867.5, overlap = 2
PHY-3002 : Step(594): len = 6879.1, overlap = 1.75
PHY-3002 : Step(595): len = 6876.7, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023475s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (127.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(596): len = 9241.8, overlap = 0.75
PHY-3002 : Step(597): len = 8445.5, overlap = 2.25
PHY-3002 : Step(598): len = 8105.6, overlap = 3.75
PHY-3002 : Step(599): len = 7882.6, overlap = 4.5
PHY-3002 : Step(600): len = 7764.6, overlap = 4.75
PHY-3002 : Step(601): len = 7689.6, overlap = 5
PHY-3002 : Step(602): len = 7630.8, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000929711
PHY-3002 : Step(603): len = 7574.6, overlap = 4.75
PHY-3002 : Step(604): len = 7586.9, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00185942
PHY-3002 : Step(605): len = 7623.8, overlap = 4.5
PHY-3002 : Step(606): len = 7640.8, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018059s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (110.7%)

PHY-3001 : Legalized: Len = 8730.2, Over = 0
PHY-3001 : Final: Len = 8730.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10032, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023143s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (129.6%)

RUN-1003 : finish command "place" in  1.502327s wall, 2.220000s user + 0.280000s system = 2.500000s CPU (166.4%)

RUN-1004 : used memory is 233 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 132 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 117
PHY-1001 : Pin misalignment score is improved from 117 to 117
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 143 instances
RUN-1001 : 62 mslices, 61 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 265 nets
RUN-1001 : 177 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10032, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030745s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (97.6%)

PHY-1001 : End global routing;  0.216727s wall, 0.230000s user + 0.000000s system = 0.230000s CPU (106.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033953s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (117.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 20320, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.319579s wall, 0.390000s user + 0.010000s system = 0.400000s CPU (125.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20304
PHY-1001 : End DR Iter 1; 0.008647s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (231.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.873389s wall, 1.980000s user + 0.010000s system = 1.990000s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.310868s wall, 2.450000s user + 0.010000s system = 2.460000s CPU (106.5%)

RUN-1004 : used memory is 237 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   85   out of  19600    0.43%
#le                   241
  #lut only           156   out of    241   64.73%
  #reg only            33   out of    241   13.69%
  #lut&reg             52   out of    241   21.58%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 143
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 265, pip num: 1697
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 325 valid insts, and 5687 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.045838s wall, 4.360000s user + 0.000000s system = 4.360000s CPU (213.1%)

RUN-1004 : used memory is 237 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.303386s wall, 2.340000s user + 0.000000s system = 2.340000s CPU (101.6%)

RUN-1004 : used memory is 279 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  26.745581s wall, 1.960000s user + 0.890000s system = 2.850000s CPU (10.7%)

RUN-1004 : used memory is 248 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  29.531975s wall, 4.380000s user + 0.950000s system = 5.330000s CPU (18.0%)

RUN-1004 : used memory is 238 MB, reserved memory is 556 MB, peak memory is 556 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 359/13 useful/useless nets, 291/10 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 164 better
SYN-1014 : Optimize round 2
SYN-1032 : 246/117 useful/useless nets, 189/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 246/0 useful/useless nets, 189/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          115
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 96
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ               7
#MACRO_MUX             48

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |96     |23     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 250/0 useful/useless nets, 194/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 335/0 useful/useless nets, 279/0 useful/useless insts
SYN-2501 : Optimize round 1, 61 better
SYN-2501 : Optimize round 2
SYN-1032 : 335/0 useful/useless nets, 279/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 556/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 62 (2.74), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 214 instances into 69 LUTs, name keeping = 69%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 399/0 useful/useless nets, 343/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 85 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 64 LUT to BLE ...
SYN-4008 : Packed 64 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 49 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (49 nodes)...
SYN-4004 : #1: Packed 16 SEQ (214 nodes)...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 97/189 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   85   out of  19600    0.43%
#le                   241
  #lut only           156   out of    241   64.73%
  #reg only            33   out of    241   13.69%
  #lut&reg             52   out of    241   21.58%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |241   |208   |85    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (60 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 143 instances
RUN-1001 : 62 mslices, 61 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 265 nets
RUN-1001 : 177 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 141 instances, 123 slices, 15 macros(72 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 828, tnet num: 263, tinst num: 141, tnode num: 1030, tedge num: 1336.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 263 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 120 clock pins, and constraint 202 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039647s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (126.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 72406.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(607): len = 51388.6, overlap = 0
PHY-3002 : Step(608): len = 41208.2, overlap = 0
PHY-3002 : Step(609): len = 36496.6, overlap = 0
PHY-3002 : Step(610): len = 33612.2, overlap = 0
PHY-3002 : Step(611): len = 30374.3, overlap = 0
PHY-3002 : Step(612): len = 27649.6, overlap = 0
PHY-3002 : Step(613): len = 24938.1, overlap = 0
PHY-3002 : Step(614): len = 22015, overlap = 0
PHY-3002 : Step(615): len = 19944, overlap = 0
PHY-3002 : Step(616): len = 17909.4, overlap = 0
PHY-3002 : Step(617): len = 15245.9, overlap = 0
PHY-3002 : Step(618): len = 13925.6, overlap = 0
PHY-3002 : Step(619): len = 12390.7, overlap = 0
PHY-3002 : Step(620): len = 11726.8, overlap = 0
PHY-3002 : Step(621): len = 11281.5, overlap = 0
PHY-3002 : Step(622): len = 10708.8, overlap = 0
PHY-3002 : Step(623): len = 10391.5, overlap = 0
PHY-3002 : Step(624): len = 10060.8, overlap = 0
PHY-3002 : Step(625): len = 10081.2, overlap = 0
PHY-3002 : Step(626): len = 9799.6, overlap = 0
PHY-3002 : Step(627): len = 9644, overlap = 0
PHY-3002 : Step(628): len = 9071.1, overlap = 0
PHY-3002 : Step(629): len = 8644.3, overlap = 0
PHY-3002 : Step(630): len = 8287.6, overlap = 0
PHY-3002 : Step(631): len = 7890.2, overlap = 0
PHY-3002 : Step(632): len = 7742.2, overlap = 0
PHY-3002 : Step(633): len = 7494.7, overlap = 0
PHY-3002 : Step(634): len = 7392.7, overlap = 0
PHY-3002 : Step(635): len = 7285.4, overlap = 0
PHY-3002 : Step(636): len = 7157.6, overlap = 0
PHY-3002 : Step(637): len = 7126.5, overlap = 0
PHY-3002 : Step(638): len = 7017.1, overlap = 0
PHY-3002 : Step(639): len = 6967.4, overlap = 0
PHY-3002 : Step(640): len = 6959.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010608s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (94.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(641): len = 6889.6, overlap = 0
PHY-3002 : Step(642): len = 6886.7, overlap = 0
PHY-3002 : Step(643): len = 6877.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161936
PHY-3002 : Step(644): len = 6930.2, overlap = 3
PHY-3002 : Step(645): len = 6957.7, overlap = 3
PHY-3002 : Step(646): len = 6959.3, overlap = 2.75
PHY-3002 : Step(647): len = 6989, overlap = 2.5
PHY-3002 : Step(648): len = 6949.6, overlap = 1.75
PHY-3002 : Step(649): len = 6922.5, overlap = 2.25
PHY-3002 : Step(650): len = 6882.1, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000323871
PHY-3002 : Step(651): len = 6857.7, overlap = 2.5
PHY-3002 : Step(652): len = 6857.7, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000647742
PHY-3002 : Step(653): len = 6867.5, overlap = 2
PHY-3002 : Step(654): len = 6879.1, overlap = 1.75
PHY-3002 : Step(655): len = 6876.7, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024978s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (40.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(656): len = 9241.8, overlap = 0.75
PHY-3002 : Step(657): len = 8445.5, overlap = 2.25
PHY-3002 : Step(658): len = 8105.6, overlap = 3.75
PHY-3002 : Step(659): len = 7882.6, overlap = 4.5
PHY-3002 : Step(660): len = 7764.6, overlap = 4.75
PHY-3002 : Step(661): len = 7689.6, overlap = 5
PHY-3002 : Step(662): len = 7630.8, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000929711
PHY-3002 : Step(663): len = 7574.6, overlap = 4.75
PHY-3002 : Step(664): len = 7586.9, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00185942
PHY-3002 : Step(665): len = 7623.8, overlap = 4.5
PHY-3002 : Step(666): len = 7640.8, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018896s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (52.9%)

PHY-3001 : Legalized: Len = 8730.2, Over = 0
PHY-3001 : Final: Len = 8730.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10032, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026810s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (111.9%)

RUN-1003 : finish command "place" in  1.540611s wall, 2.140000s user + 0.380000s system = 2.520000s CPU (163.6%)

RUN-1004 : used memory is 219 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 132 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 117
PHY-1001 : Pin misalignment score is improved from 117 to 117
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 143 instances
RUN-1001 : 62 mslices, 61 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 265 nets
RUN-1001 : 177 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10032, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027811s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (107.9%)

PHY-1001 : End global routing;  0.213132s wall, 0.220000s user + 0.000000s system = 0.220000s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035897s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (111.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 20320, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.338485s wall, 0.410000s user + 0.000000s system = 0.410000s CPU (121.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20304
PHY-1001 : End DR Iter 1; 0.007580s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (131.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.890556s wall, 2.030000s user + 0.000000s system = 2.030000s CPU (107.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.329837s wall, 2.500000s user + 0.000000s system = 2.500000s CPU (107.3%)

RUN-1004 : used memory is 223 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   85   out of  19600    0.43%
#le                   241
  #lut only           156   out of    241   64.73%
  #reg only            33   out of    241   13.69%
  #lut&reg             52   out of    241   21.58%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 143
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 265, pip num: 1697
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 325 valid insts, and 5687 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.100402s wall, 4.510000s user + 0.000000s system = 4.510000s CPU (214.7%)

RUN-1004 : used memory is 223 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.084572s wall, 2.120000s user + 0.000000s system = 2.120000s CPU (101.7%)

RUN-1004 : used memory is 284 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  26.827758s wall, 5.860000s user + 1.530000s system = 7.390000s CPU (27.5%)

RUN-1004 : used memory is 253 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  29.372710s wall, 8.090000s user + 1.600000s system = 9.690000s CPU (33.0%)

RUN-1004 : used memory is 243 MB, reserved memory is 556 MB, peak memory is 556 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 359/13 useful/useless nets, 291/10 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 164 better
SYN-1014 : Optimize round 2
SYN-1032 : 246/117 useful/useless nets, 189/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 246/0 useful/useless nets, 189/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          115
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 96
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ               7
#MACRO_MUX             48

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |96     |23     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 250/0 useful/useless nets, 194/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 335/0 useful/useless nets, 279/0 useful/useless insts
SYN-2501 : Optimize round 1, 61 better
SYN-2501 : Optimize round 2
SYN-1032 : 335/0 useful/useless nets, 279/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 556/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 62 (2.74), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 214 instances into 69 LUTs, name keeping = 69%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 399/0 useful/useless nets, 343/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 85 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 64 LUT to BLE ...
SYN-4008 : Packed 64 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 49 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (49 nodes)...
SYN-4004 : #1: Packed 16 SEQ (214 nodes)...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 97/189 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   85   out of  19600    0.43%
#le                   241
  #lut only           156   out of    241   64.73%
  #reg only            33   out of    241   13.69%
  #lut&reg             52   out of    241   21.58%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |241   |208   |85    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (60 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 143 instances
RUN-1001 : 62 mslices, 61 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 265 nets
RUN-1001 : 177 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 141 instances, 123 slices, 15 macros(72 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 828, tnet num: 263, tinst num: 141, tnode num: 1030, tedge num: 1336.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 263 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 120 clock pins, and constraint 202 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040435s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (123.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 72406.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(667): len = 51388.6, overlap = 0
PHY-3002 : Step(668): len = 41208.2, overlap = 0
PHY-3002 : Step(669): len = 36496.6, overlap = 0
PHY-3002 : Step(670): len = 33612.2, overlap = 0
PHY-3002 : Step(671): len = 30374.3, overlap = 0
PHY-3002 : Step(672): len = 27649.6, overlap = 0
PHY-3002 : Step(673): len = 24938.1, overlap = 0
PHY-3002 : Step(674): len = 22015, overlap = 0
PHY-3002 : Step(675): len = 19944, overlap = 0
PHY-3002 : Step(676): len = 17909.4, overlap = 0
PHY-3002 : Step(677): len = 15245.9, overlap = 0
PHY-3002 : Step(678): len = 13925.6, overlap = 0
PHY-3002 : Step(679): len = 12390.7, overlap = 0
PHY-3002 : Step(680): len = 11726.8, overlap = 0
PHY-3002 : Step(681): len = 11281.5, overlap = 0
PHY-3002 : Step(682): len = 10708.8, overlap = 0
PHY-3002 : Step(683): len = 10391.5, overlap = 0
PHY-3002 : Step(684): len = 10060.8, overlap = 0
PHY-3002 : Step(685): len = 10081.2, overlap = 0
PHY-3002 : Step(686): len = 9799.6, overlap = 0
PHY-3002 : Step(687): len = 9644, overlap = 0
PHY-3002 : Step(688): len = 9071.1, overlap = 0
PHY-3002 : Step(689): len = 8644.3, overlap = 0
PHY-3002 : Step(690): len = 8287.6, overlap = 0
PHY-3002 : Step(691): len = 7890.2, overlap = 0
PHY-3002 : Step(692): len = 7742.2, overlap = 0
PHY-3002 : Step(693): len = 7494.7, overlap = 0
PHY-3002 : Step(694): len = 7392.7, overlap = 0
PHY-3002 : Step(695): len = 7285.4, overlap = 0
PHY-3002 : Step(696): len = 7157.6, overlap = 0
PHY-3002 : Step(697): len = 7126.5, overlap = 0
PHY-3002 : Step(698): len = 7017.1, overlap = 0
PHY-3002 : Step(699): len = 6967.4, overlap = 0
PHY-3002 : Step(700): len = 6959.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010928s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (91.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(701): len = 6889.6, overlap = 0
PHY-3002 : Step(702): len = 6886.7, overlap = 0
PHY-3002 : Step(703): len = 6877.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161936
PHY-3002 : Step(704): len = 6930.2, overlap = 3
PHY-3002 : Step(705): len = 6957.7, overlap = 3
PHY-3002 : Step(706): len = 6959.3, overlap = 2.75
PHY-3002 : Step(707): len = 6989, overlap = 2.5
PHY-3002 : Step(708): len = 6949.6, overlap = 1.75
PHY-3002 : Step(709): len = 6922.5, overlap = 2.25
PHY-3002 : Step(710): len = 6882.1, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000323871
PHY-3002 : Step(711): len = 6857.7, overlap = 2.5
PHY-3002 : Step(712): len = 6857.7, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000647742
PHY-3002 : Step(713): len = 6867.5, overlap = 2
PHY-3002 : Step(714): len = 6879.1, overlap = 1.75
PHY-3002 : Step(715): len = 6876.7, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023790s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (42.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(716): len = 9241.8, overlap = 0.75
PHY-3002 : Step(717): len = 8445.5, overlap = 2.25
PHY-3002 : Step(718): len = 8105.6, overlap = 3.75
PHY-3002 : Step(719): len = 7882.6, overlap = 4.5
PHY-3002 : Step(720): len = 7764.6, overlap = 4.75
PHY-3002 : Step(721): len = 7689.6, overlap = 5
PHY-3002 : Step(722): len = 7630.8, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000929711
PHY-3002 : Step(723): len = 7574.6, overlap = 4.75
PHY-3002 : Step(724): len = 7586.9, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00185942
PHY-3002 : Step(725): len = 7623.8, overlap = 4.5
PHY-3002 : Step(726): len = 7640.8, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019513s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (102.5%)

PHY-3001 : Legalized: Len = 8730.2, Over = 0
PHY-3001 : Final: Len = 8730.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10032, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041060s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (73.1%)

RUN-1003 : finish command "place" in  1.650232s wall, 2.280000s user + 0.340000s system = 2.620000s CPU (158.8%)

RUN-1004 : used memory is 245 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 132 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 117
PHY-1001 : Pin misalignment score is improved from 117 to 117
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 143 instances
RUN-1001 : 62 mslices, 61 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 265 nets
RUN-1001 : 177 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10032, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026836s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (111.8%)

PHY-1001 : End global routing;  0.242694s wall, 0.260000s user + 0.000000s system = 0.260000s CPU (107.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045672s wall, 0.050000s user + 0.000000s system = 0.050000s CPU (109.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 20320, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.467783s wall, 0.510000s user + 0.010000s system = 0.520000s CPU (111.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20304
PHY-1001 : End DR Iter 1; 0.010881s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (91.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.422750s wall, 2.440000s user + 0.010000s system = 2.450000s CPU (101.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.925869s wall, 2.990000s user + 0.010000s system = 3.000000s CPU (102.5%)

RUN-1004 : used memory is 248 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   85   out of  19600    0.43%
#le                   241
  #lut only           156   out of    241   64.73%
  #reg only            33   out of    241   13.69%
  #lut&reg             52   out of    241   21.58%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 143
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 265, pip num: 1697
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 325 valid insts, and 5687 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.374561s wall, 4.590000s user + 0.000000s system = 4.590000s CPU (193.3%)

RUN-1004 : used memory is 248 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.459915s wall, 2.490000s user + 0.000000s system = 2.490000s CPU (101.2%)

RUN-1004 : used memory is 290 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  27.140353s wall, 2.050000s user + 1.120000s system = 3.170000s CPU (11.7%)

RUN-1004 : used memory is 259 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  30.095124s wall, 4.660000s user + 1.150000s system = 5.810000s CPU (19.3%)

RUN-1004 : used memory is 249 MB, reserved memory is 556 MB, peak memory is 556 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(140)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 410/9 useful/useless nets, 318/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 29 distributor mux.
SYN-1016 : Merged 59 instances.
SYN-1015 : Optimize round 1, 155 better
SYN-1014 : Optimize round 2
SYN-1032 : 302/119 useful/useless nets, 231/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 28 better
SYN-1014 : Optimize round 3
SYN-1032 : 302/0 useful/useless nets, 231/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          142
  #and                 14
  #nand                 0
  #or                  11
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                 3
  #FADD                 0
  #DFF                 96
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ              13
#MACRO_MULT             3
#MACRO_MUX             48

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |46     |96     |38     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 306/0 useful/useless nets, 236/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 399/0 useful/useless nets, 343/0 useful/useless insts
SYN-1016 : Merged 12 instances.
SYN-2501 : Optimize round 1, 93 better
SYN-2501 : Optimize round 2
SYN-1032 : 387/0 useful/useless nets, 331/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 674/0 useful/useless nets, 618/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 70 (2.81), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 260 instances into 77 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 479/0 useful/useless nets, 423/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 85 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 72 LUT to BLE ...
SYN-4008 : Packed 72 LUT and 34 SEQ to BLE.
SYN-4003 : Packing 49 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (49 nodes)...
SYN-4004 : #1: Packed 16 SEQ (244 nodes)...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 28 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 105/233 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  288   out of  19600    1.47%
#reg                   85   out of  19600    0.43%
#le                   321
  #lut only           236   out of    321   73.52%
  #reg only            33   out of    321   10.28%
  #lut&reg             52   out of    321   16.20%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |321   |288   |85    |
+----------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (61 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 183 instances
RUN-1001 : 90 mslices, 73 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 309 nets
RUN-1001 : 215 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 181 instances, 163 slices, 21 macros(108 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 989, tnet num: 307, tinst num: 181, tnode num: 1192, tedge num: 1571.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 203 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.044476s wall, 0.060000s user + 0.000000s system = 0.060000s CPU (134.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 76133
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.990020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(727): len = 58399.3, overlap = 0
PHY-3002 : Step(728): len = 45206.8, overlap = 0
PHY-3002 : Step(729): len = 38755.6, overlap = 0
PHY-3002 : Step(730): len = 33881, overlap = 0
PHY-3002 : Step(731): len = 29825.7, overlap = 0
PHY-3002 : Step(732): len = 25884.3, overlap = 0
PHY-3002 : Step(733): len = 23257.8, overlap = 0
PHY-3002 : Step(734): len = 21618.1, overlap = 0
PHY-3002 : Step(735): len = 20044.6, overlap = 0
PHY-3002 : Step(736): len = 18608.2, overlap = 0
PHY-3002 : Step(737): len = 17217.2, overlap = 0
PHY-3002 : Step(738): len = 15847.8, overlap = 0
PHY-3002 : Step(739): len = 14788.9, overlap = 0
PHY-3002 : Step(740): len = 13584.2, overlap = 0
PHY-3002 : Step(741): len = 12996.8, overlap = 0
PHY-3002 : Step(742): len = 12072.2, overlap = 0
PHY-3002 : Step(743): len = 11523.4, overlap = 0
PHY-3002 : Step(744): len = 10873, overlap = 0
PHY-3002 : Step(745): len = 10170.8, overlap = 0
PHY-3002 : Step(746): len = 9723.7, overlap = 0
PHY-3002 : Step(747): len = 9117.9, overlap = 0
PHY-3002 : Step(748): len = 8536.2, overlap = 0
PHY-3002 : Step(749): len = 8192.7, overlap = 0
PHY-3002 : Step(750): len = 8083.1, overlap = 0
PHY-3002 : Step(751): len = 7764.7, overlap = 0
PHY-3002 : Step(752): len = 7646.5, overlap = 0
PHY-3002 : Step(753): len = 7396.7, overlap = 0
PHY-3002 : Step(754): len = 7404.7, overlap = 0
PHY-3002 : Step(755): len = 7256.9, overlap = 0
PHY-3002 : Step(756): len = 7154.3, overlap = 0
PHY-3002 : Step(757): len = 6992.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011230s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (89.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0053508
PHY-3002 : Step(758): len = 6787, overlap = 1.75
PHY-3002 : Step(759): len = 6740.4, overlap = 1.75
PHY-3002 : Step(760): len = 6734.7, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0107016
PHY-3002 : Step(761): len = 6685.3, overlap = 1.75
PHY-3002 : Step(762): len = 6683, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0214032
PHY-3002 : Step(763): len = 6637.2, overlap = 1.75
PHY-3002 : Step(764): len = 6637.2, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.23563e-05
PHY-3002 : Step(765): len = 6644.7, overlap = 5
PHY-3002 : Step(766): len = 6664.7, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.47126e-05
PHY-3002 : Step(767): len = 6681.2, overlap = 4.75
PHY-3002 : Step(768): len = 6711.6, overlap = 4.75
PHY-3002 : Step(769): len = 6871.3, overlap = 4.5
PHY-3002 : Step(770): len = 6915, overlap = 4.25
PHY-3002 : Step(771): len = 6850.3, overlap = 3.75
PHY-3002 : Step(772): len = 6876.6, overlap = 3.75
PHY-3002 : Step(773): len = 6926.8, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000129425
PHY-3002 : Step(774): len = 6902.3, overlap = 3.5
PHY-3002 : Step(775): len = 6936.4, overlap = 3.5
PHY-3002 : Step(776): len = 7126.7, overlap = 3
PHY-3002 : Step(777): len = 7350.3, overlap = 3
PHY-3002 : Step(778): len = 7488.9, overlap = 3.5
PHY-3002 : Step(779): len = 7430.9, overlap = 3.5
PHY-3002 : Step(780): len = 7434.8, overlap = 3
PHY-3002 : Step(781): len = 7421.2, overlap = 2.75
PHY-3002 : Step(782): len = 7374.1, overlap = 3.25
PHY-3002 : Step(783): len = 7369.6, overlap = 3.25
PHY-3002 : Step(784): len = 7368.3, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00025885
PHY-3002 : Step(785): len = 7527.6, overlap = 3.25
PHY-3002 : Step(786): len = 7546.1, overlap = 3.5
PHY-3002 : Step(787): len = 7567.3, overlap = 3.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000517701
PHY-3002 : Step(788): len = 7645.9, overlap = 3.25
PHY-3002 : Step(789): len = 7655.7, overlap = 3.25
PHY-3002 : Step(790): len = 7664.1, overlap = 3.25
PHY-3002 : Step(791): len = 7657.6, overlap = 3.25
PHY-3002 : Step(792): len = 7638.3, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020257s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (148.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(793): len = 9539.3, overlap = 2
PHY-3002 : Step(794): len = 8886.8, overlap = 4.75
PHY-3002 : Step(795): len = 8640.3, overlap = 5.25
PHY-3002 : Step(796): len = 8524.5, overlap = 5.5
PHY-3002 : Step(797): len = 8433.7, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206252
PHY-3002 : Step(798): len = 8420, overlap = 5
PHY-3002 : Step(799): len = 8420.6, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000412504
PHY-3002 : Step(800): len = 8404.7, overlap = 5.25
PHY-3002 : Step(801): len = 8405.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016074s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (124.4%)

PHY-3001 : Legalized: Len = 9695, Over = 0
PHY-3001 : Final: Len = 9695, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11936, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 11984, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027142s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (147.4%)

RUN-1003 : finish command "place" in  1.905298s wall, 2.870000s user + 0.420000s system = 3.290000s CPU (172.7%)

RUN-1004 : used memory is 253 MB, reserved memory is 556 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 123 to 112
PHY-1001 : Pin misalignment score is improved from 112 to 112
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 183 instances
RUN-1001 : 90 mslices, 73 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 309 nets
RUN-1001 : 215 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11936, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 11984, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027334s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (109.8%)

PHY-1001 : End global routing;  0.220798s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (113.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025813s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (116.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 21688, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.404803s wall, 0.500000s user + 0.010000s system = 0.510000s CPU (126.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21688, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011077s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (90.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 21696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21696
PHY-1001 : End DR Iter 2; 0.011665s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (85.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.038467s wall, 2.180000s user + 0.010000s system = 2.190000s CPU (107.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.482858s wall, 2.680000s user + 0.010000s system = 2.690000s CPU (108.3%)

RUN-1004 : used memory is 257 MB, reserved memory is 563 MB, peak memory is 563 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  288   out of  19600    1.47%
#reg                   85   out of  19600    0.43%
#le                   321
  #lut only           236   out of    321   73.52%
  #reg only            33   out of    321   10.28%
  #lut&reg             52   out of    321   16.20%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 183
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 309, pip num: 1980
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 320 valid insts, and 6947 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.500830s wall, 5.230000s user + 0.000000s system = 5.230000s CPU (209.1%)

RUN-1004 : used memory is 257 MB, reserved memory is 563 MB, peak memory is 563 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1334, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit vga_test_pattern.bit" in  2.298023s wall, 2.320000s user + 0.000000s system = 2.320000s CPU (101.0%)

RUN-1004 : used memory is 299 MB, reserved memory is 563 MB, peak memory is 563 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  26.947591s wall, 4.120000s user + 1.720000s system = 5.840000s CPU (21.7%)

RUN-1004 : used memory is 271 MB, reserved memory is 563 MB, peak memory is 563 MB
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode jtag -spd 4 -sec 64 -cable 0" in  29.745951s wall, 6.510000s user + 1.810000s system = 8.320000s CPU (28.0%)

RUN-1004 : used memory is 260 MB, reserved memory is 563 MB, peak memory is 563 MB
GUI-1001 : Download success!
