$date
	Sat Jul 26 11:13:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tff_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rstn $end
$var wire 1 # t $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
0!
$end
#5
0$
1!
#10
0!
#15
1!
#20
0!
1"
#24
1#
#25
1$
1!
#30
0!
#35
0$
1!
#40
0!
#45
1$
1!
#50
0!
#55
0$
1!
#60
0!
#65
1$
1!
#70
0!
#75
0$
1!
#79
0#
#80
0!
#85
1!
#89
1#
#90
0!
#95
1$
1!
#100
0!
#105
0$
1!
#109
0#
#110
0!
#115
1!
#119
1#
#120
0!
#125
1$
1!
#130
0!
#135
0$
1!
#139
0#
#140
0!
#145
1!
#149
1#
#150
0!
#155
1$
1!
#159
0#
#160
0!
#165
1!
#169
1#
#170
0!
#175
0$
1!
#179
0#
#180
0!
#185
1!
#189
1#
#190
0!
#195
1$
1!
#200
0!
#205
0$
1!
#209
0#
#210
0!
#215
1!
