{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559134782677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559134782679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:59:42 2019 " "Processing started: Wed May 29 20:59:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559134782679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559134782679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arr_2_4ch_U2 -c stx_4_1ch " "Command: quartus_sta arr_2_4ch_U2 -c stx_4_1ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559134782679 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559134782723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559134782956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559134782956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134783018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134783018 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559134783719 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1559134783719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stx_4_1ch.sdc " "Synopsys Design Constraints File file not found: 'stx_4_1ch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559134783802 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134783813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134783813 "|XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134783813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134783813 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134783813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134783813 "|XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134783816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134783816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134783816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134783816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134783816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134783816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134783816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134783816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559134783816 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1559134783825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134783825 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134783829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134783829 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134783829 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559134783830 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1559134783839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.659 " "Worst-case setup slack is 43.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.659               0.000 altera_reserved_tck  " "   43.659               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134783878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 altera_reserved_tck  " "    0.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134783883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.839 " "Worst-case recovery slack is 93.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.839               0.000 altera_reserved_tck  " "   93.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134783886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.841 " "Worst-case removal slack is 0.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 altera_reserved_tck  " "    0.841               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134783888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.132 " "Worst-case minimum pulse width slack is 9.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.132               0.000 alt_cal_edge_detect_ff0_clk  " "    9.132               0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.132               0.000 alt_cal_edge_detect_ff1_clk  " "    9.132               0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.177               0.000 alt_cal_edge_detect_ff1q_clk  " "    9.177               0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.191               0.000 alt_cal_edge_detect_ff0q_clk  " "    9.191               0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.064               0.000 altera_reserved_tck  " "   49.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134783890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134783890 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134783916 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134783916 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134783916 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134783916 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134783916 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134783916 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134783916 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559134783918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559134783968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559134784761 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134784963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134784963 "|XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134784963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134784963 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134784963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134784963 "|XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134784966 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134784966 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134784966 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134784966 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134784966 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134784966 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134784966 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134784966 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559134784966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134784966 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134784970 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134784970 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134784970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.973 " "Worst-case setup slack is 43.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134784988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134784988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.973               0.000 altera_reserved_tck  " "   43.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134784988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134784988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134784994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134784994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 altera_reserved_tck  " "    0.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134784994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134784994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.287 " "Worst-case recovery slack is 94.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134784998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134784998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.287               0.000 altera_reserved_tck  " "   94.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134784998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134784998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.799 " "Worst-case removal slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 altera_reserved_tck  " "    0.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134785001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.141 " "Worst-case minimum pulse width slack is 9.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.141               0.000 alt_cal_edge_detect_ff0_clk  " "    9.141               0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.141               0.000 alt_cal_edge_detect_ff1_clk  " "    9.141               0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.171               0.000 alt_cal_edge_detect_ff1q_clk  " "    9.171               0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.190               0.000 alt_cal_edge_detect_ff0q_clk  " "    9.190               0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.000               0.000 altera_reserved_tck  " "   49.000               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134785004 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785048 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134785048 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559134785051 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134785244 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134785244 "|XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134785244 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134785244 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134785244 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134785244 "|XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134785247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134785247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134785247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134785247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134785247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134785247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134785247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134785247 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559134785247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134785247 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134785252 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134785252 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134785252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.158 " "Worst-case setup slack is 47.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.158               0.000 altera_reserved_tck  " "   47.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134785259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134785267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.783 " "Worst-case recovery slack is 96.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.783               0.000 altera_reserved_tck  " "   96.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134785273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.394 " "Worst-case removal slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134785279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.172 " "Worst-case minimum pulse width slack is 9.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.172               0.000 alt_cal_edge_detect_ff0_clk  " "    9.172               0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.172               0.000 alt_cal_edge_detect_ff1_clk  " "    9.172               0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.192               0.000 alt_cal_edge_detect_ff0q_clk  " "    9.192               0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.195               0.000 alt_cal_edge_detect_ff1q_clk  " "    9.195               0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.790               0.000 altera_reserved_tck  " "   48.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134785281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134785281 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134785328 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134785328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134785969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134785969 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134786132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134786132 "|XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134786133 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134786133 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134786133 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134786133 "|XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134786137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134786137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134786137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134786137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134786137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134786137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134786137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134786137 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559134786137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134786138 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134786145 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134786145 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134786145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559134786150 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559134786151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1059 " "Peak virtual memory: 1059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559134786207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:59:46 2019 " "Processing ended: Wed May 29 20:59:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559134786207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559134786207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559134786207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559134786207 ""}
