// Seed: 1466233793
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = id_3;
  wire id_9;
  assign id_4 = id_3;
  assign id_4 = -1;
  wire id_10, id_11;
  wire id_12;
  assign id_7 = !id_6;
  uwire id_13, id_14, id_15 = (1'h0);
  assign id_10 = id_5;
  assign id_13 = id_13;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    id_16,
    output uwire id_2,
    output supply0 id_3,
    output wor id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    output supply1 id_9,
    input uwire id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply0 id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17
  );
  assign id_3 = -1'b0;
endmodule
