$date
	Tue Apr 19 22:31:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab1 $end
$var wire 1 ! F3 $end
$var wire 1 " F2 $end
$var wire 1 # F1 $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$scope module M1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 # F $end
$var wire 1 ( W1 $end
$var wire 1 ) W2 $end
$var wire 1 * W3 $end
$var wire 1 + W4 $end
$var wire 1 , W5 $end
$var wire 1 - W6 $end
$var wire 1 . W7 $end
$upscope $end
$scope module M2 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 " F $end
$var wire 1 / W1 $end
$var wire 1 0 W2 $end
$var wire 1 1 W3 $end
$var wire 1 2 W4 $end
$var wire 1 3 W5 $end
$upscope $end
$scope module M3 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ! F $end
$var wire 1 4 w1 $end
$var wire 1 5 w2 $end
$var wire 1 6 w3 $end
$var wire 1 7 w4 $end
$var wire 1 8 w5 $end
$var wire 1 9 w6 $end
$var wire 1 : w7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
19
08
17
06
15
14
03
02
11
00
1/
0.
1-
0,
1+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
0-
09
0+
01
07
1'
#20
1-
19
1#
1"
1!
1+
11
17
1,
12
18
0'
1&
#30
0-
09
0+
01
07
1'
#40
1-
19
0#
0"
0!
0)
05
1+
11
17
0,
02
08
0(
0/
04
0'
0&
1%
#50
0-
09
0+
01
07
1'
#60
1-
19
1+
11
17
1*
10
16
0'
1&
#70
0+
01
07
1'
#80
1#
1"
1!
1+
11
17
1(
0*
00
1/
06
14
1)
1.
13
1:
15
0'
0&
0%
1$
#90
0#
0!
0.
0"
0:
0-
03
09
0+
01
07
1'
#100
1.
1:
1-
13
19
1#
1"
1!
1+
11
17
1,
12
18
0'
1&
#110
0.
0:
0-
03
09
0+
01
07
1'
#120
1.
1:
1-
13
19
1#
1"
1!
1+
11
17
0,
02
08
0(
0/
04
0'
0&
1%
#130
0#
0!
0.
0"
0:
0-
03
09
0+
01
07
1'
#140
1.
1:
1-
1#
13
1"
19
1!
1+
11
17
1*
1,
10
12
16
18
0'
1&
#150
0+
01
07
1'
#160
