
MMW_V2_Dev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007614  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  08007728  08007728  00017728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c60  08007c60  00020268  2**0
                  CONTENTS
  4 .ARM          00000000  08007c60  08007c60  00020268  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007c60  08007c60  00020268  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c60  08007c60  00017c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c64  08007c64  00017c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000268  20000000  08007c68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  20000268  08007ed0  00020268  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08007ed0  000204d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b49f  00000000  00000000  00020291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001de9  00000000  00000000  0002b730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d38  00000000  00000000  0002d520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c80  00000000  00000000  0002e258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018586  00000000  00000000  0002eed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d0cb  00000000  00000000  0004745e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008be0b  00000000  00000000  00054529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0334  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a6c  00000000  00000000  000e0384  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000268 	.word	0x20000268
 800012c:	00000000 	.word	0x00000000
 8000130:	0800770c 	.word	0x0800770c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000026c 	.word	0x2000026c
 800014c:	0800770c 	.word	0x0800770c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	; 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d0a:	2afd      	cmp	r2, #253	; 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	; 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	; 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	; 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <delay>:
uint8_t TEST_MOTOR_ERROR[5] = {0xFB,  0x03,  0x00,  0x00,  0xFB};

/**************************** Milliseconds Delay Function ****************************/

void delay (uint32_t us)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim1,0);
 8000f60:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <delay+0x2c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2200      	movs	r2, #0
 8000f66:	625a      	str	r2, [r3, #36]	; 0x24
    while ((__HAL_TIM_GET_COUNTER(&htim1))<us);
 8000f68:	bf00      	nop
 8000f6a:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <delay+0x2c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d8f9      	bhi.n	8000f6a <delay+0x12>
}
 8000f76:	bf00      	nop
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	20000284 	.word	0x20000284

08000f88 <Set_Pin_Output>:

/**************************** Set Pin as Input/Output for TEMPERATURE Sensor ****************************/

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	807b      	strh	r3, [r7, #2]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 0308 	add.w	r3, r7, #8
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pin = GPIO_Pin;
 8000fa2:	887b      	ldrh	r3, [r7, #2]
 8000fa4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2302      	movs	r3, #2
 8000fac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000fae:	f107 0308 	add.w	r3, r7, #8
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f001 fd7d 	bl	8002ab4 <HAL_GPIO_Init>
}
 8000fba:	bf00      	nop
 8000fbc:	3718      	adds	r7, #24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
	...

08000fc4 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	807b      	strh	r3, [r7, #2]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 0308 	add.w	r3, r7, #8
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pin = GPIO_Pin;
 8000fde:	887b      	ldrh	r3, [r7, #2]
 8000fe0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fea:	f107 0308 	add.w	r3, r7, #8
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4803      	ldr	r0, [pc, #12]	; (8001000 <Set_Pin_Input+0x3c>)
 8000ff2:	f001 fd5f 	bl	8002ab4 <HAL_GPIO_Init>
}
 8000ff6:	bf00      	nop
 8000ff8:	3718      	adds	r7, #24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40010800 	.word	0x40010800

08001004 <DS18B20_Start>:
/**************************** DS18B20/TEMPERATURE Sensor Functions ****************************/
#define DS18B20_PORT GPIOA
#define DS18B20_PIN GPIO_PIN_7

uint8_t DS18B20_Start (void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 800100e:	2180      	movs	r1, #128	; 0x80
 8001010:	4813      	ldr	r0, [pc, #76]	; (8001060 <DS18B20_Start+0x5c>)
 8001012:	f7ff ffb9 	bl	8000f88 <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 8001016:	2200      	movs	r2, #0
 8001018:	2180      	movs	r1, #128	; 0x80
 800101a:	4811      	ldr	r0, [pc, #68]	; (8001060 <DS18B20_Start+0x5c>)
 800101c:	f001 fee5 	bl	8002dea <HAL_GPIO_WritePin>
	delay (480);   // delay according to datasheet
 8001020:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001024:	f7ff ff98 	bl	8000f58 <delay>

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 8001028:	2180      	movs	r1, #128	; 0x80
 800102a:	480d      	ldr	r0, [pc, #52]	; (8001060 <DS18B20_Start+0x5c>)
 800102c:	f7ff ffca 	bl	8000fc4 <Set_Pin_Input>
	delay (80);    // delay according to datasheet
 8001030:	2050      	movs	r0, #80	; 0x50
 8001032:	f7ff ff91 	bl	8000f58 <delay>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 8001036:	2180      	movs	r1, #128	; 0x80
 8001038:	4809      	ldr	r0, [pc, #36]	; (8001060 <DS18B20_Start+0x5c>)
 800103a:	f001 febf 	bl	8002dbc <HAL_GPIO_ReadPin>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d102      	bne.n	800104a <DS18B20_Start+0x46>
 8001044:	2301      	movs	r3, #1
 8001046:	71fb      	strb	r3, [r7, #7]
 8001048:	e001      	b.n	800104e <DS18B20_Start+0x4a>
	else Response = -1;
 800104a:	23ff      	movs	r3, #255	; 0xff
 800104c:	71fb      	strb	r3, [r7, #7]

	delay (400); // 480 us delay totally.
 800104e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001052:	f7ff ff81 	bl	8000f58 <delay>

	return Response;
 8001056:	79fb      	ldrb	r3, [r7, #7]
}
 8001058:	4618      	mov	r0, r3
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40010800 	.word	0x40010800

08001064 <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 800106e:	2180      	movs	r1, #128	; 0x80
 8001070:	481e      	ldr	r0, [pc, #120]	; (80010ec <DS18B20_Write+0x88>)
 8001072:	f7ff ff89 	bl	8000f88 <Set_Pin_Output>

	for (int i=0; i<8; i++)
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	e02e      	b.n	80010da <DS18B20_Write+0x76>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 800107c:	79fa      	ldrb	r2, [r7, #7]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	fa42 f303 	asr.w	r3, r2, r3
 8001084:	f003 0301 	and.w	r3, r3, #1
 8001088:	2b00      	cmp	r3, #0
 800108a:	d013      	beq.n	80010b4 <DS18B20_Write+0x50>
		{
			// write 1

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 800108c:	2180      	movs	r1, #128	; 0x80
 800108e:	4817      	ldr	r0, [pc, #92]	; (80010ec <DS18B20_Write+0x88>)
 8001090:	f7ff ff7a 	bl	8000f88 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001094:	2200      	movs	r2, #0
 8001096:	2180      	movs	r1, #128	; 0x80
 8001098:	4814      	ldr	r0, [pc, #80]	; (80010ec <DS18B20_Write+0x88>)
 800109a:	f001 fea6 	bl	8002dea <HAL_GPIO_WritePin>
			delay (1);  // wait for 1 us
 800109e:	2001      	movs	r0, #1
 80010a0:	f7ff ff5a 	bl	8000f58 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 80010a4:	2180      	movs	r1, #128	; 0x80
 80010a6:	4811      	ldr	r0, [pc, #68]	; (80010ec <DS18B20_Write+0x88>)
 80010a8:	f7ff ff8c 	bl	8000fc4 <Set_Pin_Input>
			delay (50);  // wait for 60 us
 80010ac:	2032      	movs	r0, #50	; 0x32
 80010ae:	f7ff ff53 	bl	8000f58 <delay>
 80010b2:	e00f      	b.n	80010d4 <DS18B20_Write+0x70>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 80010b4:	2180      	movs	r1, #128	; 0x80
 80010b6:	480d      	ldr	r0, [pc, #52]	; (80010ec <DS18B20_Write+0x88>)
 80010b8:	f7ff ff66 	bl	8000f88 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 80010bc:	2200      	movs	r2, #0
 80010be:	2180      	movs	r1, #128	; 0x80
 80010c0:	480a      	ldr	r0, [pc, #40]	; (80010ec <DS18B20_Write+0x88>)
 80010c2:	f001 fe92 	bl	8002dea <HAL_GPIO_WritePin>
			delay (50);  // wait for 60 us
 80010c6:	2032      	movs	r0, #50	; 0x32
 80010c8:	f7ff ff46 	bl	8000f58 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 80010cc:	2180      	movs	r1, #128	; 0x80
 80010ce:	4807      	ldr	r0, [pc, #28]	; (80010ec <DS18B20_Write+0x88>)
 80010d0:	f7ff ff78 	bl	8000fc4 <Set_Pin_Input>
	for (int i=0; i<8; i++)
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	3301      	adds	r3, #1
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2b07      	cmp	r3, #7
 80010de:	ddcd      	ble.n	800107c <DS18B20_Write+0x18>
		}
	}
}
 80010e0:	bf00      	nop
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40010800 	.word	0x40010800

080010f0 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
	uint8_t value=0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 80010fa:	2180      	movs	r1, #128	; 0x80
 80010fc:	481a      	ldr	r0, [pc, #104]	; (8001168 <DS18B20_Read+0x78>)
 80010fe:	f7ff ff61 	bl	8000fc4 <Set_Pin_Input>

	for (int i=0;i<8;i++)
 8001102:	2300      	movs	r3, #0
 8001104:	603b      	str	r3, [r7, #0]
 8001106:	e026      	b.n	8001156 <DS18B20_Read+0x66>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 8001108:	2180      	movs	r1, #128	; 0x80
 800110a:	4817      	ldr	r0, [pc, #92]	; (8001168 <DS18B20_Read+0x78>)
 800110c:	f7ff ff3c 	bl	8000f88 <Set_Pin_Output>

		HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the data pin LOW
 8001110:	2200      	movs	r2, #0
 8001112:	2180      	movs	r1, #128	; 0x80
 8001114:	4814      	ldr	r0, [pc, #80]	; (8001168 <DS18B20_Read+0x78>)
 8001116:	f001 fe68 	bl	8002dea <HAL_GPIO_WritePin>
		delay (2);  // wait for 2 us
 800111a:	2002      	movs	r0, #2
 800111c:	f7ff ff1c 	bl	8000f58 <delay>

		Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 8001120:	2180      	movs	r1, #128	; 0x80
 8001122:	4811      	ldr	r0, [pc, #68]	; (8001168 <DS18B20_Read+0x78>)
 8001124:	f7ff ff4e 	bl	8000fc4 <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))  // if the pin is HIGH
 8001128:	2180      	movs	r1, #128	; 0x80
 800112a:	480f      	ldr	r0, [pc, #60]	; (8001168 <DS18B20_Read+0x78>)
 800112c:	f001 fe46 	bl	8002dbc <HAL_GPIO_ReadPin>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d009      	beq.n	800114a <DS18B20_Read+0x5a>
		{
			value |= 1<<i;  // read = 1
 8001136:	2201      	movs	r2, #1
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	b25a      	sxtb	r2, r3
 8001140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001144:	4313      	orrs	r3, r2
 8001146:	b25b      	sxtb	r3, r3
 8001148:	71fb      	strb	r3, [r7, #7]
		}
		delay (60);  // wait for 60 us
 800114a:	203c      	movs	r0, #60	; 0x3c
 800114c:	f7ff ff04 	bl	8000f58 <delay>
	for (int i=0;i<8;i++)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	3301      	adds	r3, #1
 8001154:	603b      	str	r3, [r7, #0]
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	2b07      	cmp	r3, #7
 800115a:	ddd5      	ble.n	8001108 <DS18B20_Read+0x18>
	}
	return value;
 800115c:	79fb      	ldrb	r3, [r7, #7]
}
 800115e:	4618      	mov	r0, r3
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40010800 	.word	0x40010800

0800116c <HAL_UART_TxCpltCallback>:
int tx_to_DTU_enable = 0;
char TX_BUFF_TO_DTU[25]; //String from STM32 to DTU is sent using this buffer
uint16_t TX_COMMAND_TO_STC[6]; //Hex Command from STM32 to STC is sent using this buffer

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]

}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr
	...

08001180 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART1)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a1d      	ldr	r2, [pc, #116]	; (8001204 <HAL_UART_RxCpltCallback+0x84>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d121      	bne.n	80011d6 <HAL_UART_RxCpltCallback+0x56>
	 {
  /**************************** UART Split ****************************/
		if(strncmp(RX_BUFF_FROM_DTU, SENSOR_REQUEST_STRING[0], 7) == 0 ||
 8001192:	2207      	movs	r2, #7
 8001194:	491c      	ldr	r1, [pc, #112]	; (8001208 <HAL_UART_RxCpltCallback+0x88>)
 8001196:	481d      	ldr	r0, [pc, #116]	; (800120c <HAL_UART_RxCpltCallback+0x8c>)
 8001198:	f003 ffea 	bl	8005170 <strncmp>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d00f      	beq.n	80011c2 <HAL_UART_RxCpltCallback+0x42>
					strncmp(RX_BUFF_FROM_DTU, SENSOR_REQUEST_STRING[1], 7) == 0 ||
 80011a2:	2207      	movs	r2, #7
 80011a4:	491a      	ldr	r1, [pc, #104]	; (8001210 <HAL_UART_RxCpltCallback+0x90>)
 80011a6:	4819      	ldr	r0, [pc, #100]	; (800120c <HAL_UART_RxCpltCallback+0x8c>)
 80011a8:	f003 ffe2 	bl	8005170 <strncmp>
 80011ac:	4603      	mov	r3, r0
		if(strncmp(RX_BUFF_FROM_DTU, SENSOR_REQUEST_STRING[0], 7) == 0 ||
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d007      	beq.n	80011c2 <HAL_UART_RxCpltCallback+0x42>
					strncmp(RX_BUFF_FROM_DTU, SENSOR_REQUEST_STRING[2], 7) == 0){
 80011b2:	2207      	movs	r2, #7
 80011b4:	4917      	ldr	r1, [pc, #92]	; (8001214 <HAL_UART_RxCpltCallback+0x94>)
 80011b6:	4815      	ldr	r0, [pc, #84]	; (800120c <HAL_UART_RxCpltCallback+0x8c>)
 80011b8:	f003 ffda 	bl	8005170 <strncmp>
 80011bc:	4603      	mov	r3, r0
					strncmp(RX_BUFF_FROM_DTU, SENSOR_REQUEST_STRING[1], 7) == 0 ||
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d103      	bne.n	80011ca <HAL_UART_RxCpltCallback+0x4a>

			  tx_to_DTU_enable = 1;
 80011c2:	4b15      	ldr	r3, [pc, #84]	; (8001218 <HAL_UART_RxCpltCallback+0x98>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	e005      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x56>
		}
		else{
			  split_Command_from_DTU();
 80011ca:	f000 f9c7 	bl	800155c <split_Command_from_DTU>
			  concat_Command_for_STC();
 80011ce:	f000 f9f1 	bl	80015b4 <concat_Command_for_STC>
			/**************************** UART Transmit & Receive ****************************/
			  send_Command_to_STC();
 80011d2:	f000 fb55 	bl	8001880 <send_Command_to_STC>
		}
	 }

	if(huart->Instance==USART2)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a10      	ldr	r2, [pc, #64]	; (800121c <HAL_UART_RxCpltCallback+0x9c>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d102      	bne.n	80011e6 <HAL_UART_RxCpltCallback+0x66>
	 {
		tx_to_DTU_enable = 1;
 80011e0:	4b0d      	ldr	r3, [pc, #52]	; (8001218 <HAL_UART_RxCpltCallback+0x98>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	601a      	str	r2, [r3, #0]
	 }

	HAL_UART_Receive_DMA(&huart2, RX_DATA_FROM_STC, 5); //restart the reception mode
 80011e6:	2205      	movs	r2, #5
 80011e8:	490d      	ldr	r1, [pc, #52]	; (8001220 <HAL_UART_RxCpltCallback+0xa0>)
 80011ea:	480e      	ldr	r0, [pc, #56]	; (8001224 <HAL_UART_RxCpltCallback+0xa4>)
 80011ec:	f002 fdbd 	bl	8003d6a <HAL_UART_Receive_DMA>
	HAL_UART_Receive_IT(&huart1,RX_BUFF_FROM_DTU, 7);
 80011f0:	2207      	movs	r2, #7
 80011f2:	4906      	ldr	r1, [pc, #24]	; (800120c <HAL_UART_RxCpltCallback+0x8c>)
 80011f4:	480c      	ldr	r0, [pc, #48]	; (8001228 <HAL_UART_RxCpltCallback+0xa8>)
 80011f6:	f002 fd88 	bl	8003d0a <HAL_UART_Receive_IT>
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40013800 	.word	0x40013800
 8001208:	20000000 	.word	0x20000000
 800120c:	2000046c 	.word	0x2000046c
 8001210:	20000007 	.word	0x20000007
 8001214:	2000000e 	.word	0x2000000e
 8001218:	20000494 	.word	0x20000494
 800121c:	40004400 	.word	0x40004400
 8001220:	20000464 	.word	0x20000464
 8001224:	20000310 	.word	0x20000310
 8001228:	200002cc 	.word	0x200002cc

0800122c <write_read_Temperature>:

/**************************** LOOPING FUNCTIONS ****************************/
/*-------WRITE & READ TEMPERATURE FUNCTION-------*/

void write_read_Temperature(){
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0

	  Presence = DS18B20_Start();
 8001230:	f7ff fee8 	bl	8001004 <DS18B20_Start>
 8001234:	4603      	mov	r3, r0
 8001236:	461a      	mov	r2, r3
 8001238:	4b23      	ldr	r3, [pc, #140]	; (80012c8 <write_read_Temperature+0x9c>)
 800123a:	701a      	strb	r2, [r3, #0]
	  HAL_Delay (1);
 800123c:	2001      	movs	r0, #1
 800123e:	f001 f869 	bl	8002314 <HAL_Delay>
	  DS18B20_Write (0xCC);  // skip ROM
 8001242:	20cc      	movs	r0, #204	; 0xcc
 8001244:	f7ff ff0e 	bl	8001064 <DS18B20_Write>
	  DS18B20_Write (0x44);  // convert t
 8001248:	2044      	movs	r0, #68	; 0x44
 800124a:	f7ff ff0b 	bl	8001064 <DS18B20_Write>
	  HAL_Delay (800);
 800124e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001252:	f001 f85f 	bl	8002314 <HAL_Delay>

	  Presence = DS18B20_Start();
 8001256:	f7ff fed5 	bl	8001004 <DS18B20_Start>
 800125a:	4603      	mov	r3, r0
 800125c:	461a      	mov	r2, r3
 800125e:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <write_read_Temperature+0x9c>)
 8001260:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(1);
 8001262:	2001      	movs	r0, #1
 8001264:	f001 f856 	bl	8002314 <HAL_Delay>
	  DS18B20_Write (0xCC);  // skip ROM
 8001268:	20cc      	movs	r0, #204	; 0xcc
 800126a:	f7ff fefb 	bl	8001064 <DS18B20_Write>
	  DS18B20_Write (0xBE);  // Read Scratch-pad
 800126e:	20be      	movs	r0, #190	; 0xbe
 8001270:	f7ff fef8 	bl	8001064 <DS18B20_Write>

	  Temp_byte1 = DS18B20_Read();
 8001274:	f7ff ff3c 	bl	80010f0 <DS18B20_Read>
 8001278:	4603      	mov	r3, r0
 800127a:	461a      	mov	r2, r3
 800127c:	4b13      	ldr	r3, [pc, #76]	; (80012cc <write_read_Temperature+0xa0>)
 800127e:	701a      	strb	r2, [r3, #0]
	  Temp_byte2 = DS18B20_Read();
 8001280:	f7ff ff36 	bl	80010f0 <DS18B20_Read>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <write_read_Temperature+0xa4>)
 800128a:	701a      	strb	r2, [r3, #0]

	  TEMP = (Temp_byte2<<8)|Temp_byte1;
 800128c:	4b10      	ldr	r3, [pc, #64]	; (80012d0 <write_read_Temperature+0xa4>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	b21a      	sxth	r2, r3
 8001294:	4b0d      	ldr	r3, [pc, #52]	; (80012cc <write_read_Temperature+0xa0>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b21b      	sxth	r3, r3
 800129a:	4313      	orrs	r3, r2
 800129c:	b21b      	sxth	r3, r3
 800129e:	b29a      	uxth	r2, r3
 80012a0:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <write_read_Temperature+0xa8>)
 80012a2:	801a      	strh	r2, [r3, #0]
	  TEMPERATURE = (float)TEMP/16;
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <write_read_Temperature+0xa8>)
 80012a6:	881b      	ldrh	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fcad 	bl	8000c08 <__aeabi_ui2f>
 80012ae:	4603      	mov	r3, r0
 80012b0:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fdb3 	bl	8000e20 <__aeabi_fdiv>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461a      	mov	r2, r3
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <write_read_Temperature+0xac>)
 80012c0:	601a      	str	r2, [r3, #0]
}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000490 	.word	0x20000490
 80012cc:	20000488 	.word	0x20000488
 80012d0:	20000489 	.word	0x20000489
 80012d4:	2000048a 	.word	0x2000048a
 80012d8:	2000048c 	.word	0x2000048c

080012dc <transmit_Data_to_DTU>:

/*-------TRANSMITTING DATA TO DTU FUNCTION-------*/

void transmit_Data_to_DTU(){
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af02      	add	r7, sp, #8

	for(int i = 0; i < sizeof(TX_BUFF_TO_DTU); i++){
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	e007      	b.n	80012f8 <transmit_Data_to_DTU+0x1c>
		TX_BUFF_TO_DTU[i] = '\0';
 80012e8:	4a85      	ldr	r2, [pc, #532]	; (8001500 <transmit_Data_to_DTU+0x224>)
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	4413      	add	r3, r2
 80012ee:	2200      	movs	r2, #0
 80012f0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(TX_BUFF_TO_DTU); i++){
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	3301      	adds	r3, #1
 80012f6:	617b      	str	r3, [r7, #20]
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	2b18      	cmp	r3, #24
 80012fc:	d9f4      	bls.n	80012e8 <transmit_Data_to_DTU+0xc>
	}
	if (strcmp(RX_DATA_FROM_STC, DROP_SUCCESS) == 0){
 80012fe:	4981      	ldr	r1, [pc, #516]	; (8001504 <transmit_Data_to_DTU+0x228>)
 8001300:	4881      	ldr	r0, [pc, #516]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 8001302:	f7fe ff25 	bl	8000150 <strcmp>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d11c      	bne.n	8001346 <transmit_Data_to_DTU+0x6a>

		sprintf(TX_BUFF_TO_DTU, "sglsuccess_%.2f_%d_1_1_", TEMPERATURE, DOOR_STATUS);
 800130c:	4b7f      	ldr	r3, [pc, #508]	; (800150c <transmit_Data_to_DTU+0x230>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff f893 	bl	800043c <__aeabi_f2d>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	497d      	ldr	r1, [pc, #500]	; (8001510 <transmit_Data_to_DTU+0x234>)
 800131c:	6809      	ldr	r1, [r1, #0]
 800131e:	9100      	str	r1, [sp, #0]
 8001320:	497c      	ldr	r1, [pc, #496]	; (8001514 <transmit_Data_to_DTU+0x238>)
 8001322:	4877      	ldr	r0, [pc, #476]	; (8001500 <transmit_Data_to_DTU+0x224>)
 8001324:	f003 ff04 	bl	8005130 <siprintf>
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 8001328:	2300      	movs	r3, #0
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	e007      	b.n	800133e <transmit_Data_to_DTU+0x62>
			RX_DATA_FROM_STC[i] = '\0';
 800132e:	4a76      	ldr	r2, [pc, #472]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	4413      	add	r3, r2
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	3301      	adds	r3, #1
 800133c:	613b      	str	r3, [r7, #16]
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	2b04      	cmp	r3, #4
 8001342:	d9f4      	bls.n	800132e <transmit_Data_to_DTU+0x52>
 8001344:	e0d2      	b.n	80014ec <transmit_Data_to_DTU+0x210>
		}
	}
	else if (strcmp(RX_DATA_FROM_STC, DROP_NOT_SUCCESS) == 0){
 8001346:	4974      	ldr	r1, [pc, #464]	; (8001518 <transmit_Data_to_DTU+0x23c>)
 8001348:	486f      	ldr	r0, [pc, #444]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 800134a:	f7fe ff01 	bl	8000150 <strcmp>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d11c      	bne.n	800138e <transmit_Data_to_DTU+0xb2>

		sprintf(TX_BUFF_TO_DTU, "sglfail_%.2f_%d_0_1_", TEMPERATURE, DOOR_STATUS);
 8001354:	4b6d      	ldr	r3, [pc, #436]	; (800150c <transmit_Data_to_DTU+0x230>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff f86f 	bl	800043c <__aeabi_f2d>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	496b      	ldr	r1, [pc, #428]	; (8001510 <transmit_Data_to_DTU+0x234>)
 8001364:	6809      	ldr	r1, [r1, #0]
 8001366:	9100      	str	r1, [sp, #0]
 8001368:	496c      	ldr	r1, [pc, #432]	; (800151c <transmit_Data_to_DTU+0x240>)
 800136a:	4865      	ldr	r0, [pc, #404]	; (8001500 <transmit_Data_to_DTU+0x224>)
 800136c:	f003 fee0 	bl	8005130 <siprintf>
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	e007      	b.n	8001386 <transmit_Data_to_DTU+0xaa>
			RX_DATA_FROM_STC[i] = '\0';
 8001376:	4a64      	ldr	r2, [pc, #400]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	4413      	add	r3, r2
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3301      	adds	r3, #1
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2b04      	cmp	r3, #4
 800138a:	d9f4      	bls.n	8001376 <transmit_Data_to_DTU+0x9a>
 800138c:	e0ae      	b.n	80014ec <transmit_Data_to_DTU+0x210>
		}
	}
	else if (strcmp(RX_DATA_FROM_STC, MOTOR_ERROR) == 0){
 800138e:	4964      	ldr	r1, [pc, #400]	; (8001520 <transmit_Data_to_DTU+0x244>)
 8001390:	485d      	ldr	r0, [pc, #372]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 8001392:	f7fe fedd 	bl	8000150 <strcmp>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d11c      	bne.n	80013d6 <transmit_Data_to_DTU+0xfa>

		sprintf(TX_BUFF_TO_DTU, "sglmotorerror_%.2f_%d_0_0_", TEMPERATURE, DOOR_STATUS);
 800139c:	4b5b      	ldr	r3, [pc, #364]	; (800150c <transmit_Data_to_DTU+0x230>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f84b 	bl	800043c <__aeabi_f2d>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4959      	ldr	r1, [pc, #356]	; (8001510 <transmit_Data_to_DTU+0x234>)
 80013ac:	6809      	ldr	r1, [r1, #0]
 80013ae:	9100      	str	r1, [sp, #0]
 80013b0:	495c      	ldr	r1, [pc, #368]	; (8001524 <transmit_Data_to_DTU+0x248>)
 80013b2:	4853      	ldr	r0, [pc, #332]	; (8001500 <transmit_Data_to_DTU+0x224>)
 80013b4:	f003 febc 	bl	8005130 <siprintf>
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 80013b8:	2300      	movs	r3, #0
 80013ba:	60bb      	str	r3, [r7, #8]
 80013bc:	e007      	b.n	80013ce <transmit_Data_to_DTU+0xf2>
			RX_DATA_FROM_STC[i] = '\0';
 80013be:	4a52      	ldr	r2, [pc, #328]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	4413      	add	r3, r2
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	3301      	adds	r3, #1
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	2b04      	cmp	r3, #4
 80013d2:	d9f4      	bls.n	80013be <transmit_Data_to_DTU+0xe2>
 80013d4:	e08a      	b.n	80014ec <transmit_Data_to_DTU+0x210>
		}
	}
	else if (strcmp(RX_DATA_FROM_STC, TEST_MOTOR_NORMAL) == 0){
 80013d6:	4954      	ldr	r1, [pc, #336]	; (8001528 <transmit_Data_to_DTU+0x24c>)
 80013d8:	484b      	ldr	r0, [pc, #300]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 80013da:	f7fe feb9 	bl	8000150 <strcmp>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d11c      	bne.n	800141e <transmit_Data_to_DTU+0x142>

		sprintf(TX_BUFF_TO_DTU, "tstsuccess_%.2f_%d_0_1_", TEMPERATURE, DOOR_STATUS);
 80013e4:	4b49      	ldr	r3, [pc, #292]	; (800150c <transmit_Data_to_DTU+0x230>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff f827 	bl	800043c <__aeabi_f2d>
 80013ee:	4602      	mov	r2, r0
 80013f0:	460b      	mov	r3, r1
 80013f2:	4947      	ldr	r1, [pc, #284]	; (8001510 <transmit_Data_to_DTU+0x234>)
 80013f4:	6809      	ldr	r1, [r1, #0]
 80013f6:	9100      	str	r1, [sp, #0]
 80013f8:	494c      	ldr	r1, [pc, #304]	; (800152c <transmit_Data_to_DTU+0x250>)
 80013fa:	4841      	ldr	r0, [pc, #260]	; (8001500 <transmit_Data_to_DTU+0x224>)
 80013fc:	f003 fe98 	bl	8005130 <siprintf>
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 8001400:	2300      	movs	r3, #0
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	e007      	b.n	8001416 <transmit_Data_to_DTU+0x13a>
			RX_DATA_FROM_STC[i] = '\0';
 8001406:	4a40      	ldr	r2, [pc, #256]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4413      	add	r3, r2
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3301      	adds	r3, #1
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b04      	cmp	r3, #4
 800141a:	d9f4      	bls.n	8001406 <transmit_Data_to_DTU+0x12a>
 800141c:	e066      	b.n	80014ec <transmit_Data_to_DTU+0x210>
		}
	}
	else if (strcmp(RX_DATA_FROM_STC, TEST_MOTOR_ERROR) == 0){
 800141e:	4944      	ldr	r1, [pc, #272]	; (8001530 <transmit_Data_to_DTU+0x254>)
 8001420:	4839      	ldr	r0, [pc, #228]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 8001422:	f7fe fe95 	bl	8000150 <strcmp>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d11c      	bne.n	8001466 <transmit_Data_to_DTU+0x18a>

		sprintf(TX_BUFF_TO_DTU, "tstmotorerror_%.2f_%d_0_0_", TEMPERATURE, DOOR_STATUS);
 800142c:	4b37      	ldr	r3, [pc, #220]	; (800150c <transmit_Data_to_DTU+0x230>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff f803 	bl	800043c <__aeabi_f2d>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4935      	ldr	r1, [pc, #212]	; (8001510 <transmit_Data_to_DTU+0x234>)
 800143c:	6809      	ldr	r1, [r1, #0]
 800143e:	9100      	str	r1, [sp, #0]
 8001440:	493c      	ldr	r1, [pc, #240]	; (8001534 <transmit_Data_to_DTU+0x258>)
 8001442:	482f      	ldr	r0, [pc, #188]	; (8001500 <transmit_Data_to_DTU+0x224>)
 8001444:	f003 fe74 	bl	8005130 <siprintf>
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 8001448:	2300      	movs	r3, #0
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	e007      	b.n	800145e <transmit_Data_to_DTU+0x182>
			RX_DATA_FROM_STC[i] = '\0';
 800144e:	4a2e      	ldr	r2, [pc, #184]	; (8001508 <transmit_Data_to_DTU+0x22c>)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	4413      	add	r3, r2
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < sizeof(RX_DATA_FROM_STC); i++){
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	3301      	adds	r3, #1
 800145c:	603b      	str	r3, [r7, #0]
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	2b04      	cmp	r3, #4
 8001462:	d9f4      	bls.n	800144e <transmit_Data_to_DTU+0x172>
 8001464:	e042      	b.n	80014ec <transmit_Data_to_DTU+0x210>
		}
	}
	else if (strncmp(RX_BUFF_FROM_DTU, SENSOR_REQUEST_STRING[0], 7) == 0){
 8001466:	2207      	movs	r2, #7
 8001468:	4933      	ldr	r1, [pc, #204]	; (8001538 <transmit_Data_to_DTU+0x25c>)
 800146a:	4834      	ldr	r0, [pc, #208]	; (800153c <transmit_Data_to_DTU+0x260>)
 800146c:	f003 fe80 	bl	8005170 <strncmp>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d10b      	bne.n	800148e <transmit_Data_to_DTU+0x1b2>

		sprintf(TX_BUFF_TO_DTU, "tmpchck_%.2f_0_0_0_", TEMPERATURE);
 8001476:	4b25      	ldr	r3, [pc, #148]	; (800150c <transmit_Data_to_DTU+0x230>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7fe ffde 	bl	800043c <__aeabi_f2d>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	492e      	ldr	r1, [pc, #184]	; (8001540 <transmit_Data_to_DTU+0x264>)
 8001486:	481e      	ldr	r0, [pc, #120]	; (8001500 <transmit_Data_to_DTU+0x224>)
 8001488:	f003 fe52 	bl	8005130 <siprintf>
 800148c:	e02e      	b.n	80014ec <transmit_Data_to_DTU+0x210>
	}
	else if (strncmp(RX_BUFF_FROM_DTU, SENSOR_REQUEST_STRING[1], 7) == 0){
 800148e:	2207      	movs	r2, #7
 8001490:	492c      	ldr	r1, [pc, #176]	; (8001544 <transmit_Data_to_DTU+0x268>)
 8001492:	482a      	ldr	r0, [pc, #168]	; (800153c <transmit_Data_to_DTU+0x260>)
 8001494:	f003 fe6c 	bl	8005170 <strncmp>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d107      	bne.n	80014ae <transmit_Data_to_DTU+0x1d2>

		sprintf(TX_BUFF_TO_DTU, "dorchck_0_%d_0_0_", DOOR_STATUS);
 800149e:	4b1c      	ldr	r3, [pc, #112]	; (8001510 <transmit_Data_to_DTU+0x234>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	461a      	mov	r2, r3
 80014a4:	4928      	ldr	r1, [pc, #160]	; (8001548 <transmit_Data_to_DTU+0x26c>)
 80014a6:	4816      	ldr	r0, [pc, #88]	; (8001500 <transmit_Data_to_DTU+0x224>)
 80014a8:	f003 fe42 	bl	8005130 <siprintf>
 80014ac:	e01e      	b.n	80014ec <transmit_Data_to_DTU+0x210>
	}
	else if (strncmp(RX_BUFF_FROM_DTU, SENSOR_REQUEST_STRING[2], 7) == 0){
 80014ae:	2207      	movs	r2, #7
 80014b0:	4926      	ldr	r1, [pc, #152]	; (800154c <transmit_Data_to_DTU+0x270>)
 80014b2:	4822      	ldr	r0, [pc, #136]	; (800153c <transmit_Data_to_DTU+0x260>)
 80014b4:	f003 fe5c 	bl	8005170 <strncmp>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d10e      	bne.n	80014dc <transmit_Data_to_DTU+0x200>

		sprintf(TX_BUFF_TO_DTU, "stachck_%.2f_%d_0_0_", TEMPERATURE, DOOR_STATUS);
 80014be:	4b13      	ldr	r3, [pc, #76]	; (800150c <transmit_Data_to_DTU+0x230>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7fe ffba 	bl	800043c <__aeabi_f2d>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4910      	ldr	r1, [pc, #64]	; (8001510 <transmit_Data_to_DTU+0x234>)
 80014ce:	6809      	ldr	r1, [r1, #0]
 80014d0:	9100      	str	r1, [sp, #0]
 80014d2:	491f      	ldr	r1, [pc, #124]	; (8001550 <transmit_Data_to_DTU+0x274>)
 80014d4:	480a      	ldr	r0, [pc, #40]	; (8001500 <transmit_Data_to_DTU+0x224>)
 80014d6:	f003 fe2b 	bl	8005130 <siprintf>
 80014da:	e007      	b.n	80014ec <transmit_Data_to_DTU+0x210>
	}
	else if(DOOR_STATUS == 0){
 80014dc:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <transmit_Data_to_DTU+0x234>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d103      	bne.n	80014ec <transmit_Data_to_DTU+0x210>

		sprintf(TX_BUFF_TO_DTU, "DOOR OPEN");
 80014e4:	491b      	ldr	r1, [pc, #108]	; (8001554 <transmit_Data_to_DTU+0x278>)
 80014e6:	4806      	ldr	r0, [pc, #24]	; (8001500 <transmit_Data_to_DTU+0x224>)
 80014e8:	f003 fe22 	bl	8005130 <siprintf>
	}
	else{

	}

	HAL_UART_Transmit_IT(&huart1, TX_BUFF_TO_DTU, sizeof(TX_BUFF_TO_DTU));
 80014ec:	2219      	movs	r2, #25
 80014ee:	4904      	ldr	r1, [pc, #16]	; (8001500 <transmit_Data_to_DTU+0x224>)
 80014f0:	4819      	ldr	r0, [pc, #100]	; (8001558 <transmit_Data_to_DTU+0x27c>)
 80014f2:	f002 fbc6 	bl	8003c82 <HAL_UART_Transmit_IT>

}
 80014f6:	bf00      	nop
 80014f8:	3718      	adds	r7, #24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000498 	.word	0x20000498
 8001504:	20000064 	.word	0x20000064
 8001508:	20000464 	.word	0x20000464
 800150c:	2000048c 	.word	0x2000048c
 8001510:	20000480 	.word	0x20000480
 8001514:	08007728 	.word	0x08007728
 8001518:	2000006c 	.word	0x2000006c
 800151c:	08007740 	.word	0x08007740
 8001520:	20000074 	.word	0x20000074
 8001524:	08007758 	.word	0x08007758
 8001528:	2000007c 	.word	0x2000007c
 800152c:	08007774 	.word	0x08007774
 8001530:	20000084 	.word	0x20000084
 8001534:	0800778c 	.word	0x0800778c
 8001538:	20000000 	.word	0x20000000
 800153c:	2000046c 	.word	0x2000046c
 8001540:	080077a8 	.word	0x080077a8
 8001544:	20000007 	.word	0x20000007
 8001548:	080077bc 	.word	0x080077bc
 800154c:	2000000e 	.word	0x2000000e
 8001550:	080077d0 	.word	0x080077d0
 8001554:	080077e8 	.word	0x080077e8
 8001558:	200002cc 	.word	0x200002cc

0800155c <split_Command_from_DTU>:

/**************************** FUNCTIONS THAT RUN IN UART CALLBACK FUNCTIONS ****************************/

void split_Command_from_DTU(){
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0

	char *token;
	int j = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	603b      	str	r3, [r7, #0]
	token = strtok(RX_BUFF_FROM_DTU, "_");
 8001566:	490f      	ldr	r1, [pc, #60]	; (80015a4 <split_Command_from_DTU+0x48>)
 8001568:	480f      	ldr	r0, [pc, #60]	; (80015a8 <split_Command_from_DTU+0x4c>)
 800156a:	f003 fe15 	bl	8005198 <strtok>
 800156e:	6078      	str	r0, [r7, #4]

	while( token != NULL ) {
 8001570:	e00f      	b.n	8001592 <split_Command_from_DTU+0x36>
		printf( " %s\n", token );
 8001572:	6879      	ldr	r1, [r7, #4]
 8001574:	480d      	ldr	r0, [pc, #52]	; (80015ac <split_Command_from_DTU+0x50>)
 8001576:	f003 fdc3 	bl	8005100 <iprintf>
		SPLIT_RX_BUFF_FROM_DTU[j++] = token;
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	603a      	str	r2, [r7, #0]
 8001580:	490b      	ldr	r1, [pc, #44]	; (80015b0 <split_Command_from_DTU+0x54>)
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		token = strtok(NULL, "_");
 8001588:	4906      	ldr	r1, [pc, #24]	; (80015a4 <split_Command_from_DTU+0x48>)
 800158a:	2000      	movs	r0, #0
 800158c:	f003 fe04 	bl	8005198 <strtok>
 8001590:	6078      	str	r0, [r7, #4]
	while( token != NULL ) {
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d1ec      	bne.n	8001572 <split_Command_from_DTU+0x16>
	}


}
 8001598:	bf00      	nop
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	080077f4 	.word	0x080077f4
 80015a8:	2000046c 	.word	0x2000046c
 80015ac:	080077f8 	.word	0x080077f8
 80015b0:	20000474 	.word	0x20000474

080015b4 <concat_Command_for_STC>:


void concat_Command_for_STC(){
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0

	/************* Set First & End Hex Byte *************/
	TX_COMMAND_TO_STC[0] = STX;
 80015b8:	4b84      	ldr	r3, [pc, #528]	; (80017cc <concat_Command_for_STC+0x218>)
 80015ba:	881a      	ldrh	r2, [r3, #0]
 80015bc:	4b84      	ldr	r3, [pc, #528]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80015be:	801a      	strh	r2, [r3, #0]
	TX_COMMAND_TO_STC[5] = ENX;
 80015c0:	4b84      	ldr	r3, [pc, #528]	; (80017d4 <concat_Command_for_STC+0x220>)
 80015c2:	881a      	ldrh	r2, [r3, #0]
 80015c4:	4b82      	ldr	r3, [pc, #520]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80015c6:	815a      	strh	r2, [r3, #10]

	/************* Set Second & Fifth Hex Byte *************/

	if(strncmp(SPLIT_RX_BUFF_FROM_DTU[0], MOTOR_FIRST_STRING[0], 3) == 0){
 80015c8:	4b83      	ldr	r3, [pc, #524]	; (80017d8 <concat_Command_for_STC+0x224>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2203      	movs	r2, #3
 80015ce:	4983      	ldr	r1, [pc, #524]	; (80017dc <concat_Command_for_STC+0x228>)
 80015d0:	4618      	mov	r0, r3
 80015d2:	f003 fdcd 	bl	8005170 <strncmp>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d108      	bne.n	80015ee <concat_Command_for_STC+0x3a>
		TX_COMMAND_TO_STC[1] = SINGLE_MOTOR_DISPENSING;// ------------------------>single motor dispensing = 0x02
 80015dc:	4b80      	ldr	r3, [pc, #512]	; (80017e0 <concat_Command_for_STC+0x22c>)
 80015de:	881a      	ldrh	r2, [r3, #0]
 80015e0:	4b7b      	ldr	r3, [pc, #492]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80015e2:	805a      	strh	r2, [r3, #2]
		TX_COMMAND_TO_STC[4] = SINGLE_MOTOR_DISPENSING_MODE;// ------------------->spiral cargo mode with drop sensor = 0x01
 80015e4:	4b7f      	ldr	r3, [pc, #508]	; (80017e4 <concat_Command_for_STC+0x230>)
 80015e6:	881a      	ldrh	r2, [r3, #0]
 80015e8:	4b79      	ldr	r3, [pc, #484]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80015ea:	811a      	strh	r2, [r3, #8]
 80015ec:	e011      	b.n	8001612 <concat_Command_for_STC+0x5e>
	}
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[0], MOTOR_FIRST_STRING[1], 3) == 0){
 80015ee:	4b7a      	ldr	r3, [pc, #488]	; (80017d8 <concat_Command_for_STC+0x224>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2203      	movs	r2, #3
 80015f4:	497c      	ldr	r1, [pc, #496]	; (80017e8 <concat_Command_for_STC+0x234>)
 80015f6:	4618      	mov	r0, r3
 80015f8:	f003 fdba 	bl	8005170 <strncmp>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d107      	bne.n	8001612 <concat_Command_for_STC+0x5e>
	    TX_COMMAND_TO_STC[1] = TEST_MOTOR_FUNCTION;// ---------------------------->test motor function = 0x03
 8001602:	4b7a      	ldr	r3, [pc, #488]	; (80017ec <concat_Command_for_STC+0x238>)
 8001604:	881a      	ldrh	r2, [r3, #0]
 8001606:	4b72      	ldr	r3, [pc, #456]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001608:	805a      	strh	r2, [r3, #2]
	    TX_COMMAND_TO_STC[4] = TEST_MOTOR_FUNCTION_MODE;// ----------------------->test if spiral cargo motor not connected = 0x11
 800160a:	4b79      	ldr	r3, [pc, #484]	; (80017f0 <concat_Command_for_STC+0x23c>)
 800160c:	881a      	ldrh	r2, [r3, #0]
 800160e:	4b70      	ldr	r3, [pc, #448]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001610:	811a      	strh	r2, [r3, #8]
	else{

	}

	/************* Set Third Hex Byte (Motor MOTOR_ROW)*************/
	if(strncmp(SPLIT_RX_BUFF_FROM_DTU[1], MOTOR_SECOND_STRING[0], 1) == 0){
 8001612:	4b71      	ldr	r3, [pc, #452]	; (80017d8 <concat_Command_for_STC+0x224>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	781a      	ldrb	r2, [r3, #0]
 8001618:	4b76      	ldr	r3, [pc, #472]	; (80017f4 <concat_Command_for_STC+0x240>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d104      	bne.n	800162c <concat_Command_for_STC+0x78>
		TX_COMMAND_TO_STC[2] = MOTOR_ROW[0];// ------------------------------------------>A = 0x06
 8001622:	4b75      	ldr	r3, [pc, #468]	; (80017f8 <concat_Command_for_STC+0x244>)
 8001624:	881a      	ldrh	r2, [r3, #0]
 8001626:	4b6a      	ldr	r3, [pc, #424]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001628:	809a      	strh	r2, [r3, #4]
 800162a:	e03f      	b.n	80016ac <concat_Command_for_STC+0xf8>
	}
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[1], MOTOR_SECOND_STRING[1], 1) == 0){
 800162c:	4b6a      	ldr	r3, [pc, #424]	; (80017d8 <concat_Command_for_STC+0x224>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	781a      	ldrb	r2, [r3, #0]
 8001632:	4b70      	ldr	r3, [pc, #448]	; (80017f4 <concat_Command_for_STC+0x240>)
 8001634:	785b      	ldrb	r3, [r3, #1]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b00      	cmp	r3, #0
 800163a:	d104      	bne.n	8001646 <concat_Command_for_STC+0x92>
		TX_COMMAND_TO_STC[2] = MOTOR_ROW[1];// ------------------------------------------>B = 0x05
 800163c:	4b6e      	ldr	r3, [pc, #440]	; (80017f8 <concat_Command_for_STC+0x244>)
 800163e:	885a      	ldrh	r2, [r3, #2]
 8001640:	4b63      	ldr	r3, [pc, #396]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001642:	809a      	strh	r2, [r3, #4]
 8001644:	e032      	b.n	80016ac <concat_Command_for_STC+0xf8>
	}
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[1], MOTOR_SECOND_STRING[2], 1) == 0){
 8001646:	4b64      	ldr	r3, [pc, #400]	; (80017d8 <concat_Command_for_STC+0x224>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	781a      	ldrb	r2, [r3, #0]
 800164c:	4b69      	ldr	r3, [pc, #420]	; (80017f4 <concat_Command_for_STC+0x240>)
 800164e:	789b      	ldrb	r3, [r3, #2]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d104      	bne.n	8001660 <concat_Command_for_STC+0xac>
		TX_COMMAND_TO_STC[2] = MOTOR_ROW[2];// ------------------------------------------>C = 0x04
 8001656:	4b68      	ldr	r3, [pc, #416]	; (80017f8 <concat_Command_for_STC+0x244>)
 8001658:	889a      	ldrh	r2, [r3, #4]
 800165a:	4b5d      	ldr	r3, [pc, #372]	; (80017d0 <concat_Command_for_STC+0x21c>)
 800165c:	809a      	strh	r2, [r3, #4]
 800165e:	e025      	b.n	80016ac <concat_Command_for_STC+0xf8>
	}
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[1], MOTOR_SECOND_STRING[3], 1) == 0){
 8001660:	4b5d      	ldr	r3, [pc, #372]	; (80017d8 <concat_Command_for_STC+0x224>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	781a      	ldrb	r2, [r3, #0]
 8001666:	4b63      	ldr	r3, [pc, #396]	; (80017f4 <concat_Command_for_STC+0x240>)
 8001668:	78db      	ldrb	r3, [r3, #3]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	d104      	bne.n	800167a <concat_Command_for_STC+0xc6>
		TX_COMMAND_TO_STC[2] = MOTOR_ROW[3];// ------------------------------------------>D = 0x03
 8001670:	4b61      	ldr	r3, [pc, #388]	; (80017f8 <concat_Command_for_STC+0x244>)
 8001672:	88da      	ldrh	r2, [r3, #6]
 8001674:	4b56      	ldr	r3, [pc, #344]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001676:	809a      	strh	r2, [r3, #4]
 8001678:	e018      	b.n	80016ac <concat_Command_for_STC+0xf8>
	}
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[1], MOTOR_SECOND_STRING[4], 1) == 0){
 800167a:	4b57      	ldr	r3, [pc, #348]	; (80017d8 <concat_Command_for_STC+0x224>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	781a      	ldrb	r2, [r3, #0]
 8001680:	4b5c      	ldr	r3, [pc, #368]	; (80017f4 <concat_Command_for_STC+0x240>)
 8001682:	791b      	ldrb	r3, [r3, #4]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d104      	bne.n	8001694 <concat_Command_for_STC+0xe0>
		TX_COMMAND_TO_STC[2] = MOTOR_ROW[4];// ------------------------------------------>E = 0x02
 800168a:	4b5b      	ldr	r3, [pc, #364]	; (80017f8 <concat_Command_for_STC+0x244>)
 800168c:	891a      	ldrh	r2, [r3, #8]
 800168e:	4b50      	ldr	r3, [pc, #320]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001690:	809a      	strh	r2, [r3, #4]
 8001692:	e00b      	b.n	80016ac <concat_Command_for_STC+0xf8>
	}
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[1], MOTOR_SECOND_STRING[5], 1) == 0){
 8001694:	4b50      	ldr	r3, [pc, #320]	; (80017d8 <concat_Command_for_STC+0x224>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	781a      	ldrb	r2, [r3, #0]
 800169a:	4b56      	ldr	r3, [pc, #344]	; (80017f4 <concat_Command_for_STC+0x240>)
 800169c:	795b      	ldrb	r3, [r3, #5]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d103      	bne.n	80016ac <concat_Command_for_STC+0xf8>
		TX_COMMAND_TO_STC[2] = MOTOR_ROW[5];// ------------------------------------------>F = 0x01
 80016a4:	4b54      	ldr	r3, [pc, #336]	; (80017f8 <concat_Command_for_STC+0x244>)
 80016a6:	895a      	ldrh	r2, [r3, #10]
 80016a8:	4b49      	ldr	r3, [pc, #292]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80016aa:	809a      	strh	r2, [r3, #4]

	}

	/************* Set Fourth Hex Byte (Motor MOTOR_COLUMN)*************/

	if(strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[0], 1) == 0){
 80016ac:	4b4a      	ldr	r3, [pc, #296]	; (80017d8 <concat_Command_for_STC+0x224>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	781a      	ldrb	r2, [r3, #0]
 80016b2:	4b52      	ldr	r3, [pc, #328]	; (80017fc <concat_Command_for_STC+0x248>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d104      	bne.n	80016c6 <concat_Command_for_STC+0x112>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[0];// ------------------------------------------>1 = 0x0A
 80016bc:	4b50      	ldr	r3, [pc, #320]	; (8001800 <concat_Command_for_STC+0x24c>)
 80016be:	881a      	ldrh	r2, [r3, #0]
 80016c0:	4b43      	ldr	r3, [pc, #268]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80016c2:	80da      	strh	r2, [r3, #6]
	}
	else{

	}

}
 80016c4:	e0d1      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[1], 1) == 0){
 80016c6:	4b44      	ldr	r3, [pc, #272]	; (80017d8 <concat_Command_for_STC+0x224>)
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	781a      	ldrb	r2, [r3, #0]
 80016cc:	4b4b      	ldr	r3, [pc, #300]	; (80017fc <concat_Command_for_STC+0x248>)
 80016ce:	785b      	ldrb	r3, [r3, #1]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d104      	bne.n	80016e0 <concat_Command_for_STC+0x12c>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[1];// ------------------------------------------>2 = 0x09
 80016d6:	4b4a      	ldr	r3, [pc, #296]	; (8001800 <concat_Command_for_STC+0x24c>)
 80016d8:	885a      	ldrh	r2, [r3, #2]
 80016da:	4b3d      	ldr	r3, [pc, #244]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80016dc:	80da      	strh	r2, [r3, #6]
}
 80016de:	e0c4      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[2], 1) == 0){
 80016e0:	4b3d      	ldr	r3, [pc, #244]	; (80017d8 <concat_Command_for_STC+0x224>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	781a      	ldrb	r2, [r3, #0]
 80016e6:	4b45      	ldr	r3, [pc, #276]	; (80017fc <concat_Command_for_STC+0x248>)
 80016e8:	789b      	ldrb	r3, [r3, #2]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d104      	bne.n	80016fa <concat_Command_for_STC+0x146>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[2];// ------------------------------------------>3 = 0x08
 80016f0:	4b43      	ldr	r3, [pc, #268]	; (8001800 <concat_Command_for_STC+0x24c>)
 80016f2:	889a      	ldrh	r2, [r3, #4]
 80016f4:	4b36      	ldr	r3, [pc, #216]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80016f6:	80da      	strh	r2, [r3, #6]
}
 80016f8:	e0b7      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[3], 1) == 0){
 80016fa:	4b37      	ldr	r3, [pc, #220]	; (80017d8 <concat_Command_for_STC+0x224>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	781a      	ldrb	r2, [r3, #0]
 8001700:	4b3e      	ldr	r3, [pc, #248]	; (80017fc <concat_Command_for_STC+0x248>)
 8001702:	78db      	ldrb	r3, [r3, #3]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b00      	cmp	r3, #0
 8001708:	d104      	bne.n	8001714 <concat_Command_for_STC+0x160>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[3];// ------------------------------------------>4 = 0x07
 800170a:	4b3d      	ldr	r3, [pc, #244]	; (8001800 <concat_Command_for_STC+0x24c>)
 800170c:	88da      	ldrh	r2, [r3, #6]
 800170e:	4b30      	ldr	r3, [pc, #192]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001710:	80da      	strh	r2, [r3, #6]
}
 8001712:	e0aa      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[4], 1) == 0){
 8001714:	4b30      	ldr	r3, [pc, #192]	; (80017d8 <concat_Command_for_STC+0x224>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	781a      	ldrb	r2, [r3, #0]
 800171a:	4b38      	ldr	r3, [pc, #224]	; (80017fc <concat_Command_for_STC+0x248>)
 800171c:	791b      	ldrb	r3, [r3, #4]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b00      	cmp	r3, #0
 8001722:	d104      	bne.n	800172e <concat_Command_for_STC+0x17a>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[4];// ------------------------------------------>5 = 0x06
 8001724:	4b36      	ldr	r3, [pc, #216]	; (8001800 <concat_Command_for_STC+0x24c>)
 8001726:	891a      	ldrh	r2, [r3, #8]
 8001728:	4b29      	ldr	r3, [pc, #164]	; (80017d0 <concat_Command_for_STC+0x21c>)
 800172a:	80da      	strh	r2, [r3, #6]
}
 800172c:	e09d      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[5], 1) == 0){
 800172e:	4b2a      	ldr	r3, [pc, #168]	; (80017d8 <concat_Command_for_STC+0x224>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	781a      	ldrb	r2, [r3, #0]
 8001734:	4b31      	ldr	r3, [pc, #196]	; (80017fc <concat_Command_for_STC+0x248>)
 8001736:	795b      	ldrb	r3, [r3, #5]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d104      	bne.n	8001748 <concat_Command_for_STC+0x194>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[5];// ------------------------------------------>6 = 0x05
 800173e:	4b30      	ldr	r3, [pc, #192]	; (8001800 <concat_Command_for_STC+0x24c>)
 8001740:	895a      	ldrh	r2, [r3, #10]
 8001742:	4b23      	ldr	r3, [pc, #140]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001744:	80da      	strh	r2, [r3, #6]
}
 8001746:	e090      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[6], 1) == 0){
 8001748:	4b23      	ldr	r3, [pc, #140]	; (80017d8 <concat_Command_for_STC+0x224>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	781a      	ldrb	r2, [r3, #0]
 800174e:	4b2b      	ldr	r3, [pc, #172]	; (80017fc <concat_Command_for_STC+0x248>)
 8001750:	799b      	ldrb	r3, [r3, #6]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b00      	cmp	r3, #0
 8001756:	d104      	bne.n	8001762 <concat_Command_for_STC+0x1ae>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[6];// ------------------------------------------>7 = 0x04
 8001758:	4b29      	ldr	r3, [pc, #164]	; (8001800 <concat_Command_for_STC+0x24c>)
 800175a:	899a      	ldrh	r2, [r3, #12]
 800175c:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <concat_Command_for_STC+0x21c>)
 800175e:	80da      	strh	r2, [r3, #6]
}
 8001760:	e083      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[7], 1) == 0){
 8001762:	4b1d      	ldr	r3, [pc, #116]	; (80017d8 <concat_Command_for_STC+0x224>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	781a      	ldrb	r2, [r3, #0]
 8001768:	4b24      	ldr	r3, [pc, #144]	; (80017fc <concat_Command_for_STC+0x248>)
 800176a:	79db      	ldrb	r3, [r3, #7]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d104      	bne.n	800177c <concat_Command_for_STC+0x1c8>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[7];// ------------------------------------------>8 = 0x03
 8001772:	4b23      	ldr	r3, [pc, #140]	; (8001800 <concat_Command_for_STC+0x24c>)
 8001774:	89da      	ldrh	r2, [r3, #14]
 8001776:	4b16      	ldr	r3, [pc, #88]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001778:	80da      	strh	r2, [r3, #6]
}
 800177a:	e076      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[8], 1) == 0){
 800177c:	4b16      	ldr	r3, [pc, #88]	; (80017d8 <concat_Command_for_STC+0x224>)
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	781a      	ldrb	r2, [r3, #0]
 8001782:	4b1e      	ldr	r3, [pc, #120]	; (80017fc <concat_Command_for_STC+0x248>)
 8001784:	7a1b      	ldrb	r3, [r3, #8]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b00      	cmp	r3, #0
 800178a:	d104      	bne.n	8001796 <concat_Command_for_STC+0x1e2>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[8];// ------------------------------------------>9 = 0x02
 800178c:	4b1c      	ldr	r3, [pc, #112]	; (8001800 <concat_Command_for_STC+0x24c>)
 800178e:	8a1a      	ldrh	r2, [r3, #16]
 8001790:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <concat_Command_for_STC+0x21c>)
 8001792:	80da      	strh	r2, [r3, #6]
}
 8001794:	e069      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[9], 1) == 0){
 8001796:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <concat_Command_for_STC+0x224>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	781a      	ldrb	r2, [r3, #0]
 800179c:	4b17      	ldr	r3, [pc, #92]	; (80017fc <concat_Command_for_STC+0x248>)
 800179e:	7a5b      	ldrb	r3, [r3, #9]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d104      	bne.n	80017b0 <concat_Command_for_STC+0x1fc>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[9];// ------------------------------------------>A = 0x01 for AA / 10A
 80017a6:	4b16      	ldr	r3, [pc, #88]	; (8001800 <concat_Command_for_STC+0x24c>)
 80017a8:	8a5a      	ldrh	r2, [r3, #18]
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80017ac:	80da      	strh	r2, [r3, #6]
}
 80017ae:	e05c      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[10], 1) == 0){
 80017b0:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <concat_Command_for_STC+0x224>)
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	781a      	ldrb	r2, [r3, #0]
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <concat_Command_for_STC+0x248>)
 80017b8:	7a9b      	ldrb	r3, [r3, #10]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d121      	bne.n	8001804 <concat_Command_for_STC+0x250>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[9];// ------------------------------------------>B = 0x01 for BB / 10B
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <concat_Command_for_STC+0x24c>)
 80017c2:	8a5a      	ldrh	r2, [r3, #18]
 80017c4:	4b02      	ldr	r3, [pc, #8]	; (80017d0 <concat_Command_for_STC+0x21c>)
 80017c6:	80da      	strh	r2, [r3, #6]
}
 80017c8:	e04f      	b.n	800186a <concat_Command_for_STC+0x2b6>
 80017ca:	bf00      	nop
 80017cc:	20000038 	.word	0x20000038
 80017d0:	200004b4 	.word	0x200004b4
 80017d4:	2000003a 	.word	0x2000003a
 80017d8:	20000474 	.word	0x20000474
 80017dc:	20000018 	.word	0x20000018
 80017e0:	2000003c 	.word	0x2000003c
 80017e4:	2000003e 	.word	0x2000003e
 80017e8:	2000001b 	.word	0x2000001b
 80017ec:	20000040 	.word	0x20000040
 80017f0:	20000042 	.word	0x20000042
 80017f4:	20000020 	.word	0x20000020
 80017f8:	20000044 	.word	0x20000044
 80017fc:	20000028 	.word	0x20000028
 8001800:	20000050 	.word	0x20000050
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[11], 1) == 0){
 8001804:	4b1a      	ldr	r3, [pc, #104]	; (8001870 <concat_Command_for_STC+0x2bc>)
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	781a      	ldrb	r2, [r3, #0]
 800180a:	4b1a      	ldr	r3, [pc, #104]	; (8001874 <concat_Command_for_STC+0x2c0>)
 800180c:	7adb      	ldrb	r3, [r3, #11]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b00      	cmp	r3, #0
 8001812:	d104      	bne.n	800181e <concat_Command_for_STC+0x26a>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[9];// ------------------------------------------>C = 0x01 for CC / 10C
 8001814:	4b18      	ldr	r3, [pc, #96]	; (8001878 <concat_Command_for_STC+0x2c4>)
 8001816:	8a5a      	ldrh	r2, [r3, #18]
 8001818:	4b18      	ldr	r3, [pc, #96]	; (800187c <concat_Command_for_STC+0x2c8>)
 800181a:	80da      	strh	r2, [r3, #6]
}
 800181c:	e025      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[12], 1) == 0){
 800181e:	4b14      	ldr	r3, [pc, #80]	; (8001870 <concat_Command_for_STC+0x2bc>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	781a      	ldrb	r2, [r3, #0]
 8001824:	4b13      	ldr	r3, [pc, #76]	; (8001874 <concat_Command_for_STC+0x2c0>)
 8001826:	7b1b      	ldrb	r3, [r3, #12]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b00      	cmp	r3, #0
 800182c:	d104      	bne.n	8001838 <concat_Command_for_STC+0x284>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[9];// ------------------------------------------>D = 0x01 for DD / 10D
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <concat_Command_for_STC+0x2c4>)
 8001830:	8a5a      	ldrh	r2, [r3, #18]
 8001832:	4b12      	ldr	r3, [pc, #72]	; (800187c <concat_Command_for_STC+0x2c8>)
 8001834:	80da      	strh	r2, [r3, #6]
}
 8001836:	e018      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[13], 1) == 0){
 8001838:	4b0d      	ldr	r3, [pc, #52]	; (8001870 <concat_Command_for_STC+0x2bc>)
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	781a      	ldrb	r2, [r3, #0]
 800183e:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <concat_Command_for_STC+0x2c0>)
 8001840:	7b5b      	ldrb	r3, [r3, #13]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	d104      	bne.n	8001852 <concat_Command_for_STC+0x29e>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[9];// ------------------------------------------>E = 0x01 for EE / 10E
 8001848:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <concat_Command_for_STC+0x2c4>)
 800184a:	8a5a      	ldrh	r2, [r3, #18]
 800184c:	4b0b      	ldr	r3, [pc, #44]	; (800187c <concat_Command_for_STC+0x2c8>)
 800184e:	80da      	strh	r2, [r3, #6]
}
 8001850:	e00b      	b.n	800186a <concat_Command_for_STC+0x2b6>
	else if (strncmp(SPLIT_RX_BUFF_FROM_DTU[2], MOTOR_THIRD_STRING[14], 1) == 0){
 8001852:	4b07      	ldr	r3, [pc, #28]	; (8001870 <concat_Command_for_STC+0x2bc>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	781a      	ldrb	r2, [r3, #0]
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <concat_Command_for_STC+0x2c0>)
 800185a:	7b9b      	ldrb	r3, [r3, #14]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b00      	cmp	r3, #0
 8001860:	d103      	bne.n	800186a <concat_Command_for_STC+0x2b6>
		TX_COMMAND_TO_STC[3] = MOTOR_COLUMN[9];// ------------------------------------------>F = 0x01 for FF / 10F
 8001862:	4b05      	ldr	r3, [pc, #20]	; (8001878 <concat_Command_for_STC+0x2c4>)
 8001864:	8a5a      	ldrh	r2, [r3, #18]
 8001866:	4b05      	ldr	r3, [pc, #20]	; (800187c <concat_Command_for_STC+0x2c8>)
 8001868:	80da      	strh	r2, [r3, #6]
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000474 	.word	0x20000474
 8001874:	20000028 	.word	0x20000028
 8001878:	20000050 	.word	0x20000050
 800187c:	200004b4 	.word	0x200004b4

08001880 <send_Command_to_STC>:

void send_Command_to_STC(void){
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0

	HAL_UART_Transmit_IT(&huart2, TX_COMMAND_TO_STC, 6);
 8001884:	2206      	movs	r2, #6
 8001886:	4903      	ldr	r1, [pc, #12]	; (8001894 <send_Command_to_STC+0x14>)
 8001888:	4803      	ldr	r0, [pc, #12]	; (8001898 <send_Command_to_STC+0x18>)
 800188a:	f002 f9fa 	bl	8003c82 <HAL_UART_Transmit_IT>
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	200004b4 	.word	0x200004b4
 8001898:	20000310 	.word	0x20000310

0800189c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018a0:	f000 fcd6 	bl	8002250 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018a4:	f000 f866 	bl	8001974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018a8:	f000 f984 	bl	8001bb4 <MX_GPIO_Init>
  MX_DMA_Init();
 80018ac:	f000 f94c 	bl	8001b48 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80018b0:	f000 f8f6 	bl	8001aa0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80018b4:	f000 f91e 	bl	8001af4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80018b8:	f000 f8a2 	bl	8001a00 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80018bc:	4812      	ldr	r0, [pc, #72]	; (8001908 <main+0x6c>)
 80018be:	f001 ff2f 	bl	8003720 <HAL_TIM_Base_Start>
  HAL_UART_Receive_DMA(&huart2, RX_DATA_FROM_STC, 5);
 80018c2:	2205      	movs	r2, #5
 80018c4:	4911      	ldr	r1, [pc, #68]	; (800190c <main+0x70>)
 80018c6:	4812      	ldr	r0, [pc, #72]	; (8001910 <main+0x74>)
 80018c8:	f002 fa4f 	bl	8003d6a <HAL_UART_Receive_DMA>
  HAL_UART_Receive_IT(&huart1,RX_BUFF_FROM_DTU, 7);
 80018cc:	2207      	movs	r2, #7
 80018ce:	4911      	ldr	r1, [pc, #68]	; (8001914 <main+0x78>)
 80018d0:	4811      	ldr	r0, [pc, #68]	; (8001918 <main+0x7c>)
 80018d2:	f002 fa1a 	bl	8003d0a <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(tx_to_DTU_enable == 1){
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <main+0x80>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d104      	bne.n	80018e8 <main+0x4c>
		  transmit_Data_to_DTU();
 80018de:	f7ff fcfd 	bl	80012dc <transmit_Data_to_DTU>
		  tx_to_DTU_enable = 0;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	; (800191c <main+0x80>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
	  }
	  if(DOOR_STATUS == 0 && toggle_send_once == 1){
 80018e8:	4b0d      	ldr	r3, [pc, #52]	; (8001920 <main+0x84>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d108      	bne.n	8001902 <main+0x66>
 80018f0:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <main+0x88>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d104      	bne.n	8001902 <main+0x66>
		  transmit_Data_to_DTU();
 80018f8:	f7ff fcf0 	bl	80012dc <transmit_Data_to_DTU>
		  toggle_send_once = 0;
 80018fc:	4b09      	ldr	r3, [pc, #36]	; (8001924 <main+0x88>)
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
	  }
	  write_read_Temperature();
 8001902:	f7ff fc93 	bl	800122c <write_read_Temperature>
	  if(tx_to_DTU_enable == 1){
 8001906:	e7e6      	b.n	80018d6 <main+0x3a>
 8001908:	20000284 	.word	0x20000284
 800190c:	20000464 	.word	0x20000464
 8001910:	20000310 	.word	0x20000310
 8001914:	2000046c 	.word	0x2000046c
 8001918:	200002cc 	.word	0x200002cc
 800191c:	20000494 	.word	0x20000494
 8001920:	20000480 	.word	0x20000480
 8001924:	20000484 	.word	0x20000484

08001928 <HAL_GPIO_EXTI_Callback>:
  /* USER CODE END 3 */
}

// External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == DOOR_SENSOR_PIN) // INT Source is pin A9
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001938:	d111      	bne.n	800195e <HAL_GPIO_EXTI_Callback+0x36>
    {
    	if(HAL_GPIO_ReadPin(DOOR_SENSOR_PORT, DOOR_SENSOR_PIN) != GPIO_PIN_RESET){
 800193a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800193e:	480a      	ldr	r0, [pc, #40]	; (8001968 <HAL_GPIO_EXTI_Callback+0x40>)
 8001940:	f001 fa3c 	bl	8002dbc <HAL_GPIO_ReadPin>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d006      	beq.n	8001958 <HAL_GPIO_EXTI_Callback+0x30>
    		DOOR_STATUS = 0;
 800194a:	4b08      	ldr	r3, [pc, #32]	; (800196c <HAL_GPIO_EXTI_Callback+0x44>)
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
    		toggle_send_once = 1;
 8001950:	4b07      	ldr	r3, [pc, #28]	; (8001970 <HAL_GPIO_EXTI_Callback+0x48>)
 8001952:	2201      	movs	r2, #1
 8001954:	601a      	str	r2, [r3, #0]
		}
		else{
			DOOR_STATUS = 1;
		}
    }
}
 8001956:	e002      	b.n	800195e <HAL_GPIO_EXTI_Callback+0x36>
			DOOR_STATUS = 1;
 8001958:	4b04      	ldr	r3, [pc, #16]	; (800196c <HAL_GPIO_EXTI_Callback+0x44>)
 800195a:	2201      	movs	r2, #1
 800195c:	601a      	str	r2, [r3, #0]
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40010c00 	.word	0x40010c00
 800196c:	20000480 	.word	0x20000480
 8001970:	20000484 	.word	0x20000484

08001974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b090      	sub	sp, #64	; 0x40
 8001978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197a:	f107 0318 	add.w	r3, r7, #24
 800197e:	2228      	movs	r2, #40	; 0x28
 8001980:	2100      	movs	r1, #0
 8001982:	4618      	mov	r0, r3
 8001984:	f002 ff54 	bl	8004830 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001988:	1d3b      	adds	r3, r7, #4
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]
 8001994:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001996:	2301      	movs	r3, #1
 8001998:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800199a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800199e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80019a0:	2300      	movs	r3, #0
 80019a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a4:	2301      	movs	r3, #1
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a8:	2302      	movs	r3, #2
 80019aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80019b2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80019b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b8:	f107 0318 	add.w	r3, r7, #24
 80019bc:	4618      	mov	r0, r3
 80019be:	f001 fa45 	bl	8002e4c <HAL_RCC_OscConfig>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80019c8:	f000 f956 	bl	8001c78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019cc:	230f      	movs	r3, #15
 80019ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019d0:	2302      	movs	r3, #2
 80019d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019de:	2300      	movs	r3, #0
 80019e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019e2:	1d3b      	adds	r3, r7, #4
 80019e4:	2102      	movs	r1, #2
 80019e6:	4618      	mov	r0, r3
 80019e8:	f001 fcb2 	bl	8003350 <HAL_RCC_ClockConfig>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80019f2:	f000 f941 	bl	8001c78 <Error_Handler>
  }
}
 80019f6:	bf00      	nop
 80019f8:	3740      	adds	r7, #64	; 0x40
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a06:	f107 0308 	add.w	r3, r7, #8
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a14:	463b      	mov	r3, r7
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a1e:	4a1f      	ldr	r2, [pc, #124]	; (8001a9c <MX_TIM1_Init+0x9c>)
 8001a20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001a22:	4b1d      	ldr	r3, [pc, #116]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a24:	2247      	movs	r2, #71	; 0x47
 8001a26:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a28:	4b1b      	ldr	r3, [pc, #108]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001a2e:	4b1a      	ldr	r3, [pc, #104]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a30:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001a34:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a36:	4b18      	ldr	r3, [pc, #96]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a3c:	4b16      	ldr	r3, [pc, #88]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a42:	4b15      	ldr	r3, [pc, #84]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a48:	4813      	ldr	r0, [pc, #76]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a4a:	f001 fe19 	bl	8003680 <HAL_TIM_Base_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001a54:	f000 f910 	bl	8001c78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a5e:	f107 0308 	add.w	r3, r7, #8
 8001a62:	4619      	mov	r1, r3
 8001a64:	480c      	ldr	r0, [pc, #48]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a66:	f001 fea5 	bl	80037b4 <HAL_TIM_ConfigClockSource>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001a70:	f000 f902 	bl	8001c78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a74:	2300      	movs	r3, #0
 8001a76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4805      	ldr	r0, [pc, #20]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a82:	f002 f853 	bl	8003b2c <HAL_TIMEx_MasterConfigSynchronization>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001a8c:	f000 f8f4 	bl	8001c78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a90:	bf00      	nop
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000284 	.word	0x20000284
 8001a9c:	40012c00 	.word	0x40012c00

08001aa0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	; (8001aec <MX_USART1_UART_Init+0x4c>)
 8001aa6:	4a12      	ldr	r2, [pc, #72]	; (8001af0 <MX_USART1_UART_Init+0x50>)
 8001aa8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <MX_USART1_UART_Init+0x4c>)
 8001aac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ab0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <MX_USART1_UART_Init+0x4c>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ac4:	4b09      	ldr	r3, [pc, #36]	; (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ac6:	220c      	movs	r2, #12
 8001ac8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aca:	4b08      	ldr	r3, [pc, #32]	; (8001aec <MX_USART1_UART_Init+0x4c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ad6:	4805      	ldr	r0, [pc, #20]	; (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ad8:	f002 f886 	bl	8003be8 <HAL_UART_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ae2:	f000 f8c9 	bl	8001c78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	200002cc 	.word	0x200002cc
 8001af0:	40013800 	.word	0x40013800

08001af4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001af8:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001afa:	4a12      	ldr	r2, [pc, #72]	; (8001b44 <MX_USART2_UART_Init+0x50>)
 8001afc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001afe:	4b10      	ldr	r3, [pc, #64]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b00:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b0c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b0e:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b14:	4b0a      	ldr	r3, [pc, #40]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b1c:	220c      	movs	r2, #12
 8001b1e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b20:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b26:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b2c:	4804      	ldr	r0, [pc, #16]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b2e:	f002 f85b 	bl	8003be8 <HAL_UART_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 8001b38:	f000 f89e 	bl	8001c78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b3c:	bf00      	nop
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000310 	.word	0x20000310
 8001b44:	40004400 	.word	0x40004400

08001b48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b4e:	4b18      	ldr	r3, [pc, #96]	; (8001bb0 <MX_DMA_Init+0x68>)
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	4a17      	ldr	r2, [pc, #92]	; (8001bb0 <MX_DMA_Init+0x68>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6153      	str	r3, [r2, #20]
 8001b5a:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <MX_DMA_Init+0x68>)
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2100      	movs	r1, #0
 8001b6a:	200e      	movs	r0, #14
 8001b6c:	f000 fccd 	bl	800250a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001b70:	200e      	movs	r0, #14
 8001b72:	f000 fce6 	bl	8002542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2100      	movs	r1, #0
 8001b7a:	200f      	movs	r0, #15
 8001b7c:	f000 fcc5 	bl	800250a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001b80:	200f      	movs	r0, #15
 8001b82:	f000 fcde 	bl	8002542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2100      	movs	r1, #0
 8001b8a:	2010      	movs	r0, #16
 8001b8c:	f000 fcbd 	bl	800250a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001b90:	2010      	movs	r0, #16
 8001b92:	f000 fcd6 	bl	8002542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2100      	movs	r1, #0
 8001b9a:	2011      	movs	r0, #17
 8001b9c:	f000 fcb5 	bl	800250a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001ba0:	2011      	movs	r0, #17
 8001ba2:	f000 fcce 	bl	8002542 <HAL_NVIC_EnableIRQ>

}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40021000 	.word	0x40021000

08001bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b088      	sub	sp, #32
 8001bb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bba:	f107 0310 	add.w	r3, r7, #16
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bc8:	4b27      	ldr	r3, [pc, #156]	; (8001c68 <MX_GPIO_Init+0xb4>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	4a26      	ldr	r2, [pc, #152]	; (8001c68 <MX_GPIO_Init+0xb4>)
 8001bce:	f043 0320 	orr.w	r3, r3, #32
 8001bd2:	6193      	str	r3, [r2, #24]
 8001bd4:	4b24      	ldr	r3, [pc, #144]	; (8001c68 <MX_GPIO_Init+0xb4>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	f003 0320 	and.w	r3, r3, #32
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be0:	4b21      	ldr	r3, [pc, #132]	; (8001c68 <MX_GPIO_Init+0xb4>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	4a20      	ldr	r2, [pc, #128]	; (8001c68 <MX_GPIO_Init+0xb4>)
 8001be6:	f043 0304 	orr.w	r3, r3, #4
 8001bea:	6193      	str	r3, [r2, #24]
 8001bec:	4b1e      	ldr	r3, [pc, #120]	; (8001c68 <MX_GPIO_Init+0xb4>)
 8001bee:	699b      	ldr	r3, [r3, #24]
 8001bf0:	f003 0304 	and.w	r3, r3, #4
 8001bf4:	60bb      	str	r3, [r7, #8]
 8001bf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf8:	4b1b      	ldr	r3, [pc, #108]	; (8001c68 <MX_GPIO_Init+0xb4>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	4a1a      	ldr	r2, [pc, #104]	; (8001c68 <MX_GPIO_Init+0xb4>)
 8001bfe:	f043 0308 	orr.w	r3, r3, #8
 8001c02:	6193      	str	r3, [r2, #24]
 8001c04:	4b18      	ldr	r3, [pc, #96]	; (8001c68 <MX_GPIO_Init+0xb4>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f003 0308 	and.w	r3, r3, #8
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2180      	movs	r1, #128	; 0x80
 8001c14:	4815      	ldr	r0, [pc, #84]	; (8001c6c <MX_GPIO_Init+0xb8>)
 8001c16:	f001 f8e8 	bl	8002dea <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c1a:	2380      	movs	r3, #128	; 0x80
 8001c1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c26:	2302      	movs	r3, #2
 8001c28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2a:	f107 0310 	add.w	r3, r7, #16
 8001c2e:	4619      	mov	r1, r3
 8001c30:	480e      	ldr	r0, [pc, #56]	; (8001c6c <MX_GPIO_Init+0xb8>)
 8001c32:	f000 ff3f 	bl	8002ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001c3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c40:	2301      	movs	r3, #1
 8001c42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c44:	f107 0310 	add.w	r3, r7, #16
 8001c48:	4619      	mov	r1, r3
 8001c4a:	480a      	ldr	r0, [pc, #40]	; (8001c74 <MX_GPIO_Init+0xc0>)
 8001c4c:	f000 ff32 	bl	8002ab4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001c50:	2200      	movs	r2, #0
 8001c52:	2100      	movs	r1, #0
 8001c54:	2017      	movs	r0, #23
 8001c56:	f000 fc58 	bl	800250a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c5a:	2017      	movs	r0, #23
 8001c5c:	f000 fc71 	bl	8002542 <HAL_NVIC_EnableIRQ>

}
 8001c60:	bf00      	nop
 8001c62:	3720      	adds	r7, #32
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	40010800 	.word	0x40010800
 8001c70:	10310000 	.word	0x10310000
 8001c74:	40010c00 	.word	0x40010c00

08001c78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c7c:	b672      	cpsid	i
}
 8001c7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c80:	e7fe      	b.n	8001c80 <Error_Handler+0x8>
	...

08001c84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c8a:	4b15      	ldr	r3, [pc, #84]	; (8001ce0 <HAL_MspInit+0x5c>)
 8001c8c:	699b      	ldr	r3, [r3, #24]
 8001c8e:	4a14      	ldr	r2, [pc, #80]	; (8001ce0 <HAL_MspInit+0x5c>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6193      	str	r3, [r2, #24]
 8001c96:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <HAL_MspInit+0x5c>)
 8001c98:	699b      	ldr	r3, [r3, #24]
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ca2:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <HAL_MspInit+0x5c>)
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	4a0e      	ldr	r2, [pc, #56]	; (8001ce0 <HAL_MspInit+0x5c>)
 8001ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cac:	61d3      	str	r3, [r2, #28]
 8001cae:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <HAL_MspInit+0x5c>)
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cba:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <HAL_MspInit+0x60>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	4a04      	ldr	r2, [pc, #16]	; (8001ce4 <HAL_MspInit+0x60>)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	3714      	adds	r7, #20
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40010000 	.word	0x40010000

08001ce8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a09      	ldr	r2, [pc, #36]	; (8001d1c <HAL_TIM_Base_MspInit+0x34>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d10b      	bne.n	8001d12 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cfa:	4b09      	ldr	r3, [pc, #36]	; (8001d20 <HAL_TIM_Base_MspInit+0x38>)
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	4a08      	ldr	r2, [pc, #32]	; (8001d20 <HAL_TIM_Base_MspInit+0x38>)
 8001d00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d04:	6193      	str	r3, [r2, #24]
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <HAL_TIM_Base_MspInit+0x38>)
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001d12:	bf00      	nop
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr
 8001d1c:	40012c00 	.word	0x40012c00
 8001d20:	40021000 	.word	0x40021000

08001d24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08a      	sub	sp, #40	; 0x28
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2c:	f107 0318 	add.w	r3, r7, #24
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a8c      	ldr	r2, [pc, #560]	; (8001f70 <HAL_UART_MspInit+0x24c>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	f040 8087 	bne.w	8001e54 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d46:	4b8b      	ldr	r3, [pc, #556]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	4a8a      	ldr	r2, [pc, #552]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d50:	6193      	str	r3, [r2, #24]
 8001d52:	4b88      	ldr	r3, [pc, #544]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d5a:	617b      	str	r3, [r7, #20]
 8001d5c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5e:	4b85      	ldr	r3, [pc, #532]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001d60:	699b      	ldr	r3, [r3, #24]
 8001d62:	4a84      	ldr	r2, [pc, #528]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001d64:	f043 0304 	orr.w	r3, r3, #4
 8001d68:	6193      	str	r3, [r2, #24]
 8001d6a:	4b82      	ldr	r3, [pc, #520]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	f003 0304 	and.w	r3, r3, #4
 8001d72:	613b      	str	r3, [r7, #16]
 8001d74:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d80:	2303      	movs	r3, #3
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d84:	f107 0318 	add.w	r3, r7, #24
 8001d88:	4619      	mov	r1, r3
 8001d8a:	487b      	ldr	r0, [pc, #492]	; (8001f78 <HAL_UART_MspInit+0x254>)
 8001d8c:	f000 fe92 	bl	8002ab4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9e:	f107 0318 	add.w	r3, r7, #24
 8001da2:	4619      	mov	r1, r3
 8001da4:	4874      	ldr	r0, [pc, #464]	; (8001f78 <HAL_UART_MspInit+0x254>)
 8001da6:	f000 fe85 	bl	8002ab4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001daa:	4b74      	ldr	r3, [pc, #464]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001dac:	4a74      	ldr	r2, [pc, #464]	; (8001f80 <HAL_UART_MspInit+0x25c>)
 8001dae:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001db0:	4b72      	ldr	r3, [pc, #456]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001db6:	4b71      	ldr	r3, [pc, #452]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dbc:	4b6f      	ldr	r3, [pc, #444]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001dbe:	2280      	movs	r2, #128	; 0x80
 8001dc0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dc2:	4b6e      	ldr	r3, [pc, #440]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dc8:	4b6c      	ldr	r3, [pc, #432]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001dce:	4b6b      	ldr	r3, [pc, #428]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001dd0:	2220      	movs	r2, #32
 8001dd2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dd4:	4b69      	ldr	r3, [pc, #420]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001dda:	4868      	ldr	r0, [pc, #416]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001ddc:	f000 fbcc 	bl	8002578 <HAL_DMA_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8001de6:	f7ff ff47 	bl	8001c78 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a63      	ldr	r2, [pc, #396]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001dee:	639a      	str	r2, [r3, #56]	; 0x38
 8001df0:	4a62      	ldr	r2, [pc, #392]	; (8001f7c <HAL_UART_MspInit+0x258>)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001df6:	4b63      	ldr	r3, [pc, #396]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001df8:	4a63      	ldr	r2, [pc, #396]	; (8001f88 <HAL_UART_MspInit+0x264>)
 8001dfa:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001dfc:	4b61      	ldr	r3, [pc, #388]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001dfe:	2210      	movs	r2, #16
 8001e00:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e02:	4b60      	ldr	r3, [pc, #384]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e08:	4b5e      	ldr	r3, [pc, #376]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001e0a:	2280      	movs	r2, #128	; 0x80
 8001e0c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e0e:	4b5d      	ldr	r3, [pc, #372]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e14:	4b5b      	ldr	r3, [pc, #364]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8001e1a:	4b5a      	ldr	r3, [pc, #360]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001e1c:	2220      	movs	r2, #32
 8001e1e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e20:	4b58      	ldr	r3, [pc, #352]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001e26:	4857      	ldr	r0, [pc, #348]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001e28:	f000 fba6 	bl	8002578 <HAL_DMA_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001e32:	f7ff ff21 	bl	8001c78 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a52      	ldr	r2, [pc, #328]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001e3a:	635a      	str	r2, [r3, #52]	; 0x34
 8001e3c:	4a51      	ldr	r2, [pc, #324]	; (8001f84 <HAL_UART_MspInit+0x260>)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2100      	movs	r1, #0
 8001e46:	2025      	movs	r0, #37	; 0x25
 8001e48:	f000 fb5f 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e4c:	2025      	movs	r0, #37	; 0x25
 8001e4e:	f000 fb78 	bl	8002542 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e52:	e089      	b.n	8001f68 <HAL_UART_MspInit+0x244>
  else if(huart->Instance==USART2)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a4c      	ldr	r2, [pc, #304]	; (8001f8c <HAL_UART_MspInit+0x268>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	f040 8084 	bne.w	8001f68 <HAL_UART_MspInit+0x244>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e60:	4b44      	ldr	r3, [pc, #272]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	4a43      	ldr	r2, [pc, #268]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001e66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e6a:	61d3      	str	r3, [r2, #28]
 8001e6c:	4b41      	ldr	r3, [pc, #260]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001e6e:	69db      	ldr	r3, [r3, #28]
 8001e70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e78:	4b3e      	ldr	r3, [pc, #248]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	4a3d      	ldr	r2, [pc, #244]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001e7e:	f043 0304 	orr.w	r3, r3, #4
 8001e82:	6193      	str	r3, [r2, #24]
 8001e84:	4b3b      	ldr	r3, [pc, #236]	; (8001f74 <HAL_UART_MspInit+0x250>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e90:	2304      	movs	r3, #4
 8001e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e94:	2302      	movs	r3, #2
 8001e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9c:	f107 0318 	add.w	r3, r7, #24
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4835      	ldr	r0, [pc, #212]	; (8001f78 <HAL_UART_MspInit+0x254>)
 8001ea4:	f000 fe06 	bl	8002ab4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ea8:	2308      	movs	r3, #8
 8001eaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eac:	2300      	movs	r3, #0
 8001eae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb4:	f107 0318 	add.w	r3, r7, #24
 8001eb8:	4619      	mov	r1, r3
 8001eba:	482f      	ldr	r0, [pc, #188]	; (8001f78 <HAL_UART_MspInit+0x254>)
 8001ebc:	f000 fdfa 	bl	8002ab4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001ec0:	4b33      	ldr	r3, [pc, #204]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001ec2:	4a34      	ldr	r2, [pc, #208]	; (8001f94 <HAL_UART_MspInit+0x270>)
 8001ec4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ec6:	4b32      	ldr	r3, [pc, #200]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ecc:	4b30      	ldr	r3, [pc, #192]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ed2:	4b2f      	ldr	r3, [pc, #188]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001ed4:	2280      	movs	r2, #128	; 0x80
 8001ed6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ed8:	4b2d      	ldr	r3, [pc, #180]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ede:	4b2c      	ldr	r3, [pc, #176]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001ee4:	4b2a      	ldr	r3, [pc, #168]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001ee6:	2220      	movs	r2, #32
 8001ee8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001eea:	4b29      	ldr	r3, [pc, #164]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001ef0:	4827      	ldr	r0, [pc, #156]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001ef2:	f000 fb41 	bl	8002578 <HAL_DMA_Init>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8001efc:	f7ff febc 	bl	8001c78 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a23      	ldr	r2, [pc, #140]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001f04:	639a      	str	r2, [r3, #56]	; 0x38
 8001f06:	4a22      	ldr	r2, [pc, #136]	; (8001f90 <HAL_UART_MspInit+0x26c>)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001f0c:	4b22      	ldr	r3, [pc, #136]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f0e:	4a23      	ldr	r2, [pc, #140]	; (8001f9c <HAL_UART_MspInit+0x278>)
 8001f10:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f12:	4b21      	ldr	r3, [pc, #132]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f14:	2210      	movs	r2, #16
 8001f16:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f18:	4b1f      	ldr	r3, [pc, #124]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f1e:	4b1e      	ldr	r3, [pc, #120]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f20:	2280      	movs	r2, #128	; 0x80
 8001f22:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f24:	4b1c      	ldr	r3, [pc, #112]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f2a:	4b1b      	ldr	r3, [pc, #108]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8001f30:	4b19      	ldr	r3, [pc, #100]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f32:	2220      	movs	r2, #32
 8001f34:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f36:	4b18      	ldr	r3, [pc, #96]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001f3c:	4816      	ldr	r0, [pc, #88]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f3e:	f000 fb1b 	bl	8002578 <HAL_DMA_Init>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <HAL_UART_MspInit+0x228>
      Error_Handler();
 8001f48:	f7ff fe96 	bl	8001c78 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a12      	ldr	r2, [pc, #72]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f50:	635a      	str	r2, [r3, #52]	; 0x34
 8001f52:	4a11      	ldr	r2, [pc, #68]	; (8001f98 <HAL_UART_MspInit+0x274>)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	2026      	movs	r0, #38	; 0x26
 8001f5e:	f000 fad4 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f62:	2026      	movs	r0, #38	; 0x26
 8001f64:	f000 faed 	bl	8002542 <HAL_NVIC_EnableIRQ>
}
 8001f68:	bf00      	nop
 8001f6a:	3728      	adds	r7, #40	; 0x28
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40013800 	.word	0x40013800
 8001f74:	40021000 	.word	0x40021000
 8001f78:	40010800 	.word	0x40010800
 8001f7c:	20000354 	.word	0x20000354
 8001f80:	40020058 	.word	0x40020058
 8001f84:	20000398 	.word	0x20000398
 8001f88:	40020044 	.word	0x40020044
 8001f8c:	40004400 	.word	0x40004400
 8001f90:	200003dc 	.word	0x200003dc
 8001f94:	4002006c 	.word	0x4002006c
 8001f98:	20000420 	.word	0x20000420
 8001f9c:	40020080 	.word	0x40020080

08001fa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fa4:	e7fe      	b.n	8001fa4 <NMI_Handler+0x4>

08001fa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001faa:	e7fe      	b.n	8001faa <HardFault_Handler+0x4>

08001fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb0:	e7fe      	b.n	8001fb0 <MemManage_Handler+0x4>

08001fb2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb6:	e7fe      	b.n	8001fb6 <BusFault_Handler+0x4>

08001fb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fbc:	e7fe      	b.n	8001fbc <UsageFault_Handler+0x4>

08001fbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr

08001fca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bc80      	pop	{r7}
 8001fd4:	4770      	bx	lr

08001fd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr

08001fe2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fe6:	f000 f979 	bl	80022dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
	...

08001ff0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001ff4:	4802      	ldr	r0, [pc, #8]	; (8002000 <DMA1_Channel4_IRQHandler+0x10>)
 8001ff6:	f000 fc29 	bl	800284c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000398 	.word	0x20000398

08002004 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002008:	4802      	ldr	r0, [pc, #8]	; (8002014 <DMA1_Channel5_IRQHandler+0x10>)
 800200a:	f000 fc1f 	bl	800284c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	20000354 	.word	0x20000354

08002018 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800201c:	4802      	ldr	r0, [pc, #8]	; (8002028 <DMA1_Channel6_IRQHandler+0x10>)
 800201e:	f000 fc15 	bl	800284c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	200003dc 	.word	0x200003dc

0800202c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002030:	4802      	ldr	r0, [pc, #8]	; (800203c <DMA1_Channel7_IRQHandler+0x10>)
 8002032:	f000 fc0b 	bl	800284c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000420 	.word	0x20000420

08002040 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002044:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002048:	f000 fee8 	bl	8002e1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}

08002050 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <USART1_IRQHandler+0x10>)
 8002056:	f001 feb9 	bl	8003dcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	200002cc 	.word	0x200002cc

08002064 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002068:	4802      	ldr	r0, [pc, #8]	; (8002074 <USART2_IRQHandler+0x10>)
 800206a:	f001 feaf 	bl	8003dcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000310 	.word	0x20000310

08002078 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
	return 1;
 800207c:	2301      	movs	r3, #1
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	bc80      	pop	{r7}
 8002084:	4770      	bx	lr

08002086 <_kill>:

int _kill(int pid, int sig)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b082      	sub	sp, #8
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
 800208e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002090:	f002 fba4 	bl	80047dc <__errno>
 8002094:	4603      	mov	r3, r0
 8002096:	2216      	movs	r2, #22
 8002098:	601a      	str	r2, [r3, #0]
	return -1;
 800209a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <_exit>:

void _exit (int status)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b082      	sub	sp, #8
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80020ae:	f04f 31ff 	mov.w	r1, #4294967295
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f7ff ffe7 	bl	8002086 <_kill>
	while (1) {}		/* Make sure we hang here */
 80020b8:	e7fe      	b.n	80020b8 <_exit+0x12>

080020ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020ba:	b580      	push	{r7, lr}
 80020bc:	b086      	sub	sp, #24
 80020be:	af00      	add	r7, sp, #0
 80020c0:	60f8      	str	r0, [r7, #12]
 80020c2:	60b9      	str	r1, [r7, #8]
 80020c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c6:	2300      	movs	r3, #0
 80020c8:	617b      	str	r3, [r7, #20]
 80020ca:	e00a      	b.n	80020e2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80020cc:	f3af 8000 	nop.w
 80020d0:	4601      	mov	r1, r0
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	1c5a      	adds	r2, r3, #1
 80020d6:	60ba      	str	r2, [r7, #8]
 80020d8:	b2ca      	uxtb	r2, r1
 80020da:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	3301      	adds	r3, #1
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	dbf0      	blt.n	80020cc <_read+0x12>
	}

return len;
 80020ea:	687b      	ldr	r3, [r7, #4]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002100:	2300      	movs	r3, #0
 8002102:	617b      	str	r3, [r7, #20]
 8002104:	e009      	b.n	800211a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	1c5a      	adds	r2, r3, #1
 800210a:	60ba      	str	r2, [r7, #8]
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	4618      	mov	r0, r3
 8002110:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	3301      	adds	r3, #1
 8002118:	617b      	str	r3, [r7, #20]
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	429a      	cmp	r2, r3
 8002120:	dbf1      	blt.n	8002106 <_write+0x12>
	}
	return len;
 8002122:	687b      	ldr	r3, [r7, #4]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <_close>:

int _close(int file)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	return -1;
 8002134:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002138:	4618      	mov	r0, r3
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr

08002142 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002142:	b480      	push	{r7}
 8002144:	b083      	sub	sp, #12
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
 800214a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002152:	605a      	str	r2, [r3, #4]
	return 0;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <_isatty>:

int _isatty(int file)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
	return 1;
 8002168:	2301      	movs	r3, #1
}
 800216a:	4618      	mov	r0, r3
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr

08002174 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
	return 0;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3714      	adds	r7, #20
 8002186:	46bd      	mov	sp, r7
 8002188:	bc80      	pop	{r7}
 800218a:	4770      	bx	lr

0800218c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002194:	4a14      	ldr	r2, [pc, #80]	; (80021e8 <_sbrk+0x5c>)
 8002196:	4b15      	ldr	r3, [pc, #84]	; (80021ec <_sbrk+0x60>)
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021a0:	4b13      	ldr	r3, [pc, #76]	; (80021f0 <_sbrk+0x64>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d102      	bne.n	80021ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021a8:	4b11      	ldr	r3, [pc, #68]	; (80021f0 <_sbrk+0x64>)
 80021aa:	4a12      	ldr	r2, [pc, #72]	; (80021f4 <_sbrk+0x68>)
 80021ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ae:	4b10      	ldr	r3, [pc, #64]	; (80021f0 <_sbrk+0x64>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4413      	add	r3, r2
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d207      	bcs.n	80021cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021bc:	f002 fb0e 	bl	80047dc <__errno>
 80021c0:	4603      	mov	r3, r0
 80021c2:	220c      	movs	r2, #12
 80021c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ca:	e009      	b.n	80021e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021cc:	4b08      	ldr	r3, [pc, #32]	; (80021f0 <_sbrk+0x64>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021d2:	4b07      	ldr	r3, [pc, #28]	; (80021f0 <_sbrk+0x64>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	4a05      	ldr	r2, [pc, #20]	; (80021f0 <_sbrk+0x64>)
 80021dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021de:	68fb      	ldr	r3, [r7, #12]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3718      	adds	r7, #24
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	20005000 	.word	0x20005000
 80021ec:	00000400 	.word	0x00000400
 80021f0:	200004c0 	.word	0x200004c0
 80021f4:	200004d8 	.word	0x200004d8

080021f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002204:	480c      	ldr	r0, [pc, #48]	; (8002238 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002206:	490d      	ldr	r1, [pc, #52]	; (800223c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002208:	4a0d      	ldr	r2, [pc, #52]	; (8002240 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800220a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800220c:	e002      	b.n	8002214 <LoopCopyDataInit>

0800220e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800220e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002212:	3304      	adds	r3, #4

08002214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002218:	d3f9      	bcc.n	800220e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800221a:	4a0a      	ldr	r2, [pc, #40]	; (8002244 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800221c:	4c0a      	ldr	r4, [pc, #40]	; (8002248 <LoopFillZerobss+0x22>)
  movs r3, #0
 800221e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002220:	e001      	b.n	8002226 <LoopFillZerobss>

08002222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002224:	3204      	adds	r2, #4

08002226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002228:	d3fb      	bcc.n	8002222 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800222a:	f7ff ffe5 	bl	80021f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800222e:	f002 fadb 	bl	80047e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002232:	f7ff fb33 	bl	800189c <main>
  bx lr
 8002236:	4770      	bx	lr
  ldr r0, =_sdata
 8002238:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800223c:	20000268 	.word	0x20000268
  ldr r2, =_sidata
 8002240:	08007c68 	.word	0x08007c68
  ldr r2, =_sbss
 8002244:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 8002248:	200004d8 	.word	0x200004d8

0800224c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800224c:	e7fe      	b.n	800224c <ADC1_2_IRQHandler>
	...

08002250 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002254:	4b08      	ldr	r3, [pc, #32]	; (8002278 <HAL_Init+0x28>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a07      	ldr	r2, [pc, #28]	; (8002278 <HAL_Init+0x28>)
 800225a:	f043 0310 	orr.w	r3, r3, #16
 800225e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002260:	2003      	movs	r0, #3
 8002262:	f000 f947 	bl	80024f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002266:	200f      	movs	r0, #15
 8002268:	f000 f808 	bl	800227c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800226c:	f7ff fd0a 	bl	8001c84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40022000 	.word	0x40022000

0800227c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <HAL_InitTick+0x54>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <HAL_InitTick+0x58>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	4619      	mov	r1, r3
 800228e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002292:	fbb3 f3f1 	udiv	r3, r3, r1
 8002296:	fbb2 f3f3 	udiv	r3, r2, r3
 800229a:	4618      	mov	r0, r3
 800229c:	f000 f95f 	bl	800255e <HAL_SYSTICK_Config>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e00e      	b.n	80022c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b0f      	cmp	r3, #15
 80022ae:	d80a      	bhi.n	80022c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022b0:	2200      	movs	r2, #0
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	f04f 30ff 	mov.w	r0, #4294967295
 80022b8:	f000 f927 	bl	800250a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022bc:	4a06      	ldr	r2, [pc, #24]	; (80022d8 <HAL_InitTick+0x5c>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022c2:	2300      	movs	r3, #0
 80022c4:	e000      	b.n	80022c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	2000008c 	.word	0x2000008c
 80022d4:	20000094 	.word	0x20000094
 80022d8:	20000090 	.word	0x20000090

080022dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022e0:	4b05      	ldr	r3, [pc, #20]	; (80022f8 <HAL_IncTick+0x1c>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	461a      	mov	r2, r3
 80022e6:	4b05      	ldr	r3, [pc, #20]	; (80022fc <HAL_IncTick+0x20>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4413      	add	r3, r2
 80022ec:	4a03      	ldr	r2, [pc, #12]	; (80022fc <HAL_IncTick+0x20>)
 80022ee:	6013      	str	r3, [r2, #0]
}
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr
 80022f8:	20000094 	.word	0x20000094
 80022fc:	200004c4 	.word	0x200004c4

08002300 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  return uwTick;
 8002304:	4b02      	ldr	r3, [pc, #8]	; (8002310 <HAL_GetTick+0x10>)
 8002306:	681b      	ldr	r3, [r3, #0]
}
 8002308:	4618      	mov	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr
 8002310:	200004c4 	.word	0x200004c4

08002314 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800231c:	f7ff fff0 	bl	8002300 <HAL_GetTick>
 8002320:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800232c:	d005      	beq.n	800233a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800232e:	4b0a      	ldr	r3, [pc, #40]	; (8002358 <HAL_Delay+0x44>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	461a      	mov	r2, r3
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	4413      	add	r3, r2
 8002338:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800233a:	bf00      	nop
 800233c:	f7ff ffe0 	bl	8002300 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	429a      	cmp	r2, r3
 800234a:	d8f7      	bhi.n	800233c <HAL_Delay+0x28>
  {
  }
}
 800234c:	bf00      	nop
 800234e:	bf00      	nop
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000094 	.word	0x20000094

0800235c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800236c:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <__NVIC_SetPriorityGrouping+0x44>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002378:	4013      	ands	r3, r2
 800237a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002384:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800238c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800238e:	4a04      	ldr	r2, [pc, #16]	; (80023a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	60d3      	str	r3, [r2, #12]
}
 8002394:	bf00      	nop
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023a8:	4b04      	ldr	r3, [pc, #16]	; (80023bc <__NVIC_GetPriorityGrouping+0x18>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	0a1b      	lsrs	r3, r3, #8
 80023ae:	f003 0307 	and.w	r3, r3, #7
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	e000ed00 	.word	0xe000ed00

080023c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	db0b      	blt.n	80023ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	f003 021f 	and.w	r2, r3, #31
 80023d8:	4906      	ldr	r1, [pc, #24]	; (80023f4 <__NVIC_EnableIRQ+0x34>)
 80023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023de:	095b      	lsrs	r3, r3, #5
 80023e0:	2001      	movs	r0, #1
 80023e2:	fa00 f202 	lsl.w	r2, r0, r2
 80023e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr
 80023f4:	e000e100 	.word	0xe000e100

080023f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	6039      	str	r1, [r7, #0]
 8002402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002408:	2b00      	cmp	r3, #0
 800240a:	db0a      	blt.n	8002422 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	b2da      	uxtb	r2, r3
 8002410:	490c      	ldr	r1, [pc, #48]	; (8002444 <__NVIC_SetPriority+0x4c>)
 8002412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002416:	0112      	lsls	r2, r2, #4
 8002418:	b2d2      	uxtb	r2, r2
 800241a:	440b      	add	r3, r1
 800241c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002420:	e00a      	b.n	8002438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	b2da      	uxtb	r2, r3
 8002426:	4908      	ldr	r1, [pc, #32]	; (8002448 <__NVIC_SetPriority+0x50>)
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	3b04      	subs	r3, #4
 8002430:	0112      	lsls	r2, r2, #4
 8002432:	b2d2      	uxtb	r2, r2
 8002434:	440b      	add	r3, r1
 8002436:	761a      	strb	r2, [r3, #24]
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	bc80      	pop	{r7}
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	e000e100 	.word	0xe000e100
 8002448:	e000ed00 	.word	0xe000ed00

0800244c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800244c:	b480      	push	{r7}
 800244e:	b089      	sub	sp, #36	; 0x24
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	f1c3 0307 	rsb	r3, r3, #7
 8002466:	2b04      	cmp	r3, #4
 8002468:	bf28      	it	cs
 800246a:	2304      	movcs	r3, #4
 800246c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	3304      	adds	r3, #4
 8002472:	2b06      	cmp	r3, #6
 8002474:	d902      	bls.n	800247c <NVIC_EncodePriority+0x30>
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	3b03      	subs	r3, #3
 800247a:	e000      	b.n	800247e <NVIC_EncodePriority+0x32>
 800247c:	2300      	movs	r3, #0
 800247e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002480:	f04f 32ff 	mov.w	r2, #4294967295
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43da      	mvns	r2, r3
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	401a      	ands	r2, r3
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002494:	f04f 31ff 	mov.w	r1, #4294967295
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	fa01 f303 	lsl.w	r3, r1, r3
 800249e:	43d9      	mvns	r1, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a4:	4313      	orrs	r3, r2
         );
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3724      	adds	r7, #36	; 0x24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024c0:	d301      	bcc.n	80024c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024c2:	2301      	movs	r3, #1
 80024c4:	e00f      	b.n	80024e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024c6:	4a0a      	ldr	r2, [pc, #40]	; (80024f0 <SysTick_Config+0x40>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ce:	210f      	movs	r1, #15
 80024d0:	f04f 30ff 	mov.w	r0, #4294967295
 80024d4:	f7ff ff90 	bl	80023f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024d8:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <SysTick_Config+0x40>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024de:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <SysTick_Config+0x40>)
 80024e0:	2207      	movs	r2, #7
 80024e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	e000e010 	.word	0xe000e010

080024f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff ff2d 	bl	800235c <__NVIC_SetPriorityGrouping>
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800250a:	b580      	push	{r7, lr}
 800250c:	b086      	sub	sp, #24
 800250e:	af00      	add	r7, sp, #0
 8002510:	4603      	mov	r3, r0
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
 8002516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800251c:	f7ff ff42 	bl	80023a4 <__NVIC_GetPriorityGrouping>
 8002520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	68b9      	ldr	r1, [r7, #8]
 8002526:	6978      	ldr	r0, [r7, #20]
 8002528:	f7ff ff90 	bl	800244c <NVIC_EncodePriority>
 800252c:	4602      	mov	r2, r0
 800252e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002532:	4611      	mov	r1, r2
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff ff5f 	bl	80023f8 <__NVIC_SetPriority>
}
 800253a:	bf00      	nop
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b082      	sub	sp, #8
 8002546:	af00      	add	r7, sp, #0
 8002548:	4603      	mov	r3, r0
 800254a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800254c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff ff35 	bl	80023c0 <__NVIC_EnableIRQ>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b082      	sub	sp, #8
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7ff ffa2 	bl	80024b0 <SysTick_Config>
 800256c:	4603      	mov	r3, r0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
	...

08002578 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e043      	b.n	8002616 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	461a      	mov	r2, r3
 8002594:	4b22      	ldr	r3, [pc, #136]	; (8002620 <HAL_DMA_Init+0xa8>)
 8002596:	4413      	add	r3, r2
 8002598:	4a22      	ldr	r2, [pc, #136]	; (8002624 <HAL_DMA_Init+0xac>)
 800259a:	fba2 2303 	umull	r2, r3, r2, r3
 800259e:	091b      	lsrs	r3, r3, #4
 80025a0:	009a      	lsls	r2, r3, #2
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a1f      	ldr	r2, [pc, #124]	; (8002628 <HAL_DMA_Init+0xb0>)
 80025aa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2202      	movs	r2, #2
 80025b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80025c2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80025c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80025d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	695b      	ldr	r3, [r3, #20]
 80025e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3714      	adds	r7, #20
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr
 8002620:	bffdfff8 	.word	0xbffdfff8
 8002624:	cccccccd 	.word	0xcccccccd
 8002628:	40020000 	.word	0x40020000

0800262c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
 8002638:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800263a:	2300      	movs	r3, #0
 800263c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d101      	bne.n	800264c <HAL_DMA_Start_IT+0x20>
 8002648:	2302      	movs	r3, #2
 800264a:	e04a      	b.n	80026e2 <HAL_DMA_Start_IT+0xb6>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800265a:	2b01      	cmp	r3, #1
 800265c:	d13a      	bne.n	80026d4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2202      	movs	r2, #2
 8002662:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2200      	movs	r2, #0
 800266a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 0201 	bic.w	r2, r2, #1
 800267a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	68b9      	ldr	r1, [r7, #8]
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 f9e8 	bl	8002a58 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800268c:	2b00      	cmp	r3, #0
 800268e:	d008      	beq.n	80026a2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f042 020e 	orr.w	r2, r2, #14
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	e00f      	b.n	80026c2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 0204 	bic.w	r2, r2, #4
 80026b0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f042 020a 	orr.w	r2, r2, #10
 80026c0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f042 0201 	orr.w	r2, r2, #1
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	e005      	b.n	80026e0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80026dc:	2302      	movs	r3, #2
 80026de:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80026e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b085      	sub	sp, #20
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026f2:	2300      	movs	r3, #0
 80026f4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d008      	beq.n	8002712 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2204      	movs	r2, #4
 8002704:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e020      	b.n	8002754 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 020e 	bic.w	r2, r2, #14
 8002720:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 0201 	bic.w	r2, r2, #1
 8002730:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800273a:	2101      	movs	r1, #1
 800273c:	fa01 f202 	lsl.w	r2, r1, r2
 8002740:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002752:	7bfb      	ldrb	r3, [r7, #15]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3714      	adds	r7, #20
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr
	...

08002760 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002768:	2300      	movs	r3, #0
 800276a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002772:	2b02      	cmp	r3, #2
 8002774:	d005      	beq.n	8002782 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2204      	movs	r2, #4
 800277a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	73fb      	strb	r3, [r7, #15]
 8002780:	e051      	b.n	8002826 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 020e 	bic.w	r2, r2, #14
 8002790:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0201 	bic.w	r2, r2, #1
 80027a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a22      	ldr	r2, [pc, #136]	; (8002830 <HAL_DMA_Abort_IT+0xd0>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d029      	beq.n	8002800 <HAL_DMA_Abort_IT+0xa0>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a20      	ldr	r2, [pc, #128]	; (8002834 <HAL_DMA_Abort_IT+0xd4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d022      	beq.n	80027fc <HAL_DMA_Abort_IT+0x9c>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a1f      	ldr	r2, [pc, #124]	; (8002838 <HAL_DMA_Abort_IT+0xd8>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d01a      	beq.n	80027f6 <HAL_DMA_Abort_IT+0x96>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a1d      	ldr	r2, [pc, #116]	; (800283c <HAL_DMA_Abort_IT+0xdc>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d012      	beq.n	80027f0 <HAL_DMA_Abort_IT+0x90>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a1c      	ldr	r2, [pc, #112]	; (8002840 <HAL_DMA_Abort_IT+0xe0>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d00a      	beq.n	80027ea <HAL_DMA_Abort_IT+0x8a>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a1a      	ldr	r2, [pc, #104]	; (8002844 <HAL_DMA_Abort_IT+0xe4>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d102      	bne.n	80027e4 <HAL_DMA_Abort_IT+0x84>
 80027de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80027e2:	e00e      	b.n	8002802 <HAL_DMA_Abort_IT+0xa2>
 80027e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027e8:	e00b      	b.n	8002802 <HAL_DMA_Abort_IT+0xa2>
 80027ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027ee:	e008      	b.n	8002802 <HAL_DMA_Abort_IT+0xa2>
 80027f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027f4:	e005      	b.n	8002802 <HAL_DMA_Abort_IT+0xa2>
 80027f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027fa:	e002      	b.n	8002802 <HAL_DMA_Abort_IT+0xa2>
 80027fc:	2310      	movs	r3, #16
 80027fe:	e000      	b.n	8002802 <HAL_DMA_Abort_IT+0xa2>
 8002800:	2301      	movs	r3, #1
 8002802:	4a11      	ldr	r2, [pc, #68]	; (8002848 <HAL_DMA_Abort_IT+0xe8>)
 8002804:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	4798      	blx	r3
    } 
  }
  return status;
 8002826:	7bfb      	ldrb	r3, [r7, #15]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	40020008 	.word	0x40020008
 8002834:	4002001c 	.word	0x4002001c
 8002838:	40020030 	.word	0x40020030
 800283c:	40020044 	.word	0x40020044
 8002840:	40020058 	.word	0x40020058
 8002844:	4002006c 	.word	0x4002006c
 8002848:	40020000 	.word	0x40020000

0800284c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002868:	2204      	movs	r2, #4
 800286a:	409a      	lsls	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	4013      	ands	r3, r2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d04f      	beq.n	8002914 <HAL_DMA_IRQHandler+0xc8>
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	f003 0304 	and.w	r3, r3, #4
 800287a:	2b00      	cmp	r3, #0
 800287c:	d04a      	beq.n	8002914 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0320 	and.w	r3, r3, #32
 8002888:	2b00      	cmp	r3, #0
 800288a:	d107      	bne.n	800289c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f022 0204 	bic.w	r2, r2, #4
 800289a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a66      	ldr	r2, [pc, #408]	; (8002a3c <HAL_DMA_IRQHandler+0x1f0>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d029      	beq.n	80028fa <HAL_DMA_IRQHandler+0xae>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a65      	ldr	r2, [pc, #404]	; (8002a40 <HAL_DMA_IRQHandler+0x1f4>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d022      	beq.n	80028f6 <HAL_DMA_IRQHandler+0xaa>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a63      	ldr	r2, [pc, #396]	; (8002a44 <HAL_DMA_IRQHandler+0x1f8>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d01a      	beq.n	80028f0 <HAL_DMA_IRQHandler+0xa4>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a62      	ldr	r2, [pc, #392]	; (8002a48 <HAL_DMA_IRQHandler+0x1fc>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d012      	beq.n	80028ea <HAL_DMA_IRQHandler+0x9e>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a60      	ldr	r2, [pc, #384]	; (8002a4c <HAL_DMA_IRQHandler+0x200>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d00a      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x98>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a5f      	ldr	r2, [pc, #380]	; (8002a50 <HAL_DMA_IRQHandler+0x204>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d102      	bne.n	80028de <HAL_DMA_IRQHandler+0x92>
 80028d8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80028dc:	e00e      	b.n	80028fc <HAL_DMA_IRQHandler+0xb0>
 80028de:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80028e2:	e00b      	b.n	80028fc <HAL_DMA_IRQHandler+0xb0>
 80028e4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80028e8:	e008      	b.n	80028fc <HAL_DMA_IRQHandler+0xb0>
 80028ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028ee:	e005      	b.n	80028fc <HAL_DMA_IRQHandler+0xb0>
 80028f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028f4:	e002      	b.n	80028fc <HAL_DMA_IRQHandler+0xb0>
 80028f6:	2340      	movs	r3, #64	; 0x40
 80028f8:	e000      	b.n	80028fc <HAL_DMA_IRQHandler+0xb0>
 80028fa:	2304      	movs	r3, #4
 80028fc:	4a55      	ldr	r2, [pc, #340]	; (8002a54 <HAL_DMA_IRQHandler+0x208>)
 80028fe:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 8094 	beq.w	8002a32 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002912:	e08e      	b.n	8002a32 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002918:	2202      	movs	r2, #2
 800291a:	409a      	lsls	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4013      	ands	r3, r2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d056      	beq.n	80029d2 <HAL_DMA_IRQHandler+0x186>
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d051      	beq.n	80029d2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0320 	and.w	r3, r3, #32
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10b      	bne.n	8002954 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 020a 	bic.w	r2, r2, #10
 800294a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a38      	ldr	r2, [pc, #224]	; (8002a3c <HAL_DMA_IRQHandler+0x1f0>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d029      	beq.n	80029b2 <HAL_DMA_IRQHandler+0x166>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a37      	ldr	r2, [pc, #220]	; (8002a40 <HAL_DMA_IRQHandler+0x1f4>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d022      	beq.n	80029ae <HAL_DMA_IRQHandler+0x162>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a35      	ldr	r2, [pc, #212]	; (8002a44 <HAL_DMA_IRQHandler+0x1f8>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d01a      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x15c>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a34      	ldr	r2, [pc, #208]	; (8002a48 <HAL_DMA_IRQHandler+0x1fc>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d012      	beq.n	80029a2 <HAL_DMA_IRQHandler+0x156>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a32      	ldr	r2, [pc, #200]	; (8002a4c <HAL_DMA_IRQHandler+0x200>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d00a      	beq.n	800299c <HAL_DMA_IRQHandler+0x150>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a31      	ldr	r2, [pc, #196]	; (8002a50 <HAL_DMA_IRQHandler+0x204>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d102      	bne.n	8002996 <HAL_DMA_IRQHandler+0x14a>
 8002990:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002994:	e00e      	b.n	80029b4 <HAL_DMA_IRQHandler+0x168>
 8002996:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800299a:	e00b      	b.n	80029b4 <HAL_DMA_IRQHandler+0x168>
 800299c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029a0:	e008      	b.n	80029b4 <HAL_DMA_IRQHandler+0x168>
 80029a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029a6:	e005      	b.n	80029b4 <HAL_DMA_IRQHandler+0x168>
 80029a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029ac:	e002      	b.n	80029b4 <HAL_DMA_IRQHandler+0x168>
 80029ae:	2320      	movs	r3, #32
 80029b0:	e000      	b.n	80029b4 <HAL_DMA_IRQHandler+0x168>
 80029b2:	2302      	movs	r3, #2
 80029b4:	4a27      	ldr	r2, [pc, #156]	; (8002a54 <HAL_DMA_IRQHandler+0x208>)
 80029b6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d034      	beq.n	8002a32 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80029d0:	e02f      	b.n	8002a32 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	2208      	movs	r2, #8
 80029d8:	409a      	lsls	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	4013      	ands	r3, r2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d028      	beq.n	8002a34 <HAL_DMA_IRQHandler+0x1e8>
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	f003 0308 	and.w	r3, r3, #8
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d023      	beq.n	8002a34 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f022 020e 	bic.w	r2, r2, #14
 80029fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a04:	2101      	movs	r1, #1
 8002a06:	fa01 f202 	lsl.w	r2, r1, r2
 8002a0a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d004      	beq.n	8002a34 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	4798      	blx	r3
    }
  }
  return;
 8002a32:	bf00      	nop
 8002a34:	bf00      	nop
}
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40020008 	.word	0x40020008
 8002a40:	4002001c 	.word	0x4002001c
 8002a44:	40020030 	.word	0x40020030
 8002a48:	40020044 	.word	0x40020044
 8002a4c:	40020058 	.word	0x40020058
 8002a50:	4002006c 	.word	0x4002006c
 8002a54:	40020000 	.word	0x40020000

08002a58 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	607a      	str	r2, [r7, #4]
 8002a64:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6e:	2101      	movs	r1, #1
 8002a70:	fa01 f202 	lsl.w	r2, r1, r2
 8002a74:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2b10      	cmp	r3, #16
 8002a84:	d108      	bne.n	8002a98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a96:	e007      	b.n	8002aa8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	68ba      	ldr	r2, [r7, #8]
 8002a9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	60da      	str	r2, [r3, #12]
}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr
	...

08002ab4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b08b      	sub	sp, #44	; 0x2c
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ac6:	e169      	b.n	8002d9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ac8:	2201      	movs	r2, #1
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	69fa      	ldr	r2, [r7, #28]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	f040 8158 	bne.w	8002d96 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	4a9a      	ldr	r2, [pc, #616]	; (8002d54 <HAL_GPIO_Init+0x2a0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d05e      	beq.n	8002bae <HAL_GPIO_Init+0xfa>
 8002af0:	4a98      	ldr	r2, [pc, #608]	; (8002d54 <HAL_GPIO_Init+0x2a0>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d875      	bhi.n	8002be2 <HAL_GPIO_Init+0x12e>
 8002af6:	4a98      	ldr	r2, [pc, #608]	; (8002d58 <HAL_GPIO_Init+0x2a4>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d058      	beq.n	8002bae <HAL_GPIO_Init+0xfa>
 8002afc:	4a96      	ldr	r2, [pc, #600]	; (8002d58 <HAL_GPIO_Init+0x2a4>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d86f      	bhi.n	8002be2 <HAL_GPIO_Init+0x12e>
 8002b02:	4a96      	ldr	r2, [pc, #600]	; (8002d5c <HAL_GPIO_Init+0x2a8>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d052      	beq.n	8002bae <HAL_GPIO_Init+0xfa>
 8002b08:	4a94      	ldr	r2, [pc, #592]	; (8002d5c <HAL_GPIO_Init+0x2a8>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d869      	bhi.n	8002be2 <HAL_GPIO_Init+0x12e>
 8002b0e:	4a94      	ldr	r2, [pc, #592]	; (8002d60 <HAL_GPIO_Init+0x2ac>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d04c      	beq.n	8002bae <HAL_GPIO_Init+0xfa>
 8002b14:	4a92      	ldr	r2, [pc, #584]	; (8002d60 <HAL_GPIO_Init+0x2ac>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d863      	bhi.n	8002be2 <HAL_GPIO_Init+0x12e>
 8002b1a:	4a92      	ldr	r2, [pc, #584]	; (8002d64 <HAL_GPIO_Init+0x2b0>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d046      	beq.n	8002bae <HAL_GPIO_Init+0xfa>
 8002b20:	4a90      	ldr	r2, [pc, #576]	; (8002d64 <HAL_GPIO_Init+0x2b0>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d85d      	bhi.n	8002be2 <HAL_GPIO_Init+0x12e>
 8002b26:	2b12      	cmp	r3, #18
 8002b28:	d82a      	bhi.n	8002b80 <HAL_GPIO_Init+0xcc>
 8002b2a:	2b12      	cmp	r3, #18
 8002b2c:	d859      	bhi.n	8002be2 <HAL_GPIO_Init+0x12e>
 8002b2e:	a201      	add	r2, pc, #4	; (adr r2, 8002b34 <HAL_GPIO_Init+0x80>)
 8002b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b34:	08002baf 	.word	0x08002baf
 8002b38:	08002b89 	.word	0x08002b89
 8002b3c:	08002b9b 	.word	0x08002b9b
 8002b40:	08002bdd 	.word	0x08002bdd
 8002b44:	08002be3 	.word	0x08002be3
 8002b48:	08002be3 	.word	0x08002be3
 8002b4c:	08002be3 	.word	0x08002be3
 8002b50:	08002be3 	.word	0x08002be3
 8002b54:	08002be3 	.word	0x08002be3
 8002b58:	08002be3 	.word	0x08002be3
 8002b5c:	08002be3 	.word	0x08002be3
 8002b60:	08002be3 	.word	0x08002be3
 8002b64:	08002be3 	.word	0x08002be3
 8002b68:	08002be3 	.word	0x08002be3
 8002b6c:	08002be3 	.word	0x08002be3
 8002b70:	08002be3 	.word	0x08002be3
 8002b74:	08002be3 	.word	0x08002be3
 8002b78:	08002b91 	.word	0x08002b91
 8002b7c:	08002ba5 	.word	0x08002ba5
 8002b80:	4a79      	ldr	r2, [pc, #484]	; (8002d68 <HAL_GPIO_Init+0x2b4>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d013      	beq.n	8002bae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b86:	e02c      	b.n	8002be2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	623b      	str	r3, [r7, #32]
          break;
 8002b8e:	e029      	b.n	8002be4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	3304      	adds	r3, #4
 8002b96:	623b      	str	r3, [r7, #32]
          break;
 8002b98:	e024      	b.n	8002be4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	3308      	adds	r3, #8
 8002ba0:	623b      	str	r3, [r7, #32]
          break;
 8002ba2:	e01f      	b.n	8002be4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	330c      	adds	r3, #12
 8002baa:	623b      	str	r3, [r7, #32]
          break;
 8002bac:	e01a      	b.n	8002be4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d102      	bne.n	8002bbc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002bb6:	2304      	movs	r3, #4
 8002bb8:	623b      	str	r3, [r7, #32]
          break;
 8002bba:	e013      	b.n	8002be4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d105      	bne.n	8002bd0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bc4:	2308      	movs	r3, #8
 8002bc6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69fa      	ldr	r2, [r7, #28]
 8002bcc:	611a      	str	r2, [r3, #16]
          break;
 8002bce:	e009      	b.n	8002be4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bd0:	2308      	movs	r3, #8
 8002bd2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69fa      	ldr	r2, [r7, #28]
 8002bd8:	615a      	str	r2, [r3, #20]
          break;
 8002bda:	e003      	b.n	8002be4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	623b      	str	r3, [r7, #32]
          break;
 8002be0:	e000      	b.n	8002be4 <HAL_GPIO_Init+0x130>
          break;
 8002be2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	2bff      	cmp	r3, #255	; 0xff
 8002be8:	d801      	bhi.n	8002bee <HAL_GPIO_Init+0x13a>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	e001      	b.n	8002bf2 <HAL_GPIO_Init+0x13e>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	3304      	adds	r3, #4
 8002bf2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	2bff      	cmp	r3, #255	; 0xff
 8002bf8:	d802      	bhi.n	8002c00 <HAL_GPIO_Init+0x14c>
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	e002      	b.n	8002c06 <HAL_GPIO_Init+0x152>
 8002c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c02:	3b08      	subs	r3, #8
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	210f      	movs	r1, #15
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	fa01 f303 	lsl.w	r3, r1, r3
 8002c14:	43db      	mvns	r3, r3
 8002c16:	401a      	ands	r2, r3
 8002c18:	6a39      	ldr	r1, [r7, #32]
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c20:	431a      	orrs	r2, r3
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 80b1 	beq.w	8002d96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c34:	4b4d      	ldr	r3, [pc, #308]	; (8002d6c <HAL_GPIO_Init+0x2b8>)
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	4a4c      	ldr	r2, [pc, #304]	; (8002d6c <HAL_GPIO_Init+0x2b8>)
 8002c3a:	f043 0301 	orr.w	r3, r3, #1
 8002c3e:	6193      	str	r3, [r2, #24]
 8002c40:	4b4a      	ldr	r3, [pc, #296]	; (8002d6c <HAL_GPIO_Init+0x2b8>)
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	60bb      	str	r3, [r7, #8]
 8002c4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c4c:	4a48      	ldr	r2, [pc, #288]	; (8002d70 <HAL_GPIO_Init+0x2bc>)
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c50:	089b      	lsrs	r3, r3, #2
 8002c52:	3302      	adds	r3, #2
 8002c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5c:	f003 0303 	and.w	r3, r3, #3
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	220f      	movs	r2, #15
 8002c64:	fa02 f303 	lsl.w	r3, r2, r3
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	68fa      	ldr	r2, [r7, #12]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a40      	ldr	r2, [pc, #256]	; (8002d74 <HAL_GPIO_Init+0x2c0>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d013      	beq.n	8002ca0 <HAL_GPIO_Init+0x1ec>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a3f      	ldr	r2, [pc, #252]	; (8002d78 <HAL_GPIO_Init+0x2c4>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d00d      	beq.n	8002c9c <HAL_GPIO_Init+0x1e8>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a3e      	ldr	r2, [pc, #248]	; (8002d7c <HAL_GPIO_Init+0x2c8>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d007      	beq.n	8002c98 <HAL_GPIO_Init+0x1e4>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a3d      	ldr	r2, [pc, #244]	; (8002d80 <HAL_GPIO_Init+0x2cc>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d101      	bne.n	8002c94 <HAL_GPIO_Init+0x1e0>
 8002c90:	2303      	movs	r3, #3
 8002c92:	e006      	b.n	8002ca2 <HAL_GPIO_Init+0x1ee>
 8002c94:	2304      	movs	r3, #4
 8002c96:	e004      	b.n	8002ca2 <HAL_GPIO_Init+0x1ee>
 8002c98:	2302      	movs	r3, #2
 8002c9a:	e002      	b.n	8002ca2 <HAL_GPIO_Init+0x1ee>
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e000      	b.n	8002ca2 <HAL_GPIO_Init+0x1ee>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca4:	f002 0203 	and.w	r2, r2, #3
 8002ca8:	0092      	lsls	r2, r2, #2
 8002caa:	4093      	lsls	r3, r2
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002cb2:	492f      	ldr	r1, [pc, #188]	; (8002d70 <HAL_GPIO_Init+0x2bc>)
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	089b      	lsrs	r3, r3, #2
 8002cb8:	3302      	adds	r3, #2
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d006      	beq.n	8002cda <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ccc:	4b2d      	ldr	r3, [pc, #180]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	492c      	ldr	r1, [pc, #176]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	600b      	str	r3, [r1, #0]
 8002cd8:	e006      	b.n	8002ce8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002cda:	4b2a      	ldr	r3, [pc, #168]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	4928      	ldr	r1, [pc, #160]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d006      	beq.n	8002d02 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002cf4:	4b23      	ldr	r3, [pc, #140]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	4922      	ldr	r1, [pc, #136]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	604b      	str	r3, [r1, #4]
 8002d00:	e006      	b.n	8002d10 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d02:	4b20      	ldr	r3, [pc, #128]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	491e      	ldr	r1, [pc, #120]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d006      	beq.n	8002d2a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d1c:	4b19      	ldr	r3, [pc, #100]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	4918      	ldr	r1, [pc, #96]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	608b      	str	r3, [r1, #8]
 8002d28:	e006      	b.n	8002d38 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d2a:	4b16      	ldr	r3, [pc, #88]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002d2c:	689a      	ldr	r2, [r3, #8]
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	4914      	ldr	r1, [pc, #80]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d021      	beq.n	8002d88 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d44:	4b0f      	ldr	r3, [pc, #60]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002d46:	68da      	ldr	r2, [r3, #12]
 8002d48:	490e      	ldr	r1, [pc, #56]	; (8002d84 <HAL_GPIO_Init+0x2d0>)
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	60cb      	str	r3, [r1, #12]
 8002d50:	e021      	b.n	8002d96 <HAL_GPIO_Init+0x2e2>
 8002d52:	bf00      	nop
 8002d54:	10320000 	.word	0x10320000
 8002d58:	10310000 	.word	0x10310000
 8002d5c:	10220000 	.word	0x10220000
 8002d60:	10210000 	.word	0x10210000
 8002d64:	10120000 	.word	0x10120000
 8002d68:	10110000 	.word	0x10110000
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	40010000 	.word	0x40010000
 8002d74:	40010800 	.word	0x40010800
 8002d78:	40010c00 	.word	0x40010c00
 8002d7c:	40011000 	.word	0x40011000
 8002d80:	40011400 	.word	0x40011400
 8002d84:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d88:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <HAL_GPIO_Init+0x304>)
 8002d8a:	68da      	ldr	r2, [r3, #12]
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	43db      	mvns	r3, r3
 8002d90:	4909      	ldr	r1, [pc, #36]	; (8002db8 <HAL_GPIO_Init+0x304>)
 8002d92:	4013      	ands	r3, r2
 8002d94:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d98:	3301      	adds	r3, #1
 8002d9a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da2:	fa22 f303 	lsr.w	r3, r2, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	f47f ae8e 	bne.w	8002ac8 <HAL_GPIO_Init+0x14>
  }
}
 8002dac:	bf00      	nop
 8002dae:	bf00      	nop
 8002db0:	372c      	adds	r7, #44	; 0x2c
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr
 8002db8:	40010400 	.word	0x40010400

08002dbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	887b      	ldrh	r3, [r7, #2]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d002      	beq.n	8002dda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	73fb      	strb	r3, [r7, #15]
 8002dd8:	e001      	b.n	8002dde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr

08002dea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b083      	sub	sp, #12
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
 8002df2:	460b      	mov	r3, r1
 8002df4:	807b      	strh	r3, [r7, #2]
 8002df6:	4613      	mov	r3, r2
 8002df8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dfa:	787b      	ldrb	r3, [r7, #1]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d003      	beq.n	8002e08 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e00:	887a      	ldrh	r2, [r7, #2]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e06:	e003      	b.n	8002e10 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e08:	887b      	ldrh	r3, [r7, #2]
 8002e0a:	041a      	lsls	r2, r3, #16
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	611a      	str	r2, [r3, #16]
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
	...

08002e1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e26:	4b08      	ldr	r3, [pc, #32]	; (8002e48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e28:	695a      	ldr	r2, [r3, #20]
 8002e2a:	88fb      	ldrh	r3, [r7, #6]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d006      	beq.n	8002e40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e32:	4a05      	ldr	r2, [pc, #20]	; (8002e48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e34:	88fb      	ldrh	r3, [r7, #6]
 8002e36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e38:	88fb      	ldrh	r3, [r7, #6]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fe fd74 	bl	8001928 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e40:	bf00      	nop
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40010400 	.word	0x40010400

08002e4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e272      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f000 8087 	beq.w	8002f7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e6c:	4b92      	ldr	r3, [pc, #584]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f003 030c 	and.w	r3, r3, #12
 8002e74:	2b04      	cmp	r3, #4
 8002e76:	d00c      	beq.n	8002e92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e78:	4b8f      	ldr	r3, [pc, #572]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f003 030c 	and.w	r3, r3, #12
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	d112      	bne.n	8002eaa <HAL_RCC_OscConfig+0x5e>
 8002e84:	4b8c      	ldr	r3, [pc, #560]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e90:	d10b      	bne.n	8002eaa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e92:	4b89      	ldr	r3, [pc, #548]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d06c      	beq.n	8002f78 <HAL_RCC_OscConfig+0x12c>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d168      	bne.n	8002f78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e24c      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eb2:	d106      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x76>
 8002eb4:	4b80      	ldr	r3, [pc, #512]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a7f      	ldr	r2, [pc, #508]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002eba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ebe:	6013      	str	r3, [r2, #0]
 8002ec0:	e02e      	b.n	8002f20 <HAL_RCC_OscConfig+0xd4>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10c      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x98>
 8002eca:	4b7b      	ldr	r3, [pc, #492]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a7a      	ldr	r2, [pc, #488]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	4b78      	ldr	r3, [pc, #480]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a77      	ldr	r2, [pc, #476]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002edc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ee0:	6013      	str	r3, [r2, #0]
 8002ee2:	e01d      	b.n	8002f20 <HAL_RCC_OscConfig+0xd4>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002eec:	d10c      	bne.n	8002f08 <HAL_RCC_OscConfig+0xbc>
 8002eee:	4b72      	ldr	r3, [pc, #456]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a71      	ldr	r2, [pc, #452]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ef4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	4b6f      	ldr	r3, [pc, #444]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a6e      	ldr	r2, [pc, #440]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f04:	6013      	str	r3, [r2, #0]
 8002f06:	e00b      	b.n	8002f20 <HAL_RCC_OscConfig+0xd4>
 8002f08:	4b6b      	ldr	r3, [pc, #428]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a6a      	ldr	r2, [pc, #424]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f12:	6013      	str	r3, [r2, #0]
 8002f14:	4b68      	ldr	r3, [pc, #416]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a67      	ldr	r2, [pc, #412]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d013      	beq.n	8002f50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f28:	f7ff f9ea 	bl	8002300 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f30:	f7ff f9e6 	bl	8002300 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b64      	cmp	r3, #100	; 0x64
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e200      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f42:	4b5d      	ldr	r3, [pc, #372]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f0      	beq.n	8002f30 <HAL_RCC_OscConfig+0xe4>
 8002f4e:	e014      	b.n	8002f7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f50:	f7ff f9d6 	bl	8002300 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f58:	f7ff f9d2 	bl	8002300 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b64      	cmp	r3, #100	; 0x64
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e1ec      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f6a:	4b53      	ldr	r3, [pc, #332]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1f0      	bne.n	8002f58 <HAL_RCC_OscConfig+0x10c>
 8002f76:	e000      	b.n	8002f7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d063      	beq.n	800304e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f86:	4b4c      	ldr	r3, [pc, #304]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f003 030c 	and.w	r3, r3, #12
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00b      	beq.n	8002faa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f92:	4b49      	ldr	r3, [pc, #292]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 030c 	and.w	r3, r3, #12
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d11c      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x18c>
 8002f9e:	4b46      	ldr	r3, [pc, #280]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d116      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002faa:	4b43      	ldr	r3, [pc, #268]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d005      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x176>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d001      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e1c0      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc2:	4b3d      	ldr	r3, [pc, #244]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	4939      	ldr	r1, [pc, #228]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fd6:	e03a      	b.n	800304e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d020      	beq.n	8003022 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fe0:	4b36      	ldr	r3, [pc, #216]	; (80030bc <HAL_RCC_OscConfig+0x270>)
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe6:	f7ff f98b 	bl	8002300 <HAL_GetTick>
 8002fea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fec:	e008      	b.n	8003000 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fee:	f7ff f987 	bl	8002300 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e1a1      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003000:	4b2d      	ldr	r3, [pc, #180]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d0f0      	beq.n	8002fee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800300c:	4b2a      	ldr	r3, [pc, #168]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	4927      	ldr	r1, [pc, #156]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 800301c:	4313      	orrs	r3, r2
 800301e:	600b      	str	r3, [r1, #0]
 8003020:	e015      	b.n	800304e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003022:	4b26      	ldr	r3, [pc, #152]	; (80030bc <HAL_RCC_OscConfig+0x270>)
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003028:	f7ff f96a 	bl	8002300 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003030:	f7ff f966 	bl	8002300 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e180      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003042:	4b1d      	ldr	r3, [pc, #116]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f0      	bne.n	8003030 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0308 	and.w	r3, r3, #8
 8003056:	2b00      	cmp	r3, #0
 8003058:	d03a      	beq.n	80030d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d019      	beq.n	8003096 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003062:	4b17      	ldr	r3, [pc, #92]	; (80030c0 <HAL_RCC_OscConfig+0x274>)
 8003064:	2201      	movs	r2, #1
 8003066:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003068:	f7ff f94a 	bl	8002300 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003070:	f7ff f946 	bl	8002300 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e160      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003082:	4b0d      	ldr	r3, [pc, #52]	; (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8003084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0f0      	beq.n	8003070 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800308e:	2001      	movs	r0, #1
 8003090:	f000 fad8 	bl	8003644 <RCC_Delay>
 8003094:	e01c      	b.n	80030d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003096:	4b0a      	ldr	r3, [pc, #40]	; (80030c0 <HAL_RCC_OscConfig+0x274>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800309c:	f7ff f930 	bl	8002300 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030a2:	e00f      	b.n	80030c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a4:	f7ff f92c 	bl	8002300 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d908      	bls.n	80030c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e146      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
 80030b6:	bf00      	nop
 80030b8:	40021000 	.word	0x40021000
 80030bc:	42420000 	.word	0x42420000
 80030c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c4:	4b92      	ldr	r3, [pc, #584]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c8:	f003 0302 	and.w	r3, r3, #2
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1e9      	bne.n	80030a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 80a6 	beq.w	800322a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030de:	2300      	movs	r3, #0
 80030e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030e2:	4b8b      	ldr	r3, [pc, #556]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030e4:	69db      	ldr	r3, [r3, #28]
 80030e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10d      	bne.n	800310a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030ee:	4b88      	ldr	r3, [pc, #544]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	4a87      	ldr	r2, [pc, #540]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030f8:	61d3      	str	r3, [r2, #28]
 80030fa:	4b85      	ldr	r3, [pc, #532]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003106:	2301      	movs	r3, #1
 8003108:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800310a:	4b82      	ldr	r3, [pc, #520]	; (8003314 <HAL_RCC_OscConfig+0x4c8>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003112:	2b00      	cmp	r3, #0
 8003114:	d118      	bne.n	8003148 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003116:	4b7f      	ldr	r3, [pc, #508]	; (8003314 <HAL_RCC_OscConfig+0x4c8>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a7e      	ldr	r2, [pc, #504]	; (8003314 <HAL_RCC_OscConfig+0x4c8>)
 800311c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003120:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003122:	f7ff f8ed 	bl	8002300 <HAL_GetTick>
 8003126:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003128:	e008      	b.n	800313c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800312a:	f7ff f8e9 	bl	8002300 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b64      	cmp	r3, #100	; 0x64
 8003136:	d901      	bls.n	800313c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e103      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313c:	4b75      	ldr	r3, [pc, #468]	; (8003314 <HAL_RCC_OscConfig+0x4c8>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003144:	2b00      	cmp	r3, #0
 8003146:	d0f0      	beq.n	800312a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d106      	bne.n	800315e <HAL_RCC_OscConfig+0x312>
 8003150:	4b6f      	ldr	r3, [pc, #444]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	4a6e      	ldr	r2, [pc, #440]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	6213      	str	r3, [r2, #32]
 800315c:	e02d      	b.n	80031ba <HAL_RCC_OscConfig+0x36e>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d10c      	bne.n	8003180 <HAL_RCC_OscConfig+0x334>
 8003166:	4b6a      	ldr	r3, [pc, #424]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	4a69      	ldr	r2, [pc, #420]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800316c:	f023 0301 	bic.w	r3, r3, #1
 8003170:	6213      	str	r3, [r2, #32]
 8003172:	4b67      	ldr	r3, [pc, #412]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	4a66      	ldr	r2, [pc, #408]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003178:	f023 0304 	bic.w	r3, r3, #4
 800317c:	6213      	str	r3, [r2, #32]
 800317e:	e01c      	b.n	80031ba <HAL_RCC_OscConfig+0x36e>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	2b05      	cmp	r3, #5
 8003186:	d10c      	bne.n	80031a2 <HAL_RCC_OscConfig+0x356>
 8003188:	4b61      	ldr	r3, [pc, #388]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800318a:	6a1b      	ldr	r3, [r3, #32]
 800318c:	4a60      	ldr	r2, [pc, #384]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800318e:	f043 0304 	orr.w	r3, r3, #4
 8003192:	6213      	str	r3, [r2, #32]
 8003194:	4b5e      	ldr	r3, [pc, #376]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	4a5d      	ldr	r2, [pc, #372]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800319a:	f043 0301 	orr.w	r3, r3, #1
 800319e:	6213      	str	r3, [r2, #32]
 80031a0:	e00b      	b.n	80031ba <HAL_RCC_OscConfig+0x36e>
 80031a2:	4b5b      	ldr	r3, [pc, #364]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	4a5a      	ldr	r2, [pc, #360]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031a8:	f023 0301 	bic.w	r3, r3, #1
 80031ac:	6213      	str	r3, [r2, #32]
 80031ae:	4b58      	ldr	r3, [pc, #352]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031b0:	6a1b      	ldr	r3, [r3, #32]
 80031b2:	4a57      	ldr	r2, [pc, #348]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031b4:	f023 0304 	bic.w	r3, r3, #4
 80031b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d015      	beq.n	80031ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c2:	f7ff f89d 	bl	8002300 <HAL_GetTick>
 80031c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031c8:	e00a      	b.n	80031e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ca:	f7ff f899 	bl	8002300 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d8:	4293      	cmp	r3, r2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e0b1      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e0:	4b4b      	ldr	r3, [pc, #300]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d0ee      	beq.n	80031ca <HAL_RCC_OscConfig+0x37e>
 80031ec:	e014      	b.n	8003218 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ee:	f7ff f887 	bl	8002300 <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031f4:	e00a      	b.n	800320c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031f6:	f7ff f883 	bl	8002300 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	f241 3288 	movw	r2, #5000	; 0x1388
 8003204:	4293      	cmp	r3, r2
 8003206:	d901      	bls.n	800320c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e09b      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800320c:	4b40      	ldr	r3, [pc, #256]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1ee      	bne.n	80031f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003218:	7dfb      	ldrb	r3, [r7, #23]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d105      	bne.n	800322a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800321e:	4b3c      	ldr	r3, [pc, #240]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	4a3b      	ldr	r2, [pc, #236]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003228:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69db      	ldr	r3, [r3, #28]
 800322e:	2b00      	cmp	r3, #0
 8003230:	f000 8087 	beq.w	8003342 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003234:	4b36      	ldr	r3, [pc, #216]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f003 030c 	and.w	r3, r3, #12
 800323c:	2b08      	cmp	r3, #8
 800323e:	d061      	beq.n	8003304 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	69db      	ldr	r3, [r3, #28]
 8003244:	2b02      	cmp	r3, #2
 8003246:	d146      	bne.n	80032d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003248:	4b33      	ldr	r3, [pc, #204]	; (8003318 <HAL_RCC_OscConfig+0x4cc>)
 800324a:	2200      	movs	r2, #0
 800324c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324e:	f7ff f857 	bl	8002300 <HAL_GetTick>
 8003252:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003254:	e008      	b.n	8003268 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003256:	f7ff f853 	bl	8002300 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	2b02      	cmp	r3, #2
 8003262:	d901      	bls.n	8003268 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e06d      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003268:	4b29      	ldr	r3, [pc, #164]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1f0      	bne.n	8003256 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800327c:	d108      	bne.n	8003290 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800327e:	4b24      	ldr	r3, [pc, #144]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	4921      	ldr	r1, [pc, #132]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800328c:	4313      	orrs	r3, r2
 800328e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003290:	4b1f      	ldr	r3, [pc, #124]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a19      	ldr	r1, [r3, #32]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a0:	430b      	orrs	r3, r1
 80032a2:	491b      	ldr	r1, [pc, #108]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032a8:	4b1b      	ldr	r3, [pc, #108]	; (8003318 <HAL_RCC_OscConfig+0x4cc>)
 80032aa:	2201      	movs	r2, #1
 80032ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ae:	f7ff f827 	bl	8002300 <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b6:	f7ff f823 	bl	8002300 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e03d      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032c8:	4b11      	ldr	r3, [pc, #68]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0f0      	beq.n	80032b6 <HAL_RCC_OscConfig+0x46a>
 80032d4:	e035      	b.n	8003342 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d6:	4b10      	ldr	r3, [pc, #64]	; (8003318 <HAL_RCC_OscConfig+0x4cc>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032dc:	f7ff f810 	bl	8002300 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e4:	f7ff f80c 	bl	8002300 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e026      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032f6:	4b06      	ldr	r3, [pc, #24]	; (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1f0      	bne.n	80032e4 <HAL_RCC_OscConfig+0x498>
 8003302:	e01e      	b.n	8003342 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69db      	ldr	r3, [r3, #28]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d107      	bne.n	800331c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e019      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
 8003310:	40021000 	.word	0x40021000
 8003314:	40007000 	.word	0x40007000
 8003318:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800331c:	4b0b      	ldr	r3, [pc, #44]	; (800334c <HAL_RCC_OscConfig+0x500>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	429a      	cmp	r2, r3
 800332e:	d106      	bne.n	800333e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800333a:	429a      	cmp	r2, r3
 800333c:	d001      	beq.n	8003342 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3718      	adds	r7, #24
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	40021000 	.word	0x40021000

08003350 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e0d0      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003364:	4b6a      	ldr	r3, [pc, #424]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d910      	bls.n	8003394 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003372:	4b67      	ldr	r3, [pc, #412]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f023 0207 	bic.w	r2, r3, #7
 800337a:	4965      	ldr	r1, [pc, #404]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	4313      	orrs	r3, r2
 8003380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003382:	4b63      	ldr	r3, [pc, #396]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	429a      	cmp	r2, r3
 800338e:	d001      	beq.n	8003394 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e0b8      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d020      	beq.n	80033e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0304 	and.w	r3, r3, #4
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d005      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033ac:	4b59      	ldr	r3, [pc, #356]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a58      	ldr	r2, [pc, #352]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80033b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0308 	and.w	r3, r3, #8
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033c4:	4b53      	ldr	r3, [pc, #332]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	4a52      	ldr	r2, [pc, #328]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80033ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d0:	4b50      	ldr	r3, [pc, #320]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	494d      	ldr	r1, [pc, #308]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d040      	beq.n	8003470 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d107      	bne.n	8003406 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033f6:	4b47      	ldr	r3, [pc, #284]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d115      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e07f      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b02      	cmp	r3, #2
 800340c:	d107      	bne.n	800341e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800340e:	4b41      	ldr	r3, [pc, #260]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d109      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e073      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800341e:	4b3d      	ldr	r3, [pc, #244]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e06b      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800342e:	4b39      	ldr	r3, [pc, #228]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f023 0203 	bic.w	r2, r3, #3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	4936      	ldr	r1, [pc, #216]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 800343c:	4313      	orrs	r3, r2
 800343e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003440:	f7fe ff5e 	bl	8002300 <HAL_GetTick>
 8003444:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003446:	e00a      	b.n	800345e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003448:	f7fe ff5a 	bl	8002300 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	f241 3288 	movw	r2, #5000	; 0x1388
 8003456:	4293      	cmp	r3, r2
 8003458:	d901      	bls.n	800345e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e053      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345e:	4b2d      	ldr	r3, [pc, #180]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f003 020c 	and.w	r2, r3, #12
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	429a      	cmp	r2, r3
 800346e:	d1eb      	bne.n	8003448 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003470:	4b27      	ldr	r3, [pc, #156]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d210      	bcs.n	80034a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347e:	4b24      	ldr	r3, [pc, #144]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f023 0207 	bic.w	r2, r3, #7
 8003486:	4922      	ldr	r1, [pc, #136]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	4313      	orrs	r3, r2
 800348c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800348e:	4b20      	ldr	r3, [pc, #128]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	429a      	cmp	r2, r3
 800349a:	d001      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e032      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d008      	beq.n	80034be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034ac:	4b19      	ldr	r3, [pc, #100]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4916      	ldr	r1, [pc, #88]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0308 	and.w	r3, r3, #8
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d009      	beq.n	80034de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80034ca:	4b12      	ldr	r3, [pc, #72]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	490e      	ldr	r1, [pc, #56]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034de:	f000 f821 	bl	8003524 <HAL_RCC_GetSysClockFreq>
 80034e2:	4602      	mov	r2, r0
 80034e4:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	091b      	lsrs	r3, r3, #4
 80034ea:	f003 030f 	and.w	r3, r3, #15
 80034ee:	490a      	ldr	r1, [pc, #40]	; (8003518 <HAL_RCC_ClockConfig+0x1c8>)
 80034f0:	5ccb      	ldrb	r3, [r1, r3]
 80034f2:	fa22 f303 	lsr.w	r3, r2, r3
 80034f6:	4a09      	ldr	r2, [pc, #36]	; (800351c <HAL_RCC_ClockConfig+0x1cc>)
 80034f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034fa:	4b09      	ldr	r3, [pc, #36]	; (8003520 <HAL_RCC_ClockConfig+0x1d0>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fe febc 	bl	800227c <HAL_InitTick>

  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40022000 	.word	0x40022000
 8003514:	40021000 	.word	0x40021000
 8003518:	08007810 	.word	0x08007810
 800351c:	2000008c 	.word	0x2000008c
 8003520:	20000090 	.word	0x20000090

08003524 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003524:	b490      	push	{r4, r7}
 8003526:	b08a      	sub	sp, #40	; 0x28
 8003528:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800352a:	4b29      	ldr	r3, [pc, #164]	; (80035d0 <HAL_RCC_GetSysClockFreq+0xac>)
 800352c:	1d3c      	adds	r4, r7, #4
 800352e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003534:	f240 2301 	movw	r3, #513	; 0x201
 8003538:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800353a:	2300      	movs	r3, #0
 800353c:	61fb      	str	r3, [r7, #28]
 800353e:	2300      	movs	r3, #0
 8003540:	61bb      	str	r3, [r7, #24]
 8003542:	2300      	movs	r3, #0
 8003544:	627b      	str	r3, [r7, #36]	; 0x24
 8003546:	2300      	movs	r3, #0
 8003548:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800354a:	2300      	movs	r3, #0
 800354c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800354e:	4b21      	ldr	r3, [pc, #132]	; (80035d4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	f003 030c 	and.w	r3, r3, #12
 800355a:	2b04      	cmp	r3, #4
 800355c:	d002      	beq.n	8003564 <HAL_RCC_GetSysClockFreq+0x40>
 800355e:	2b08      	cmp	r3, #8
 8003560:	d003      	beq.n	800356a <HAL_RCC_GetSysClockFreq+0x46>
 8003562:	e02b      	b.n	80035bc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003564:	4b1c      	ldr	r3, [pc, #112]	; (80035d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003566:	623b      	str	r3, [r7, #32]
      break;
 8003568:	e02b      	b.n	80035c2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	0c9b      	lsrs	r3, r3, #18
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	3328      	adds	r3, #40	; 0x28
 8003574:	443b      	add	r3, r7
 8003576:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800357a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d012      	beq.n	80035ac <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003586:	4b13      	ldr	r3, [pc, #76]	; (80035d4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	0c5b      	lsrs	r3, r3, #17
 800358c:	f003 0301 	and.w	r3, r3, #1
 8003590:	3328      	adds	r3, #40	; 0x28
 8003592:	443b      	add	r3, r7
 8003594:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003598:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	4a0e      	ldr	r2, [pc, #56]	; (80035d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800359e:	fb03 f202 	mul.w	r2, r3, r2
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a8:	627b      	str	r3, [r7, #36]	; 0x24
 80035aa:	e004      	b.n	80035b6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	4a0b      	ldr	r2, [pc, #44]	; (80035dc <HAL_RCC_GetSysClockFreq+0xb8>)
 80035b0:	fb02 f303 	mul.w	r3, r2, r3
 80035b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	623b      	str	r3, [r7, #32]
      break;
 80035ba:	e002      	b.n	80035c2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035bc:	4b06      	ldr	r3, [pc, #24]	; (80035d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035be:	623b      	str	r3, [r7, #32]
      break;
 80035c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035c2:	6a3b      	ldr	r3, [r7, #32]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3728      	adds	r7, #40	; 0x28
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc90      	pop	{r4, r7}
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	08007800 	.word	0x08007800
 80035d4:	40021000 	.word	0x40021000
 80035d8:	007a1200 	.word	0x007a1200
 80035dc:	003d0900 	.word	0x003d0900

080035e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035e4:	4b02      	ldr	r3, [pc, #8]	; (80035f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80035e6:	681b      	ldr	r3, [r3, #0]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr
 80035f0:	2000008c 	.word	0x2000008c

080035f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035f8:	f7ff fff2 	bl	80035e0 <HAL_RCC_GetHCLKFreq>
 80035fc:	4602      	mov	r2, r0
 80035fe:	4b05      	ldr	r3, [pc, #20]	; (8003614 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	0a1b      	lsrs	r3, r3, #8
 8003604:	f003 0307 	and.w	r3, r3, #7
 8003608:	4903      	ldr	r1, [pc, #12]	; (8003618 <HAL_RCC_GetPCLK1Freq+0x24>)
 800360a:	5ccb      	ldrb	r3, [r1, r3]
 800360c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003610:	4618      	mov	r0, r3
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40021000 	.word	0x40021000
 8003618:	08007820 	.word	0x08007820

0800361c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003620:	f7ff ffde 	bl	80035e0 <HAL_RCC_GetHCLKFreq>
 8003624:	4602      	mov	r2, r0
 8003626:	4b05      	ldr	r3, [pc, #20]	; (800363c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	0adb      	lsrs	r3, r3, #11
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	4903      	ldr	r1, [pc, #12]	; (8003640 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003632:	5ccb      	ldrb	r3, [r1, r3]
 8003634:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003638:	4618      	mov	r0, r3
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40021000 	.word	0x40021000
 8003640:	08007820 	.word	0x08007820

08003644 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800364c:	4b0a      	ldr	r3, [pc, #40]	; (8003678 <RCC_Delay+0x34>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a0a      	ldr	r2, [pc, #40]	; (800367c <RCC_Delay+0x38>)
 8003652:	fba2 2303 	umull	r2, r3, r2, r3
 8003656:	0a5b      	lsrs	r3, r3, #9
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	fb02 f303 	mul.w	r3, r2, r3
 800365e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003660:	bf00      	nop
  }
  while (Delay --);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	1e5a      	subs	r2, r3, #1
 8003666:	60fa      	str	r2, [r7, #12]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d1f9      	bne.n	8003660 <RCC_Delay+0x1c>
}
 800366c:	bf00      	nop
 800366e:	bf00      	nop
 8003670:	3714      	adds	r7, #20
 8003672:	46bd      	mov	sp, r7
 8003674:	bc80      	pop	{r7}
 8003676:	4770      	bx	lr
 8003678:	2000008c 	.word	0x2000008c
 800367c:	10624dd3 	.word	0x10624dd3

08003680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e041      	b.n	8003716 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d106      	bne.n	80036ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7fe fb1e 	bl	8001ce8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2202      	movs	r2, #2
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	3304      	adds	r3, #4
 80036bc:	4619      	mov	r1, r3
 80036be:	4610      	mov	r0, r2
 80036c0:	f000 f93c 	bl	800393c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b01      	cmp	r3, #1
 8003732:	d001      	beq.n	8003738 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e032      	b.n	800379e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a18      	ldr	r2, [pc, #96]	; (80037a8 <HAL_TIM_Base_Start+0x88>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d00e      	beq.n	8003768 <HAL_TIM_Base_Start+0x48>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003752:	d009      	beq.n	8003768 <HAL_TIM_Base_Start+0x48>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a14      	ldr	r2, [pc, #80]	; (80037ac <HAL_TIM_Base_Start+0x8c>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d004      	beq.n	8003768 <HAL_TIM_Base_Start+0x48>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a13      	ldr	r2, [pc, #76]	; (80037b0 <HAL_TIM_Base_Start+0x90>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d111      	bne.n	800378c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 0307 	and.w	r3, r3, #7
 8003772:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2b06      	cmp	r3, #6
 8003778:	d010      	beq.n	800379c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f042 0201 	orr.w	r2, r2, #1
 8003788:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800378a:	e007      	b.n	800379c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0201 	orr.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bc80      	pop	{r7}
 80037a6:	4770      	bx	lr
 80037a8:	40012c00 	.word	0x40012c00
 80037ac:	40000400 	.word	0x40000400
 80037b0:	40000800 	.word	0x40000800

080037b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d101      	bne.n	80037cc <HAL_TIM_ConfigClockSource+0x18>
 80037c8:	2302      	movs	r3, #2
 80037ca:	e0b3      	b.n	8003934 <HAL_TIM_ConfigClockSource+0x180>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2202      	movs	r2, #2
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80037ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037f2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	68fa      	ldr	r2, [r7, #12]
 80037fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003804:	d03e      	beq.n	8003884 <HAL_TIM_ConfigClockSource+0xd0>
 8003806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800380a:	f200 8087 	bhi.w	800391c <HAL_TIM_ConfigClockSource+0x168>
 800380e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003812:	f000 8085 	beq.w	8003920 <HAL_TIM_ConfigClockSource+0x16c>
 8003816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800381a:	d87f      	bhi.n	800391c <HAL_TIM_ConfigClockSource+0x168>
 800381c:	2b70      	cmp	r3, #112	; 0x70
 800381e:	d01a      	beq.n	8003856 <HAL_TIM_ConfigClockSource+0xa2>
 8003820:	2b70      	cmp	r3, #112	; 0x70
 8003822:	d87b      	bhi.n	800391c <HAL_TIM_ConfigClockSource+0x168>
 8003824:	2b60      	cmp	r3, #96	; 0x60
 8003826:	d050      	beq.n	80038ca <HAL_TIM_ConfigClockSource+0x116>
 8003828:	2b60      	cmp	r3, #96	; 0x60
 800382a:	d877      	bhi.n	800391c <HAL_TIM_ConfigClockSource+0x168>
 800382c:	2b50      	cmp	r3, #80	; 0x50
 800382e:	d03c      	beq.n	80038aa <HAL_TIM_ConfigClockSource+0xf6>
 8003830:	2b50      	cmp	r3, #80	; 0x50
 8003832:	d873      	bhi.n	800391c <HAL_TIM_ConfigClockSource+0x168>
 8003834:	2b40      	cmp	r3, #64	; 0x40
 8003836:	d058      	beq.n	80038ea <HAL_TIM_ConfigClockSource+0x136>
 8003838:	2b40      	cmp	r3, #64	; 0x40
 800383a:	d86f      	bhi.n	800391c <HAL_TIM_ConfigClockSource+0x168>
 800383c:	2b30      	cmp	r3, #48	; 0x30
 800383e:	d064      	beq.n	800390a <HAL_TIM_ConfigClockSource+0x156>
 8003840:	2b30      	cmp	r3, #48	; 0x30
 8003842:	d86b      	bhi.n	800391c <HAL_TIM_ConfigClockSource+0x168>
 8003844:	2b20      	cmp	r3, #32
 8003846:	d060      	beq.n	800390a <HAL_TIM_ConfigClockSource+0x156>
 8003848:	2b20      	cmp	r3, #32
 800384a:	d867      	bhi.n	800391c <HAL_TIM_ConfigClockSource+0x168>
 800384c:	2b00      	cmp	r3, #0
 800384e:	d05c      	beq.n	800390a <HAL_TIM_ConfigClockSource+0x156>
 8003850:	2b10      	cmp	r3, #16
 8003852:	d05a      	beq.n	800390a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003854:	e062      	b.n	800391c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6818      	ldr	r0, [r3, #0]
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	6899      	ldr	r1, [r3, #8]
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685a      	ldr	r2, [r3, #4]
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	f000 f942 	bl	8003aee <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003878:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	609a      	str	r2, [r3, #8]
      break;
 8003882:	e04e      	b.n	8003922 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	6899      	ldr	r1, [r3, #8]
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	f000 f92b 	bl	8003aee <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038a6:	609a      	str	r2, [r3, #8]
      break;
 80038a8:	e03b      	b.n	8003922 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6818      	ldr	r0, [r3, #0]
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	6859      	ldr	r1, [r3, #4]
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	461a      	mov	r2, r3
 80038b8:	f000 f8a2 	bl	8003a00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2150      	movs	r1, #80	; 0x50
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 f8f9 	bl	8003aba <TIM_ITRx_SetConfig>
      break;
 80038c8:	e02b      	b.n	8003922 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6818      	ldr	r0, [r3, #0]
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	6859      	ldr	r1, [r3, #4]
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	461a      	mov	r2, r3
 80038d8:	f000 f8c0 	bl	8003a5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2160      	movs	r1, #96	; 0x60
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 f8e9 	bl	8003aba <TIM_ITRx_SetConfig>
      break;
 80038e8:	e01b      	b.n	8003922 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6818      	ldr	r0, [r3, #0]
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	6859      	ldr	r1, [r3, #4]
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	461a      	mov	r2, r3
 80038f8:	f000 f882 	bl	8003a00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2140      	movs	r1, #64	; 0x40
 8003902:	4618      	mov	r0, r3
 8003904:	f000 f8d9 	bl	8003aba <TIM_ITRx_SetConfig>
      break;
 8003908:	e00b      	b.n	8003922 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4619      	mov	r1, r3
 8003914:	4610      	mov	r0, r2
 8003916:	f000 f8d0 	bl	8003aba <TIM_ITRx_SetConfig>
        break;
 800391a:	e002      	b.n	8003922 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800391c:	bf00      	nop
 800391e:	e000      	b.n	8003922 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003920:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a29      	ldr	r2, [pc, #164]	; (80039f4 <TIM_Base_SetConfig+0xb8>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d00b      	beq.n	800396c <TIM_Base_SetConfig+0x30>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800395a:	d007      	beq.n	800396c <TIM_Base_SetConfig+0x30>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a26      	ldr	r2, [pc, #152]	; (80039f8 <TIM_Base_SetConfig+0xbc>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d003      	beq.n	800396c <TIM_Base_SetConfig+0x30>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a25      	ldr	r2, [pc, #148]	; (80039fc <TIM_Base_SetConfig+0xc0>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d108      	bne.n	800397e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003972:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	4313      	orrs	r3, r2
 800397c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a1c      	ldr	r2, [pc, #112]	; (80039f4 <TIM_Base_SetConfig+0xb8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00b      	beq.n	800399e <TIM_Base_SetConfig+0x62>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800398c:	d007      	beq.n	800399e <TIM_Base_SetConfig+0x62>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a19      	ldr	r2, [pc, #100]	; (80039f8 <TIM_Base_SetConfig+0xbc>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d003      	beq.n	800399e <TIM_Base_SetConfig+0x62>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a18      	ldr	r2, [pc, #96]	; (80039fc <TIM_Base_SetConfig+0xc0>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d108      	bne.n	80039b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a07      	ldr	r2, [pc, #28]	; (80039f4 <TIM_Base_SetConfig+0xb8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d103      	bne.n	80039e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	691a      	ldr	r2, [r3, #16]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	615a      	str	r2, [r3, #20]
}
 80039ea:	bf00      	nop
 80039ec:	3714      	adds	r7, #20
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bc80      	pop	{r7}
 80039f2:	4770      	bx	lr
 80039f4:	40012c00 	.word	0x40012c00
 80039f8:	40000400 	.word	0x40000400
 80039fc:	40000800 	.word	0x40000800

08003a00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b087      	sub	sp, #28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	f023 0201 	bic.w	r2, r3, #1
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	011b      	lsls	r3, r3, #4
 8003a30:	693a      	ldr	r2, [r7, #16]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	f023 030a 	bic.w	r3, r3, #10
 8003a3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a3e:	697a      	ldr	r2, [r7, #20]
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	621a      	str	r2, [r3, #32]
}
 8003a52:	bf00      	nop
 8003a54:	371c      	adds	r7, #28
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr

08003a5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b087      	sub	sp, #28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	f023 0210 	bic.w	r2, r3, #16
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a86:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	031b      	lsls	r3, r3, #12
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a98:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	011b      	lsls	r3, r3, #4
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	621a      	str	r2, [r3, #32]
}
 8003ab0:	bf00      	nop
 8003ab2:	371c      	adds	r7, #28
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bc80      	pop	{r7}
 8003ab8:	4770      	bx	lr

08003aba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b085      	sub	sp, #20
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
 8003ac2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ad0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ad2:	683a      	ldr	r2, [r7, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	f043 0307 	orr.w	r3, r3, #7
 8003adc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	609a      	str	r2, [r3, #8]
}
 8003ae4:	bf00      	nop
 8003ae6:	3714      	adds	r7, #20
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bc80      	pop	{r7}
 8003aec:	4770      	bx	lr

08003aee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b087      	sub	sp, #28
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	60b9      	str	r1, [r7, #8]
 8003af8:	607a      	str	r2, [r7, #4]
 8003afa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b08:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	021a      	lsls	r2, r3, #8
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	431a      	orrs	r2, r3
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	609a      	str	r2, [r3, #8]
}
 8003b22:	bf00      	nop
 8003b24:	371c      	adds	r7, #28
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bc80      	pop	{r7}
 8003b2a:	4770      	bx	lr

08003b2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d101      	bne.n	8003b44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b40:	2302      	movs	r3, #2
 8003b42:	e046      	b.n	8003bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2202      	movs	r2, #2
 8003b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a16      	ldr	r2, [pc, #88]	; (8003bdc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d00e      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b90:	d009      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a12      	ldr	r2, [pc, #72]	; (8003be0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d004      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a10      	ldr	r2, [pc, #64]	; (8003be4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d10c      	bne.n	8003bc0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	68ba      	ldr	r2, [r7, #8]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bc80      	pop	{r7}
 8003bda:	4770      	bx	lr
 8003bdc:	40012c00 	.word	0x40012c00
 8003be0:	40000400 	.word	0x40000400
 8003be4:	40000800 	.word	0x40000800

08003be8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e03f      	b.n	8003c7a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d106      	bne.n	8003c14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7fe f888 	bl	8001d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2224      	movs	r2, #36	; 0x24
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68da      	ldr	r2, [r3, #12]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 fd47 	bl	80046c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	691a      	ldr	r2, [r3, #16]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	695a      	ldr	r2, [r3, #20]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2220      	movs	r2, #32
 8003c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b085      	sub	sp, #20
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	60f8      	str	r0, [r7, #12]
 8003c8a:	60b9      	str	r1, [r7, #8]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b20      	cmp	r3, #32
 8003c9a:	d130      	bne.n	8003cfe <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d002      	beq.n	8003ca8 <HAL_UART_Transmit_IT+0x26>
 8003ca2:	88fb      	ldrh	r3, [r7, #6]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d101      	bne.n	8003cac <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e029      	b.n	8003d00 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d101      	bne.n	8003cba <HAL_UART_Transmit_IT+0x38>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	e022      	b.n	8003d00 <HAL_UART_Transmit_IT+0x7e>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	88fa      	ldrh	r2, [r7, #6]
 8003ccc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	88fa      	ldrh	r2, [r7, #6]
 8003cd2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2221      	movs	r2, #33	; 0x21
 8003cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68da      	ldr	r2, [r3, #12]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cf8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e000      	b.n	8003d00 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003cfe:	2302      	movs	r3, #2
  }
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr

08003d0a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b084      	sub	sp, #16
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	60f8      	str	r0, [r7, #12]
 8003d12:	60b9      	str	r1, [r7, #8]
 8003d14:	4613      	mov	r3, r2
 8003d16:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d11d      	bne.n	8003d60 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d002      	beq.n	8003d30 <HAL_UART_Receive_IT+0x26>
 8003d2a:	88fb      	ldrh	r3, [r7, #6]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e016      	b.n	8003d62 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d101      	bne.n	8003d42 <HAL_UART_Receive_IT+0x38>
 8003d3e:	2302      	movs	r3, #2
 8003d40:	e00f      	b.n	8003d62 <HAL_UART_Receive_IT+0x58>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003d50:	88fb      	ldrh	r3, [r7, #6]
 8003d52:	461a      	mov	r2, r3
 8003d54:	68b9      	ldr	r1, [r7, #8]
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f000 faaf 	bl	80042ba <UART_Start_Receive_IT>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	e000      	b.n	8003d62 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003d60:	2302      	movs	r3, #2
  }
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b084      	sub	sp, #16
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	60f8      	str	r0, [r7, #12]
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	4613      	mov	r3, r2
 8003d76:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b20      	cmp	r3, #32
 8003d82:	d11d      	bne.n	8003dc0 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d002      	beq.n	8003d90 <HAL_UART_Receive_DMA+0x26>
 8003d8a:	88fb      	ldrh	r3, [r7, #6]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d101      	bne.n	8003d94 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e016      	b.n	8003dc2 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d101      	bne.n	8003da2 <HAL_UART_Receive_DMA+0x38>
 8003d9e:	2302      	movs	r3, #2
 8003da0:	e00f      	b.n	8003dc2 <HAL_UART_Receive_DMA+0x58>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8003db0:	88fb      	ldrh	r3, [r7, #6]
 8003db2:	461a      	mov	r2, r3
 8003db4:	68b9      	ldr	r1, [r7, #8]
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f000 fab8 	bl	800432c <UART_Start_Receive_DMA>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	e000      	b.n	8003dc2 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003dc0:	2302      	movs	r3, #2
  }
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b08a      	sub	sp, #40	; 0x28
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003dec:	2300      	movs	r3, #0
 8003dee:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003df0:	2300      	movs	r3, #0
 8003df2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10d      	bne.n	8003e1e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	f003 0320 	and.w	r3, r3, #32
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d008      	beq.n	8003e1e <HAL_UART_IRQHandler+0x52>
 8003e0c:	6a3b      	ldr	r3, [r7, #32]
 8003e0e:	f003 0320 	and.w	r3, r3, #32
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 fba8 	bl	800456c <UART_Receive_IT>
      return;
 8003e1c:	e17b      	b.n	8004116 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 80b1 	beq.w	8003f88 <HAL_UART_IRQHandler+0x1bc>
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d105      	bne.n	8003e3c <HAL_UART_IRQHandler+0x70>
 8003e30:	6a3b      	ldr	r3, [r7, #32]
 8003e32:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 80a6 	beq.w	8003f88 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00a      	beq.n	8003e5c <HAL_UART_IRQHandler+0x90>
 8003e46:	6a3b      	ldr	r3, [r7, #32]
 8003e48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d005      	beq.n	8003e5c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e54:	f043 0201 	orr.w	r2, r3, #1
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5e:	f003 0304 	and.w	r3, r3, #4
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00a      	beq.n	8003e7c <HAL_UART_IRQHandler+0xb0>
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d005      	beq.n	8003e7c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e74:	f043 0202 	orr.w	r2, r3, #2
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00a      	beq.n	8003e9c <HAL_UART_IRQHandler+0xd0>
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d005      	beq.n	8003e9c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e94:	f043 0204 	orr.w	r2, r3, #4
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9e:	f003 0308 	and.w	r3, r3, #8
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00f      	beq.n	8003ec6 <HAL_UART_IRQHandler+0xfa>
 8003ea6:	6a3b      	ldr	r3, [r7, #32]
 8003ea8:	f003 0320 	and.w	r3, r3, #32
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d104      	bne.n	8003eba <HAL_UART_IRQHandler+0xee>
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	f043 0208 	orr.w	r2, r3, #8
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f000 811e 	beq.w	800410c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed2:	f003 0320 	and.w	r3, r3, #32
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d007      	beq.n	8003eea <HAL_UART_IRQHandler+0x11e>
 8003eda:	6a3b      	ldr	r3, [r7, #32]
 8003edc:	f003 0320 	and.w	r3, r3, #32
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d002      	beq.n	8003eea <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fb41 	bl	800456c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	bf14      	ite	ne
 8003ef8:	2301      	movne	r3, #1
 8003efa:	2300      	moveq	r3, #0
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d102      	bne.n	8003f12 <HAL_UART_IRQHandler+0x146>
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d031      	beq.n	8003f76 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 fa83 	bl	800441e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d023      	beq.n	8003f6e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695a      	ldr	r2, [r3, #20]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f34:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d013      	beq.n	8003f66 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f42:	4a76      	ldr	r2, [pc, #472]	; (800411c <HAL_UART_IRQHandler+0x350>)
 8003f44:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fe fc08 	bl	8002760 <HAL_DMA_Abort_IT>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d016      	beq.n	8003f84 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f60:	4610      	mov	r0, r2
 8003f62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f64:	e00e      	b.n	8003f84 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f8e3 	bl	8004132 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f6c:	e00a      	b.n	8003f84 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f8df 	bl	8004132 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f74:	e006      	b.n	8003f84 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f8db 	bl	8004132 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003f82:	e0c3      	b.n	800410c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f84:	bf00      	nop
    return;
 8003f86:	e0c1      	b.n	800410c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	f040 80a1 	bne.w	80040d4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	f003 0310 	and.w	r3, r3, #16
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 809b 	beq.w	80040d4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003f9e:	6a3b      	ldr	r3, [r7, #32]
 8003fa0:	f003 0310 	and.w	r3, r3, #16
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f000 8095 	beq.w	80040d4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003faa:	2300      	movs	r3, #0
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	60fb      	str	r3, [r7, #12]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d04e      	beq.n	800406c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003fd8:	8a3b      	ldrh	r3, [r7, #16]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 8098 	beq.w	8004110 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003fe4:	8a3a      	ldrh	r2, [r7, #16]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	f080 8092 	bcs.w	8004110 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	8a3a      	ldrh	r2, [r7, #16]
 8003ff0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	2b20      	cmp	r3, #32
 8003ffa:	d02b      	beq.n	8004054 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68da      	ldr	r2, [r3, #12]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800400a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	695a      	ldr	r2, [r3, #20]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0201 	bic.w	r2, r2, #1
 800401a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695a      	ldr	r2, [r3, #20]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800402a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2220      	movs	r2, #32
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68da      	ldr	r2, [r3, #12]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 0210 	bic.w	r2, r2, #16
 8004048:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800404e:	4618      	mov	r0, r3
 8004050:	f7fe fb4b 	bl	80026ea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800405c:	b29b      	uxth	r3, r3
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	b29b      	uxth	r3, r3
 8004062:	4619      	mov	r1, r3
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f86d 	bl	8004144 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800406a:	e051      	b.n	8004110 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004074:	b29b      	uxth	r3, r3
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800407e:	b29b      	uxth	r3, r3
 8004080:	2b00      	cmp	r3, #0
 8004082:	d047      	beq.n	8004114 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004084:	8a7b      	ldrh	r3, [r7, #18]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d044      	beq.n	8004114 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68da      	ldr	r2, [r3, #12]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004098:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	695a      	ldr	r2, [r3, #20]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0201 	bic.w	r2, r2, #1
 80040a8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2220      	movs	r2, #32
 80040ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68da      	ldr	r2, [r3, #12]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f022 0210 	bic.w	r2, r2, #16
 80040c6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040c8:	8a7b      	ldrh	r3, [r7, #18]
 80040ca:	4619      	mov	r1, r3
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f839 	bl	8004144 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80040d2:	e01f      	b.n	8004114 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80040d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d008      	beq.n	80040f0 <HAL_UART_IRQHandler+0x324>
 80040de:	6a3b      	ldr	r3, [r7, #32]
 80040e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d003      	beq.n	80040f0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 f9d8 	bl	800449e <UART_Transmit_IT>
    return;
 80040ee:	e012      	b.n	8004116 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80040f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00d      	beq.n	8004116 <HAL_UART_IRQHandler+0x34a>
 80040fa:	6a3b      	ldr	r3, [r7, #32]
 80040fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004100:	2b00      	cmp	r3, #0
 8004102:	d008      	beq.n	8004116 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 fa19 	bl	800453c <UART_EndTransmit_IT>
    return;
 800410a:	e004      	b.n	8004116 <HAL_UART_IRQHandler+0x34a>
    return;
 800410c:	bf00      	nop
 800410e:	e002      	b.n	8004116 <HAL_UART_IRQHandler+0x34a>
      return;
 8004110:	bf00      	nop
 8004112:	e000      	b.n	8004116 <HAL_UART_IRQHandler+0x34a>
      return;
 8004114:	bf00      	nop
  }
}
 8004116:	3728      	adds	r7, #40	; 0x28
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	08004477 	.word	0x08004477

08004120 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	bc80      	pop	{r7}
 8004130:	4770      	bx	lr

08004132 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004132:	b480      	push	{r7}
 8004134:	b083      	sub	sp, #12
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	bc80      	pop	{r7}
 8004142:	4770      	bx	lr

08004144 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	460b      	mov	r3, r1
 800414e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	bc80      	pop	{r7}
 8004158:	4770      	bx	lr

0800415a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b084      	sub	sp, #16
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0320 	and.w	r3, r3, #32
 8004172:	2b00      	cmp	r3, #0
 8004174:	d12a      	bne.n	80041cc <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68da      	ldr	r2, [r3, #12]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800418a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695a      	ldr	r2, [r3, #20]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f022 0201 	bic.w	r2, r2, #1
 800419a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695a      	ldr	r2, [r3, #20]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041aa:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2220      	movs	r2, #32
 80041b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d107      	bne.n	80041cc <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68da      	ldr	r2, [r3, #12]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f022 0210 	bic.w	r2, r2, #16
 80041ca:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d106      	bne.n	80041e2 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80041d8:	4619      	mov	r1, r3
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f7ff ffb2 	bl	8004144 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80041e0:	e002      	b.n	80041e8 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f7fc ffcc 	bl	8001180 <HAL_UART_RxCpltCallback>
}
 80041e8:	bf00      	nop
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004202:	2b01      	cmp	r3, #1
 8004204:	d108      	bne.n	8004218 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800420a:	085b      	lsrs	r3, r3, #1
 800420c:	b29b      	uxth	r3, r3
 800420e:	4619      	mov	r1, r3
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f7ff ff97 	bl	8004144 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004216:	e002      	b.n	800421e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004218:	68f8      	ldr	r0, [r7, #12]
 800421a:	f7ff ff81 	bl	8004120 <HAL_UART_RxHalfCpltCallback>
}
 800421e:	bf00      	nop
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}

08004226 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004226:	b580      	push	{r7, lr}
 8004228:	b084      	sub	sp, #16
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800422e:	2300      	movs	r3, #0
 8004230:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004236:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004242:	2b00      	cmp	r3, #0
 8004244:	bf14      	ite	ne
 8004246:	2301      	movne	r3, #1
 8004248:	2300      	moveq	r3, #0
 800424a:	b2db      	uxtb	r3, r3
 800424c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b21      	cmp	r3, #33	; 0x21
 8004258:	d108      	bne.n	800426c <UART_DMAError+0x46>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d005      	beq.n	800426c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	2200      	movs	r2, #0
 8004264:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004266:	68b8      	ldr	r0, [r7, #8]
 8004268:	f000 f8c4 	bl	80043f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004276:	2b00      	cmp	r3, #0
 8004278:	bf14      	ite	ne
 800427a:	2301      	movne	r3, #1
 800427c:	2300      	moveq	r3, #0
 800427e:	b2db      	uxtb	r3, r3
 8004280:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b22      	cmp	r3, #34	; 0x22
 800428c:	d108      	bne.n	80042a0 <UART_DMAError+0x7a>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d005      	beq.n	80042a0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2200      	movs	r2, #0
 8004298:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800429a:	68b8      	ldr	r0, [r7, #8]
 800429c:	f000 f8bf 	bl	800441e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a4:	f043 0210 	orr.w	r2, r3, #16
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042ac:	68b8      	ldr	r0, [r7, #8]
 80042ae:	f7ff ff40 	bl	8004132 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042b2:	bf00      	nop
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042ba:	b480      	push	{r7}
 80042bc:	b085      	sub	sp, #20
 80042be:	af00      	add	r7, sp, #0
 80042c0:	60f8      	str	r0, [r7, #12]
 80042c2:	60b9      	str	r1, [r7, #8]
 80042c4:	4613      	mov	r3, r2
 80042c6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	68ba      	ldr	r2, [r7, #8]
 80042cc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	88fa      	ldrh	r2, [r7, #6]
 80042d2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	88fa      	ldrh	r2, [r7, #6]
 80042d8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2222      	movs	r2, #34	; 0x22
 80042e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68da      	ldr	r2, [r3, #12]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042fe:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	695a      	ldr	r2, [r3, #20]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f042 0201 	orr.w	r2, r2, #1
 800430e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f042 0220 	orr.w	r2, r2, #32
 800431e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	bc80      	pop	{r7}
 800432a:	4770      	bx	lr

0800432c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	4613      	mov	r3, r2
 8004338:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	88fa      	ldrh	r2, [r7, #6]
 8004344:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2222      	movs	r2, #34	; 0x22
 8004350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004358:	4a23      	ldr	r2, [pc, #140]	; (80043e8 <UART_Start_Receive_DMA+0xbc>)
 800435a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004360:	4a22      	ldr	r2, [pc, #136]	; (80043ec <UART_Start_Receive_DMA+0xc0>)
 8004362:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004368:	4a21      	ldr	r2, [pc, #132]	; (80043f0 <UART_Start_Receive_DMA+0xc4>)
 800436a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004370:	2200      	movs	r2, #0
 8004372:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004374:	f107 0308 	add.w	r3, r7, #8
 8004378:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	3304      	adds	r3, #4
 8004384:	4619      	mov	r1, r3
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	88fb      	ldrh	r3, [r7, #6]
 800438c:	f7fe f94e 	bl	800262c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004390:	2300      	movs	r3, #0
 8004392:	613b      	str	r3, [r7, #16]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	613b      	str	r3, [r7, #16]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	613b      	str	r3, [r7, #16]
 80043a4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043bc:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	695a      	ldr	r2, [r3, #20]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f042 0201 	orr.w	r2, r2, #1
 80043cc:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	695a      	ldr	r2, [r3, #20]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043dc:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3718      	adds	r7, #24
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	0800415b 	.word	0x0800415b
 80043ec:	080041f1 	.word	0x080041f1
 80043f0:	08004227 	.word	0x08004227

080043f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68da      	ldr	r2, [r3, #12]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800440a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2220      	movs	r2, #32
 8004410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr

0800441e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800441e:	b480      	push	{r7}
 8004420:	b083      	sub	sp, #12
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68da      	ldr	r2, [r3, #12]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004434:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	695a      	ldr	r2, [r3, #20]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0201 	bic.w	r2, r2, #1
 8004444:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444a:	2b01      	cmp	r3, #1
 800444c:	d107      	bne.n	800445e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68da      	ldr	r2, [r3, #12]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0210 	bic.w	r2, r2, #16
 800445c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2220      	movs	r2, #32
 8004462:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800446c:	bf00      	nop
 800446e:	370c      	adds	r7, #12
 8004470:	46bd      	mov	sp, r7
 8004472:	bc80      	pop	{r7}
 8004474:	4770      	bx	lr

08004476 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b084      	sub	sp, #16
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004482:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f7ff fe4e 	bl	8004132 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004496:	bf00      	nop
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800449e:	b480      	push	{r7}
 80044a0:	b085      	sub	sp, #20
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b21      	cmp	r3, #33	; 0x21
 80044b0:	d13e      	bne.n	8004530 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044ba:	d114      	bne.n	80044e6 <UART_Transmit_IT+0x48>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d110      	bne.n	80044e6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	881b      	ldrh	r3, [r3, #0]
 80044ce:	461a      	mov	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	1c9a      	adds	r2, r3, #2
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	621a      	str	r2, [r3, #32]
 80044e4:	e008      	b.n	80044f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	1c59      	adds	r1, r3, #1
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	6211      	str	r1, [r2, #32]
 80044f0:	781a      	ldrb	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	3b01      	subs	r3, #1
 8004500:	b29b      	uxth	r3, r3
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	4619      	mov	r1, r3
 8004506:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10f      	bne.n	800452c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68da      	ldr	r2, [r3, #12]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800451a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68da      	ldr	r2, [r3, #12]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800452a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800452c:	2300      	movs	r3, #0
 800452e:	e000      	b.n	8004532 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004530:	2302      	movs	r3, #2
  }
}
 8004532:	4618      	mov	r0, r3
 8004534:	3714      	adds	r7, #20
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr

0800453c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68da      	ldr	r2, [r3, #12]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004552:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7fc fe05 	bl	800116c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004562:	2300      	movs	r3, #0
}
 8004564:	4618      	mov	r0, r3
 8004566:	3708      	adds	r7, #8
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b22      	cmp	r3, #34	; 0x22
 800457e:	f040 8099 	bne.w	80046b4 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800458a:	d117      	bne.n	80045bc <UART_Receive_IT+0x50>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d113      	bne.n	80045bc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800459c:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045aa:	b29a      	uxth	r2, r3
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b4:	1c9a      	adds	r2, r3, #2
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	629a      	str	r2, [r3, #40]	; 0x28
 80045ba:	e026      	b.n	800460a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c0:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80045c2:	2300      	movs	r3, #0
 80045c4:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ce:	d007      	beq.n	80045e0 <UART_Receive_IT+0x74>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10a      	bne.n	80045ee <UART_Receive_IT+0x82>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d106      	bne.n	80045ee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	701a      	strb	r2, [r3, #0]
 80045ec:	e008      	b.n	8004600 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045fa:	b2da      	uxtb	r2, r3
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800460e:	b29b      	uxth	r3, r3
 8004610:	3b01      	subs	r3, #1
 8004612:	b29b      	uxth	r3, r3
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	4619      	mov	r1, r3
 8004618:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800461a:	2b00      	cmp	r3, #0
 800461c:	d148      	bne.n	80046b0 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68da      	ldr	r2, [r3, #12]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 0220 	bic.w	r2, r2, #32
 800462c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68da      	ldr	r2, [r3, #12]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800463c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	695a      	ldr	r2, [r3, #20]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f022 0201 	bic.w	r2, r2, #1
 800464c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2220      	movs	r2, #32
 8004652:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465a:	2b01      	cmp	r3, #1
 800465c:	d123      	bne.n	80046a6 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68da      	ldr	r2, [r3, #12]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 0210 	bic.w	r2, r2, #16
 8004672:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0310 	and.w	r3, r3, #16
 800467e:	2b10      	cmp	r3, #16
 8004680:	d10a      	bne.n	8004698 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004682:	2300      	movs	r3, #0
 8004684:	60fb      	str	r3, [r7, #12]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	60fb      	str	r3, [r7, #12]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	60fb      	str	r3, [r7, #12]
 8004696:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800469c:	4619      	mov	r1, r3
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7ff fd50 	bl	8004144 <HAL_UARTEx_RxEventCallback>
 80046a4:	e002      	b.n	80046ac <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f7fc fd6a 	bl	8001180 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80046ac:	2300      	movs	r3, #0
 80046ae:	e002      	b.n	80046b6 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80046b0:	2300      	movs	r3, #0
 80046b2:	e000      	b.n	80046b6 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80046b4:	2302      	movs	r3, #2
  }
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3718      	adds	r7, #24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
	...

080046c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	430a      	orrs	r2, r1
 80046dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	695b      	ldr	r3, [r3, #20]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80046fa:	f023 030c 	bic.w	r3, r3, #12
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	6812      	ldr	r2, [r2, #0]
 8004702:	68b9      	ldr	r1, [r7, #8]
 8004704:	430b      	orrs	r3, r1
 8004706:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	699a      	ldr	r2, [r3, #24]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	430a      	orrs	r2, r1
 800471c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a2c      	ldr	r2, [pc, #176]	; (80047d4 <UART_SetConfig+0x114>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d103      	bne.n	8004730 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004728:	f7fe ff78 	bl	800361c <HAL_RCC_GetPCLK2Freq>
 800472c:	60f8      	str	r0, [r7, #12]
 800472e:	e002      	b.n	8004736 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004730:	f7fe ff60 	bl	80035f4 <HAL_RCC_GetPCLK1Freq>
 8004734:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	4613      	mov	r3, r2
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	4413      	add	r3, r2
 800473e:	009a      	lsls	r2, r3, #2
 8004740:	441a      	add	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	fbb2 f3f3 	udiv	r3, r2, r3
 800474c:	4a22      	ldr	r2, [pc, #136]	; (80047d8 <UART_SetConfig+0x118>)
 800474e:	fba2 2303 	umull	r2, r3, r2, r3
 8004752:	095b      	lsrs	r3, r3, #5
 8004754:	0119      	lsls	r1, r3, #4
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	4613      	mov	r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	4413      	add	r3, r2
 800475e:	009a      	lsls	r2, r3, #2
 8004760:	441a      	add	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	fbb2 f2f3 	udiv	r2, r2, r3
 800476c:	4b1a      	ldr	r3, [pc, #104]	; (80047d8 <UART_SetConfig+0x118>)
 800476e:	fba3 0302 	umull	r0, r3, r3, r2
 8004772:	095b      	lsrs	r3, r3, #5
 8004774:	2064      	movs	r0, #100	; 0x64
 8004776:	fb00 f303 	mul.w	r3, r0, r3
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	011b      	lsls	r3, r3, #4
 800477e:	3332      	adds	r3, #50	; 0x32
 8004780:	4a15      	ldr	r2, [pc, #84]	; (80047d8 <UART_SetConfig+0x118>)
 8004782:	fba2 2303 	umull	r2, r3, r2, r3
 8004786:	095b      	lsrs	r3, r3, #5
 8004788:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800478c:	4419      	add	r1, r3
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	4613      	mov	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	4413      	add	r3, r2
 8004796:	009a      	lsls	r2, r3, #2
 8004798:	441a      	add	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80047a4:	4b0c      	ldr	r3, [pc, #48]	; (80047d8 <UART_SetConfig+0x118>)
 80047a6:	fba3 0302 	umull	r0, r3, r3, r2
 80047aa:	095b      	lsrs	r3, r3, #5
 80047ac:	2064      	movs	r0, #100	; 0x64
 80047ae:	fb00 f303 	mul.w	r3, r0, r3
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	011b      	lsls	r3, r3, #4
 80047b6:	3332      	adds	r3, #50	; 0x32
 80047b8:	4a07      	ldr	r2, [pc, #28]	; (80047d8 <UART_SetConfig+0x118>)
 80047ba:	fba2 2303 	umull	r2, r3, r2, r3
 80047be:	095b      	lsrs	r3, r3, #5
 80047c0:	f003 020f 	and.w	r2, r3, #15
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	440a      	add	r2, r1
 80047ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80047cc:	bf00      	nop
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	40013800 	.word	0x40013800
 80047d8:	51eb851f 	.word	0x51eb851f

080047dc <__errno>:
 80047dc:	4b01      	ldr	r3, [pc, #4]	; (80047e4 <__errno+0x8>)
 80047de:	6818      	ldr	r0, [r3, #0]
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	20000098 	.word	0x20000098

080047e8 <__libc_init_array>:
 80047e8:	b570      	push	{r4, r5, r6, lr}
 80047ea:	2600      	movs	r6, #0
 80047ec:	4d0c      	ldr	r5, [pc, #48]	; (8004820 <__libc_init_array+0x38>)
 80047ee:	4c0d      	ldr	r4, [pc, #52]	; (8004824 <__libc_init_array+0x3c>)
 80047f0:	1b64      	subs	r4, r4, r5
 80047f2:	10a4      	asrs	r4, r4, #2
 80047f4:	42a6      	cmp	r6, r4
 80047f6:	d109      	bne.n	800480c <__libc_init_array+0x24>
 80047f8:	f002 ff88 	bl	800770c <_init>
 80047fc:	2600      	movs	r6, #0
 80047fe:	4d0a      	ldr	r5, [pc, #40]	; (8004828 <__libc_init_array+0x40>)
 8004800:	4c0a      	ldr	r4, [pc, #40]	; (800482c <__libc_init_array+0x44>)
 8004802:	1b64      	subs	r4, r4, r5
 8004804:	10a4      	asrs	r4, r4, #2
 8004806:	42a6      	cmp	r6, r4
 8004808:	d105      	bne.n	8004816 <__libc_init_array+0x2e>
 800480a:	bd70      	pop	{r4, r5, r6, pc}
 800480c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004810:	4798      	blx	r3
 8004812:	3601      	adds	r6, #1
 8004814:	e7ee      	b.n	80047f4 <__libc_init_array+0xc>
 8004816:	f855 3b04 	ldr.w	r3, [r5], #4
 800481a:	4798      	blx	r3
 800481c:	3601      	adds	r6, #1
 800481e:	e7f2      	b.n	8004806 <__libc_init_array+0x1e>
 8004820:	08007c60 	.word	0x08007c60
 8004824:	08007c60 	.word	0x08007c60
 8004828:	08007c60 	.word	0x08007c60
 800482c:	08007c64 	.word	0x08007c64

08004830 <memset>:
 8004830:	4603      	mov	r3, r0
 8004832:	4402      	add	r2, r0
 8004834:	4293      	cmp	r3, r2
 8004836:	d100      	bne.n	800483a <memset+0xa>
 8004838:	4770      	bx	lr
 800483a:	f803 1b01 	strb.w	r1, [r3], #1
 800483e:	e7f9      	b.n	8004834 <memset+0x4>

08004840 <__cvt>:
 8004840:	2b00      	cmp	r3, #0
 8004842:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004846:	461f      	mov	r7, r3
 8004848:	bfbb      	ittet	lt
 800484a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800484e:	461f      	movlt	r7, r3
 8004850:	2300      	movge	r3, #0
 8004852:	232d      	movlt	r3, #45	; 0x2d
 8004854:	b088      	sub	sp, #32
 8004856:	4614      	mov	r4, r2
 8004858:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800485a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800485c:	7013      	strb	r3, [r2, #0]
 800485e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004860:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004864:	f023 0820 	bic.w	r8, r3, #32
 8004868:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800486c:	d005      	beq.n	800487a <__cvt+0x3a>
 800486e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004872:	d100      	bne.n	8004876 <__cvt+0x36>
 8004874:	3501      	adds	r5, #1
 8004876:	2302      	movs	r3, #2
 8004878:	e000      	b.n	800487c <__cvt+0x3c>
 800487a:	2303      	movs	r3, #3
 800487c:	aa07      	add	r2, sp, #28
 800487e:	9204      	str	r2, [sp, #16]
 8004880:	aa06      	add	r2, sp, #24
 8004882:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004886:	e9cd 3500 	strd	r3, r5, [sp]
 800488a:	4622      	mov	r2, r4
 800488c:	463b      	mov	r3, r7
 800488e:	f000 fd8b 	bl	80053a8 <_dtoa_r>
 8004892:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004896:	4606      	mov	r6, r0
 8004898:	d102      	bne.n	80048a0 <__cvt+0x60>
 800489a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800489c:	07db      	lsls	r3, r3, #31
 800489e:	d522      	bpl.n	80048e6 <__cvt+0xa6>
 80048a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80048a4:	eb06 0905 	add.w	r9, r6, r5
 80048a8:	d110      	bne.n	80048cc <__cvt+0x8c>
 80048aa:	7833      	ldrb	r3, [r6, #0]
 80048ac:	2b30      	cmp	r3, #48	; 0x30
 80048ae:	d10a      	bne.n	80048c6 <__cvt+0x86>
 80048b0:	2200      	movs	r2, #0
 80048b2:	2300      	movs	r3, #0
 80048b4:	4620      	mov	r0, r4
 80048b6:	4639      	mov	r1, r7
 80048b8:	f7fc f880 	bl	80009bc <__aeabi_dcmpeq>
 80048bc:	b918      	cbnz	r0, 80048c6 <__cvt+0x86>
 80048be:	f1c5 0501 	rsb	r5, r5, #1
 80048c2:	f8ca 5000 	str.w	r5, [sl]
 80048c6:	f8da 3000 	ldr.w	r3, [sl]
 80048ca:	4499      	add	r9, r3
 80048cc:	2200      	movs	r2, #0
 80048ce:	2300      	movs	r3, #0
 80048d0:	4620      	mov	r0, r4
 80048d2:	4639      	mov	r1, r7
 80048d4:	f7fc f872 	bl	80009bc <__aeabi_dcmpeq>
 80048d8:	b108      	cbz	r0, 80048de <__cvt+0x9e>
 80048da:	f8cd 901c 	str.w	r9, [sp, #28]
 80048de:	2230      	movs	r2, #48	; 0x30
 80048e0:	9b07      	ldr	r3, [sp, #28]
 80048e2:	454b      	cmp	r3, r9
 80048e4:	d307      	bcc.n	80048f6 <__cvt+0xb6>
 80048e6:	4630      	mov	r0, r6
 80048e8:	9b07      	ldr	r3, [sp, #28]
 80048ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80048ec:	1b9b      	subs	r3, r3, r6
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	b008      	add	sp, #32
 80048f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048f6:	1c59      	adds	r1, r3, #1
 80048f8:	9107      	str	r1, [sp, #28]
 80048fa:	701a      	strb	r2, [r3, #0]
 80048fc:	e7f0      	b.n	80048e0 <__cvt+0xa0>

080048fe <__exponent>:
 80048fe:	4603      	mov	r3, r0
 8004900:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004902:	2900      	cmp	r1, #0
 8004904:	f803 2b02 	strb.w	r2, [r3], #2
 8004908:	bfb6      	itet	lt
 800490a:	222d      	movlt	r2, #45	; 0x2d
 800490c:	222b      	movge	r2, #43	; 0x2b
 800490e:	4249      	neglt	r1, r1
 8004910:	2909      	cmp	r1, #9
 8004912:	7042      	strb	r2, [r0, #1]
 8004914:	dd2b      	ble.n	800496e <__exponent+0x70>
 8004916:	f10d 0407 	add.w	r4, sp, #7
 800491a:	46a4      	mov	ip, r4
 800491c:	270a      	movs	r7, #10
 800491e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004922:	460a      	mov	r2, r1
 8004924:	46a6      	mov	lr, r4
 8004926:	fb07 1516 	mls	r5, r7, r6, r1
 800492a:	2a63      	cmp	r2, #99	; 0x63
 800492c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004930:	4631      	mov	r1, r6
 8004932:	f104 34ff 	add.w	r4, r4, #4294967295
 8004936:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800493a:	dcf0      	bgt.n	800491e <__exponent+0x20>
 800493c:	3130      	adds	r1, #48	; 0x30
 800493e:	f1ae 0502 	sub.w	r5, lr, #2
 8004942:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004946:	4629      	mov	r1, r5
 8004948:	1c44      	adds	r4, r0, #1
 800494a:	4561      	cmp	r1, ip
 800494c:	d30a      	bcc.n	8004964 <__exponent+0x66>
 800494e:	f10d 0209 	add.w	r2, sp, #9
 8004952:	eba2 020e 	sub.w	r2, r2, lr
 8004956:	4565      	cmp	r5, ip
 8004958:	bf88      	it	hi
 800495a:	2200      	movhi	r2, #0
 800495c:	4413      	add	r3, r2
 800495e:	1a18      	subs	r0, r3, r0
 8004960:	b003      	add	sp, #12
 8004962:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004964:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004968:	f804 2f01 	strb.w	r2, [r4, #1]!
 800496c:	e7ed      	b.n	800494a <__exponent+0x4c>
 800496e:	2330      	movs	r3, #48	; 0x30
 8004970:	3130      	adds	r1, #48	; 0x30
 8004972:	7083      	strb	r3, [r0, #2]
 8004974:	70c1      	strb	r1, [r0, #3]
 8004976:	1d03      	adds	r3, r0, #4
 8004978:	e7f1      	b.n	800495e <__exponent+0x60>
	...

0800497c <_printf_float>:
 800497c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004980:	b091      	sub	sp, #68	; 0x44
 8004982:	460c      	mov	r4, r1
 8004984:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004988:	4616      	mov	r6, r2
 800498a:	461f      	mov	r7, r3
 800498c:	4605      	mov	r5, r0
 800498e:	f001 fc01 	bl	8006194 <_localeconv_r>
 8004992:	6803      	ldr	r3, [r0, #0]
 8004994:	4618      	mov	r0, r3
 8004996:	9309      	str	r3, [sp, #36]	; 0x24
 8004998:	f7fb fbe4 	bl	8000164 <strlen>
 800499c:	2300      	movs	r3, #0
 800499e:	930e      	str	r3, [sp, #56]	; 0x38
 80049a0:	f8d8 3000 	ldr.w	r3, [r8]
 80049a4:	900a      	str	r0, [sp, #40]	; 0x28
 80049a6:	3307      	adds	r3, #7
 80049a8:	f023 0307 	bic.w	r3, r3, #7
 80049ac:	f103 0208 	add.w	r2, r3, #8
 80049b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80049b4:	f8d4 b000 	ldr.w	fp, [r4]
 80049b8:	f8c8 2000 	str.w	r2, [r8]
 80049bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80049c4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80049c8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80049cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80049ce:	f04f 32ff 	mov.w	r2, #4294967295
 80049d2:	4640      	mov	r0, r8
 80049d4:	4b9c      	ldr	r3, [pc, #624]	; (8004c48 <_printf_float+0x2cc>)
 80049d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049d8:	f7fc f822 	bl	8000a20 <__aeabi_dcmpun>
 80049dc:	bb70      	cbnz	r0, 8004a3c <_printf_float+0xc0>
 80049de:	f04f 32ff 	mov.w	r2, #4294967295
 80049e2:	4640      	mov	r0, r8
 80049e4:	4b98      	ldr	r3, [pc, #608]	; (8004c48 <_printf_float+0x2cc>)
 80049e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049e8:	f7fb fffc 	bl	80009e4 <__aeabi_dcmple>
 80049ec:	bb30      	cbnz	r0, 8004a3c <_printf_float+0xc0>
 80049ee:	2200      	movs	r2, #0
 80049f0:	2300      	movs	r3, #0
 80049f2:	4640      	mov	r0, r8
 80049f4:	4651      	mov	r1, sl
 80049f6:	f7fb ffeb 	bl	80009d0 <__aeabi_dcmplt>
 80049fa:	b110      	cbz	r0, 8004a02 <_printf_float+0x86>
 80049fc:	232d      	movs	r3, #45	; 0x2d
 80049fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a02:	4b92      	ldr	r3, [pc, #584]	; (8004c4c <_printf_float+0x2d0>)
 8004a04:	4892      	ldr	r0, [pc, #584]	; (8004c50 <_printf_float+0x2d4>)
 8004a06:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004a0a:	bf94      	ite	ls
 8004a0c:	4698      	movls	r8, r3
 8004a0e:	4680      	movhi	r8, r0
 8004a10:	2303      	movs	r3, #3
 8004a12:	f04f 0a00 	mov.w	sl, #0
 8004a16:	6123      	str	r3, [r4, #16]
 8004a18:	f02b 0304 	bic.w	r3, fp, #4
 8004a1c:	6023      	str	r3, [r4, #0]
 8004a1e:	4633      	mov	r3, r6
 8004a20:	4621      	mov	r1, r4
 8004a22:	4628      	mov	r0, r5
 8004a24:	9700      	str	r7, [sp, #0]
 8004a26:	aa0f      	add	r2, sp, #60	; 0x3c
 8004a28:	f000 f9d4 	bl	8004dd4 <_printf_common>
 8004a2c:	3001      	adds	r0, #1
 8004a2e:	f040 8090 	bne.w	8004b52 <_printf_float+0x1d6>
 8004a32:	f04f 30ff 	mov.w	r0, #4294967295
 8004a36:	b011      	add	sp, #68	; 0x44
 8004a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a3c:	4642      	mov	r2, r8
 8004a3e:	4653      	mov	r3, sl
 8004a40:	4640      	mov	r0, r8
 8004a42:	4651      	mov	r1, sl
 8004a44:	f7fb ffec 	bl	8000a20 <__aeabi_dcmpun>
 8004a48:	b148      	cbz	r0, 8004a5e <_printf_float+0xe2>
 8004a4a:	f1ba 0f00 	cmp.w	sl, #0
 8004a4e:	bfb8      	it	lt
 8004a50:	232d      	movlt	r3, #45	; 0x2d
 8004a52:	4880      	ldr	r0, [pc, #512]	; (8004c54 <_printf_float+0x2d8>)
 8004a54:	bfb8      	it	lt
 8004a56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004a5a:	4b7f      	ldr	r3, [pc, #508]	; (8004c58 <_printf_float+0x2dc>)
 8004a5c:	e7d3      	b.n	8004a06 <_printf_float+0x8a>
 8004a5e:	6863      	ldr	r3, [r4, #4]
 8004a60:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004a64:	1c5a      	adds	r2, r3, #1
 8004a66:	d142      	bne.n	8004aee <_printf_float+0x172>
 8004a68:	2306      	movs	r3, #6
 8004a6a:	6063      	str	r3, [r4, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	9206      	str	r2, [sp, #24]
 8004a70:	aa0e      	add	r2, sp, #56	; 0x38
 8004a72:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004a76:	aa0d      	add	r2, sp, #52	; 0x34
 8004a78:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004a7c:	9203      	str	r2, [sp, #12]
 8004a7e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004a82:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004a86:	6023      	str	r3, [r4, #0]
 8004a88:	6863      	ldr	r3, [r4, #4]
 8004a8a:	4642      	mov	r2, r8
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	4628      	mov	r0, r5
 8004a90:	4653      	mov	r3, sl
 8004a92:	910b      	str	r1, [sp, #44]	; 0x2c
 8004a94:	f7ff fed4 	bl	8004840 <__cvt>
 8004a98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a9a:	4680      	mov	r8, r0
 8004a9c:	2947      	cmp	r1, #71	; 0x47
 8004a9e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004aa0:	d108      	bne.n	8004ab4 <_printf_float+0x138>
 8004aa2:	1cc8      	adds	r0, r1, #3
 8004aa4:	db02      	blt.n	8004aac <_printf_float+0x130>
 8004aa6:	6863      	ldr	r3, [r4, #4]
 8004aa8:	4299      	cmp	r1, r3
 8004aaa:	dd40      	ble.n	8004b2e <_printf_float+0x1b2>
 8004aac:	f1a9 0902 	sub.w	r9, r9, #2
 8004ab0:	fa5f f989 	uxtb.w	r9, r9
 8004ab4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004ab8:	d81f      	bhi.n	8004afa <_printf_float+0x17e>
 8004aba:	464a      	mov	r2, r9
 8004abc:	3901      	subs	r1, #1
 8004abe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ac2:	910d      	str	r1, [sp, #52]	; 0x34
 8004ac4:	f7ff ff1b 	bl	80048fe <__exponent>
 8004ac8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004aca:	4682      	mov	sl, r0
 8004acc:	1813      	adds	r3, r2, r0
 8004ace:	2a01      	cmp	r2, #1
 8004ad0:	6123      	str	r3, [r4, #16]
 8004ad2:	dc02      	bgt.n	8004ada <_printf_float+0x15e>
 8004ad4:	6822      	ldr	r2, [r4, #0]
 8004ad6:	07d2      	lsls	r2, r2, #31
 8004ad8:	d501      	bpl.n	8004ade <_printf_float+0x162>
 8004ada:	3301      	adds	r3, #1
 8004adc:	6123      	str	r3, [r4, #16]
 8004ade:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d09b      	beq.n	8004a1e <_printf_float+0xa2>
 8004ae6:	232d      	movs	r3, #45	; 0x2d
 8004ae8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004aec:	e797      	b.n	8004a1e <_printf_float+0xa2>
 8004aee:	2947      	cmp	r1, #71	; 0x47
 8004af0:	d1bc      	bne.n	8004a6c <_printf_float+0xf0>
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1ba      	bne.n	8004a6c <_printf_float+0xf0>
 8004af6:	2301      	movs	r3, #1
 8004af8:	e7b7      	b.n	8004a6a <_printf_float+0xee>
 8004afa:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004afe:	d118      	bne.n	8004b32 <_printf_float+0x1b6>
 8004b00:	2900      	cmp	r1, #0
 8004b02:	6863      	ldr	r3, [r4, #4]
 8004b04:	dd0b      	ble.n	8004b1e <_printf_float+0x1a2>
 8004b06:	6121      	str	r1, [r4, #16]
 8004b08:	b913      	cbnz	r3, 8004b10 <_printf_float+0x194>
 8004b0a:	6822      	ldr	r2, [r4, #0]
 8004b0c:	07d0      	lsls	r0, r2, #31
 8004b0e:	d502      	bpl.n	8004b16 <_printf_float+0x19a>
 8004b10:	3301      	adds	r3, #1
 8004b12:	440b      	add	r3, r1
 8004b14:	6123      	str	r3, [r4, #16]
 8004b16:	f04f 0a00 	mov.w	sl, #0
 8004b1a:	65a1      	str	r1, [r4, #88]	; 0x58
 8004b1c:	e7df      	b.n	8004ade <_printf_float+0x162>
 8004b1e:	b913      	cbnz	r3, 8004b26 <_printf_float+0x1aa>
 8004b20:	6822      	ldr	r2, [r4, #0]
 8004b22:	07d2      	lsls	r2, r2, #31
 8004b24:	d501      	bpl.n	8004b2a <_printf_float+0x1ae>
 8004b26:	3302      	adds	r3, #2
 8004b28:	e7f4      	b.n	8004b14 <_printf_float+0x198>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e7f2      	b.n	8004b14 <_printf_float+0x198>
 8004b2e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004b32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b34:	4299      	cmp	r1, r3
 8004b36:	db05      	blt.n	8004b44 <_printf_float+0x1c8>
 8004b38:	6823      	ldr	r3, [r4, #0]
 8004b3a:	6121      	str	r1, [r4, #16]
 8004b3c:	07d8      	lsls	r0, r3, #31
 8004b3e:	d5ea      	bpl.n	8004b16 <_printf_float+0x19a>
 8004b40:	1c4b      	adds	r3, r1, #1
 8004b42:	e7e7      	b.n	8004b14 <_printf_float+0x198>
 8004b44:	2900      	cmp	r1, #0
 8004b46:	bfcc      	ite	gt
 8004b48:	2201      	movgt	r2, #1
 8004b4a:	f1c1 0202 	rsble	r2, r1, #2
 8004b4e:	4413      	add	r3, r2
 8004b50:	e7e0      	b.n	8004b14 <_printf_float+0x198>
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	055a      	lsls	r2, r3, #21
 8004b56:	d407      	bmi.n	8004b68 <_printf_float+0x1ec>
 8004b58:	6923      	ldr	r3, [r4, #16]
 8004b5a:	4642      	mov	r2, r8
 8004b5c:	4631      	mov	r1, r6
 8004b5e:	4628      	mov	r0, r5
 8004b60:	47b8      	blx	r7
 8004b62:	3001      	adds	r0, #1
 8004b64:	d12b      	bne.n	8004bbe <_printf_float+0x242>
 8004b66:	e764      	b.n	8004a32 <_printf_float+0xb6>
 8004b68:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004b6c:	f240 80dd 	bls.w	8004d2a <_printf_float+0x3ae>
 8004b70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b74:	2200      	movs	r2, #0
 8004b76:	2300      	movs	r3, #0
 8004b78:	f7fb ff20 	bl	80009bc <__aeabi_dcmpeq>
 8004b7c:	2800      	cmp	r0, #0
 8004b7e:	d033      	beq.n	8004be8 <_printf_float+0x26c>
 8004b80:	2301      	movs	r3, #1
 8004b82:	4631      	mov	r1, r6
 8004b84:	4628      	mov	r0, r5
 8004b86:	4a35      	ldr	r2, [pc, #212]	; (8004c5c <_printf_float+0x2e0>)
 8004b88:	47b8      	blx	r7
 8004b8a:	3001      	adds	r0, #1
 8004b8c:	f43f af51 	beq.w	8004a32 <_printf_float+0xb6>
 8004b90:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b94:	429a      	cmp	r2, r3
 8004b96:	db02      	blt.n	8004b9e <_printf_float+0x222>
 8004b98:	6823      	ldr	r3, [r4, #0]
 8004b9a:	07d8      	lsls	r0, r3, #31
 8004b9c:	d50f      	bpl.n	8004bbe <_printf_float+0x242>
 8004b9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ba2:	4631      	mov	r1, r6
 8004ba4:	4628      	mov	r0, r5
 8004ba6:	47b8      	blx	r7
 8004ba8:	3001      	adds	r0, #1
 8004baa:	f43f af42 	beq.w	8004a32 <_printf_float+0xb6>
 8004bae:	f04f 0800 	mov.w	r8, #0
 8004bb2:	f104 091a 	add.w	r9, r4, #26
 8004bb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	4543      	cmp	r3, r8
 8004bbc:	dc09      	bgt.n	8004bd2 <_printf_float+0x256>
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	079b      	lsls	r3, r3, #30
 8004bc2:	f100 8102 	bmi.w	8004dca <_printf_float+0x44e>
 8004bc6:	68e0      	ldr	r0, [r4, #12]
 8004bc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004bca:	4298      	cmp	r0, r3
 8004bcc:	bfb8      	it	lt
 8004bce:	4618      	movlt	r0, r3
 8004bd0:	e731      	b.n	8004a36 <_printf_float+0xba>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	464a      	mov	r2, r9
 8004bd6:	4631      	mov	r1, r6
 8004bd8:	4628      	mov	r0, r5
 8004bda:	47b8      	blx	r7
 8004bdc:	3001      	adds	r0, #1
 8004bde:	f43f af28 	beq.w	8004a32 <_printf_float+0xb6>
 8004be2:	f108 0801 	add.w	r8, r8, #1
 8004be6:	e7e6      	b.n	8004bb6 <_printf_float+0x23a>
 8004be8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	dc38      	bgt.n	8004c60 <_printf_float+0x2e4>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	4631      	mov	r1, r6
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	4a19      	ldr	r2, [pc, #100]	; (8004c5c <_printf_float+0x2e0>)
 8004bf6:	47b8      	blx	r7
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	f43f af1a 	beq.w	8004a32 <_printf_float+0xb6>
 8004bfe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c02:	4313      	orrs	r3, r2
 8004c04:	d102      	bne.n	8004c0c <_printf_float+0x290>
 8004c06:	6823      	ldr	r3, [r4, #0]
 8004c08:	07d9      	lsls	r1, r3, #31
 8004c0a:	d5d8      	bpl.n	8004bbe <_printf_float+0x242>
 8004c0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c10:	4631      	mov	r1, r6
 8004c12:	4628      	mov	r0, r5
 8004c14:	47b8      	blx	r7
 8004c16:	3001      	adds	r0, #1
 8004c18:	f43f af0b 	beq.w	8004a32 <_printf_float+0xb6>
 8004c1c:	f04f 0900 	mov.w	r9, #0
 8004c20:	f104 0a1a 	add.w	sl, r4, #26
 8004c24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c26:	425b      	negs	r3, r3
 8004c28:	454b      	cmp	r3, r9
 8004c2a:	dc01      	bgt.n	8004c30 <_printf_float+0x2b4>
 8004c2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c2e:	e794      	b.n	8004b5a <_printf_float+0x1de>
 8004c30:	2301      	movs	r3, #1
 8004c32:	4652      	mov	r2, sl
 8004c34:	4631      	mov	r1, r6
 8004c36:	4628      	mov	r0, r5
 8004c38:	47b8      	blx	r7
 8004c3a:	3001      	adds	r0, #1
 8004c3c:	f43f aef9 	beq.w	8004a32 <_printf_float+0xb6>
 8004c40:	f109 0901 	add.w	r9, r9, #1
 8004c44:	e7ee      	b.n	8004c24 <_printf_float+0x2a8>
 8004c46:	bf00      	nop
 8004c48:	7fefffff 	.word	0x7fefffff
 8004c4c:	0800782c 	.word	0x0800782c
 8004c50:	08007830 	.word	0x08007830
 8004c54:	08007838 	.word	0x08007838
 8004c58:	08007834 	.word	0x08007834
 8004c5c:	0800783c 	.word	0x0800783c
 8004c60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c64:	429a      	cmp	r2, r3
 8004c66:	bfa8      	it	ge
 8004c68:	461a      	movge	r2, r3
 8004c6a:	2a00      	cmp	r2, #0
 8004c6c:	4691      	mov	r9, r2
 8004c6e:	dc37      	bgt.n	8004ce0 <_printf_float+0x364>
 8004c70:	f04f 0b00 	mov.w	fp, #0
 8004c74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c78:	f104 021a 	add.w	r2, r4, #26
 8004c7c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004c80:	ebaa 0309 	sub.w	r3, sl, r9
 8004c84:	455b      	cmp	r3, fp
 8004c86:	dc33      	bgt.n	8004cf0 <_printf_float+0x374>
 8004c88:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	db3b      	blt.n	8004d08 <_printf_float+0x38c>
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	07da      	lsls	r2, r3, #31
 8004c94:	d438      	bmi.n	8004d08 <_printf_float+0x38c>
 8004c96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c98:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004c9a:	eba3 020a 	sub.w	r2, r3, sl
 8004c9e:	eba3 0901 	sub.w	r9, r3, r1
 8004ca2:	4591      	cmp	r9, r2
 8004ca4:	bfa8      	it	ge
 8004ca6:	4691      	movge	r9, r2
 8004ca8:	f1b9 0f00 	cmp.w	r9, #0
 8004cac:	dc34      	bgt.n	8004d18 <_printf_float+0x39c>
 8004cae:	f04f 0800 	mov.w	r8, #0
 8004cb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004cb6:	f104 0a1a 	add.w	sl, r4, #26
 8004cba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004cbe:	1a9b      	subs	r3, r3, r2
 8004cc0:	eba3 0309 	sub.w	r3, r3, r9
 8004cc4:	4543      	cmp	r3, r8
 8004cc6:	f77f af7a 	ble.w	8004bbe <_printf_float+0x242>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	4652      	mov	r2, sl
 8004cce:	4631      	mov	r1, r6
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	47b8      	blx	r7
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	f43f aeac 	beq.w	8004a32 <_printf_float+0xb6>
 8004cda:	f108 0801 	add.w	r8, r8, #1
 8004cde:	e7ec      	b.n	8004cba <_printf_float+0x33e>
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	4631      	mov	r1, r6
 8004ce4:	4642      	mov	r2, r8
 8004ce6:	4628      	mov	r0, r5
 8004ce8:	47b8      	blx	r7
 8004cea:	3001      	adds	r0, #1
 8004cec:	d1c0      	bne.n	8004c70 <_printf_float+0x2f4>
 8004cee:	e6a0      	b.n	8004a32 <_printf_float+0xb6>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	4631      	mov	r1, r6
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	920b      	str	r2, [sp, #44]	; 0x2c
 8004cf8:	47b8      	blx	r7
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	f43f ae99 	beq.w	8004a32 <_printf_float+0xb6>
 8004d00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d02:	f10b 0b01 	add.w	fp, fp, #1
 8004d06:	e7b9      	b.n	8004c7c <_printf_float+0x300>
 8004d08:	4631      	mov	r1, r6
 8004d0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d0e:	4628      	mov	r0, r5
 8004d10:	47b8      	blx	r7
 8004d12:	3001      	adds	r0, #1
 8004d14:	d1bf      	bne.n	8004c96 <_printf_float+0x31a>
 8004d16:	e68c      	b.n	8004a32 <_printf_float+0xb6>
 8004d18:	464b      	mov	r3, r9
 8004d1a:	4631      	mov	r1, r6
 8004d1c:	4628      	mov	r0, r5
 8004d1e:	eb08 020a 	add.w	r2, r8, sl
 8004d22:	47b8      	blx	r7
 8004d24:	3001      	adds	r0, #1
 8004d26:	d1c2      	bne.n	8004cae <_printf_float+0x332>
 8004d28:	e683      	b.n	8004a32 <_printf_float+0xb6>
 8004d2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d2c:	2a01      	cmp	r2, #1
 8004d2e:	dc01      	bgt.n	8004d34 <_printf_float+0x3b8>
 8004d30:	07db      	lsls	r3, r3, #31
 8004d32:	d537      	bpl.n	8004da4 <_printf_float+0x428>
 8004d34:	2301      	movs	r3, #1
 8004d36:	4642      	mov	r2, r8
 8004d38:	4631      	mov	r1, r6
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	47b8      	blx	r7
 8004d3e:	3001      	adds	r0, #1
 8004d40:	f43f ae77 	beq.w	8004a32 <_printf_float+0xb6>
 8004d44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d48:	4631      	mov	r1, r6
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	47b8      	blx	r7
 8004d4e:	3001      	adds	r0, #1
 8004d50:	f43f ae6f 	beq.w	8004a32 <_printf_float+0xb6>
 8004d54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d58:	2200      	movs	r2, #0
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	f7fb fe2e 	bl	80009bc <__aeabi_dcmpeq>
 8004d60:	b9d8      	cbnz	r0, 8004d9a <_printf_float+0x41e>
 8004d62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d64:	f108 0201 	add.w	r2, r8, #1
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	4631      	mov	r1, r6
 8004d6c:	4628      	mov	r0, r5
 8004d6e:	47b8      	blx	r7
 8004d70:	3001      	adds	r0, #1
 8004d72:	d10e      	bne.n	8004d92 <_printf_float+0x416>
 8004d74:	e65d      	b.n	8004a32 <_printf_float+0xb6>
 8004d76:	2301      	movs	r3, #1
 8004d78:	464a      	mov	r2, r9
 8004d7a:	4631      	mov	r1, r6
 8004d7c:	4628      	mov	r0, r5
 8004d7e:	47b8      	blx	r7
 8004d80:	3001      	adds	r0, #1
 8004d82:	f43f ae56 	beq.w	8004a32 <_printf_float+0xb6>
 8004d86:	f108 0801 	add.w	r8, r8, #1
 8004d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	4543      	cmp	r3, r8
 8004d90:	dcf1      	bgt.n	8004d76 <_printf_float+0x3fa>
 8004d92:	4653      	mov	r3, sl
 8004d94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d98:	e6e0      	b.n	8004b5c <_printf_float+0x1e0>
 8004d9a:	f04f 0800 	mov.w	r8, #0
 8004d9e:	f104 091a 	add.w	r9, r4, #26
 8004da2:	e7f2      	b.n	8004d8a <_printf_float+0x40e>
 8004da4:	2301      	movs	r3, #1
 8004da6:	4642      	mov	r2, r8
 8004da8:	e7df      	b.n	8004d6a <_printf_float+0x3ee>
 8004daa:	2301      	movs	r3, #1
 8004dac:	464a      	mov	r2, r9
 8004dae:	4631      	mov	r1, r6
 8004db0:	4628      	mov	r0, r5
 8004db2:	47b8      	blx	r7
 8004db4:	3001      	adds	r0, #1
 8004db6:	f43f ae3c 	beq.w	8004a32 <_printf_float+0xb6>
 8004dba:	f108 0801 	add.w	r8, r8, #1
 8004dbe:	68e3      	ldr	r3, [r4, #12]
 8004dc0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004dc2:	1a5b      	subs	r3, r3, r1
 8004dc4:	4543      	cmp	r3, r8
 8004dc6:	dcf0      	bgt.n	8004daa <_printf_float+0x42e>
 8004dc8:	e6fd      	b.n	8004bc6 <_printf_float+0x24a>
 8004dca:	f04f 0800 	mov.w	r8, #0
 8004dce:	f104 0919 	add.w	r9, r4, #25
 8004dd2:	e7f4      	b.n	8004dbe <_printf_float+0x442>

08004dd4 <_printf_common>:
 8004dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dd8:	4616      	mov	r6, r2
 8004dda:	4699      	mov	r9, r3
 8004ddc:	688a      	ldr	r2, [r1, #8]
 8004dde:	690b      	ldr	r3, [r1, #16]
 8004de0:	4607      	mov	r7, r0
 8004de2:	4293      	cmp	r3, r2
 8004de4:	bfb8      	it	lt
 8004de6:	4613      	movlt	r3, r2
 8004de8:	6033      	str	r3, [r6, #0]
 8004dea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004dee:	460c      	mov	r4, r1
 8004df0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004df4:	b10a      	cbz	r2, 8004dfa <_printf_common+0x26>
 8004df6:	3301      	adds	r3, #1
 8004df8:	6033      	str	r3, [r6, #0]
 8004dfa:	6823      	ldr	r3, [r4, #0]
 8004dfc:	0699      	lsls	r1, r3, #26
 8004dfe:	bf42      	ittt	mi
 8004e00:	6833      	ldrmi	r3, [r6, #0]
 8004e02:	3302      	addmi	r3, #2
 8004e04:	6033      	strmi	r3, [r6, #0]
 8004e06:	6825      	ldr	r5, [r4, #0]
 8004e08:	f015 0506 	ands.w	r5, r5, #6
 8004e0c:	d106      	bne.n	8004e1c <_printf_common+0x48>
 8004e0e:	f104 0a19 	add.w	sl, r4, #25
 8004e12:	68e3      	ldr	r3, [r4, #12]
 8004e14:	6832      	ldr	r2, [r6, #0]
 8004e16:	1a9b      	subs	r3, r3, r2
 8004e18:	42ab      	cmp	r3, r5
 8004e1a:	dc28      	bgt.n	8004e6e <_printf_common+0x9a>
 8004e1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e20:	1e13      	subs	r3, r2, #0
 8004e22:	6822      	ldr	r2, [r4, #0]
 8004e24:	bf18      	it	ne
 8004e26:	2301      	movne	r3, #1
 8004e28:	0692      	lsls	r2, r2, #26
 8004e2a:	d42d      	bmi.n	8004e88 <_printf_common+0xb4>
 8004e2c:	4649      	mov	r1, r9
 8004e2e:	4638      	mov	r0, r7
 8004e30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e34:	47c0      	blx	r8
 8004e36:	3001      	adds	r0, #1
 8004e38:	d020      	beq.n	8004e7c <_printf_common+0xa8>
 8004e3a:	6823      	ldr	r3, [r4, #0]
 8004e3c:	68e5      	ldr	r5, [r4, #12]
 8004e3e:	f003 0306 	and.w	r3, r3, #6
 8004e42:	2b04      	cmp	r3, #4
 8004e44:	bf18      	it	ne
 8004e46:	2500      	movne	r5, #0
 8004e48:	6832      	ldr	r2, [r6, #0]
 8004e4a:	f04f 0600 	mov.w	r6, #0
 8004e4e:	68a3      	ldr	r3, [r4, #8]
 8004e50:	bf08      	it	eq
 8004e52:	1aad      	subeq	r5, r5, r2
 8004e54:	6922      	ldr	r2, [r4, #16]
 8004e56:	bf08      	it	eq
 8004e58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	bfc4      	itt	gt
 8004e60:	1a9b      	subgt	r3, r3, r2
 8004e62:	18ed      	addgt	r5, r5, r3
 8004e64:	341a      	adds	r4, #26
 8004e66:	42b5      	cmp	r5, r6
 8004e68:	d11a      	bne.n	8004ea0 <_printf_common+0xcc>
 8004e6a:	2000      	movs	r0, #0
 8004e6c:	e008      	b.n	8004e80 <_printf_common+0xac>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	4652      	mov	r2, sl
 8004e72:	4649      	mov	r1, r9
 8004e74:	4638      	mov	r0, r7
 8004e76:	47c0      	blx	r8
 8004e78:	3001      	adds	r0, #1
 8004e7a:	d103      	bne.n	8004e84 <_printf_common+0xb0>
 8004e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e84:	3501      	adds	r5, #1
 8004e86:	e7c4      	b.n	8004e12 <_printf_common+0x3e>
 8004e88:	2030      	movs	r0, #48	; 0x30
 8004e8a:	18e1      	adds	r1, r4, r3
 8004e8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e90:	1c5a      	adds	r2, r3, #1
 8004e92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e96:	4422      	add	r2, r4
 8004e98:	3302      	adds	r3, #2
 8004e9a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e9e:	e7c5      	b.n	8004e2c <_printf_common+0x58>
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	4622      	mov	r2, r4
 8004ea4:	4649      	mov	r1, r9
 8004ea6:	4638      	mov	r0, r7
 8004ea8:	47c0      	blx	r8
 8004eaa:	3001      	adds	r0, #1
 8004eac:	d0e6      	beq.n	8004e7c <_printf_common+0xa8>
 8004eae:	3601      	adds	r6, #1
 8004eb0:	e7d9      	b.n	8004e66 <_printf_common+0x92>
	...

08004eb4 <_printf_i>:
 8004eb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb8:	7e0f      	ldrb	r7, [r1, #24]
 8004eba:	4691      	mov	r9, r2
 8004ebc:	2f78      	cmp	r7, #120	; 0x78
 8004ebe:	4680      	mov	r8, r0
 8004ec0:	460c      	mov	r4, r1
 8004ec2:	469a      	mov	sl, r3
 8004ec4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004ec6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004eca:	d807      	bhi.n	8004edc <_printf_i+0x28>
 8004ecc:	2f62      	cmp	r7, #98	; 0x62
 8004ece:	d80a      	bhi.n	8004ee6 <_printf_i+0x32>
 8004ed0:	2f00      	cmp	r7, #0
 8004ed2:	f000 80d9 	beq.w	8005088 <_printf_i+0x1d4>
 8004ed6:	2f58      	cmp	r7, #88	; 0x58
 8004ed8:	f000 80a4 	beq.w	8005024 <_printf_i+0x170>
 8004edc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ee0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ee4:	e03a      	b.n	8004f5c <_printf_i+0xa8>
 8004ee6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004eea:	2b15      	cmp	r3, #21
 8004eec:	d8f6      	bhi.n	8004edc <_printf_i+0x28>
 8004eee:	a101      	add	r1, pc, #4	; (adr r1, 8004ef4 <_printf_i+0x40>)
 8004ef0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ef4:	08004f4d 	.word	0x08004f4d
 8004ef8:	08004f61 	.word	0x08004f61
 8004efc:	08004edd 	.word	0x08004edd
 8004f00:	08004edd 	.word	0x08004edd
 8004f04:	08004edd 	.word	0x08004edd
 8004f08:	08004edd 	.word	0x08004edd
 8004f0c:	08004f61 	.word	0x08004f61
 8004f10:	08004edd 	.word	0x08004edd
 8004f14:	08004edd 	.word	0x08004edd
 8004f18:	08004edd 	.word	0x08004edd
 8004f1c:	08004edd 	.word	0x08004edd
 8004f20:	0800506f 	.word	0x0800506f
 8004f24:	08004f91 	.word	0x08004f91
 8004f28:	08005051 	.word	0x08005051
 8004f2c:	08004edd 	.word	0x08004edd
 8004f30:	08004edd 	.word	0x08004edd
 8004f34:	08005091 	.word	0x08005091
 8004f38:	08004edd 	.word	0x08004edd
 8004f3c:	08004f91 	.word	0x08004f91
 8004f40:	08004edd 	.word	0x08004edd
 8004f44:	08004edd 	.word	0x08004edd
 8004f48:	08005059 	.word	0x08005059
 8004f4c:	682b      	ldr	r3, [r5, #0]
 8004f4e:	1d1a      	adds	r2, r3, #4
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	602a      	str	r2, [r5, #0]
 8004f54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e0a4      	b.n	80050aa <_printf_i+0x1f6>
 8004f60:	6820      	ldr	r0, [r4, #0]
 8004f62:	6829      	ldr	r1, [r5, #0]
 8004f64:	0606      	lsls	r6, r0, #24
 8004f66:	f101 0304 	add.w	r3, r1, #4
 8004f6a:	d50a      	bpl.n	8004f82 <_printf_i+0xce>
 8004f6c:	680e      	ldr	r6, [r1, #0]
 8004f6e:	602b      	str	r3, [r5, #0]
 8004f70:	2e00      	cmp	r6, #0
 8004f72:	da03      	bge.n	8004f7c <_printf_i+0xc8>
 8004f74:	232d      	movs	r3, #45	; 0x2d
 8004f76:	4276      	negs	r6, r6
 8004f78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f7c:	230a      	movs	r3, #10
 8004f7e:	485e      	ldr	r0, [pc, #376]	; (80050f8 <_printf_i+0x244>)
 8004f80:	e019      	b.n	8004fb6 <_printf_i+0x102>
 8004f82:	680e      	ldr	r6, [r1, #0]
 8004f84:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f88:	602b      	str	r3, [r5, #0]
 8004f8a:	bf18      	it	ne
 8004f8c:	b236      	sxthne	r6, r6
 8004f8e:	e7ef      	b.n	8004f70 <_printf_i+0xbc>
 8004f90:	682b      	ldr	r3, [r5, #0]
 8004f92:	6820      	ldr	r0, [r4, #0]
 8004f94:	1d19      	adds	r1, r3, #4
 8004f96:	6029      	str	r1, [r5, #0]
 8004f98:	0601      	lsls	r1, r0, #24
 8004f9a:	d501      	bpl.n	8004fa0 <_printf_i+0xec>
 8004f9c:	681e      	ldr	r6, [r3, #0]
 8004f9e:	e002      	b.n	8004fa6 <_printf_i+0xf2>
 8004fa0:	0646      	lsls	r6, r0, #25
 8004fa2:	d5fb      	bpl.n	8004f9c <_printf_i+0xe8>
 8004fa4:	881e      	ldrh	r6, [r3, #0]
 8004fa6:	2f6f      	cmp	r7, #111	; 0x6f
 8004fa8:	bf0c      	ite	eq
 8004faa:	2308      	moveq	r3, #8
 8004fac:	230a      	movne	r3, #10
 8004fae:	4852      	ldr	r0, [pc, #328]	; (80050f8 <_printf_i+0x244>)
 8004fb0:	2100      	movs	r1, #0
 8004fb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fb6:	6865      	ldr	r5, [r4, #4]
 8004fb8:	2d00      	cmp	r5, #0
 8004fba:	bfa8      	it	ge
 8004fbc:	6821      	ldrge	r1, [r4, #0]
 8004fbe:	60a5      	str	r5, [r4, #8]
 8004fc0:	bfa4      	itt	ge
 8004fc2:	f021 0104 	bicge.w	r1, r1, #4
 8004fc6:	6021      	strge	r1, [r4, #0]
 8004fc8:	b90e      	cbnz	r6, 8004fce <_printf_i+0x11a>
 8004fca:	2d00      	cmp	r5, #0
 8004fcc:	d04d      	beq.n	800506a <_printf_i+0x1b6>
 8004fce:	4615      	mov	r5, r2
 8004fd0:	fbb6 f1f3 	udiv	r1, r6, r3
 8004fd4:	fb03 6711 	mls	r7, r3, r1, r6
 8004fd8:	5dc7      	ldrb	r7, [r0, r7]
 8004fda:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004fde:	4637      	mov	r7, r6
 8004fe0:	42bb      	cmp	r3, r7
 8004fe2:	460e      	mov	r6, r1
 8004fe4:	d9f4      	bls.n	8004fd0 <_printf_i+0x11c>
 8004fe6:	2b08      	cmp	r3, #8
 8004fe8:	d10b      	bne.n	8005002 <_printf_i+0x14e>
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	07de      	lsls	r6, r3, #31
 8004fee:	d508      	bpl.n	8005002 <_printf_i+0x14e>
 8004ff0:	6923      	ldr	r3, [r4, #16]
 8004ff2:	6861      	ldr	r1, [r4, #4]
 8004ff4:	4299      	cmp	r1, r3
 8004ff6:	bfde      	ittt	le
 8004ff8:	2330      	movle	r3, #48	; 0x30
 8004ffa:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ffe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005002:	1b52      	subs	r2, r2, r5
 8005004:	6122      	str	r2, [r4, #16]
 8005006:	464b      	mov	r3, r9
 8005008:	4621      	mov	r1, r4
 800500a:	4640      	mov	r0, r8
 800500c:	f8cd a000 	str.w	sl, [sp]
 8005010:	aa03      	add	r2, sp, #12
 8005012:	f7ff fedf 	bl	8004dd4 <_printf_common>
 8005016:	3001      	adds	r0, #1
 8005018:	d14c      	bne.n	80050b4 <_printf_i+0x200>
 800501a:	f04f 30ff 	mov.w	r0, #4294967295
 800501e:	b004      	add	sp, #16
 8005020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005024:	4834      	ldr	r0, [pc, #208]	; (80050f8 <_printf_i+0x244>)
 8005026:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800502a:	6829      	ldr	r1, [r5, #0]
 800502c:	6823      	ldr	r3, [r4, #0]
 800502e:	f851 6b04 	ldr.w	r6, [r1], #4
 8005032:	6029      	str	r1, [r5, #0]
 8005034:	061d      	lsls	r5, r3, #24
 8005036:	d514      	bpl.n	8005062 <_printf_i+0x1ae>
 8005038:	07df      	lsls	r7, r3, #31
 800503a:	bf44      	itt	mi
 800503c:	f043 0320 	orrmi.w	r3, r3, #32
 8005040:	6023      	strmi	r3, [r4, #0]
 8005042:	b91e      	cbnz	r6, 800504c <_printf_i+0x198>
 8005044:	6823      	ldr	r3, [r4, #0]
 8005046:	f023 0320 	bic.w	r3, r3, #32
 800504a:	6023      	str	r3, [r4, #0]
 800504c:	2310      	movs	r3, #16
 800504e:	e7af      	b.n	8004fb0 <_printf_i+0xfc>
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	f043 0320 	orr.w	r3, r3, #32
 8005056:	6023      	str	r3, [r4, #0]
 8005058:	2378      	movs	r3, #120	; 0x78
 800505a:	4828      	ldr	r0, [pc, #160]	; (80050fc <_printf_i+0x248>)
 800505c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005060:	e7e3      	b.n	800502a <_printf_i+0x176>
 8005062:	0659      	lsls	r1, r3, #25
 8005064:	bf48      	it	mi
 8005066:	b2b6      	uxthmi	r6, r6
 8005068:	e7e6      	b.n	8005038 <_printf_i+0x184>
 800506a:	4615      	mov	r5, r2
 800506c:	e7bb      	b.n	8004fe6 <_printf_i+0x132>
 800506e:	682b      	ldr	r3, [r5, #0]
 8005070:	6826      	ldr	r6, [r4, #0]
 8005072:	1d18      	adds	r0, r3, #4
 8005074:	6961      	ldr	r1, [r4, #20]
 8005076:	6028      	str	r0, [r5, #0]
 8005078:	0635      	lsls	r5, r6, #24
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	d501      	bpl.n	8005082 <_printf_i+0x1ce>
 800507e:	6019      	str	r1, [r3, #0]
 8005080:	e002      	b.n	8005088 <_printf_i+0x1d4>
 8005082:	0670      	lsls	r0, r6, #25
 8005084:	d5fb      	bpl.n	800507e <_printf_i+0x1ca>
 8005086:	8019      	strh	r1, [r3, #0]
 8005088:	2300      	movs	r3, #0
 800508a:	4615      	mov	r5, r2
 800508c:	6123      	str	r3, [r4, #16]
 800508e:	e7ba      	b.n	8005006 <_printf_i+0x152>
 8005090:	682b      	ldr	r3, [r5, #0]
 8005092:	2100      	movs	r1, #0
 8005094:	1d1a      	adds	r2, r3, #4
 8005096:	602a      	str	r2, [r5, #0]
 8005098:	681d      	ldr	r5, [r3, #0]
 800509a:	6862      	ldr	r2, [r4, #4]
 800509c:	4628      	mov	r0, r5
 800509e:	f001 f889 	bl	80061b4 <memchr>
 80050a2:	b108      	cbz	r0, 80050a8 <_printf_i+0x1f4>
 80050a4:	1b40      	subs	r0, r0, r5
 80050a6:	6060      	str	r0, [r4, #4]
 80050a8:	6863      	ldr	r3, [r4, #4]
 80050aa:	6123      	str	r3, [r4, #16]
 80050ac:	2300      	movs	r3, #0
 80050ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050b2:	e7a8      	b.n	8005006 <_printf_i+0x152>
 80050b4:	462a      	mov	r2, r5
 80050b6:	4649      	mov	r1, r9
 80050b8:	4640      	mov	r0, r8
 80050ba:	6923      	ldr	r3, [r4, #16]
 80050bc:	47d0      	blx	sl
 80050be:	3001      	adds	r0, #1
 80050c0:	d0ab      	beq.n	800501a <_printf_i+0x166>
 80050c2:	6823      	ldr	r3, [r4, #0]
 80050c4:	079b      	lsls	r3, r3, #30
 80050c6:	d413      	bmi.n	80050f0 <_printf_i+0x23c>
 80050c8:	68e0      	ldr	r0, [r4, #12]
 80050ca:	9b03      	ldr	r3, [sp, #12]
 80050cc:	4298      	cmp	r0, r3
 80050ce:	bfb8      	it	lt
 80050d0:	4618      	movlt	r0, r3
 80050d2:	e7a4      	b.n	800501e <_printf_i+0x16a>
 80050d4:	2301      	movs	r3, #1
 80050d6:	4632      	mov	r2, r6
 80050d8:	4649      	mov	r1, r9
 80050da:	4640      	mov	r0, r8
 80050dc:	47d0      	blx	sl
 80050de:	3001      	adds	r0, #1
 80050e0:	d09b      	beq.n	800501a <_printf_i+0x166>
 80050e2:	3501      	adds	r5, #1
 80050e4:	68e3      	ldr	r3, [r4, #12]
 80050e6:	9903      	ldr	r1, [sp, #12]
 80050e8:	1a5b      	subs	r3, r3, r1
 80050ea:	42ab      	cmp	r3, r5
 80050ec:	dcf2      	bgt.n	80050d4 <_printf_i+0x220>
 80050ee:	e7eb      	b.n	80050c8 <_printf_i+0x214>
 80050f0:	2500      	movs	r5, #0
 80050f2:	f104 0619 	add.w	r6, r4, #25
 80050f6:	e7f5      	b.n	80050e4 <_printf_i+0x230>
 80050f8:	0800783e 	.word	0x0800783e
 80050fc:	0800784f 	.word	0x0800784f

08005100 <iprintf>:
 8005100:	b40f      	push	{r0, r1, r2, r3}
 8005102:	4b0a      	ldr	r3, [pc, #40]	; (800512c <iprintf+0x2c>)
 8005104:	b513      	push	{r0, r1, r4, lr}
 8005106:	681c      	ldr	r4, [r3, #0]
 8005108:	b124      	cbz	r4, 8005114 <iprintf+0x14>
 800510a:	69a3      	ldr	r3, [r4, #24]
 800510c:	b913      	cbnz	r3, 8005114 <iprintf+0x14>
 800510e:	4620      	mov	r0, r4
 8005110:	f000 ff90 	bl	8006034 <__sinit>
 8005114:	ab05      	add	r3, sp, #20
 8005116:	4620      	mov	r0, r4
 8005118:	9a04      	ldr	r2, [sp, #16]
 800511a:	68a1      	ldr	r1, [r4, #8]
 800511c:	9301      	str	r3, [sp, #4]
 800511e:	f001 fe5b 	bl	8006dd8 <_vfiprintf_r>
 8005122:	b002      	add	sp, #8
 8005124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005128:	b004      	add	sp, #16
 800512a:	4770      	bx	lr
 800512c:	20000098 	.word	0x20000098

08005130 <siprintf>:
 8005130:	b40e      	push	{r1, r2, r3}
 8005132:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005136:	b500      	push	{lr}
 8005138:	b09c      	sub	sp, #112	; 0x70
 800513a:	ab1d      	add	r3, sp, #116	; 0x74
 800513c:	9002      	str	r0, [sp, #8]
 800513e:	9006      	str	r0, [sp, #24]
 8005140:	9107      	str	r1, [sp, #28]
 8005142:	9104      	str	r1, [sp, #16]
 8005144:	4808      	ldr	r0, [pc, #32]	; (8005168 <siprintf+0x38>)
 8005146:	4909      	ldr	r1, [pc, #36]	; (800516c <siprintf+0x3c>)
 8005148:	f853 2b04 	ldr.w	r2, [r3], #4
 800514c:	9105      	str	r1, [sp, #20]
 800514e:	6800      	ldr	r0, [r0, #0]
 8005150:	a902      	add	r1, sp, #8
 8005152:	9301      	str	r3, [sp, #4]
 8005154:	f001 fd18 	bl	8006b88 <_svfiprintf_r>
 8005158:	2200      	movs	r2, #0
 800515a:	9b02      	ldr	r3, [sp, #8]
 800515c:	701a      	strb	r2, [r3, #0]
 800515e:	b01c      	add	sp, #112	; 0x70
 8005160:	f85d eb04 	ldr.w	lr, [sp], #4
 8005164:	b003      	add	sp, #12
 8005166:	4770      	bx	lr
 8005168:	20000098 	.word	0x20000098
 800516c:	ffff0208 	.word	0xffff0208

08005170 <strncmp>:
 8005170:	4603      	mov	r3, r0
 8005172:	b510      	push	{r4, lr}
 8005174:	b172      	cbz	r2, 8005194 <strncmp+0x24>
 8005176:	3901      	subs	r1, #1
 8005178:	1884      	adds	r4, r0, r2
 800517a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800517e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005182:	4290      	cmp	r0, r2
 8005184:	d101      	bne.n	800518a <strncmp+0x1a>
 8005186:	42a3      	cmp	r3, r4
 8005188:	d101      	bne.n	800518e <strncmp+0x1e>
 800518a:	1a80      	subs	r0, r0, r2
 800518c:	bd10      	pop	{r4, pc}
 800518e:	2800      	cmp	r0, #0
 8005190:	d1f3      	bne.n	800517a <strncmp+0xa>
 8005192:	e7fa      	b.n	800518a <strncmp+0x1a>
 8005194:	4610      	mov	r0, r2
 8005196:	e7f9      	b.n	800518c <strncmp+0x1c>

08005198 <strtok>:
 8005198:	4b16      	ldr	r3, [pc, #88]	; (80051f4 <strtok+0x5c>)
 800519a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800519e:	681f      	ldr	r7, [r3, #0]
 80051a0:	4605      	mov	r5, r0
 80051a2:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80051a4:	460e      	mov	r6, r1
 80051a6:	b9ec      	cbnz	r4, 80051e4 <strtok+0x4c>
 80051a8:	2050      	movs	r0, #80	; 0x50
 80051aa:	f000 fffb 	bl	80061a4 <malloc>
 80051ae:	4602      	mov	r2, r0
 80051b0:	65b8      	str	r0, [r7, #88]	; 0x58
 80051b2:	b920      	cbnz	r0, 80051be <strtok+0x26>
 80051b4:	2157      	movs	r1, #87	; 0x57
 80051b6:	4b10      	ldr	r3, [pc, #64]	; (80051f8 <strtok+0x60>)
 80051b8:	4810      	ldr	r0, [pc, #64]	; (80051fc <strtok+0x64>)
 80051ba:	f000 f849 	bl	8005250 <__assert_func>
 80051be:	e9c0 4400 	strd	r4, r4, [r0]
 80051c2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80051c6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80051ca:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80051ce:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80051d2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80051d6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80051da:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80051de:	6184      	str	r4, [r0, #24]
 80051e0:	7704      	strb	r4, [r0, #28]
 80051e2:	6244      	str	r4, [r0, #36]	; 0x24
 80051e4:	4631      	mov	r1, r6
 80051e6:	4628      	mov	r0, r5
 80051e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80051ea:	2301      	movs	r3, #1
 80051ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051f0:	f000 b806 	b.w	8005200 <__strtok_r>
 80051f4:	20000098 	.word	0x20000098
 80051f8:	08007860 	.word	0x08007860
 80051fc:	08007877 	.word	0x08007877

08005200 <__strtok_r>:
 8005200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005202:	b908      	cbnz	r0, 8005208 <__strtok_r+0x8>
 8005204:	6810      	ldr	r0, [r2, #0]
 8005206:	b188      	cbz	r0, 800522c <__strtok_r+0x2c>
 8005208:	4604      	mov	r4, r0
 800520a:	460f      	mov	r7, r1
 800520c:	4620      	mov	r0, r4
 800520e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005212:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005216:	b91e      	cbnz	r6, 8005220 <__strtok_r+0x20>
 8005218:	b965      	cbnz	r5, 8005234 <__strtok_r+0x34>
 800521a:	4628      	mov	r0, r5
 800521c:	6015      	str	r5, [r2, #0]
 800521e:	e005      	b.n	800522c <__strtok_r+0x2c>
 8005220:	42b5      	cmp	r5, r6
 8005222:	d1f6      	bne.n	8005212 <__strtok_r+0x12>
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1f0      	bne.n	800520a <__strtok_r+0xa>
 8005228:	6014      	str	r4, [r2, #0]
 800522a:	7003      	strb	r3, [r0, #0]
 800522c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800522e:	461c      	mov	r4, r3
 8005230:	e00c      	b.n	800524c <__strtok_r+0x4c>
 8005232:	b915      	cbnz	r5, 800523a <__strtok_r+0x3a>
 8005234:	460e      	mov	r6, r1
 8005236:	f814 3b01 	ldrb.w	r3, [r4], #1
 800523a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800523e:	42ab      	cmp	r3, r5
 8005240:	d1f7      	bne.n	8005232 <__strtok_r+0x32>
 8005242:	2b00      	cmp	r3, #0
 8005244:	d0f3      	beq.n	800522e <__strtok_r+0x2e>
 8005246:	2300      	movs	r3, #0
 8005248:	f804 3c01 	strb.w	r3, [r4, #-1]
 800524c:	6014      	str	r4, [r2, #0]
 800524e:	e7ed      	b.n	800522c <__strtok_r+0x2c>

08005250 <__assert_func>:
 8005250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005252:	4614      	mov	r4, r2
 8005254:	461a      	mov	r2, r3
 8005256:	4b09      	ldr	r3, [pc, #36]	; (800527c <__assert_func+0x2c>)
 8005258:	4605      	mov	r5, r0
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68d8      	ldr	r0, [r3, #12]
 800525e:	b14c      	cbz	r4, 8005274 <__assert_func+0x24>
 8005260:	4b07      	ldr	r3, [pc, #28]	; (8005280 <__assert_func+0x30>)
 8005262:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005266:	9100      	str	r1, [sp, #0]
 8005268:	462b      	mov	r3, r5
 800526a:	4906      	ldr	r1, [pc, #24]	; (8005284 <__assert_func+0x34>)
 800526c:	f000 ff60 	bl	8006130 <fiprintf>
 8005270:	f002 f808 	bl	8007284 <abort>
 8005274:	4b04      	ldr	r3, [pc, #16]	; (8005288 <__assert_func+0x38>)
 8005276:	461c      	mov	r4, r3
 8005278:	e7f3      	b.n	8005262 <__assert_func+0x12>
 800527a:	bf00      	nop
 800527c:	20000098 	.word	0x20000098
 8005280:	080078d4 	.word	0x080078d4
 8005284:	080078e1 	.word	0x080078e1
 8005288:	0800790f 	.word	0x0800790f

0800528c <quorem>:
 800528c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005290:	6903      	ldr	r3, [r0, #16]
 8005292:	690c      	ldr	r4, [r1, #16]
 8005294:	4607      	mov	r7, r0
 8005296:	42a3      	cmp	r3, r4
 8005298:	f2c0 8082 	blt.w	80053a0 <quorem+0x114>
 800529c:	3c01      	subs	r4, #1
 800529e:	f100 0514 	add.w	r5, r0, #20
 80052a2:	f101 0814 	add.w	r8, r1, #20
 80052a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052aa:	9301      	str	r3, [sp, #4]
 80052ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80052b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80052b4:	3301      	adds	r3, #1
 80052b6:	429a      	cmp	r2, r3
 80052b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80052bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80052c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80052c4:	d331      	bcc.n	800532a <quorem+0x9e>
 80052c6:	f04f 0e00 	mov.w	lr, #0
 80052ca:	4640      	mov	r0, r8
 80052cc:	46ac      	mov	ip, r5
 80052ce:	46f2      	mov	sl, lr
 80052d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80052d4:	b293      	uxth	r3, r2
 80052d6:	fb06 e303 	mla	r3, r6, r3, lr
 80052da:	0c12      	lsrs	r2, r2, #16
 80052dc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	fb06 e202 	mla	r2, r6, r2, lr
 80052e6:	ebaa 0303 	sub.w	r3, sl, r3
 80052ea:	f8dc a000 	ldr.w	sl, [ip]
 80052ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80052f2:	fa1f fa8a 	uxth.w	sl, sl
 80052f6:	4453      	add	r3, sl
 80052f8:	f8dc a000 	ldr.w	sl, [ip]
 80052fc:	b292      	uxth	r2, r2
 80052fe:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005302:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005306:	b29b      	uxth	r3, r3
 8005308:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800530c:	4581      	cmp	r9, r0
 800530e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005312:	f84c 3b04 	str.w	r3, [ip], #4
 8005316:	d2db      	bcs.n	80052d0 <quorem+0x44>
 8005318:	f855 300b 	ldr.w	r3, [r5, fp]
 800531c:	b92b      	cbnz	r3, 800532a <quorem+0x9e>
 800531e:	9b01      	ldr	r3, [sp, #4]
 8005320:	3b04      	subs	r3, #4
 8005322:	429d      	cmp	r5, r3
 8005324:	461a      	mov	r2, r3
 8005326:	d32f      	bcc.n	8005388 <quorem+0xfc>
 8005328:	613c      	str	r4, [r7, #16]
 800532a:	4638      	mov	r0, r7
 800532c:	f001 f9dc 	bl	80066e8 <__mcmp>
 8005330:	2800      	cmp	r0, #0
 8005332:	db25      	blt.n	8005380 <quorem+0xf4>
 8005334:	4628      	mov	r0, r5
 8005336:	f04f 0c00 	mov.w	ip, #0
 800533a:	3601      	adds	r6, #1
 800533c:	f858 1b04 	ldr.w	r1, [r8], #4
 8005340:	f8d0 e000 	ldr.w	lr, [r0]
 8005344:	b28b      	uxth	r3, r1
 8005346:	ebac 0303 	sub.w	r3, ip, r3
 800534a:	fa1f f28e 	uxth.w	r2, lr
 800534e:	4413      	add	r3, r2
 8005350:	0c0a      	lsrs	r2, r1, #16
 8005352:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005356:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800535a:	b29b      	uxth	r3, r3
 800535c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005360:	45c1      	cmp	r9, r8
 8005362:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005366:	f840 3b04 	str.w	r3, [r0], #4
 800536a:	d2e7      	bcs.n	800533c <quorem+0xb0>
 800536c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005370:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005374:	b922      	cbnz	r2, 8005380 <quorem+0xf4>
 8005376:	3b04      	subs	r3, #4
 8005378:	429d      	cmp	r5, r3
 800537a:	461a      	mov	r2, r3
 800537c:	d30a      	bcc.n	8005394 <quorem+0x108>
 800537e:	613c      	str	r4, [r7, #16]
 8005380:	4630      	mov	r0, r6
 8005382:	b003      	add	sp, #12
 8005384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005388:	6812      	ldr	r2, [r2, #0]
 800538a:	3b04      	subs	r3, #4
 800538c:	2a00      	cmp	r2, #0
 800538e:	d1cb      	bne.n	8005328 <quorem+0x9c>
 8005390:	3c01      	subs	r4, #1
 8005392:	e7c6      	b.n	8005322 <quorem+0x96>
 8005394:	6812      	ldr	r2, [r2, #0]
 8005396:	3b04      	subs	r3, #4
 8005398:	2a00      	cmp	r2, #0
 800539a:	d1f0      	bne.n	800537e <quorem+0xf2>
 800539c:	3c01      	subs	r4, #1
 800539e:	e7eb      	b.n	8005378 <quorem+0xec>
 80053a0:	2000      	movs	r0, #0
 80053a2:	e7ee      	b.n	8005382 <quorem+0xf6>
 80053a4:	0000      	movs	r0, r0
	...

080053a8 <_dtoa_r>:
 80053a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053ac:	4616      	mov	r6, r2
 80053ae:	461f      	mov	r7, r3
 80053b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80053b2:	b099      	sub	sp, #100	; 0x64
 80053b4:	4605      	mov	r5, r0
 80053b6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80053ba:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80053be:	b974      	cbnz	r4, 80053de <_dtoa_r+0x36>
 80053c0:	2010      	movs	r0, #16
 80053c2:	f000 feef 	bl	80061a4 <malloc>
 80053c6:	4602      	mov	r2, r0
 80053c8:	6268      	str	r0, [r5, #36]	; 0x24
 80053ca:	b920      	cbnz	r0, 80053d6 <_dtoa_r+0x2e>
 80053cc:	21ea      	movs	r1, #234	; 0xea
 80053ce:	4ba8      	ldr	r3, [pc, #672]	; (8005670 <_dtoa_r+0x2c8>)
 80053d0:	48a8      	ldr	r0, [pc, #672]	; (8005674 <_dtoa_r+0x2cc>)
 80053d2:	f7ff ff3d 	bl	8005250 <__assert_func>
 80053d6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80053da:	6004      	str	r4, [r0, #0]
 80053dc:	60c4      	str	r4, [r0, #12]
 80053de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80053e0:	6819      	ldr	r1, [r3, #0]
 80053e2:	b151      	cbz	r1, 80053fa <_dtoa_r+0x52>
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	2301      	movs	r3, #1
 80053e8:	4093      	lsls	r3, r2
 80053ea:	604a      	str	r2, [r1, #4]
 80053ec:	608b      	str	r3, [r1, #8]
 80053ee:	4628      	mov	r0, r5
 80053f0:	f000 ff3c 	bl	800626c <_Bfree>
 80053f4:	2200      	movs	r2, #0
 80053f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80053f8:	601a      	str	r2, [r3, #0]
 80053fa:	1e3b      	subs	r3, r7, #0
 80053fc:	bfaf      	iteee	ge
 80053fe:	2300      	movge	r3, #0
 8005400:	2201      	movlt	r2, #1
 8005402:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005406:	9305      	strlt	r3, [sp, #20]
 8005408:	bfa8      	it	ge
 800540a:	f8c8 3000 	strge.w	r3, [r8]
 800540e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005412:	4b99      	ldr	r3, [pc, #612]	; (8005678 <_dtoa_r+0x2d0>)
 8005414:	bfb8      	it	lt
 8005416:	f8c8 2000 	strlt.w	r2, [r8]
 800541a:	ea33 0309 	bics.w	r3, r3, r9
 800541e:	d119      	bne.n	8005454 <_dtoa_r+0xac>
 8005420:	f242 730f 	movw	r3, #9999	; 0x270f
 8005424:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005426:	6013      	str	r3, [r2, #0]
 8005428:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800542c:	4333      	orrs	r3, r6
 800542e:	f000 857f 	beq.w	8005f30 <_dtoa_r+0xb88>
 8005432:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005434:	b953      	cbnz	r3, 800544c <_dtoa_r+0xa4>
 8005436:	4b91      	ldr	r3, [pc, #580]	; (800567c <_dtoa_r+0x2d4>)
 8005438:	e022      	b.n	8005480 <_dtoa_r+0xd8>
 800543a:	4b91      	ldr	r3, [pc, #580]	; (8005680 <_dtoa_r+0x2d8>)
 800543c:	9303      	str	r3, [sp, #12]
 800543e:	3308      	adds	r3, #8
 8005440:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005442:	6013      	str	r3, [r2, #0]
 8005444:	9803      	ldr	r0, [sp, #12]
 8005446:	b019      	add	sp, #100	; 0x64
 8005448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800544c:	4b8b      	ldr	r3, [pc, #556]	; (800567c <_dtoa_r+0x2d4>)
 800544e:	9303      	str	r3, [sp, #12]
 8005450:	3303      	adds	r3, #3
 8005452:	e7f5      	b.n	8005440 <_dtoa_r+0x98>
 8005454:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005458:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800545c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005460:	2200      	movs	r2, #0
 8005462:	2300      	movs	r3, #0
 8005464:	f7fb faaa 	bl	80009bc <__aeabi_dcmpeq>
 8005468:	4680      	mov	r8, r0
 800546a:	b158      	cbz	r0, 8005484 <_dtoa_r+0xdc>
 800546c:	2301      	movs	r3, #1
 800546e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005470:	6013      	str	r3, [r2, #0]
 8005472:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005474:	2b00      	cmp	r3, #0
 8005476:	f000 8558 	beq.w	8005f2a <_dtoa_r+0xb82>
 800547a:	4882      	ldr	r0, [pc, #520]	; (8005684 <_dtoa_r+0x2dc>)
 800547c:	6018      	str	r0, [r3, #0]
 800547e:	1e43      	subs	r3, r0, #1
 8005480:	9303      	str	r3, [sp, #12]
 8005482:	e7df      	b.n	8005444 <_dtoa_r+0x9c>
 8005484:	ab16      	add	r3, sp, #88	; 0x58
 8005486:	9301      	str	r3, [sp, #4]
 8005488:	ab17      	add	r3, sp, #92	; 0x5c
 800548a:	9300      	str	r3, [sp, #0]
 800548c:	4628      	mov	r0, r5
 800548e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005492:	f001 f9d1 	bl	8006838 <__d2b>
 8005496:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800549a:	4683      	mov	fp, r0
 800549c:	2c00      	cmp	r4, #0
 800549e:	d07f      	beq.n	80055a0 <_dtoa_r+0x1f8>
 80054a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054a6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80054aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054ae:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80054b2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80054b6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80054ba:	2200      	movs	r2, #0
 80054bc:	4b72      	ldr	r3, [pc, #456]	; (8005688 <_dtoa_r+0x2e0>)
 80054be:	f7fa fe5d 	bl	800017c <__aeabi_dsub>
 80054c2:	a365      	add	r3, pc, #404	; (adr r3, 8005658 <_dtoa_r+0x2b0>)
 80054c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c8:	f7fb f810 	bl	80004ec <__aeabi_dmul>
 80054cc:	a364      	add	r3, pc, #400	; (adr r3, 8005660 <_dtoa_r+0x2b8>)
 80054ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d2:	f7fa fe55 	bl	8000180 <__adddf3>
 80054d6:	4606      	mov	r6, r0
 80054d8:	4620      	mov	r0, r4
 80054da:	460f      	mov	r7, r1
 80054dc:	f7fa ff9c 	bl	8000418 <__aeabi_i2d>
 80054e0:	a361      	add	r3, pc, #388	; (adr r3, 8005668 <_dtoa_r+0x2c0>)
 80054e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e6:	f7fb f801 	bl	80004ec <__aeabi_dmul>
 80054ea:	4602      	mov	r2, r0
 80054ec:	460b      	mov	r3, r1
 80054ee:	4630      	mov	r0, r6
 80054f0:	4639      	mov	r1, r7
 80054f2:	f7fa fe45 	bl	8000180 <__adddf3>
 80054f6:	4606      	mov	r6, r0
 80054f8:	460f      	mov	r7, r1
 80054fa:	f7fb faa7 	bl	8000a4c <__aeabi_d2iz>
 80054fe:	2200      	movs	r2, #0
 8005500:	4682      	mov	sl, r0
 8005502:	2300      	movs	r3, #0
 8005504:	4630      	mov	r0, r6
 8005506:	4639      	mov	r1, r7
 8005508:	f7fb fa62 	bl	80009d0 <__aeabi_dcmplt>
 800550c:	b148      	cbz	r0, 8005522 <_dtoa_r+0x17a>
 800550e:	4650      	mov	r0, sl
 8005510:	f7fa ff82 	bl	8000418 <__aeabi_i2d>
 8005514:	4632      	mov	r2, r6
 8005516:	463b      	mov	r3, r7
 8005518:	f7fb fa50 	bl	80009bc <__aeabi_dcmpeq>
 800551c:	b908      	cbnz	r0, 8005522 <_dtoa_r+0x17a>
 800551e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005522:	f1ba 0f16 	cmp.w	sl, #22
 8005526:	d858      	bhi.n	80055da <_dtoa_r+0x232>
 8005528:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800552c:	4b57      	ldr	r3, [pc, #348]	; (800568c <_dtoa_r+0x2e4>)
 800552e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005536:	f7fb fa4b 	bl	80009d0 <__aeabi_dcmplt>
 800553a:	2800      	cmp	r0, #0
 800553c:	d04f      	beq.n	80055de <_dtoa_r+0x236>
 800553e:	2300      	movs	r3, #0
 8005540:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005544:	930f      	str	r3, [sp, #60]	; 0x3c
 8005546:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005548:	1b1c      	subs	r4, r3, r4
 800554a:	1e63      	subs	r3, r4, #1
 800554c:	9309      	str	r3, [sp, #36]	; 0x24
 800554e:	bf49      	itett	mi
 8005550:	f1c4 0301 	rsbmi	r3, r4, #1
 8005554:	2300      	movpl	r3, #0
 8005556:	9306      	strmi	r3, [sp, #24]
 8005558:	2300      	movmi	r3, #0
 800555a:	bf54      	ite	pl
 800555c:	9306      	strpl	r3, [sp, #24]
 800555e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005560:	f1ba 0f00 	cmp.w	sl, #0
 8005564:	db3d      	blt.n	80055e2 <_dtoa_r+0x23a>
 8005566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005568:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800556c:	4453      	add	r3, sl
 800556e:	9309      	str	r3, [sp, #36]	; 0x24
 8005570:	2300      	movs	r3, #0
 8005572:	930a      	str	r3, [sp, #40]	; 0x28
 8005574:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005576:	2b09      	cmp	r3, #9
 8005578:	f200 808c 	bhi.w	8005694 <_dtoa_r+0x2ec>
 800557c:	2b05      	cmp	r3, #5
 800557e:	bfc4      	itt	gt
 8005580:	3b04      	subgt	r3, #4
 8005582:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005584:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005586:	bfc8      	it	gt
 8005588:	2400      	movgt	r4, #0
 800558a:	f1a3 0302 	sub.w	r3, r3, #2
 800558e:	bfd8      	it	le
 8005590:	2401      	movle	r4, #1
 8005592:	2b03      	cmp	r3, #3
 8005594:	f200 808a 	bhi.w	80056ac <_dtoa_r+0x304>
 8005598:	e8df f003 	tbb	[pc, r3]
 800559c:	5b4d4f2d 	.word	0x5b4d4f2d
 80055a0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80055a4:	441c      	add	r4, r3
 80055a6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80055aa:	2b20      	cmp	r3, #32
 80055ac:	bfc3      	ittte	gt
 80055ae:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80055b2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80055b6:	fa09 f303 	lslgt.w	r3, r9, r3
 80055ba:	f1c3 0320 	rsble	r3, r3, #32
 80055be:	bfc6      	itte	gt
 80055c0:	fa26 f000 	lsrgt.w	r0, r6, r0
 80055c4:	4318      	orrgt	r0, r3
 80055c6:	fa06 f003 	lslle.w	r0, r6, r3
 80055ca:	f7fa ff15 	bl	80003f8 <__aeabi_ui2d>
 80055ce:	2301      	movs	r3, #1
 80055d0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80055d4:	3c01      	subs	r4, #1
 80055d6:	9313      	str	r3, [sp, #76]	; 0x4c
 80055d8:	e76f      	b.n	80054ba <_dtoa_r+0x112>
 80055da:	2301      	movs	r3, #1
 80055dc:	e7b2      	b.n	8005544 <_dtoa_r+0x19c>
 80055de:	900f      	str	r0, [sp, #60]	; 0x3c
 80055e0:	e7b1      	b.n	8005546 <_dtoa_r+0x19e>
 80055e2:	9b06      	ldr	r3, [sp, #24]
 80055e4:	eba3 030a 	sub.w	r3, r3, sl
 80055e8:	9306      	str	r3, [sp, #24]
 80055ea:	f1ca 0300 	rsb	r3, sl, #0
 80055ee:	930a      	str	r3, [sp, #40]	; 0x28
 80055f0:	2300      	movs	r3, #0
 80055f2:	930e      	str	r3, [sp, #56]	; 0x38
 80055f4:	e7be      	b.n	8005574 <_dtoa_r+0x1cc>
 80055f6:	2300      	movs	r3, #0
 80055f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80055fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	dc58      	bgt.n	80056b2 <_dtoa_r+0x30a>
 8005600:	f04f 0901 	mov.w	r9, #1
 8005604:	464b      	mov	r3, r9
 8005606:	f8cd 9020 	str.w	r9, [sp, #32]
 800560a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800560e:	2200      	movs	r2, #0
 8005610:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005612:	6042      	str	r2, [r0, #4]
 8005614:	2204      	movs	r2, #4
 8005616:	f102 0614 	add.w	r6, r2, #20
 800561a:	429e      	cmp	r6, r3
 800561c:	6841      	ldr	r1, [r0, #4]
 800561e:	d94e      	bls.n	80056be <_dtoa_r+0x316>
 8005620:	4628      	mov	r0, r5
 8005622:	f000 fde3 	bl	80061ec <_Balloc>
 8005626:	9003      	str	r0, [sp, #12]
 8005628:	2800      	cmp	r0, #0
 800562a:	d14c      	bne.n	80056c6 <_dtoa_r+0x31e>
 800562c:	4602      	mov	r2, r0
 800562e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005632:	4b17      	ldr	r3, [pc, #92]	; (8005690 <_dtoa_r+0x2e8>)
 8005634:	e6cc      	b.n	80053d0 <_dtoa_r+0x28>
 8005636:	2301      	movs	r3, #1
 8005638:	e7de      	b.n	80055f8 <_dtoa_r+0x250>
 800563a:	2300      	movs	r3, #0
 800563c:	930b      	str	r3, [sp, #44]	; 0x2c
 800563e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005640:	eb0a 0903 	add.w	r9, sl, r3
 8005644:	f109 0301 	add.w	r3, r9, #1
 8005648:	2b01      	cmp	r3, #1
 800564a:	9308      	str	r3, [sp, #32]
 800564c:	bfb8      	it	lt
 800564e:	2301      	movlt	r3, #1
 8005650:	e7dd      	b.n	800560e <_dtoa_r+0x266>
 8005652:	2301      	movs	r3, #1
 8005654:	e7f2      	b.n	800563c <_dtoa_r+0x294>
 8005656:	bf00      	nop
 8005658:	636f4361 	.word	0x636f4361
 800565c:	3fd287a7 	.word	0x3fd287a7
 8005660:	8b60c8b3 	.word	0x8b60c8b3
 8005664:	3fc68a28 	.word	0x3fc68a28
 8005668:	509f79fb 	.word	0x509f79fb
 800566c:	3fd34413 	.word	0x3fd34413
 8005670:	08007860 	.word	0x08007860
 8005674:	0800791d 	.word	0x0800791d
 8005678:	7ff00000 	.word	0x7ff00000
 800567c:	08007919 	.word	0x08007919
 8005680:	08007910 	.word	0x08007910
 8005684:	0800783d 	.word	0x0800783d
 8005688:	3ff80000 	.word	0x3ff80000
 800568c:	08007a70 	.word	0x08007a70
 8005690:	08007978 	.word	0x08007978
 8005694:	2401      	movs	r4, #1
 8005696:	2300      	movs	r3, #0
 8005698:	940b      	str	r4, [sp, #44]	; 0x2c
 800569a:	9322      	str	r3, [sp, #136]	; 0x88
 800569c:	f04f 39ff 	mov.w	r9, #4294967295
 80056a0:	2200      	movs	r2, #0
 80056a2:	2312      	movs	r3, #18
 80056a4:	f8cd 9020 	str.w	r9, [sp, #32]
 80056a8:	9223      	str	r2, [sp, #140]	; 0x8c
 80056aa:	e7b0      	b.n	800560e <_dtoa_r+0x266>
 80056ac:	2301      	movs	r3, #1
 80056ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80056b0:	e7f4      	b.n	800569c <_dtoa_r+0x2f4>
 80056b2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80056b6:	464b      	mov	r3, r9
 80056b8:	f8cd 9020 	str.w	r9, [sp, #32]
 80056bc:	e7a7      	b.n	800560e <_dtoa_r+0x266>
 80056be:	3101      	adds	r1, #1
 80056c0:	6041      	str	r1, [r0, #4]
 80056c2:	0052      	lsls	r2, r2, #1
 80056c4:	e7a7      	b.n	8005616 <_dtoa_r+0x26e>
 80056c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80056c8:	9a03      	ldr	r2, [sp, #12]
 80056ca:	601a      	str	r2, [r3, #0]
 80056cc:	9b08      	ldr	r3, [sp, #32]
 80056ce:	2b0e      	cmp	r3, #14
 80056d0:	f200 80a8 	bhi.w	8005824 <_dtoa_r+0x47c>
 80056d4:	2c00      	cmp	r4, #0
 80056d6:	f000 80a5 	beq.w	8005824 <_dtoa_r+0x47c>
 80056da:	f1ba 0f00 	cmp.w	sl, #0
 80056de:	dd34      	ble.n	800574a <_dtoa_r+0x3a2>
 80056e0:	4a9a      	ldr	r2, [pc, #616]	; (800594c <_dtoa_r+0x5a4>)
 80056e2:	f00a 030f 	and.w	r3, sl, #15
 80056e6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80056ea:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80056ee:	e9d3 3400 	ldrd	r3, r4, [r3]
 80056f2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80056f6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80056fa:	d016      	beq.n	800572a <_dtoa_r+0x382>
 80056fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005700:	4b93      	ldr	r3, [pc, #588]	; (8005950 <_dtoa_r+0x5a8>)
 8005702:	2703      	movs	r7, #3
 8005704:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005708:	f7fb f81a 	bl	8000740 <__aeabi_ddiv>
 800570c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005710:	f004 040f 	and.w	r4, r4, #15
 8005714:	4e8e      	ldr	r6, [pc, #568]	; (8005950 <_dtoa_r+0x5a8>)
 8005716:	b954      	cbnz	r4, 800572e <_dtoa_r+0x386>
 8005718:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800571c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005720:	f7fb f80e 	bl	8000740 <__aeabi_ddiv>
 8005724:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005728:	e029      	b.n	800577e <_dtoa_r+0x3d6>
 800572a:	2702      	movs	r7, #2
 800572c:	e7f2      	b.n	8005714 <_dtoa_r+0x36c>
 800572e:	07e1      	lsls	r1, r4, #31
 8005730:	d508      	bpl.n	8005744 <_dtoa_r+0x39c>
 8005732:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005736:	e9d6 2300 	ldrd	r2, r3, [r6]
 800573a:	f7fa fed7 	bl	80004ec <__aeabi_dmul>
 800573e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005742:	3701      	adds	r7, #1
 8005744:	1064      	asrs	r4, r4, #1
 8005746:	3608      	adds	r6, #8
 8005748:	e7e5      	b.n	8005716 <_dtoa_r+0x36e>
 800574a:	f000 80a5 	beq.w	8005898 <_dtoa_r+0x4f0>
 800574e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005752:	f1ca 0400 	rsb	r4, sl, #0
 8005756:	4b7d      	ldr	r3, [pc, #500]	; (800594c <_dtoa_r+0x5a4>)
 8005758:	f004 020f 	and.w	r2, r4, #15
 800575c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005764:	f7fa fec2 	bl	80004ec <__aeabi_dmul>
 8005768:	2702      	movs	r7, #2
 800576a:	2300      	movs	r3, #0
 800576c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005770:	4e77      	ldr	r6, [pc, #476]	; (8005950 <_dtoa_r+0x5a8>)
 8005772:	1124      	asrs	r4, r4, #4
 8005774:	2c00      	cmp	r4, #0
 8005776:	f040 8084 	bne.w	8005882 <_dtoa_r+0x4da>
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1d2      	bne.n	8005724 <_dtoa_r+0x37c>
 800577e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 808b 	beq.w	800589c <_dtoa_r+0x4f4>
 8005786:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800578a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800578e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005792:	2200      	movs	r2, #0
 8005794:	4b6f      	ldr	r3, [pc, #444]	; (8005954 <_dtoa_r+0x5ac>)
 8005796:	f7fb f91b 	bl	80009d0 <__aeabi_dcmplt>
 800579a:	2800      	cmp	r0, #0
 800579c:	d07e      	beq.n	800589c <_dtoa_r+0x4f4>
 800579e:	9b08      	ldr	r3, [sp, #32]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d07b      	beq.n	800589c <_dtoa_r+0x4f4>
 80057a4:	f1b9 0f00 	cmp.w	r9, #0
 80057a8:	dd38      	ble.n	800581c <_dtoa_r+0x474>
 80057aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80057ae:	2200      	movs	r2, #0
 80057b0:	4b69      	ldr	r3, [pc, #420]	; (8005958 <_dtoa_r+0x5b0>)
 80057b2:	f7fa fe9b 	bl	80004ec <__aeabi_dmul>
 80057b6:	464c      	mov	r4, r9
 80057b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057bc:	f10a 38ff 	add.w	r8, sl, #4294967295
 80057c0:	3701      	adds	r7, #1
 80057c2:	4638      	mov	r0, r7
 80057c4:	f7fa fe28 	bl	8000418 <__aeabi_i2d>
 80057c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057cc:	f7fa fe8e 	bl	80004ec <__aeabi_dmul>
 80057d0:	2200      	movs	r2, #0
 80057d2:	4b62      	ldr	r3, [pc, #392]	; (800595c <_dtoa_r+0x5b4>)
 80057d4:	f7fa fcd4 	bl	8000180 <__adddf3>
 80057d8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80057dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80057e0:	9611      	str	r6, [sp, #68]	; 0x44
 80057e2:	2c00      	cmp	r4, #0
 80057e4:	d15d      	bne.n	80058a2 <_dtoa_r+0x4fa>
 80057e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057ea:	2200      	movs	r2, #0
 80057ec:	4b5c      	ldr	r3, [pc, #368]	; (8005960 <_dtoa_r+0x5b8>)
 80057ee:	f7fa fcc5 	bl	800017c <__aeabi_dsub>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80057fa:	4633      	mov	r3, r6
 80057fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80057fe:	f7fb f905 	bl	8000a0c <__aeabi_dcmpgt>
 8005802:	2800      	cmp	r0, #0
 8005804:	f040 829c 	bne.w	8005d40 <_dtoa_r+0x998>
 8005808:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800580c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800580e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005812:	f7fb f8dd 	bl	80009d0 <__aeabi_dcmplt>
 8005816:	2800      	cmp	r0, #0
 8005818:	f040 8290 	bne.w	8005d3c <_dtoa_r+0x994>
 800581c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005820:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005824:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005826:	2b00      	cmp	r3, #0
 8005828:	f2c0 8152 	blt.w	8005ad0 <_dtoa_r+0x728>
 800582c:	f1ba 0f0e 	cmp.w	sl, #14
 8005830:	f300 814e 	bgt.w	8005ad0 <_dtoa_r+0x728>
 8005834:	4b45      	ldr	r3, [pc, #276]	; (800594c <_dtoa_r+0x5a4>)
 8005836:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800583a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800583e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005842:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005844:	2b00      	cmp	r3, #0
 8005846:	f280 80db 	bge.w	8005a00 <_dtoa_r+0x658>
 800584a:	9b08      	ldr	r3, [sp, #32]
 800584c:	2b00      	cmp	r3, #0
 800584e:	f300 80d7 	bgt.w	8005a00 <_dtoa_r+0x658>
 8005852:	f040 8272 	bne.w	8005d3a <_dtoa_r+0x992>
 8005856:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800585a:	2200      	movs	r2, #0
 800585c:	4b40      	ldr	r3, [pc, #256]	; (8005960 <_dtoa_r+0x5b8>)
 800585e:	f7fa fe45 	bl	80004ec <__aeabi_dmul>
 8005862:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005866:	f7fb f8c7 	bl	80009f8 <__aeabi_dcmpge>
 800586a:	9c08      	ldr	r4, [sp, #32]
 800586c:	4626      	mov	r6, r4
 800586e:	2800      	cmp	r0, #0
 8005870:	f040 8248 	bne.w	8005d04 <_dtoa_r+0x95c>
 8005874:	2331      	movs	r3, #49	; 0x31
 8005876:	9f03      	ldr	r7, [sp, #12]
 8005878:	f10a 0a01 	add.w	sl, sl, #1
 800587c:	f807 3b01 	strb.w	r3, [r7], #1
 8005880:	e244      	b.n	8005d0c <_dtoa_r+0x964>
 8005882:	07e2      	lsls	r2, r4, #31
 8005884:	d505      	bpl.n	8005892 <_dtoa_r+0x4ea>
 8005886:	e9d6 2300 	ldrd	r2, r3, [r6]
 800588a:	f7fa fe2f 	bl	80004ec <__aeabi_dmul>
 800588e:	2301      	movs	r3, #1
 8005890:	3701      	adds	r7, #1
 8005892:	1064      	asrs	r4, r4, #1
 8005894:	3608      	adds	r6, #8
 8005896:	e76d      	b.n	8005774 <_dtoa_r+0x3cc>
 8005898:	2702      	movs	r7, #2
 800589a:	e770      	b.n	800577e <_dtoa_r+0x3d6>
 800589c:	46d0      	mov	r8, sl
 800589e:	9c08      	ldr	r4, [sp, #32]
 80058a0:	e78f      	b.n	80057c2 <_dtoa_r+0x41a>
 80058a2:	9903      	ldr	r1, [sp, #12]
 80058a4:	4b29      	ldr	r3, [pc, #164]	; (800594c <_dtoa_r+0x5a4>)
 80058a6:	4421      	add	r1, r4
 80058a8:	9112      	str	r1, [sp, #72]	; 0x48
 80058aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80058b0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80058b4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80058b8:	2900      	cmp	r1, #0
 80058ba:	d055      	beq.n	8005968 <_dtoa_r+0x5c0>
 80058bc:	2000      	movs	r0, #0
 80058be:	4929      	ldr	r1, [pc, #164]	; (8005964 <_dtoa_r+0x5bc>)
 80058c0:	f7fa ff3e 	bl	8000740 <__aeabi_ddiv>
 80058c4:	463b      	mov	r3, r7
 80058c6:	4632      	mov	r2, r6
 80058c8:	f7fa fc58 	bl	800017c <__aeabi_dsub>
 80058cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80058d0:	9f03      	ldr	r7, [sp, #12]
 80058d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058d6:	f7fb f8b9 	bl	8000a4c <__aeabi_d2iz>
 80058da:	4604      	mov	r4, r0
 80058dc:	f7fa fd9c 	bl	8000418 <__aeabi_i2d>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058e8:	f7fa fc48 	bl	800017c <__aeabi_dsub>
 80058ec:	4602      	mov	r2, r0
 80058ee:	460b      	mov	r3, r1
 80058f0:	3430      	adds	r4, #48	; 0x30
 80058f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80058f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80058fa:	f807 4b01 	strb.w	r4, [r7], #1
 80058fe:	f7fb f867 	bl	80009d0 <__aeabi_dcmplt>
 8005902:	2800      	cmp	r0, #0
 8005904:	d174      	bne.n	80059f0 <_dtoa_r+0x648>
 8005906:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800590a:	2000      	movs	r0, #0
 800590c:	4911      	ldr	r1, [pc, #68]	; (8005954 <_dtoa_r+0x5ac>)
 800590e:	f7fa fc35 	bl	800017c <__aeabi_dsub>
 8005912:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005916:	f7fb f85b 	bl	80009d0 <__aeabi_dcmplt>
 800591a:	2800      	cmp	r0, #0
 800591c:	f040 80b7 	bne.w	8005a8e <_dtoa_r+0x6e6>
 8005920:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005922:	429f      	cmp	r7, r3
 8005924:	f43f af7a 	beq.w	800581c <_dtoa_r+0x474>
 8005928:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800592c:	2200      	movs	r2, #0
 800592e:	4b0a      	ldr	r3, [pc, #40]	; (8005958 <_dtoa_r+0x5b0>)
 8005930:	f7fa fddc 	bl	80004ec <__aeabi_dmul>
 8005934:	2200      	movs	r2, #0
 8005936:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800593a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800593e:	4b06      	ldr	r3, [pc, #24]	; (8005958 <_dtoa_r+0x5b0>)
 8005940:	f7fa fdd4 	bl	80004ec <__aeabi_dmul>
 8005944:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005948:	e7c3      	b.n	80058d2 <_dtoa_r+0x52a>
 800594a:	bf00      	nop
 800594c:	08007a70 	.word	0x08007a70
 8005950:	08007a48 	.word	0x08007a48
 8005954:	3ff00000 	.word	0x3ff00000
 8005958:	40240000 	.word	0x40240000
 800595c:	401c0000 	.word	0x401c0000
 8005960:	40140000 	.word	0x40140000
 8005964:	3fe00000 	.word	0x3fe00000
 8005968:	4630      	mov	r0, r6
 800596a:	4639      	mov	r1, r7
 800596c:	f7fa fdbe 	bl	80004ec <__aeabi_dmul>
 8005970:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005972:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005976:	9c03      	ldr	r4, [sp, #12]
 8005978:	9314      	str	r3, [sp, #80]	; 0x50
 800597a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800597e:	f7fb f865 	bl	8000a4c <__aeabi_d2iz>
 8005982:	9015      	str	r0, [sp, #84]	; 0x54
 8005984:	f7fa fd48 	bl	8000418 <__aeabi_i2d>
 8005988:	4602      	mov	r2, r0
 800598a:	460b      	mov	r3, r1
 800598c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005990:	f7fa fbf4 	bl	800017c <__aeabi_dsub>
 8005994:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005996:	4606      	mov	r6, r0
 8005998:	3330      	adds	r3, #48	; 0x30
 800599a:	f804 3b01 	strb.w	r3, [r4], #1
 800599e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80059a0:	460f      	mov	r7, r1
 80059a2:	429c      	cmp	r4, r3
 80059a4:	f04f 0200 	mov.w	r2, #0
 80059a8:	d124      	bne.n	80059f4 <_dtoa_r+0x64c>
 80059aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059ae:	4bb0      	ldr	r3, [pc, #704]	; (8005c70 <_dtoa_r+0x8c8>)
 80059b0:	f7fa fbe6 	bl	8000180 <__adddf3>
 80059b4:	4602      	mov	r2, r0
 80059b6:	460b      	mov	r3, r1
 80059b8:	4630      	mov	r0, r6
 80059ba:	4639      	mov	r1, r7
 80059bc:	f7fb f826 	bl	8000a0c <__aeabi_dcmpgt>
 80059c0:	2800      	cmp	r0, #0
 80059c2:	d163      	bne.n	8005a8c <_dtoa_r+0x6e4>
 80059c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80059c8:	2000      	movs	r0, #0
 80059ca:	49a9      	ldr	r1, [pc, #676]	; (8005c70 <_dtoa_r+0x8c8>)
 80059cc:	f7fa fbd6 	bl	800017c <__aeabi_dsub>
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	4630      	mov	r0, r6
 80059d6:	4639      	mov	r1, r7
 80059d8:	f7fa fffa 	bl	80009d0 <__aeabi_dcmplt>
 80059dc:	2800      	cmp	r0, #0
 80059de:	f43f af1d 	beq.w	800581c <_dtoa_r+0x474>
 80059e2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80059e4:	1e7b      	subs	r3, r7, #1
 80059e6:	9314      	str	r3, [sp, #80]	; 0x50
 80059e8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80059ec:	2b30      	cmp	r3, #48	; 0x30
 80059ee:	d0f8      	beq.n	80059e2 <_dtoa_r+0x63a>
 80059f0:	46c2      	mov	sl, r8
 80059f2:	e03b      	b.n	8005a6c <_dtoa_r+0x6c4>
 80059f4:	4b9f      	ldr	r3, [pc, #636]	; (8005c74 <_dtoa_r+0x8cc>)
 80059f6:	f7fa fd79 	bl	80004ec <__aeabi_dmul>
 80059fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059fe:	e7bc      	b.n	800597a <_dtoa_r+0x5d2>
 8005a00:	9f03      	ldr	r7, [sp, #12]
 8005a02:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005a06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a0a:	4640      	mov	r0, r8
 8005a0c:	4649      	mov	r1, r9
 8005a0e:	f7fa fe97 	bl	8000740 <__aeabi_ddiv>
 8005a12:	f7fb f81b 	bl	8000a4c <__aeabi_d2iz>
 8005a16:	4604      	mov	r4, r0
 8005a18:	f7fa fcfe 	bl	8000418 <__aeabi_i2d>
 8005a1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a20:	f7fa fd64 	bl	80004ec <__aeabi_dmul>
 8005a24:	4602      	mov	r2, r0
 8005a26:	460b      	mov	r3, r1
 8005a28:	4640      	mov	r0, r8
 8005a2a:	4649      	mov	r1, r9
 8005a2c:	f7fa fba6 	bl	800017c <__aeabi_dsub>
 8005a30:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005a34:	f807 6b01 	strb.w	r6, [r7], #1
 8005a38:	9e03      	ldr	r6, [sp, #12]
 8005a3a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005a3e:	1bbe      	subs	r6, r7, r6
 8005a40:	45b4      	cmp	ip, r6
 8005a42:	4602      	mov	r2, r0
 8005a44:	460b      	mov	r3, r1
 8005a46:	d136      	bne.n	8005ab6 <_dtoa_r+0x70e>
 8005a48:	f7fa fb9a 	bl	8000180 <__adddf3>
 8005a4c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a50:	4680      	mov	r8, r0
 8005a52:	4689      	mov	r9, r1
 8005a54:	f7fa ffda 	bl	8000a0c <__aeabi_dcmpgt>
 8005a58:	bb58      	cbnz	r0, 8005ab2 <_dtoa_r+0x70a>
 8005a5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a5e:	4640      	mov	r0, r8
 8005a60:	4649      	mov	r1, r9
 8005a62:	f7fa ffab 	bl	80009bc <__aeabi_dcmpeq>
 8005a66:	b108      	cbz	r0, 8005a6c <_dtoa_r+0x6c4>
 8005a68:	07e1      	lsls	r1, r4, #31
 8005a6a:	d422      	bmi.n	8005ab2 <_dtoa_r+0x70a>
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	4659      	mov	r1, fp
 8005a70:	f000 fbfc 	bl	800626c <_Bfree>
 8005a74:	2300      	movs	r3, #0
 8005a76:	703b      	strb	r3, [r7, #0]
 8005a78:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005a7a:	f10a 0001 	add.w	r0, sl, #1
 8005a7e:	6018      	str	r0, [r3, #0]
 8005a80:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f43f acde 	beq.w	8005444 <_dtoa_r+0x9c>
 8005a88:	601f      	str	r7, [r3, #0]
 8005a8a:	e4db      	b.n	8005444 <_dtoa_r+0x9c>
 8005a8c:	4627      	mov	r7, r4
 8005a8e:	463b      	mov	r3, r7
 8005a90:	461f      	mov	r7, r3
 8005a92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a96:	2a39      	cmp	r2, #57	; 0x39
 8005a98:	d107      	bne.n	8005aaa <_dtoa_r+0x702>
 8005a9a:	9a03      	ldr	r2, [sp, #12]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d1f7      	bne.n	8005a90 <_dtoa_r+0x6e8>
 8005aa0:	2230      	movs	r2, #48	; 0x30
 8005aa2:	9903      	ldr	r1, [sp, #12]
 8005aa4:	f108 0801 	add.w	r8, r8, #1
 8005aa8:	700a      	strb	r2, [r1, #0]
 8005aaa:	781a      	ldrb	r2, [r3, #0]
 8005aac:	3201      	adds	r2, #1
 8005aae:	701a      	strb	r2, [r3, #0]
 8005ab0:	e79e      	b.n	80059f0 <_dtoa_r+0x648>
 8005ab2:	46d0      	mov	r8, sl
 8005ab4:	e7eb      	b.n	8005a8e <_dtoa_r+0x6e6>
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	4b6e      	ldr	r3, [pc, #440]	; (8005c74 <_dtoa_r+0x8cc>)
 8005aba:	f7fa fd17 	bl	80004ec <__aeabi_dmul>
 8005abe:	2200      	movs	r2, #0
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	4680      	mov	r8, r0
 8005ac4:	4689      	mov	r9, r1
 8005ac6:	f7fa ff79 	bl	80009bc <__aeabi_dcmpeq>
 8005aca:	2800      	cmp	r0, #0
 8005acc:	d09b      	beq.n	8005a06 <_dtoa_r+0x65e>
 8005ace:	e7cd      	b.n	8005a6c <_dtoa_r+0x6c4>
 8005ad0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ad2:	2a00      	cmp	r2, #0
 8005ad4:	f000 80d0 	beq.w	8005c78 <_dtoa_r+0x8d0>
 8005ad8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005ada:	2a01      	cmp	r2, #1
 8005adc:	f300 80ae 	bgt.w	8005c3c <_dtoa_r+0x894>
 8005ae0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005ae2:	2a00      	cmp	r2, #0
 8005ae4:	f000 80a6 	beq.w	8005c34 <_dtoa_r+0x88c>
 8005ae8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005aec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005aee:	9f06      	ldr	r7, [sp, #24]
 8005af0:	9a06      	ldr	r2, [sp, #24]
 8005af2:	2101      	movs	r1, #1
 8005af4:	441a      	add	r2, r3
 8005af6:	9206      	str	r2, [sp, #24]
 8005af8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005afa:	4628      	mov	r0, r5
 8005afc:	441a      	add	r2, r3
 8005afe:	9209      	str	r2, [sp, #36]	; 0x24
 8005b00:	f000 fc6a 	bl	80063d8 <__i2b>
 8005b04:	4606      	mov	r6, r0
 8005b06:	2f00      	cmp	r7, #0
 8005b08:	dd0c      	ble.n	8005b24 <_dtoa_r+0x77c>
 8005b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	dd09      	ble.n	8005b24 <_dtoa_r+0x77c>
 8005b10:	42bb      	cmp	r3, r7
 8005b12:	bfa8      	it	ge
 8005b14:	463b      	movge	r3, r7
 8005b16:	9a06      	ldr	r2, [sp, #24]
 8005b18:	1aff      	subs	r7, r7, r3
 8005b1a:	1ad2      	subs	r2, r2, r3
 8005b1c:	9206      	str	r2, [sp, #24]
 8005b1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	9309      	str	r3, [sp, #36]	; 0x24
 8005b24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b26:	b1f3      	cbz	r3, 8005b66 <_dtoa_r+0x7be>
 8005b28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f000 80a8 	beq.w	8005c80 <_dtoa_r+0x8d8>
 8005b30:	2c00      	cmp	r4, #0
 8005b32:	dd10      	ble.n	8005b56 <_dtoa_r+0x7ae>
 8005b34:	4631      	mov	r1, r6
 8005b36:	4622      	mov	r2, r4
 8005b38:	4628      	mov	r0, r5
 8005b3a:	f000 fd0b 	bl	8006554 <__pow5mult>
 8005b3e:	465a      	mov	r2, fp
 8005b40:	4601      	mov	r1, r0
 8005b42:	4606      	mov	r6, r0
 8005b44:	4628      	mov	r0, r5
 8005b46:	f000 fc5d 	bl	8006404 <__multiply>
 8005b4a:	4680      	mov	r8, r0
 8005b4c:	4659      	mov	r1, fp
 8005b4e:	4628      	mov	r0, r5
 8005b50:	f000 fb8c 	bl	800626c <_Bfree>
 8005b54:	46c3      	mov	fp, r8
 8005b56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b58:	1b1a      	subs	r2, r3, r4
 8005b5a:	d004      	beq.n	8005b66 <_dtoa_r+0x7be>
 8005b5c:	4659      	mov	r1, fp
 8005b5e:	4628      	mov	r0, r5
 8005b60:	f000 fcf8 	bl	8006554 <__pow5mult>
 8005b64:	4683      	mov	fp, r0
 8005b66:	2101      	movs	r1, #1
 8005b68:	4628      	mov	r0, r5
 8005b6a:	f000 fc35 	bl	80063d8 <__i2b>
 8005b6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b70:	4604      	mov	r4, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	f340 8086 	ble.w	8005c84 <_dtoa_r+0x8dc>
 8005b78:	461a      	mov	r2, r3
 8005b7a:	4601      	mov	r1, r0
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	f000 fce9 	bl	8006554 <__pow5mult>
 8005b82:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b84:	4604      	mov	r4, r0
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	dd7f      	ble.n	8005c8a <_dtoa_r+0x8e2>
 8005b8a:	f04f 0800 	mov.w	r8, #0
 8005b8e:	6923      	ldr	r3, [r4, #16]
 8005b90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005b94:	6918      	ldr	r0, [r3, #16]
 8005b96:	f000 fbd1 	bl	800633c <__hi0bits>
 8005b9a:	f1c0 0020 	rsb	r0, r0, #32
 8005b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ba0:	4418      	add	r0, r3
 8005ba2:	f010 001f 	ands.w	r0, r0, #31
 8005ba6:	f000 8092 	beq.w	8005cce <_dtoa_r+0x926>
 8005baa:	f1c0 0320 	rsb	r3, r0, #32
 8005bae:	2b04      	cmp	r3, #4
 8005bb0:	f340 808a 	ble.w	8005cc8 <_dtoa_r+0x920>
 8005bb4:	f1c0 001c 	rsb	r0, r0, #28
 8005bb8:	9b06      	ldr	r3, [sp, #24]
 8005bba:	4407      	add	r7, r0
 8005bbc:	4403      	add	r3, r0
 8005bbe:	9306      	str	r3, [sp, #24]
 8005bc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bc2:	4403      	add	r3, r0
 8005bc4:	9309      	str	r3, [sp, #36]	; 0x24
 8005bc6:	9b06      	ldr	r3, [sp, #24]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	dd05      	ble.n	8005bd8 <_dtoa_r+0x830>
 8005bcc:	4659      	mov	r1, fp
 8005bce:	461a      	mov	r2, r3
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	f000 fd19 	bl	8006608 <__lshift>
 8005bd6:	4683      	mov	fp, r0
 8005bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	dd05      	ble.n	8005bea <_dtoa_r+0x842>
 8005bde:	4621      	mov	r1, r4
 8005be0:	461a      	mov	r2, r3
 8005be2:	4628      	mov	r0, r5
 8005be4:	f000 fd10 	bl	8006608 <__lshift>
 8005be8:	4604      	mov	r4, r0
 8005bea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d070      	beq.n	8005cd2 <_dtoa_r+0x92a>
 8005bf0:	4621      	mov	r1, r4
 8005bf2:	4658      	mov	r0, fp
 8005bf4:	f000 fd78 	bl	80066e8 <__mcmp>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	da6a      	bge.n	8005cd2 <_dtoa_r+0x92a>
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	4659      	mov	r1, fp
 8005c00:	220a      	movs	r2, #10
 8005c02:	4628      	mov	r0, r5
 8005c04:	f000 fb54 	bl	80062b0 <__multadd>
 8005c08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c0a:	4683      	mov	fp, r0
 8005c0c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	f000 8194 	beq.w	8005f3e <_dtoa_r+0xb96>
 8005c16:	4631      	mov	r1, r6
 8005c18:	2300      	movs	r3, #0
 8005c1a:	220a      	movs	r2, #10
 8005c1c:	4628      	mov	r0, r5
 8005c1e:	f000 fb47 	bl	80062b0 <__multadd>
 8005c22:	f1b9 0f00 	cmp.w	r9, #0
 8005c26:	4606      	mov	r6, r0
 8005c28:	f300 8093 	bgt.w	8005d52 <_dtoa_r+0x9aa>
 8005c2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	dc57      	bgt.n	8005ce2 <_dtoa_r+0x93a>
 8005c32:	e08e      	b.n	8005d52 <_dtoa_r+0x9aa>
 8005c34:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005c36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005c3a:	e757      	b.n	8005aec <_dtoa_r+0x744>
 8005c3c:	9b08      	ldr	r3, [sp, #32]
 8005c3e:	1e5c      	subs	r4, r3, #1
 8005c40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c42:	42a3      	cmp	r3, r4
 8005c44:	bfb7      	itett	lt
 8005c46:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005c48:	1b1c      	subge	r4, r3, r4
 8005c4a:	1ae2      	sublt	r2, r4, r3
 8005c4c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005c4e:	bfbe      	ittt	lt
 8005c50:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005c52:	189b      	addlt	r3, r3, r2
 8005c54:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005c56:	9b08      	ldr	r3, [sp, #32]
 8005c58:	bfb8      	it	lt
 8005c5a:	2400      	movlt	r4, #0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	bfbb      	ittet	lt
 8005c60:	9b06      	ldrlt	r3, [sp, #24]
 8005c62:	9a08      	ldrlt	r2, [sp, #32]
 8005c64:	9f06      	ldrge	r7, [sp, #24]
 8005c66:	1a9f      	sublt	r7, r3, r2
 8005c68:	bfac      	ite	ge
 8005c6a:	9b08      	ldrge	r3, [sp, #32]
 8005c6c:	2300      	movlt	r3, #0
 8005c6e:	e73f      	b.n	8005af0 <_dtoa_r+0x748>
 8005c70:	3fe00000 	.word	0x3fe00000
 8005c74:	40240000 	.word	0x40240000
 8005c78:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005c7a:	9f06      	ldr	r7, [sp, #24]
 8005c7c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005c7e:	e742      	b.n	8005b06 <_dtoa_r+0x75e>
 8005c80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c82:	e76b      	b.n	8005b5c <_dtoa_r+0x7b4>
 8005c84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	dc19      	bgt.n	8005cbe <_dtoa_r+0x916>
 8005c8a:	9b04      	ldr	r3, [sp, #16]
 8005c8c:	b9bb      	cbnz	r3, 8005cbe <_dtoa_r+0x916>
 8005c8e:	9b05      	ldr	r3, [sp, #20]
 8005c90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c94:	b99b      	cbnz	r3, 8005cbe <_dtoa_r+0x916>
 8005c96:	9b05      	ldr	r3, [sp, #20]
 8005c98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c9c:	0d1b      	lsrs	r3, r3, #20
 8005c9e:	051b      	lsls	r3, r3, #20
 8005ca0:	b183      	cbz	r3, 8005cc4 <_dtoa_r+0x91c>
 8005ca2:	f04f 0801 	mov.w	r8, #1
 8005ca6:	9b06      	ldr	r3, [sp, #24]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	9306      	str	r3, [sp, #24]
 8005cac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cae:	3301      	adds	r3, #1
 8005cb0:	9309      	str	r3, [sp, #36]	; 0x24
 8005cb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f47f af6a 	bne.w	8005b8e <_dtoa_r+0x7e6>
 8005cba:	2001      	movs	r0, #1
 8005cbc:	e76f      	b.n	8005b9e <_dtoa_r+0x7f6>
 8005cbe:	f04f 0800 	mov.w	r8, #0
 8005cc2:	e7f6      	b.n	8005cb2 <_dtoa_r+0x90a>
 8005cc4:	4698      	mov	r8, r3
 8005cc6:	e7f4      	b.n	8005cb2 <_dtoa_r+0x90a>
 8005cc8:	f43f af7d 	beq.w	8005bc6 <_dtoa_r+0x81e>
 8005ccc:	4618      	mov	r0, r3
 8005cce:	301c      	adds	r0, #28
 8005cd0:	e772      	b.n	8005bb8 <_dtoa_r+0x810>
 8005cd2:	9b08      	ldr	r3, [sp, #32]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	dc36      	bgt.n	8005d46 <_dtoa_r+0x99e>
 8005cd8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	dd33      	ble.n	8005d46 <_dtoa_r+0x99e>
 8005cde:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ce2:	f1b9 0f00 	cmp.w	r9, #0
 8005ce6:	d10d      	bne.n	8005d04 <_dtoa_r+0x95c>
 8005ce8:	4621      	mov	r1, r4
 8005cea:	464b      	mov	r3, r9
 8005cec:	2205      	movs	r2, #5
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f000 fade 	bl	80062b0 <__multadd>
 8005cf4:	4601      	mov	r1, r0
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	4658      	mov	r0, fp
 8005cfa:	f000 fcf5 	bl	80066e8 <__mcmp>
 8005cfe:	2800      	cmp	r0, #0
 8005d00:	f73f adb8 	bgt.w	8005874 <_dtoa_r+0x4cc>
 8005d04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005d06:	9f03      	ldr	r7, [sp, #12]
 8005d08:	ea6f 0a03 	mvn.w	sl, r3
 8005d0c:	f04f 0800 	mov.w	r8, #0
 8005d10:	4621      	mov	r1, r4
 8005d12:	4628      	mov	r0, r5
 8005d14:	f000 faaa 	bl	800626c <_Bfree>
 8005d18:	2e00      	cmp	r6, #0
 8005d1a:	f43f aea7 	beq.w	8005a6c <_dtoa_r+0x6c4>
 8005d1e:	f1b8 0f00 	cmp.w	r8, #0
 8005d22:	d005      	beq.n	8005d30 <_dtoa_r+0x988>
 8005d24:	45b0      	cmp	r8, r6
 8005d26:	d003      	beq.n	8005d30 <_dtoa_r+0x988>
 8005d28:	4641      	mov	r1, r8
 8005d2a:	4628      	mov	r0, r5
 8005d2c:	f000 fa9e 	bl	800626c <_Bfree>
 8005d30:	4631      	mov	r1, r6
 8005d32:	4628      	mov	r0, r5
 8005d34:	f000 fa9a 	bl	800626c <_Bfree>
 8005d38:	e698      	b.n	8005a6c <_dtoa_r+0x6c4>
 8005d3a:	2400      	movs	r4, #0
 8005d3c:	4626      	mov	r6, r4
 8005d3e:	e7e1      	b.n	8005d04 <_dtoa_r+0x95c>
 8005d40:	46c2      	mov	sl, r8
 8005d42:	4626      	mov	r6, r4
 8005d44:	e596      	b.n	8005874 <_dtoa_r+0x4cc>
 8005d46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 80fd 	beq.w	8005f4c <_dtoa_r+0xba4>
 8005d52:	2f00      	cmp	r7, #0
 8005d54:	dd05      	ble.n	8005d62 <_dtoa_r+0x9ba>
 8005d56:	4631      	mov	r1, r6
 8005d58:	463a      	mov	r2, r7
 8005d5a:	4628      	mov	r0, r5
 8005d5c:	f000 fc54 	bl	8006608 <__lshift>
 8005d60:	4606      	mov	r6, r0
 8005d62:	f1b8 0f00 	cmp.w	r8, #0
 8005d66:	d05c      	beq.n	8005e22 <_dtoa_r+0xa7a>
 8005d68:	4628      	mov	r0, r5
 8005d6a:	6871      	ldr	r1, [r6, #4]
 8005d6c:	f000 fa3e 	bl	80061ec <_Balloc>
 8005d70:	4607      	mov	r7, r0
 8005d72:	b928      	cbnz	r0, 8005d80 <_dtoa_r+0x9d8>
 8005d74:	4602      	mov	r2, r0
 8005d76:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005d7a:	4b7f      	ldr	r3, [pc, #508]	; (8005f78 <_dtoa_r+0xbd0>)
 8005d7c:	f7ff bb28 	b.w	80053d0 <_dtoa_r+0x28>
 8005d80:	6932      	ldr	r2, [r6, #16]
 8005d82:	f106 010c 	add.w	r1, r6, #12
 8005d86:	3202      	adds	r2, #2
 8005d88:	0092      	lsls	r2, r2, #2
 8005d8a:	300c      	adds	r0, #12
 8005d8c:	f000 fa20 	bl	80061d0 <memcpy>
 8005d90:	2201      	movs	r2, #1
 8005d92:	4639      	mov	r1, r7
 8005d94:	4628      	mov	r0, r5
 8005d96:	f000 fc37 	bl	8006608 <__lshift>
 8005d9a:	46b0      	mov	r8, r6
 8005d9c:	4606      	mov	r6, r0
 8005d9e:	9b03      	ldr	r3, [sp, #12]
 8005da0:	3301      	adds	r3, #1
 8005da2:	9308      	str	r3, [sp, #32]
 8005da4:	9b03      	ldr	r3, [sp, #12]
 8005da6:	444b      	add	r3, r9
 8005da8:	930a      	str	r3, [sp, #40]	; 0x28
 8005daa:	9b04      	ldr	r3, [sp, #16]
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	9309      	str	r3, [sp, #36]	; 0x24
 8005db2:	9b08      	ldr	r3, [sp, #32]
 8005db4:	4621      	mov	r1, r4
 8005db6:	3b01      	subs	r3, #1
 8005db8:	4658      	mov	r0, fp
 8005dba:	9304      	str	r3, [sp, #16]
 8005dbc:	f7ff fa66 	bl	800528c <quorem>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	4641      	mov	r1, r8
 8005dc4:	3330      	adds	r3, #48	; 0x30
 8005dc6:	9006      	str	r0, [sp, #24]
 8005dc8:	4658      	mov	r0, fp
 8005dca:	930b      	str	r3, [sp, #44]	; 0x2c
 8005dcc:	f000 fc8c 	bl	80066e8 <__mcmp>
 8005dd0:	4632      	mov	r2, r6
 8005dd2:	4681      	mov	r9, r0
 8005dd4:	4621      	mov	r1, r4
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	f000 fca2 	bl	8006720 <__mdiff>
 8005ddc:	68c2      	ldr	r2, [r0, #12]
 8005dde:	4607      	mov	r7, r0
 8005de0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005de2:	bb02      	cbnz	r2, 8005e26 <_dtoa_r+0xa7e>
 8005de4:	4601      	mov	r1, r0
 8005de6:	4658      	mov	r0, fp
 8005de8:	f000 fc7e 	bl	80066e8 <__mcmp>
 8005dec:	4602      	mov	r2, r0
 8005dee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005df0:	4639      	mov	r1, r7
 8005df2:	4628      	mov	r0, r5
 8005df4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005df8:	f000 fa38 	bl	800626c <_Bfree>
 8005dfc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005dfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e00:	9f08      	ldr	r7, [sp, #32]
 8005e02:	ea43 0102 	orr.w	r1, r3, r2
 8005e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e08:	430b      	orrs	r3, r1
 8005e0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e0c:	d10d      	bne.n	8005e2a <_dtoa_r+0xa82>
 8005e0e:	2b39      	cmp	r3, #57	; 0x39
 8005e10:	d029      	beq.n	8005e66 <_dtoa_r+0xabe>
 8005e12:	f1b9 0f00 	cmp.w	r9, #0
 8005e16:	dd01      	ble.n	8005e1c <_dtoa_r+0xa74>
 8005e18:	9b06      	ldr	r3, [sp, #24]
 8005e1a:	3331      	adds	r3, #49	; 0x31
 8005e1c:	9a04      	ldr	r2, [sp, #16]
 8005e1e:	7013      	strb	r3, [r2, #0]
 8005e20:	e776      	b.n	8005d10 <_dtoa_r+0x968>
 8005e22:	4630      	mov	r0, r6
 8005e24:	e7b9      	b.n	8005d9a <_dtoa_r+0x9f2>
 8005e26:	2201      	movs	r2, #1
 8005e28:	e7e2      	b.n	8005df0 <_dtoa_r+0xa48>
 8005e2a:	f1b9 0f00 	cmp.w	r9, #0
 8005e2e:	db06      	blt.n	8005e3e <_dtoa_r+0xa96>
 8005e30:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005e32:	ea41 0909 	orr.w	r9, r1, r9
 8005e36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e38:	ea59 0101 	orrs.w	r1, r9, r1
 8005e3c:	d120      	bne.n	8005e80 <_dtoa_r+0xad8>
 8005e3e:	2a00      	cmp	r2, #0
 8005e40:	ddec      	ble.n	8005e1c <_dtoa_r+0xa74>
 8005e42:	4659      	mov	r1, fp
 8005e44:	2201      	movs	r2, #1
 8005e46:	4628      	mov	r0, r5
 8005e48:	9308      	str	r3, [sp, #32]
 8005e4a:	f000 fbdd 	bl	8006608 <__lshift>
 8005e4e:	4621      	mov	r1, r4
 8005e50:	4683      	mov	fp, r0
 8005e52:	f000 fc49 	bl	80066e8 <__mcmp>
 8005e56:	2800      	cmp	r0, #0
 8005e58:	9b08      	ldr	r3, [sp, #32]
 8005e5a:	dc02      	bgt.n	8005e62 <_dtoa_r+0xaba>
 8005e5c:	d1de      	bne.n	8005e1c <_dtoa_r+0xa74>
 8005e5e:	07da      	lsls	r2, r3, #31
 8005e60:	d5dc      	bpl.n	8005e1c <_dtoa_r+0xa74>
 8005e62:	2b39      	cmp	r3, #57	; 0x39
 8005e64:	d1d8      	bne.n	8005e18 <_dtoa_r+0xa70>
 8005e66:	2339      	movs	r3, #57	; 0x39
 8005e68:	9a04      	ldr	r2, [sp, #16]
 8005e6a:	7013      	strb	r3, [r2, #0]
 8005e6c:	463b      	mov	r3, r7
 8005e6e:	461f      	mov	r7, r3
 8005e70:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005e74:	3b01      	subs	r3, #1
 8005e76:	2a39      	cmp	r2, #57	; 0x39
 8005e78:	d050      	beq.n	8005f1c <_dtoa_r+0xb74>
 8005e7a:	3201      	adds	r2, #1
 8005e7c:	701a      	strb	r2, [r3, #0]
 8005e7e:	e747      	b.n	8005d10 <_dtoa_r+0x968>
 8005e80:	2a00      	cmp	r2, #0
 8005e82:	dd03      	ble.n	8005e8c <_dtoa_r+0xae4>
 8005e84:	2b39      	cmp	r3, #57	; 0x39
 8005e86:	d0ee      	beq.n	8005e66 <_dtoa_r+0xabe>
 8005e88:	3301      	adds	r3, #1
 8005e8a:	e7c7      	b.n	8005e1c <_dtoa_r+0xa74>
 8005e8c:	9a08      	ldr	r2, [sp, #32]
 8005e8e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e90:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005e94:	428a      	cmp	r2, r1
 8005e96:	d02a      	beq.n	8005eee <_dtoa_r+0xb46>
 8005e98:	4659      	mov	r1, fp
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	220a      	movs	r2, #10
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	f000 fa06 	bl	80062b0 <__multadd>
 8005ea4:	45b0      	cmp	r8, r6
 8005ea6:	4683      	mov	fp, r0
 8005ea8:	f04f 0300 	mov.w	r3, #0
 8005eac:	f04f 020a 	mov.w	r2, #10
 8005eb0:	4641      	mov	r1, r8
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	d107      	bne.n	8005ec6 <_dtoa_r+0xb1e>
 8005eb6:	f000 f9fb 	bl	80062b0 <__multadd>
 8005eba:	4680      	mov	r8, r0
 8005ebc:	4606      	mov	r6, r0
 8005ebe:	9b08      	ldr	r3, [sp, #32]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	9308      	str	r3, [sp, #32]
 8005ec4:	e775      	b.n	8005db2 <_dtoa_r+0xa0a>
 8005ec6:	f000 f9f3 	bl	80062b0 <__multadd>
 8005eca:	4631      	mov	r1, r6
 8005ecc:	4680      	mov	r8, r0
 8005ece:	2300      	movs	r3, #0
 8005ed0:	220a      	movs	r2, #10
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	f000 f9ec 	bl	80062b0 <__multadd>
 8005ed8:	4606      	mov	r6, r0
 8005eda:	e7f0      	b.n	8005ebe <_dtoa_r+0xb16>
 8005edc:	f1b9 0f00 	cmp.w	r9, #0
 8005ee0:	bfcc      	ite	gt
 8005ee2:	464f      	movgt	r7, r9
 8005ee4:	2701      	movle	r7, #1
 8005ee6:	f04f 0800 	mov.w	r8, #0
 8005eea:	9a03      	ldr	r2, [sp, #12]
 8005eec:	4417      	add	r7, r2
 8005eee:	4659      	mov	r1, fp
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	4628      	mov	r0, r5
 8005ef4:	9308      	str	r3, [sp, #32]
 8005ef6:	f000 fb87 	bl	8006608 <__lshift>
 8005efa:	4621      	mov	r1, r4
 8005efc:	4683      	mov	fp, r0
 8005efe:	f000 fbf3 	bl	80066e8 <__mcmp>
 8005f02:	2800      	cmp	r0, #0
 8005f04:	dcb2      	bgt.n	8005e6c <_dtoa_r+0xac4>
 8005f06:	d102      	bne.n	8005f0e <_dtoa_r+0xb66>
 8005f08:	9b08      	ldr	r3, [sp, #32]
 8005f0a:	07db      	lsls	r3, r3, #31
 8005f0c:	d4ae      	bmi.n	8005e6c <_dtoa_r+0xac4>
 8005f0e:	463b      	mov	r3, r7
 8005f10:	461f      	mov	r7, r3
 8005f12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f16:	2a30      	cmp	r2, #48	; 0x30
 8005f18:	d0fa      	beq.n	8005f10 <_dtoa_r+0xb68>
 8005f1a:	e6f9      	b.n	8005d10 <_dtoa_r+0x968>
 8005f1c:	9a03      	ldr	r2, [sp, #12]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d1a5      	bne.n	8005e6e <_dtoa_r+0xac6>
 8005f22:	2331      	movs	r3, #49	; 0x31
 8005f24:	f10a 0a01 	add.w	sl, sl, #1
 8005f28:	e779      	b.n	8005e1e <_dtoa_r+0xa76>
 8005f2a:	4b14      	ldr	r3, [pc, #80]	; (8005f7c <_dtoa_r+0xbd4>)
 8005f2c:	f7ff baa8 	b.w	8005480 <_dtoa_r+0xd8>
 8005f30:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f47f aa81 	bne.w	800543a <_dtoa_r+0x92>
 8005f38:	4b11      	ldr	r3, [pc, #68]	; (8005f80 <_dtoa_r+0xbd8>)
 8005f3a:	f7ff baa1 	b.w	8005480 <_dtoa_r+0xd8>
 8005f3e:	f1b9 0f00 	cmp.w	r9, #0
 8005f42:	dc03      	bgt.n	8005f4c <_dtoa_r+0xba4>
 8005f44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f46:	2b02      	cmp	r3, #2
 8005f48:	f73f aecb 	bgt.w	8005ce2 <_dtoa_r+0x93a>
 8005f4c:	9f03      	ldr	r7, [sp, #12]
 8005f4e:	4621      	mov	r1, r4
 8005f50:	4658      	mov	r0, fp
 8005f52:	f7ff f99b 	bl	800528c <quorem>
 8005f56:	9a03      	ldr	r2, [sp, #12]
 8005f58:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005f5c:	f807 3b01 	strb.w	r3, [r7], #1
 8005f60:	1aba      	subs	r2, r7, r2
 8005f62:	4591      	cmp	r9, r2
 8005f64:	ddba      	ble.n	8005edc <_dtoa_r+0xb34>
 8005f66:	4659      	mov	r1, fp
 8005f68:	2300      	movs	r3, #0
 8005f6a:	220a      	movs	r2, #10
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	f000 f99f 	bl	80062b0 <__multadd>
 8005f72:	4683      	mov	fp, r0
 8005f74:	e7eb      	b.n	8005f4e <_dtoa_r+0xba6>
 8005f76:	bf00      	nop
 8005f78:	08007978 	.word	0x08007978
 8005f7c:	0800783c 	.word	0x0800783c
 8005f80:	08007910 	.word	0x08007910

08005f84 <std>:
 8005f84:	2300      	movs	r3, #0
 8005f86:	b510      	push	{r4, lr}
 8005f88:	4604      	mov	r4, r0
 8005f8a:	e9c0 3300 	strd	r3, r3, [r0]
 8005f8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f92:	6083      	str	r3, [r0, #8]
 8005f94:	8181      	strh	r1, [r0, #12]
 8005f96:	6643      	str	r3, [r0, #100]	; 0x64
 8005f98:	81c2      	strh	r2, [r0, #14]
 8005f9a:	6183      	str	r3, [r0, #24]
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	2208      	movs	r2, #8
 8005fa0:	305c      	adds	r0, #92	; 0x5c
 8005fa2:	f7fe fc45 	bl	8004830 <memset>
 8005fa6:	4b05      	ldr	r3, [pc, #20]	; (8005fbc <std+0x38>)
 8005fa8:	6224      	str	r4, [r4, #32]
 8005faa:	6263      	str	r3, [r4, #36]	; 0x24
 8005fac:	4b04      	ldr	r3, [pc, #16]	; (8005fc0 <std+0x3c>)
 8005fae:	62a3      	str	r3, [r4, #40]	; 0x28
 8005fb0:	4b04      	ldr	r3, [pc, #16]	; (8005fc4 <std+0x40>)
 8005fb2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005fb4:	4b04      	ldr	r3, [pc, #16]	; (8005fc8 <std+0x44>)
 8005fb6:	6323      	str	r3, [r4, #48]	; 0x30
 8005fb8:	bd10      	pop	{r4, pc}
 8005fba:	bf00      	nop
 8005fbc:	08007059 	.word	0x08007059
 8005fc0:	0800707b 	.word	0x0800707b
 8005fc4:	080070b3 	.word	0x080070b3
 8005fc8:	080070d7 	.word	0x080070d7

08005fcc <_cleanup_r>:
 8005fcc:	4901      	ldr	r1, [pc, #4]	; (8005fd4 <_cleanup_r+0x8>)
 8005fce:	f000 b8c1 	b.w	8006154 <_fwalk_reent>
 8005fd2:	bf00      	nop
 8005fd4:	080073b9 	.word	0x080073b9

08005fd8 <__sfmoreglue>:
 8005fd8:	2268      	movs	r2, #104	; 0x68
 8005fda:	b570      	push	{r4, r5, r6, lr}
 8005fdc:	1e4d      	subs	r5, r1, #1
 8005fde:	4355      	muls	r5, r2
 8005fe0:	460e      	mov	r6, r1
 8005fe2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005fe6:	f000 fcff 	bl	80069e8 <_malloc_r>
 8005fea:	4604      	mov	r4, r0
 8005fec:	b140      	cbz	r0, 8006000 <__sfmoreglue+0x28>
 8005fee:	2100      	movs	r1, #0
 8005ff0:	e9c0 1600 	strd	r1, r6, [r0]
 8005ff4:	300c      	adds	r0, #12
 8005ff6:	60a0      	str	r0, [r4, #8]
 8005ff8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005ffc:	f7fe fc18 	bl	8004830 <memset>
 8006000:	4620      	mov	r0, r4
 8006002:	bd70      	pop	{r4, r5, r6, pc}

08006004 <__sfp_lock_acquire>:
 8006004:	4801      	ldr	r0, [pc, #4]	; (800600c <__sfp_lock_acquire+0x8>)
 8006006:	f000 b8ca 	b.w	800619e <__retarget_lock_acquire_recursive>
 800600a:	bf00      	nop
 800600c:	200004c9 	.word	0x200004c9

08006010 <__sfp_lock_release>:
 8006010:	4801      	ldr	r0, [pc, #4]	; (8006018 <__sfp_lock_release+0x8>)
 8006012:	f000 b8c5 	b.w	80061a0 <__retarget_lock_release_recursive>
 8006016:	bf00      	nop
 8006018:	200004c9 	.word	0x200004c9

0800601c <__sinit_lock_acquire>:
 800601c:	4801      	ldr	r0, [pc, #4]	; (8006024 <__sinit_lock_acquire+0x8>)
 800601e:	f000 b8be 	b.w	800619e <__retarget_lock_acquire_recursive>
 8006022:	bf00      	nop
 8006024:	200004ca 	.word	0x200004ca

08006028 <__sinit_lock_release>:
 8006028:	4801      	ldr	r0, [pc, #4]	; (8006030 <__sinit_lock_release+0x8>)
 800602a:	f000 b8b9 	b.w	80061a0 <__retarget_lock_release_recursive>
 800602e:	bf00      	nop
 8006030:	200004ca 	.word	0x200004ca

08006034 <__sinit>:
 8006034:	b510      	push	{r4, lr}
 8006036:	4604      	mov	r4, r0
 8006038:	f7ff fff0 	bl	800601c <__sinit_lock_acquire>
 800603c:	69a3      	ldr	r3, [r4, #24]
 800603e:	b11b      	cbz	r3, 8006048 <__sinit+0x14>
 8006040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006044:	f7ff bff0 	b.w	8006028 <__sinit_lock_release>
 8006048:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800604c:	6523      	str	r3, [r4, #80]	; 0x50
 800604e:	4b13      	ldr	r3, [pc, #76]	; (800609c <__sinit+0x68>)
 8006050:	4a13      	ldr	r2, [pc, #76]	; (80060a0 <__sinit+0x6c>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	62a2      	str	r2, [r4, #40]	; 0x28
 8006056:	42a3      	cmp	r3, r4
 8006058:	bf08      	it	eq
 800605a:	2301      	moveq	r3, #1
 800605c:	4620      	mov	r0, r4
 800605e:	bf08      	it	eq
 8006060:	61a3      	streq	r3, [r4, #24]
 8006062:	f000 f81f 	bl	80060a4 <__sfp>
 8006066:	6060      	str	r0, [r4, #4]
 8006068:	4620      	mov	r0, r4
 800606a:	f000 f81b 	bl	80060a4 <__sfp>
 800606e:	60a0      	str	r0, [r4, #8]
 8006070:	4620      	mov	r0, r4
 8006072:	f000 f817 	bl	80060a4 <__sfp>
 8006076:	2200      	movs	r2, #0
 8006078:	2104      	movs	r1, #4
 800607a:	60e0      	str	r0, [r4, #12]
 800607c:	6860      	ldr	r0, [r4, #4]
 800607e:	f7ff ff81 	bl	8005f84 <std>
 8006082:	2201      	movs	r2, #1
 8006084:	2109      	movs	r1, #9
 8006086:	68a0      	ldr	r0, [r4, #8]
 8006088:	f7ff ff7c 	bl	8005f84 <std>
 800608c:	2202      	movs	r2, #2
 800608e:	2112      	movs	r1, #18
 8006090:	68e0      	ldr	r0, [r4, #12]
 8006092:	f7ff ff77 	bl	8005f84 <std>
 8006096:	2301      	movs	r3, #1
 8006098:	61a3      	str	r3, [r4, #24]
 800609a:	e7d1      	b.n	8006040 <__sinit+0xc>
 800609c:	08007828 	.word	0x08007828
 80060a0:	08005fcd 	.word	0x08005fcd

080060a4 <__sfp>:
 80060a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060a6:	4607      	mov	r7, r0
 80060a8:	f7ff ffac 	bl	8006004 <__sfp_lock_acquire>
 80060ac:	4b1e      	ldr	r3, [pc, #120]	; (8006128 <__sfp+0x84>)
 80060ae:	681e      	ldr	r6, [r3, #0]
 80060b0:	69b3      	ldr	r3, [r6, #24]
 80060b2:	b913      	cbnz	r3, 80060ba <__sfp+0x16>
 80060b4:	4630      	mov	r0, r6
 80060b6:	f7ff ffbd 	bl	8006034 <__sinit>
 80060ba:	3648      	adds	r6, #72	; 0x48
 80060bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80060c0:	3b01      	subs	r3, #1
 80060c2:	d503      	bpl.n	80060cc <__sfp+0x28>
 80060c4:	6833      	ldr	r3, [r6, #0]
 80060c6:	b30b      	cbz	r3, 800610c <__sfp+0x68>
 80060c8:	6836      	ldr	r6, [r6, #0]
 80060ca:	e7f7      	b.n	80060bc <__sfp+0x18>
 80060cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80060d0:	b9d5      	cbnz	r5, 8006108 <__sfp+0x64>
 80060d2:	4b16      	ldr	r3, [pc, #88]	; (800612c <__sfp+0x88>)
 80060d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80060d8:	60e3      	str	r3, [r4, #12]
 80060da:	6665      	str	r5, [r4, #100]	; 0x64
 80060dc:	f000 f85e 	bl	800619c <__retarget_lock_init_recursive>
 80060e0:	f7ff ff96 	bl	8006010 <__sfp_lock_release>
 80060e4:	2208      	movs	r2, #8
 80060e6:	4629      	mov	r1, r5
 80060e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80060ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80060f0:	6025      	str	r5, [r4, #0]
 80060f2:	61a5      	str	r5, [r4, #24]
 80060f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80060f8:	f7fe fb9a 	bl	8004830 <memset>
 80060fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006100:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006104:	4620      	mov	r0, r4
 8006106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006108:	3468      	adds	r4, #104	; 0x68
 800610a:	e7d9      	b.n	80060c0 <__sfp+0x1c>
 800610c:	2104      	movs	r1, #4
 800610e:	4638      	mov	r0, r7
 8006110:	f7ff ff62 	bl	8005fd8 <__sfmoreglue>
 8006114:	4604      	mov	r4, r0
 8006116:	6030      	str	r0, [r6, #0]
 8006118:	2800      	cmp	r0, #0
 800611a:	d1d5      	bne.n	80060c8 <__sfp+0x24>
 800611c:	f7ff ff78 	bl	8006010 <__sfp_lock_release>
 8006120:	230c      	movs	r3, #12
 8006122:	603b      	str	r3, [r7, #0]
 8006124:	e7ee      	b.n	8006104 <__sfp+0x60>
 8006126:	bf00      	nop
 8006128:	08007828 	.word	0x08007828
 800612c:	ffff0001 	.word	0xffff0001

08006130 <fiprintf>:
 8006130:	b40e      	push	{r1, r2, r3}
 8006132:	b503      	push	{r0, r1, lr}
 8006134:	4601      	mov	r1, r0
 8006136:	ab03      	add	r3, sp, #12
 8006138:	4805      	ldr	r0, [pc, #20]	; (8006150 <fiprintf+0x20>)
 800613a:	f853 2b04 	ldr.w	r2, [r3], #4
 800613e:	6800      	ldr	r0, [r0, #0]
 8006140:	9301      	str	r3, [sp, #4]
 8006142:	f000 fe49 	bl	8006dd8 <_vfiprintf_r>
 8006146:	b002      	add	sp, #8
 8006148:	f85d eb04 	ldr.w	lr, [sp], #4
 800614c:	b003      	add	sp, #12
 800614e:	4770      	bx	lr
 8006150:	20000098 	.word	0x20000098

08006154 <_fwalk_reent>:
 8006154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006158:	4606      	mov	r6, r0
 800615a:	4688      	mov	r8, r1
 800615c:	2700      	movs	r7, #0
 800615e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006162:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006166:	f1b9 0901 	subs.w	r9, r9, #1
 800616a:	d505      	bpl.n	8006178 <_fwalk_reent+0x24>
 800616c:	6824      	ldr	r4, [r4, #0]
 800616e:	2c00      	cmp	r4, #0
 8006170:	d1f7      	bne.n	8006162 <_fwalk_reent+0xe>
 8006172:	4638      	mov	r0, r7
 8006174:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006178:	89ab      	ldrh	r3, [r5, #12]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d907      	bls.n	800618e <_fwalk_reent+0x3a>
 800617e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006182:	3301      	adds	r3, #1
 8006184:	d003      	beq.n	800618e <_fwalk_reent+0x3a>
 8006186:	4629      	mov	r1, r5
 8006188:	4630      	mov	r0, r6
 800618a:	47c0      	blx	r8
 800618c:	4307      	orrs	r7, r0
 800618e:	3568      	adds	r5, #104	; 0x68
 8006190:	e7e9      	b.n	8006166 <_fwalk_reent+0x12>
	...

08006194 <_localeconv_r>:
 8006194:	4800      	ldr	r0, [pc, #0]	; (8006198 <_localeconv_r+0x4>)
 8006196:	4770      	bx	lr
 8006198:	200001ec 	.word	0x200001ec

0800619c <__retarget_lock_init_recursive>:
 800619c:	4770      	bx	lr

0800619e <__retarget_lock_acquire_recursive>:
 800619e:	4770      	bx	lr

080061a0 <__retarget_lock_release_recursive>:
 80061a0:	4770      	bx	lr
	...

080061a4 <malloc>:
 80061a4:	4b02      	ldr	r3, [pc, #8]	; (80061b0 <malloc+0xc>)
 80061a6:	4601      	mov	r1, r0
 80061a8:	6818      	ldr	r0, [r3, #0]
 80061aa:	f000 bc1d 	b.w	80069e8 <_malloc_r>
 80061ae:	bf00      	nop
 80061b0:	20000098 	.word	0x20000098

080061b4 <memchr>:
 80061b4:	4603      	mov	r3, r0
 80061b6:	b510      	push	{r4, lr}
 80061b8:	b2c9      	uxtb	r1, r1
 80061ba:	4402      	add	r2, r0
 80061bc:	4293      	cmp	r3, r2
 80061be:	4618      	mov	r0, r3
 80061c0:	d101      	bne.n	80061c6 <memchr+0x12>
 80061c2:	2000      	movs	r0, #0
 80061c4:	e003      	b.n	80061ce <memchr+0x1a>
 80061c6:	7804      	ldrb	r4, [r0, #0]
 80061c8:	3301      	adds	r3, #1
 80061ca:	428c      	cmp	r4, r1
 80061cc:	d1f6      	bne.n	80061bc <memchr+0x8>
 80061ce:	bd10      	pop	{r4, pc}

080061d0 <memcpy>:
 80061d0:	440a      	add	r2, r1
 80061d2:	4291      	cmp	r1, r2
 80061d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80061d8:	d100      	bne.n	80061dc <memcpy+0xc>
 80061da:	4770      	bx	lr
 80061dc:	b510      	push	{r4, lr}
 80061de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061e2:	4291      	cmp	r1, r2
 80061e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061e8:	d1f9      	bne.n	80061de <memcpy+0xe>
 80061ea:	bd10      	pop	{r4, pc}

080061ec <_Balloc>:
 80061ec:	b570      	push	{r4, r5, r6, lr}
 80061ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80061f0:	4604      	mov	r4, r0
 80061f2:	460d      	mov	r5, r1
 80061f4:	b976      	cbnz	r6, 8006214 <_Balloc+0x28>
 80061f6:	2010      	movs	r0, #16
 80061f8:	f7ff ffd4 	bl	80061a4 <malloc>
 80061fc:	4602      	mov	r2, r0
 80061fe:	6260      	str	r0, [r4, #36]	; 0x24
 8006200:	b920      	cbnz	r0, 800620c <_Balloc+0x20>
 8006202:	2166      	movs	r1, #102	; 0x66
 8006204:	4b17      	ldr	r3, [pc, #92]	; (8006264 <_Balloc+0x78>)
 8006206:	4818      	ldr	r0, [pc, #96]	; (8006268 <_Balloc+0x7c>)
 8006208:	f7ff f822 	bl	8005250 <__assert_func>
 800620c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006210:	6006      	str	r6, [r0, #0]
 8006212:	60c6      	str	r6, [r0, #12]
 8006214:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006216:	68f3      	ldr	r3, [r6, #12]
 8006218:	b183      	cbz	r3, 800623c <_Balloc+0x50>
 800621a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006222:	b9b8      	cbnz	r0, 8006254 <_Balloc+0x68>
 8006224:	2101      	movs	r1, #1
 8006226:	fa01 f605 	lsl.w	r6, r1, r5
 800622a:	1d72      	adds	r2, r6, #5
 800622c:	4620      	mov	r0, r4
 800622e:	0092      	lsls	r2, r2, #2
 8006230:	f000 fb5e 	bl	80068f0 <_calloc_r>
 8006234:	b160      	cbz	r0, 8006250 <_Balloc+0x64>
 8006236:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800623a:	e00e      	b.n	800625a <_Balloc+0x6e>
 800623c:	2221      	movs	r2, #33	; 0x21
 800623e:	2104      	movs	r1, #4
 8006240:	4620      	mov	r0, r4
 8006242:	f000 fb55 	bl	80068f0 <_calloc_r>
 8006246:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006248:	60f0      	str	r0, [r6, #12]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1e4      	bne.n	800621a <_Balloc+0x2e>
 8006250:	2000      	movs	r0, #0
 8006252:	bd70      	pop	{r4, r5, r6, pc}
 8006254:	6802      	ldr	r2, [r0, #0]
 8006256:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800625a:	2300      	movs	r3, #0
 800625c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006260:	e7f7      	b.n	8006252 <_Balloc+0x66>
 8006262:	bf00      	nop
 8006264:	08007860 	.word	0x08007860
 8006268:	080079ec 	.word	0x080079ec

0800626c <_Bfree>:
 800626c:	b570      	push	{r4, r5, r6, lr}
 800626e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006270:	4605      	mov	r5, r0
 8006272:	460c      	mov	r4, r1
 8006274:	b976      	cbnz	r6, 8006294 <_Bfree+0x28>
 8006276:	2010      	movs	r0, #16
 8006278:	f7ff ff94 	bl	80061a4 <malloc>
 800627c:	4602      	mov	r2, r0
 800627e:	6268      	str	r0, [r5, #36]	; 0x24
 8006280:	b920      	cbnz	r0, 800628c <_Bfree+0x20>
 8006282:	218a      	movs	r1, #138	; 0x8a
 8006284:	4b08      	ldr	r3, [pc, #32]	; (80062a8 <_Bfree+0x3c>)
 8006286:	4809      	ldr	r0, [pc, #36]	; (80062ac <_Bfree+0x40>)
 8006288:	f7fe ffe2 	bl	8005250 <__assert_func>
 800628c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006290:	6006      	str	r6, [r0, #0]
 8006292:	60c6      	str	r6, [r0, #12]
 8006294:	b13c      	cbz	r4, 80062a6 <_Bfree+0x3a>
 8006296:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006298:	6862      	ldr	r2, [r4, #4]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062a0:	6021      	str	r1, [r4, #0]
 80062a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80062a6:	bd70      	pop	{r4, r5, r6, pc}
 80062a8:	08007860 	.word	0x08007860
 80062ac:	080079ec 	.word	0x080079ec

080062b0 <__multadd>:
 80062b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062b4:	4607      	mov	r7, r0
 80062b6:	460c      	mov	r4, r1
 80062b8:	461e      	mov	r6, r3
 80062ba:	2000      	movs	r0, #0
 80062bc:	690d      	ldr	r5, [r1, #16]
 80062be:	f101 0c14 	add.w	ip, r1, #20
 80062c2:	f8dc 3000 	ldr.w	r3, [ip]
 80062c6:	3001      	adds	r0, #1
 80062c8:	b299      	uxth	r1, r3
 80062ca:	fb02 6101 	mla	r1, r2, r1, r6
 80062ce:	0c1e      	lsrs	r6, r3, #16
 80062d0:	0c0b      	lsrs	r3, r1, #16
 80062d2:	fb02 3306 	mla	r3, r2, r6, r3
 80062d6:	b289      	uxth	r1, r1
 80062d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80062dc:	4285      	cmp	r5, r0
 80062de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80062e2:	f84c 1b04 	str.w	r1, [ip], #4
 80062e6:	dcec      	bgt.n	80062c2 <__multadd+0x12>
 80062e8:	b30e      	cbz	r6, 800632e <__multadd+0x7e>
 80062ea:	68a3      	ldr	r3, [r4, #8]
 80062ec:	42ab      	cmp	r3, r5
 80062ee:	dc19      	bgt.n	8006324 <__multadd+0x74>
 80062f0:	6861      	ldr	r1, [r4, #4]
 80062f2:	4638      	mov	r0, r7
 80062f4:	3101      	adds	r1, #1
 80062f6:	f7ff ff79 	bl	80061ec <_Balloc>
 80062fa:	4680      	mov	r8, r0
 80062fc:	b928      	cbnz	r0, 800630a <__multadd+0x5a>
 80062fe:	4602      	mov	r2, r0
 8006300:	21b5      	movs	r1, #181	; 0xb5
 8006302:	4b0c      	ldr	r3, [pc, #48]	; (8006334 <__multadd+0x84>)
 8006304:	480c      	ldr	r0, [pc, #48]	; (8006338 <__multadd+0x88>)
 8006306:	f7fe ffa3 	bl	8005250 <__assert_func>
 800630a:	6922      	ldr	r2, [r4, #16]
 800630c:	f104 010c 	add.w	r1, r4, #12
 8006310:	3202      	adds	r2, #2
 8006312:	0092      	lsls	r2, r2, #2
 8006314:	300c      	adds	r0, #12
 8006316:	f7ff ff5b 	bl	80061d0 <memcpy>
 800631a:	4621      	mov	r1, r4
 800631c:	4638      	mov	r0, r7
 800631e:	f7ff ffa5 	bl	800626c <_Bfree>
 8006322:	4644      	mov	r4, r8
 8006324:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006328:	3501      	adds	r5, #1
 800632a:	615e      	str	r6, [r3, #20]
 800632c:	6125      	str	r5, [r4, #16]
 800632e:	4620      	mov	r0, r4
 8006330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006334:	08007978 	.word	0x08007978
 8006338:	080079ec 	.word	0x080079ec

0800633c <__hi0bits>:
 800633c:	0c02      	lsrs	r2, r0, #16
 800633e:	0412      	lsls	r2, r2, #16
 8006340:	4603      	mov	r3, r0
 8006342:	b9ca      	cbnz	r2, 8006378 <__hi0bits+0x3c>
 8006344:	0403      	lsls	r3, r0, #16
 8006346:	2010      	movs	r0, #16
 8006348:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800634c:	bf04      	itt	eq
 800634e:	021b      	lsleq	r3, r3, #8
 8006350:	3008      	addeq	r0, #8
 8006352:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006356:	bf04      	itt	eq
 8006358:	011b      	lsleq	r3, r3, #4
 800635a:	3004      	addeq	r0, #4
 800635c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006360:	bf04      	itt	eq
 8006362:	009b      	lsleq	r3, r3, #2
 8006364:	3002      	addeq	r0, #2
 8006366:	2b00      	cmp	r3, #0
 8006368:	db05      	blt.n	8006376 <__hi0bits+0x3a>
 800636a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800636e:	f100 0001 	add.w	r0, r0, #1
 8006372:	bf08      	it	eq
 8006374:	2020      	moveq	r0, #32
 8006376:	4770      	bx	lr
 8006378:	2000      	movs	r0, #0
 800637a:	e7e5      	b.n	8006348 <__hi0bits+0xc>

0800637c <__lo0bits>:
 800637c:	6803      	ldr	r3, [r0, #0]
 800637e:	4602      	mov	r2, r0
 8006380:	f013 0007 	ands.w	r0, r3, #7
 8006384:	d00b      	beq.n	800639e <__lo0bits+0x22>
 8006386:	07d9      	lsls	r1, r3, #31
 8006388:	d421      	bmi.n	80063ce <__lo0bits+0x52>
 800638a:	0798      	lsls	r0, r3, #30
 800638c:	bf49      	itett	mi
 800638e:	085b      	lsrmi	r3, r3, #1
 8006390:	089b      	lsrpl	r3, r3, #2
 8006392:	2001      	movmi	r0, #1
 8006394:	6013      	strmi	r3, [r2, #0]
 8006396:	bf5c      	itt	pl
 8006398:	2002      	movpl	r0, #2
 800639a:	6013      	strpl	r3, [r2, #0]
 800639c:	4770      	bx	lr
 800639e:	b299      	uxth	r1, r3
 80063a0:	b909      	cbnz	r1, 80063a6 <__lo0bits+0x2a>
 80063a2:	2010      	movs	r0, #16
 80063a4:	0c1b      	lsrs	r3, r3, #16
 80063a6:	b2d9      	uxtb	r1, r3
 80063a8:	b909      	cbnz	r1, 80063ae <__lo0bits+0x32>
 80063aa:	3008      	adds	r0, #8
 80063ac:	0a1b      	lsrs	r3, r3, #8
 80063ae:	0719      	lsls	r1, r3, #28
 80063b0:	bf04      	itt	eq
 80063b2:	091b      	lsreq	r3, r3, #4
 80063b4:	3004      	addeq	r0, #4
 80063b6:	0799      	lsls	r1, r3, #30
 80063b8:	bf04      	itt	eq
 80063ba:	089b      	lsreq	r3, r3, #2
 80063bc:	3002      	addeq	r0, #2
 80063be:	07d9      	lsls	r1, r3, #31
 80063c0:	d403      	bmi.n	80063ca <__lo0bits+0x4e>
 80063c2:	085b      	lsrs	r3, r3, #1
 80063c4:	f100 0001 	add.w	r0, r0, #1
 80063c8:	d003      	beq.n	80063d2 <__lo0bits+0x56>
 80063ca:	6013      	str	r3, [r2, #0]
 80063cc:	4770      	bx	lr
 80063ce:	2000      	movs	r0, #0
 80063d0:	4770      	bx	lr
 80063d2:	2020      	movs	r0, #32
 80063d4:	4770      	bx	lr
	...

080063d8 <__i2b>:
 80063d8:	b510      	push	{r4, lr}
 80063da:	460c      	mov	r4, r1
 80063dc:	2101      	movs	r1, #1
 80063de:	f7ff ff05 	bl	80061ec <_Balloc>
 80063e2:	4602      	mov	r2, r0
 80063e4:	b928      	cbnz	r0, 80063f2 <__i2b+0x1a>
 80063e6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80063ea:	4b04      	ldr	r3, [pc, #16]	; (80063fc <__i2b+0x24>)
 80063ec:	4804      	ldr	r0, [pc, #16]	; (8006400 <__i2b+0x28>)
 80063ee:	f7fe ff2f 	bl	8005250 <__assert_func>
 80063f2:	2301      	movs	r3, #1
 80063f4:	6144      	str	r4, [r0, #20]
 80063f6:	6103      	str	r3, [r0, #16]
 80063f8:	bd10      	pop	{r4, pc}
 80063fa:	bf00      	nop
 80063fc:	08007978 	.word	0x08007978
 8006400:	080079ec 	.word	0x080079ec

08006404 <__multiply>:
 8006404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006408:	4691      	mov	r9, r2
 800640a:	690a      	ldr	r2, [r1, #16]
 800640c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006410:	460c      	mov	r4, r1
 8006412:	429a      	cmp	r2, r3
 8006414:	bfbe      	ittt	lt
 8006416:	460b      	movlt	r3, r1
 8006418:	464c      	movlt	r4, r9
 800641a:	4699      	movlt	r9, r3
 800641c:	6927      	ldr	r7, [r4, #16]
 800641e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006422:	68a3      	ldr	r3, [r4, #8]
 8006424:	6861      	ldr	r1, [r4, #4]
 8006426:	eb07 060a 	add.w	r6, r7, sl
 800642a:	42b3      	cmp	r3, r6
 800642c:	b085      	sub	sp, #20
 800642e:	bfb8      	it	lt
 8006430:	3101      	addlt	r1, #1
 8006432:	f7ff fedb 	bl	80061ec <_Balloc>
 8006436:	b930      	cbnz	r0, 8006446 <__multiply+0x42>
 8006438:	4602      	mov	r2, r0
 800643a:	f240 115d 	movw	r1, #349	; 0x15d
 800643e:	4b43      	ldr	r3, [pc, #268]	; (800654c <__multiply+0x148>)
 8006440:	4843      	ldr	r0, [pc, #268]	; (8006550 <__multiply+0x14c>)
 8006442:	f7fe ff05 	bl	8005250 <__assert_func>
 8006446:	f100 0514 	add.w	r5, r0, #20
 800644a:	462b      	mov	r3, r5
 800644c:	2200      	movs	r2, #0
 800644e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006452:	4543      	cmp	r3, r8
 8006454:	d321      	bcc.n	800649a <__multiply+0x96>
 8006456:	f104 0314 	add.w	r3, r4, #20
 800645a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800645e:	f109 0314 	add.w	r3, r9, #20
 8006462:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006466:	9202      	str	r2, [sp, #8]
 8006468:	1b3a      	subs	r2, r7, r4
 800646a:	3a15      	subs	r2, #21
 800646c:	f022 0203 	bic.w	r2, r2, #3
 8006470:	3204      	adds	r2, #4
 8006472:	f104 0115 	add.w	r1, r4, #21
 8006476:	428f      	cmp	r7, r1
 8006478:	bf38      	it	cc
 800647a:	2204      	movcc	r2, #4
 800647c:	9201      	str	r2, [sp, #4]
 800647e:	9a02      	ldr	r2, [sp, #8]
 8006480:	9303      	str	r3, [sp, #12]
 8006482:	429a      	cmp	r2, r3
 8006484:	d80c      	bhi.n	80064a0 <__multiply+0x9c>
 8006486:	2e00      	cmp	r6, #0
 8006488:	dd03      	ble.n	8006492 <__multiply+0x8e>
 800648a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800648e:	2b00      	cmp	r3, #0
 8006490:	d059      	beq.n	8006546 <__multiply+0x142>
 8006492:	6106      	str	r6, [r0, #16]
 8006494:	b005      	add	sp, #20
 8006496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800649a:	f843 2b04 	str.w	r2, [r3], #4
 800649e:	e7d8      	b.n	8006452 <__multiply+0x4e>
 80064a0:	f8b3 a000 	ldrh.w	sl, [r3]
 80064a4:	f1ba 0f00 	cmp.w	sl, #0
 80064a8:	d023      	beq.n	80064f2 <__multiply+0xee>
 80064aa:	46a9      	mov	r9, r5
 80064ac:	f04f 0c00 	mov.w	ip, #0
 80064b0:	f104 0e14 	add.w	lr, r4, #20
 80064b4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80064b8:	f8d9 1000 	ldr.w	r1, [r9]
 80064bc:	fa1f fb82 	uxth.w	fp, r2
 80064c0:	b289      	uxth	r1, r1
 80064c2:	fb0a 110b 	mla	r1, sl, fp, r1
 80064c6:	4461      	add	r1, ip
 80064c8:	f8d9 c000 	ldr.w	ip, [r9]
 80064cc:	0c12      	lsrs	r2, r2, #16
 80064ce:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80064d2:	fb0a c202 	mla	r2, sl, r2, ip
 80064d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80064da:	b289      	uxth	r1, r1
 80064dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80064e0:	4577      	cmp	r7, lr
 80064e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80064e6:	f849 1b04 	str.w	r1, [r9], #4
 80064ea:	d8e3      	bhi.n	80064b4 <__multiply+0xb0>
 80064ec:	9a01      	ldr	r2, [sp, #4]
 80064ee:	f845 c002 	str.w	ip, [r5, r2]
 80064f2:	9a03      	ldr	r2, [sp, #12]
 80064f4:	3304      	adds	r3, #4
 80064f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80064fa:	f1b9 0f00 	cmp.w	r9, #0
 80064fe:	d020      	beq.n	8006542 <__multiply+0x13e>
 8006500:	46ae      	mov	lr, r5
 8006502:	f04f 0a00 	mov.w	sl, #0
 8006506:	6829      	ldr	r1, [r5, #0]
 8006508:	f104 0c14 	add.w	ip, r4, #20
 800650c:	f8bc b000 	ldrh.w	fp, [ip]
 8006510:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006514:	b289      	uxth	r1, r1
 8006516:	fb09 220b 	mla	r2, r9, fp, r2
 800651a:	4492      	add	sl, r2
 800651c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006520:	f84e 1b04 	str.w	r1, [lr], #4
 8006524:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006528:	f8be 1000 	ldrh.w	r1, [lr]
 800652c:	0c12      	lsrs	r2, r2, #16
 800652e:	fb09 1102 	mla	r1, r9, r2, r1
 8006532:	4567      	cmp	r7, ip
 8006534:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006538:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800653c:	d8e6      	bhi.n	800650c <__multiply+0x108>
 800653e:	9a01      	ldr	r2, [sp, #4]
 8006540:	50a9      	str	r1, [r5, r2]
 8006542:	3504      	adds	r5, #4
 8006544:	e79b      	b.n	800647e <__multiply+0x7a>
 8006546:	3e01      	subs	r6, #1
 8006548:	e79d      	b.n	8006486 <__multiply+0x82>
 800654a:	bf00      	nop
 800654c:	08007978 	.word	0x08007978
 8006550:	080079ec 	.word	0x080079ec

08006554 <__pow5mult>:
 8006554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006558:	4615      	mov	r5, r2
 800655a:	f012 0203 	ands.w	r2, r2, #3
 800655e:	4606      	mov	r6, r0
 8006560:	460f      	mov	r7, r1
 8006562:	d007      	beq.n	8006574 <__pow5mult+0x20>
 8006564:	4c25      	ldr	r4, [pc, #148]	; (80065fc <__pow5mult+0xa8>)
 8006566:	3a01      	subs	r2, #1
 8006568:	2300      	movs	r3, #0
 800656a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800656e:	f7ff fe9f 	bl	80062b0 <__multadd>
 8006572:	4607      	mov	r7, r0
 8006574:	10ad      	asrs	r5, r5, #2
 8006576:	d03d      	beq.n	80065f4 <__pow5mult+0xa0>
 8006578:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800657a:	b97c      	cbnz	r4, 800659c <__pow5mult+0x48>
 800657c:	2010      	movs	r0, #16
 800657e:	f7ff fe11 	bl	80061a4 <malloc>
 8006582:	4602      	mov	r2, r0
 8006584:	6270      	str	r0, [r6, #36]	; 0x24
 8006586:	b928      	cbnz	r0, 8006594 <__pow5mult+0x40>
 8006588:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800658c:	4b1c      	ldr	r3, [pc, #112]	; (8006600 <__pow5mult+0xac>)
 800658e:	481d      	ldr	r0, [pc, #116]	; (8006604 <__pow5mult+0xb0>)
 8006590:	f7fe fe5e 	bl	8005250 <__assert_func>
 8006594:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006598:	6004      	str	r4, [r0, #0]
 800659a:	60c4      	str	r4, [r0, #12]
 800659c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80065a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80065a4:	b94c      	cbnz	r4, 80065ba <__pow5mult+0x66>
 80065a6:	f240 2171 	movw	r1, #625	; 0x271
 80065aa:	4630      	mov	r0, r6
 80065ac:	f7ff ff14 	bl	80063d8 <__i2b>
 80065b0:	2300      	movs	r3, #0
 80065b2:	4604      	mov	r4, r0
 80065b4:	f8c8 0008 	str.w	r0, [r8, #8]
 80065b8:	6003      	str	r3, [r0, #0]
 80065ba:	f04f 0900 	mov.w	r9, #0
 80065be:	07eb      	lsls	r3, r5, #31
 80065c0:	d50a      	bpl.n	80065d8 <__pow5mult+0x84>
 80065c2:	4639      	mov	r1, r7
 80065c4:	4622      	mov	r2, r4
 80065c6:	4630      	mov	r0, r6
 80065c8:	f7ff ff1c 	bl	8006404 <__multiply>
 80065cc:	4680      	mov	r8, r0
 80065ce:	4639      	mov	r1, r7
 80065d0:	4630      	mov	r0, r6
 80065d2:	f7ff fe4b 	bl	800626c <_Bfree>
 80065d6:	4647      	mov	r7, r8
 80065d8:	106d      	asrs	r5, r5, #1
 80065da:	d00b      	beq.n	80065f4 <__pow5mult+0xa0>
 80065dc:	6820      	ldr	r0, [r4, #0]
 80065de:	b938      	cbnz	r0, 80065f0 <__pow5mult+0x9c>
 80065e0:	4622      	mov	r2, r4
 80065e2:	4621      	mov	r1, r4
 80065e4:	4630      	mov	r0, r6
 80065e6:	f7ff ff0d 	bl	8006404 <__multiply>
 80065ea:	6020      	str	r0, [r4, #0]
 80065ec:	f8c0 9000 	str.w	r9, [r0]
 80065f0:	4604      	mov	r4, r0
 80065f2:	e7e4      	b.n	80065be <__pow5mult+0x6a>
 80065f4:	4638      	mov	r0, r7
 80065f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065fa:	bf00      	nop
 80065fc:	08007b38 	.word	0x08007b38
 8006600:	08007860 	.word	0x08007860
 8006604:	080079ec 	.word	0x080079ec

08006608 <__lshift>:
 8006608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800660c:	460c      	mov	r4, r1
 800660e:	4607      	mov	r7, r0
 8006610:	4691      	mov	r9, r2
 8006612:	6923      	ldr	r3, [r4, #16]
 8006614:	6849      	ldr	r1, [r1, #4]
 8006616:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800661a:	68a3      	ldr	r3, [r4, #8]
 800661c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006620:	f108 0601 	add.w	r6, r8, #1
 8006624:	42b3      	cmp	r3, r6
 8006626:	db0b      	blt.n	8006640 <__lshift+0x38>
 8006628:	4638      	mov	r0, r7
 800662a:	f7ff fddf 	bl	80061ec <_Balloc>
 800662e:	4605      	mov	r5, r0
 8006630:	b948      	cbnz	r0, 8006646 <__lshift+0x3e>
 8006632:	4602      	mov	r2, r0
 8006634:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006638:	4b29      	ldr	r3, [pc, #164]	; (80066e0 <__lshift+0xd8>)
 800663a:	482a      	ldr	r0, [pc, #168]	; (80066e4 <__lshift+0xdc>)
 800663c:	f7fe fe08 	bl	8005250 <__assert_func>
 8006640:	3101      	adds	r1, #1
 8006642:	005b      	lsls	r3, r3, #1
 8006644:	e7ee      	b.n	8006624 <__lshift+0x1c>
 8006646:	2300      	movs	r3, #0
 8006648:	f100 0114 	add.w	r1, r0, #20
 800664c:	f100 0210 	add.w	r2, r0, #16
 8006650:	4618      	mov	r0, r3
 8006652:	4553      	cmp	r3, sl
 8006654:	db37      	blt.n	80066c6 <__lshift+0xbe>
 8006656:	6920      	ldr	r0, [r4, #16]
 8006658:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800665c:	f104 0314 	add.w	r3, r4, #20
 8006660:	f019 091f 	ands.w	r9, r9, #31
 8006664:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006668:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800666c:	d02f      	beq.n	80066ce <__lshift+0xc6>
 800666e:	468a      	mov	sl, r1
 8006670:	f04f 0c00 	mov.w	ip, #0
 8006674:	f1c9 0e20 	rsb	lr, r9, #32
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	fa02 f209 	lsl.w	r2, r2, r9
 800667e:	ea42 020c 	orr.w	r2, r2, ip
 8006682:	f84a 2b04 	str.w	r2, [sl], #4
 8006686:	f853 2b04 	ldr.w	r2, [r3], #4
 800668a:	4298      	cmp	r0, r3
 800668c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006690:	d8f2      	bhi.n	8006678 <__lshift+0x70>
 8006692:	1b03      	subs	r3, r0, r4
 8006694:	3b15      	subs	r3, #21
 8006696:	f023 0303 	bic.w	r3, r3, #3
 800669a:	3304      	adds	r3, #4
 800669c:	f104 0215 	add.w	r2, r4, #21
 80066a0:	4290      	cmp	r0, r2
 80066a2:	bf38      	it	cc
 80066a4:	2304      	movcc	r3, #4
 80066a6:	f841 c003 	str.w	ip, [r1, r3]
 80066aa:	f1bc 0f00 	cmp.w	ip, #0
 80066ae:	d001      	beq.n	80066b4 <__lshift+0xac>
 80066b0:	f108 0602 	add.w	r6, r8, #2
 80066b4:	3e01      	subs	r6, #1
 80066b6:	4638      	mov	r0, r7
 80066b8:	4621      	mov	r1, r4
 80066ba:	612e      	str	r6, [r5, #16]
 80066bc:	f7ff fdd6 	bl	800626c <_Bfree>
 80066c0:	4628      	mov	r0, r5
 80066c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80066ca:	3301      	adds	r3, #1
 80066cc:	e7c1      	b.n	8006652 <__lshift+0x4a>
 80066ce:	3904      	subs	r1, #4
 80066d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80066d4:	4298      	cmp	r0, r3
 80066d6:	f841 2f04 	str.w	r2, [r1, #4]!
 80066da:	d8f9      	bhi.n	80066d0 <__lshift+0xc8>
 80066dc:	e7ea      	b.n	80066b4 <__lshift+0xac>
 80066de:	bf00      	nop
 80066e0:	08007978 	.word	0x08007978
 80066e4:	080079ec 	.word	0x080079ec

080066e8 <__mcmp>:
 80066e8:	4603      	mov	r3, r0
 80066ea:	690a      	ldr	r2, [r1, #16]
 80066ec:	6900      	ldr	r0, [r0, #16]
 80066ee:	b530      	push	{r4, r5, lr}
 80066f0:	1a80      	subs	r0, r0, r2
 80066f2:	d10d      	bne.n	8006710 <__mcmp+0x28>
 80066f4:	3314      	adds	r3, #20
 80066f6:	3114      	adds	r1, #20
 80066f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80066fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006700:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006704:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006708:	4295      	cmp	r5, r2
 800670a:	d002      	beq.n	8006712 <__mcmp+0x2a>
 800670c:	d304      	bcc.n	8006718 <__mcmp+0x30>
 800670e:	2001      	movs	r0, #1
 8006710:	bd30      	pop	{r4, r5, pc}
 8006712:	42a3      	cmp	r3, r4
 8006714:	d3f4      	bcc.n	8006700 <__mcmp+0x18>
 8006716:	e7fb      	b.n	8006710 <__mcmp+0x28>
 8006718:	f04f 30ff 	mov.w	r0, #4294967295
 800671c:	e7f8      	b.n	8006710 <__mcmp+0x28>
	...

08006720 <__mdiff>:
 8006720:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006724:	460d      	mov	r5, r1
 8006726:	4607      	mov	r7, r0
 8006728:	4611      	mov	r1, r2
 800672a:	4628      	mov	r0, r5
 800672c:	4614      	mov	r4, r2
 800672e:	f7ff ffdb 	bl	80066e8 <__mcmp>
 8006732:	1e06      	subs	r6, r0, #0
 8006734:	d111      	bne.n	800675a <__mdiff+0x3a>
 8006736:	4631      	mov	r1, r6
 8006738:	4638      	mov	r0, r7
 800673a:	f7ff fd57 	bl	80061ec <_Balloc>
 800673e:	4602      	mov	r2, r0
 8006740:	b928      	cbnz	r0, 800674e <__mdiff+0x2e>
 8006742:	f240 2132 	movw	r1, #562	; 0x232
 8006746:	4b3a      	ldr	r3, [pc, #232]	; (8006830 <__mdiff+0x110>)
 8006748:	483a      	ldr	r0, [pc, #232]	; (8006834 <__mdiff+0x114>)
 800674a:	f7fe fd81 	bl	8005250 <__assert_func>
 800674e:	2301      	movs	r3, #1
 8006750:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006754:	4610      	mov	r0, r2
 8006756:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800675a:	bfa4      	itt	ge
 800675c:	4623      	movge	r3, r4
 800675e:	462c      	movge	r4, r5
 8006760:	4638      	mov	r0, r7
 8006762:	6861      	ldr	r1, [r4, #4]
 8006764:	bfa6      	itte	ge
 8006766:	461d      	movge	r5, r3
 8006768:	2600      	movge	r6, #0
 800676a:	2601      	movlt	r6, #1
 800676c:	f7ff fd3e 	bl	80061ec <_Balloc>
 8006770:	4602      	mov	r2, r0
 8006772:	b918      	cbnz	r0, 800677c <__mdiff+0x5c>
 8006774:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006778:	4b2d      	ldr	r3, [pc, #180]	; (8006830 <__mdiff+0x110>)
 800677a:	e7e5      	b.n	8006748 <__mdiff+0x28>
 800677c:	f102 0814 	add.w	r8, r2, #20
 8006780:	46c2      	mov	sl, r8
 8006782:	f04f 0c00 	mov.w	ip, #0
 8006786:	6927      	ldr	r7, [r4, #16]
 8006788:	60c6      	str	r6, [r0, #12]
 800678a:	692e      	ldr	r6, [r5, #16]
 800678c:	f104 0014 	add.w	r0, r4, #20
 8006790:	f105 0914 	add.w	r9, r5, #20
 8006794:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006798:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800679c:	3410      	adds	r4, #16
 800679e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80067a2:	f859 3b04 	ldr.w	r3, [r9], #4
 80067a6:	fa1f f18b 	uxth.w	r1, fp
 80067aa:	448c      	add	ip, r1
 80067ac:	b299      	uxth	r1, r3
 80067ae:	0c1b      	lsrs	r3, r3, #16
 80067b0:	ebac 0101 	sub.w	r1, ip, r1
 80067b4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80067b8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80067bc:	b289      	uxth	r1, r1
 80067be:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80067c2:	454e      	cmp	r6, r9
 80067c4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80067c8:	f84a 3b04 	str.w	r3, [sl], #4
 80067cc:	d8e7      	bhi.n	800679e <__mdiff+0x7e>
 80067ce:	1b73      	subs	r3, r6, r5
 80067d0:	3b15      	subs	r3, #21
 80067d2:	f023 0303 	bic.w	r3, r3, #3
 80067d6:	3515      	adds	r5, #21
 80067d8:	3304      	adds	r3, #4
 80067da:	42ae      	cmp	r6, r5
 80067dc:	bf38      	it	cc
 80067de:	2304      	movcc	r3, #4
 80067e0:	4418      	add	r0, r3
 80067e2:	4443      	add	r3, r8
 80067e4:	461e      	mov	r6, r3
 80067e6:	4605      	mov	r5, r0
 80067e8:	4575      	cmp	r5, lr
 80067ea:	d30e      	bcc.n	800680a <__mdiff+0xea>
 80067ec:	f10e 0103 	add.w	r1, lr, #3
 80067f0:	1a09      	subs	r1, r1, r0
 80067f2:	f021 0103 	bic.w	r1, r1, #3
 80067f6:	3803      	subs	r0, #3
 80067f8:	4586      	cmp	lr, r0
 80067fa:	bf38      	it	cc
 80067fc:	2100      	movcc	r1, #0
 80067fe:	4419      	add	r1, r3
 8006800:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006804:	b18b      	cbz	r3, 800682a <__mdiff+0x10a>
 8006806:	6117      	str	r7, [r2, #16]
 8006808:	e7a4      	b.n	8006754 <__mdiff+0x34>
 800680a:	f855 8b04 	ldr.w	r8, [r5], #4
 800680e:	fa1f f188 	uxth.w	r1, r8
 8006812:	4461      	add	r1, ip
 8006814:	140c      	asrs	r4, r1, #16
 8006816:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800681a:	b289      	uxth	r1, r1
 800681c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006820:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006824:	f846 1b04 	str.w	r1, [r6], #4
 8006828:	e7de      	b.n	80067e8 <__mdiff+0xc8>
 800682a:	3f01      	subs	r7, #1
 800682c:	e7e8      	b.n	8006800 <__mdiff+0xe0>
 800682e:	bf00      	nop
 8006830:	08007978 	.word	0x08007978
 8006834:	080079ec 	.word	0x080079ec

08006838 <__d2b>:
 8006838:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800683c:	2101      	movs	r1, #1
 800683e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006842:	4690      	mov	r8, r2
 8006844:	461d      	mov	r5, r3
 8006846:	f7ff fcd1 	bl	80061ec <_Balloc>
 800684a:	4604      	mov	r4, r0
 800684c:	b930      	cbnz	r0, 800685c <__d2b+0x24>
 800684e:	4602      	mov	r2, r0
 8006850:	f240 310a 	movw	r1, #778	; 0x30a
 8006854:	4b24      	ldr	r3, [pc, #144]	; (80068e8 <__d2b+0xb0>)
 8006856:	4825      	ldr	r0, [pc, #148]	; (80068ec <__d2b+0xb4>)
 8006858:	f7fe fcfa 	bl	8005250 <__assert_func>
 800685c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006860:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006864:	bb2d      	cbnz	r5, 80068b2 <__d2b+0x7a>
 8006866:	9301      	str	r3, [sp, #4]
 8006868:	f1b8 0300 	subs.w	r3, r8, #0
 800686c:	d026      	beq.n	80068bc <__d2b+0x84>
 800686e:	4668      	mov	r0, sp
 8006870:	9300      	str	r3, [sp, #0]
 8006872:	f7ff fd83 	bl	800637c <__lo0bits>
 8006876:	9900      	ldr	r1, [sp, #0]
 8006878:	b1f0      	cbz	r0, 80068b8 <__d2b+0x80>
 800687a:	9a01      	ldr	r2, [sp, #4]
 800687c:	f1c0 0320 	rsb	r3, r0, #32
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	430b      	orrs	r3, r1
 8006886:	40c2      	lsrs	r2, r0
 8006888:	6163      	str	r3, [r4, #20]
 800688a:	9201      	str	r2, [sp, #4]
 800688c:	9b01      	ldr	r3, [sp, #4]
 800688e:	2b00      	cmp	r3, #0
 8006890:	bf14      	ite	ne
 8006892:	2102      	movne	r1, #2
 8006894:	2101      	moveq	r1, #1
 8006896:	61a3      	str	r3, [r4, #24]
 8006898:	6121      	str	r1, [r4, #16]
 800689a:	b1c5      	cbz	r5, 80068ce <__d2b+0x96>
 800689c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80068a0:	4405      	add	r5, r0
 80068a2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80068a6:	603d      	str	r5, [r7, #0]
 80068a8:	6030      	str	r0, [r6, #0]
 80068aa:	4620      	mov	r0, r4
 80068ac:	b002      	add	sp, #8
 80068ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068b6:	e7d6      	b.n	8006866 <__d2b+0x2e>
 80068b8:	6161      	str	r1, [r4, #20]
 80068ba:	e7e7      	b.n	800688c <__d2b+0x54>
 80068bc:	a801      	add	r0, sp, #4
 80068be:	f7ff fd5d 	bl	800637c <__lo0bits>
 80068c2:	2101      	movs	r1, #1
 80068c4:	9b01      	ldr	r3, [sp, #4]
 80068c6:	6121      	str	r1, [r4, #16]
 80068c8:	6163      	str	r3, [r4, #20]
 80068ca:	3020      	adds	r0, #32
 80068cc:	e7e5      	b.n	800689a <__d2b+0x62>
 80068ce:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80068d2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80068d6:	6038      	str	r0, [r7, #0]
 80068d8:	6918      	ldr	r0, [r3, #16]
 80068da:	f7ff fd2f 	bl	800633c <__hi0bits>
 80068de:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80068e2:	6031      	str	r1, [r6, #0]
 80068e4:	e7e1      	b.n	80068aa <__d2b+0x72>
 80068e6:	bf00      	nop
 80068e8:	08007978 	.word	0x08007978
 80068ec:	080079ec 	.word	0x080079ec

080068f0 <_calloc_r>:
 80068f0:	b570      	push	{r4, r5, r6, lr}
 80068f2:	fba1 5402 	umull	r5, r4, r1, r2
 80068f6:	b934      	cbnz	r4, 8006906 <_calloc_r+0x16>
 80068f8:	4629      	mov	r1, r5
 80068fa:	f000 f875 	bl	80069e8 <_malloc_r>
 80068fe:	4606      	mov	r6, r0
 8006900:	b928      	cbnz	r0, 800690e <_calloc_r+0x1e>
 8006902:	4630      	mov	r0, r6
 8006904:	bd70      	pop	{r4, r5, r6, pc}
 8006906:	220c      	movs	r2, #12
 8006908:	2600      	movs	r6, #0
 800690a:	6002      	str	r2, [r0, #0]
 800690c:	e7f9      	b.n	8006902 <_calloc_r+0x12>
 800690e:	462a      	mov	r2, r5
 8006910:	4621      	mov	r1, r4
 8006912:	f7fd ff8d 	bl	8004830 <memset>
 8006916:	e7f4      	b.n	8006902 <_calloc_r+0x12>

08006918 <_free_r>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4605      	mov	r5, r0
 800691c:	2900      	cmp	r1, #0
 800691e:	d040      	beq.n	80069a2 <_free_r+0x8a>
 8006920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006924:	1f0c      	subs	r4, r1, #4
 8006926:	2b00      	cmp	r3, #0
 8006928:	bfb8      	it	lt
 800692a:	18e4      	addlt	r4, r4, r3
 800692c:	f000 fe24 	bl	8007578 <__malloc_lock>
 8006930:	4a1c      	ldr	r2, [pc, #112]	; (80069a4 <_free_r+0x8c>)
 8006932:	6813      	ldr	r3, [r2, #0]
 8006934:	b933      	cbnz	r3, 8006944 <_free_r+0x2c>
 8006936:	6063      	str	r3, [r4, #4]
 8006938:	6014      	str	r4, [r2, #0]
 800693a:	4628      	mov	r0, r5
 800693c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006940:	f000 be20 	b.w	8007584 <__malloc_unlock>
 8006944:	42a3      	cmp	r3, r4
 8006946:	d908      	bls.n	800695a <_free_r+0x42>
 8006948:	6820      	ldr	r0, [r4, #0]
 800694a:	1821      	adds	r1, r4, r0
 800694c:	428b      	cmp	r3, r1
 800694e:	bf01      	itttt	eq
 8006950:	6819      	ldreq	r1, [r3, #0]
 8006952:	685b      	ldreq	r3, [r3, #4]
 8006954:	1809      	addeq	r1, r1, r0
 8006956:	6021      	streq	r1, [r4, #0]
 8006958:	e7ed      	b.n	8006936 <_free_r+0x1e>
 800695a:	461a      	mov	r2, r3
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	b10b      	cbz	r3, 8006964 <_free_r+0x4c>
 8006960:	42a3      	cmp	r3, r4
 8006962:	d9fa      	bls.n	800695a <_free_r+0x42>
 8006964:	6811      	ldr	r1, [r2, #0]
 8006966:	1850      	adds	r0, r2, r1
 8006968:	42a0      	cmp	r0, r4
 800696a:	d10b      	bne.n	8006984 <_free_r+0x6c>
 800696c:	6820      	ldr	r0, [r4, #0]
 800696e:	4401      	add	r1, r0
 8006970:	1850      	adds	r0, r2, r1
 8006972:	4283      	cmp	r3, r0
 8006974:	6011      	str	r1, [r2, #0]
 8006976:	d1e0      	bne.n	800693a <_free_r+0x22>
 8006978:	6818      	ldr	r0, [r3, #0]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	4401      	add	r1, r0
 800697e:	6011      	str	r1, [r2, #0]
 8006980:	6053      	str	r3, [r2, #4]
 8006982:	e7da      	b.n	800693a <_free_r+0x22>
 8006984:	d902      	bls.n	800698c <_free_r+0x74>
 8006986:	230c      	movs	r3, #12
 8006988:	602b      	str	r3, [r5, #0]
 800698a:	e7d6      	b.n	800693a <_free_r+0x22>
 800698c:	6820      	ldr	r0, [r4, #0]
 800698e:	1821      	adds	r1, r4, r0
 8006990:	428b      	cmp	r3, r1
 8006992:	bf01      	itttt	eq
 8006994:	6819      	ldreq	r1, [r3, #0]
 8006996:	685b      	ldreq	r3, [r3, #4]
 8006998:	1809      	addeq	r1, r1, r0
 800699a:	6021      	streq	r1, [r4, #0]
 800699c:	6063      	str	r3, [r4, #4]
 800699e:	6054      	str	r4, [r2, #4]
 80069a0:	e7cb      	b.n	800693a <_free_r+0x22>
 80069a2:	bd38      	pop	{r3, r4, r5, pc}
 80069a4:	200004cc 	.word	0x200004cc

080069a8 <sbrk_aligned>:
 80069a8:	b570      	push	{r4, r5, r6, lr}
 80069aa:	4e0e      	ldr	r6, [pc, #56]	; (80069e4 <sbrk_aligned+0x3c>)
 80069ac:	460c      	mov	r4, r1
 80069ae:	6831      	ldr	r1, [r6, #0]
 80069b0:	4605      	mov	r5, r0
 80069b2:	b911      	cbnz	r1, 80069ba <sbrk_aligned+0x12>
 80069b4:	f000 fb40 	bl	8007038 <_sbrk_r>
 80069b8:	6030      	str	r0, [r6, #0]
 80069ba:	4621      	mov	r1, r4
 80069bc:	4628      	mov	r0, r5
 80069be:	f000 fb3b 	bl	8007038 <_sbrk_r>
 80069c2:	1c43      	adds	r3, r0, #1
 80069c4:	d00a      	beq.n	80069dc <sbrk_aligned+0x34>
 80069c6:	1cc4      	adds	r4, r0, #3
 80069c8:	f024 0403 	bic.w	r4, r4, #3
 80069cc:	42a0      	cmp	r0, r4
 80069ce:	d007      	beq.n	80069e0 <sbrk_aligned+0x38>
 80069d0:	1a21      	subs	r1, r4, r0
 80069d2:	4628      	mov	r0, r5
 80069d4:	f000 fb30 	bl	8007038 <_sbrk_r>
 80069d8:	3001      	adds	r0, #1
 80069da:	d101      	bne.n	80069e0 <sbrk_aligned+0x38>
 80069dc:	f04f 34ff 	mov.w	r4, #4294967295
 80069e0:	4620      	mov	r0, r4
 80069e2:	bd70      	pop	{r4, r5, r6, pc}
 80069e4:	200004d0 	.word	0x200004d0

080069e8 <_malloc_r>:
 80069e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069ec:	1ccd      	adds	r5, r1, #3
 80069ee:	f025 0503 	bic.w	r5, r5, #3
 80069f2:	3508      	adds	r5, #8
 80069f4:	2d0c      	cmp	r5, #12
 80069f6:	bf38      	it	cc
 80069f8:	250c      	movcc	r5, #12
 80069fa:	2d00      	cmp	r5, #0
 80069fc:	4607      	mov	r7, r0
 80069fe:	db01      	blt.n	8006a04 <_malloc_r+0x1c>
 8006a00:	42a9      	cmp	r1, r5
 8006a02:	d905      	bls.n	8006a10 <_malloc_r+0x28>
 8006a04:	230c      	movs	r3, #12
 8006a06:	2600      	movs	r6, #0
 8006a08:	603b      	str	r3, [r7, #0]
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a10:	4e2e      	ldr	r6, [pc, #184]	; (8006acc <_malloc_r+0xe4>)
 8006a12:	f000 fdb1 	bl	8007578 <__malloc_lock>
 8006a16:	6833      	ldr	r3, [r6, #0]
 8006a18:	461c      	mov	r4, r3
 8006a1a:	bb34      	cbnz	r4, 8006a6a <_malloc_r+0x82>
 8006a1c:	4629      	mov	r1, r5
 8006a1e:	4638      	mov	r0, r7
 8006a20:	f7ff ffc2 	bl	80069a8 <sbrk_aligned>
 8006a24:	1c43      	adds	r3, r0, #1
 8006a26:	4604      	mov	r4, r0
 8006a28:	d14d      	bne.n	8006ac6 <_malloc_r+0xde>
 8006a2a:	6834      	ldr	r4, [r6, #0]
 8006a2c:	4626      	mov	r6, r4
 8006a2e:	2e00      	cmp	r6, #0
 8006a30:	d140      	bne.n	8006ab4 <_malloc_r+0xcc>
 8006a32:	6823      	ldr	r3, [r4, #0]
 8006a34:	4631      	mov	r1, r6
 8006a36:	4638      	mov	r0, r7
 8006a38:	eb04 0803 	add.w	r8, r4, r3
 8006a3c:	f000 fafc 	bl	8007038 <_sbrk_r>
 8006a40:	4580      	cmp	r8, r0
 8006a42:	d13a      	bne.n	8006aba <_malloc_r+0xd2>
 8006a44:	6821      	ldr	r1, [r4, #0]
 8006a46:	3503      	adds	r5, #3
 8006a48:	1a6d      	subs	r5, r5, r1
 8006a4a:	f025 0503 	bic.w	r5, r5, #3
 8006a4e:	3508      	adds	r5, #8
 8006a50:	2d0c      	cmp	r5, #12
 8006a52:	bf38      	it	cc
 8006a54:	250c      	movcc	r5, #12
 8006a56:	4638      	mov	r0, r7
 8006a58:	4629      	mov	r1, r5
 8006a5a:	f7ff ffa5 	bl	80069a8 <sbrk_aligned>
 8006a5e:	3001      	adds	r0, #1
 8006a60:	d02b      	beq.n	8006aba <_malloc_r+0xd2>
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	442b      	add	r3, r5
 8006a66:	6023      	str	r3, [r4, #0]
 8006a68:	e00e      	b.n	8006a88 <_malloc_r+0xa0>
 8006a6a:	6822      	ldr	r2, [r4, #0]
 8006a6c:	1b52      	subs	r2, r2, r5
 8006a6e:	d41e      	bmi.n	8006aae <_malloc_r+0xc6>
 8006a70:	2a0b      	cmp	r2, #11
 8006a72:	d916      	bls.n	8006aa2 <_malloc_r+0xba>
 8006a74:	1961      	adds	r1, r4, r5
 8006a76:	42a3      	cmp	r3, r4
 8006a78:	6025      	str	r5, [r4, #0]
 8006a7a:	bf18      	it	ne
 8006a7c:	6059      	strne	r1, [r3, #4]
 8006a7e:	6863      	ldr	r3, [r4, #4]
 8006a80:	bf08      	it	eq
 8006a82:	6031      	streq	r1, [r6, #0]
 8006a84:	5162      	str	r2, [r4, r5]
 8006a86:	604b      	str	r3, [r1, #4]
 8006a88:	4638      	mov	r0, r7
 8006a8a:	f104 060b 	add.w	r6, r4, #11
 8006a8e:	f000 fd79 	bl	8007584 <__malloc_unlock>
 8006a92:	f026 0607 	bic.w	r6, r6, #7
 8006a96:	1d23      	adds	r3, r4, #4
 8006a98:	1af2      	subs	r2, r6, r3
 8006a9a:	d0b6      	beq.n	8006a0a <_malloc_r+0x22>
 8006a9c:	1b9b      	subs	r3, r3, r6
 8006a9e:	50a3      	str	r3, [r4, r2]
 8006aa0:	e7b3      	b.n	8006a0a <_malloc_r+0x22>
 8006aa2:	6862      	ldr	r2, [r4, #4]
 8006aa4:	42a3      	cmp	r3, r4
 8006aa6:	bf0c      	ite	eq
 8006aa8:	6032      	streq	r2, [r6, #0]
 8006aaa:	605a      	strne	r2, [r3, #4]
 8006aac:	e7ec      	b.n	8006a88 <_malloc_r+0xa0>
 8006aae:	4623      	mov	r3, r4
 8006ab0:	6864      	ldr	r4, [r4, #4]
 8006ab2:	e7b2      	b.n	8006a1a <_malloc_r+0x32>
 8006ab4:	4634      	mov	r4, r6
 8006ab6:	6876      	ldr	r6, [r6, #4]
 8006ab8:	e7b9      	b.n	8006a2e <_malloc_r+0x46>
 8006aba:	230c      	movs	r3, #12
 8006abc:	4638      	mov	r0, r7
 8006abe:	603b      	str	r3, [r7, #0]
 8006ac0:	f000 fd60 	bl	8007584 <__malloc_unlock>
 8006ac4:	e7a1      	b.n	8006a0a <_malloc_r+0x22>
 8006ac6:	6025      	str	r5, [r4, #0]
 8006ac8:	e7de      	b.n	8006a88 <_malloc_r+0xa0>
 8006aca:	bf00      	nop
 8006acc:	200004cc 	.word	0x200004cc

08006ad0 <__ssputs_r>:
 8006ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad4:	688e      	ldr	r6, [r1, #8]
 8006ad6:	4682      	mov	sl, r0
 8006ad8:	429e      	cmp	r6, r3
 8006ada:	460c      	mov	r4, r1
 8006adc:	4690      	mov	r8, r2
 8006ade:	461f      	mov	r7, r3
 8006ae0:	d838      	bhi.n	8006b54 <__ssputs_r+0x84>
 8006ae2:	898a      	ldrh	r2, [r1, #12]
 8006ae4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ae8:	d032      	beq.n	8006b50 <__ssputs_r+0x80>
 8006aea:	6825      	ldr	r5, [r4, #0]
 8006aec:	6909      	ldr	r1, [r1, #16]
 8006aee:	3301      	adds	r3, #1
 8006af0:	eba5 0901 	sub.w	r9, r5, r1
 8006af4:	6965      	ldr	r5, [r4, #20]
 8006af6:	444b      	add	r3, r9
 8006af8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006afc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b00:	106d      	asrs	r5, r5, #1
 8006b02:	429d      	cmp	r5, r3
 8006b04:	bf38      	it	cc
 8006b06:	461d      	movcc	r5, r3
 8006b08:	0553      	lsls	r3, r2, #21
 8006b0a:	d531      	bpl.n	8006b70 <__ssputs_r+0xa0>
 8006b0c:	4629      	mov	r1, r5
 8006b0e:	f7ff ff6b 	bl	80069e8 <_malloc_r>
 8006b12:	4606      	mov	r6, r0
 8006b14:	b950      	cbnz	r0, 8006b2c <__ssputs_r+0x5c>
 8006b16:	230c      	movs	r3, #12
 8006b18:	f04f 30ff 	mov.w	r0, #4294967295
 8006b1c:	f8ca 3000 	str.w	r3, [sl]
 8006b20:	89a3      	ldrh	r3, [r4, #12]
 8006b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b26:	81a3      	strh	r3, [r4, #12]
 8006b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b2c:	464a      	mov	r2, r9
 8006b2e:	6921      	ldr	r1, [r4, #16]
 8006b30:	f7ff fb4e 	bl	80061d0 <memcpy>
 8006b34:	89a3      	ldrh	r3, [r4, #12]
 8006b36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b3e:	81a3      	strh	r3, [r4, #12]
 8006b40:	6126      	str	r6, [r4, #16]
 8006b42:	444e      	add	r6, r9
 8006b44:	6026      	str	r6, [r4, #0]
 8006b46:	463e      	mov	r6, r7
 8006b48:	6165      	str	r5, [r4, #20]
 8006b4a:	eba5 0509 	sub.w	r5, r5, r9
 8006b4e:	60a5      	str	r5, [r4, #8]
 8006b50:	42be      	cmp	r6, r7
 8006b52:	d900      	bls.n	8006b56 <__ssputs_r+0x86>
 8006b54:	463e      	mov	r6, r7
 8006b56:	4632      	mov	r2, r6
 8006b58:	4641      	mov	r1, r8
 8006b5a:	6820      	ldr	r0, [r4, #0]
 8006b5c:	f000 fcf2 	bl	8007544 <memmove>
 8006b60:	68a3      	ldr	r3, [r4, #8]
 8006b62:	2000      	movs	r0, #0
 8006b64:	1b9b      	subs	r3, r3, r6
 8006b66:	60a3      	str	r3, [r4, #8]
 8006b68:	6823      	ldr	r3, [r4, #0]
 8006b6a:	4433      	add	r3, r6
 8006b6c:	6023      	str	r3, [r4, #0]
 8006b6e:	e7db      	b.n	8006b28 <__ssputs_r+0x58>
 8006b70:	462a      	mov	r2, r5
 8006b72:	f000 fd0d 	bl	8007590 <_realloc_r>
 8006b76:	4606      	mov	r6, r0
 8006b78:	2800      	cmp	r0, #0
 8006b7a:	d1e1      	bne.n	8006b40 <__ssputs_r+0x70>
 8006b7c:	4650      	mov	r0, sl
 8006b7e:	6921      	ldr	r1, [r4, #16]
 8006b80:	f7ff feca 	bl	8006918 <_free_r>
 8006b84:	e7c7      	b.n	8006b16 <__ssputs_r+0x46>
	...

08006b88 <_svfiprintf_r>:
 8006b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b8c:	4698      	mov	r8, r3
 8006b8e:	898b      	ldrh	r3, [r1, #12]
 8006b90:	4607      	mov	r7, r0
 8006b92:	061b      	lsls	r3, r3, #24
 8006b94:	460d      	mov	r5, r1
 8006b96:	4614      	mov	r4, r2
 8006b98:	b09d      	sub	sp, #116	; 0x74
 8006b9a:	d50e      	bpl.n	8006bba <_svfiprintf_r+0x32>
 8006b9c:	690b      	ldr	r3, [r1, #16]
 8006b9e:	b963      	cbnz	r3, 8006bba <_svfiprintf_r+0x32>
 8006ba0:	2140      	movs	r1, #64	; 0x40
 8006ba2:	f7ff ff21 	bl	80069e8 <_malloc_r>
 8006ba6:	6028      	str	r0, [r5, #0]
 8006ba8:	6128      	str	r0, [r5, #16]
 8006baa:	b920      	cbnz	r0, 8006bb6 <_svfiprintf_r+0x2e>
 8006bac:	230c      	movs	r3, #12
 8006bae:	603b      	str	r3, [r7, #0]
 8006bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb4:	e0d1      	b.n	8006d5a <_svfiprintf_r+0x1d2>
 8006bb6:	2340      	movs	r3, #64	; 0x40
 8006bb8:	616b      	str	r3, [r5, #20]
 8006bba:	2300      	movs	r3, #0
 8006bbc:	9309      	str	r3, [sp, #36]	; 0x24
 8006bbe:	2320      	movs	r3, #32
 8006bc0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006bc4:	2330      	movs	r3, #48	; 0x30
 8006bc6:	f04f 0901 	mov.w	r9, #1
 8006bca:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006d74 <_svfiprintf_r+0x1ec>
 8006bd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bd6:	4623      	mov	r3, r4
 8006bd8:	469a      	mov	sl, r3
 8006bda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bde:	b10a      	cbz	r2, 8006be4 <_svfiprintf_r+0x5c>
 8006be0:	2a25      	cmp	r2, #37	; 0x25
 8006be2:	d1f9      	bne.n	8006bd8 <_svfiprintf_r+0x50>
 8006be4:	ebba 0b04 	subs.w	fp, sl, r4
 8006be8:	d00b      	beq.n	8006c02 <_svfiprintf_r+0x7a>
 8006bea:	465b      	mov	r3, fp
 8006bec:	4622      	mov	r2, r4
 8006bee:	4629      	mov	r1, r5
 8006bf0:	4638      	mov	r0, r7
 8006bf2:	f7ff ff6d 	bl	8006ad0 <__ssputs_r>
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	f000 80aa 	beq.w	8006d50 <_svfiprintf_r+0x1c8>
 8006bfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bfe:	445a      	add	r2, fp
 8006c00:	9209      	str	r2, [sp, #36]	; 0x24
 8006c02:	f89a 3000 	ldrb.w	r3, [sl]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	f000 80a2 	beq.w	8006d50 <_svfiprintf_r+0x1c8>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c16:	f10a 0a01 	add.w	sl, sl, #1
 8006c1a:	9304      	str	r3, [sp, #16]
 8006c1c:	9307      	str	r3, [sp, #28]
 8006c1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c22:	931a      	str	r3, [sp, #104]	; 0x68
 8006c24:	4654      	mov	r4, sl
 8006c26:	2205      	movs	r2, #5
 8006c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c2c:	4851      	ldr	r0, [pc, #324]	; (8006d74 <_svfiprintf_r+0x1ec>)
 8006c2e:	f7ff fac1 	bl	80061b4 <memchr>
 8006c32:	9a04      	ldr	r2, [sp, #16]
 8006c34:	b9d8      	cbnz	r0, 8006c6e <_svfiprintf_r+0xe6>
 8006c36:	06d0      	lsls	r0, r2, #27
 8006c38:	bf44      	itt	mi
 8006c3a:	2320      	movmi	r3, #32
 8006c3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c40:	0711      	lsls	r1, r2, #28
 8006c42:	bf44      	itt	mi
 8006c44:	232b      	movmi	r3, #43	; 0x2b
 8006c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c4a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c4e:	2b2a      	cmp	r3, #42	; 0x2a
 8006c50:	d015      	beq.n	8006c7e <_svfiprintf_r+0xf6>
 8006c52:	4654      	mov	r4, sl
 8006c54:	2000      	movs	r0, #0
 8006c56:	f04f 0c0a 	mov.w	ip, #10
 8006c5a:	9a07      	ldr	r2, [sp, #28]
 8006c5c:	4621      	mov	r1, r4
 8006c5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c62:	3b30      	subs	r3, #48	; 0x30
 8006c64:	2b09      	cmp	r3, #9
 8006c66:	d94e      	bls.n	8006d06 <_svfiprintf_r+0x17e>
 8006c68:	b1b0      	cbz	r0, 8006c98 <_svfiprintf_r+0x110>
 8006c6a:	9207      	str	r2, [sp, #28]
 8006c6c:	e014      	b.n	8006c98 <_svfiprintf_r+0x110>
 8006c6e:	eba0 0308 	sub.w	r3, r0, r8
 8006c72:	fa09 f303 	lsl.w	r3, r9, r3
 8006c76:	4313      	orrs	r3, r2
 8006c78:	46a2      	mov	sl, r4
 8006c7a:	9304      	str	r3, [sp, #16]
 8006c7c:	e7d2      	b.n	8006c24 <_svfiprintf_r+0x9c>
 8006c7e:	9b03      	ldr	r3, [sp, #12]
 8006c80:	1d19      	adds	r1, r3, #4
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	9103      	str	r1, [sp, #12]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	bfbb      	ittet	lt
 8006c8a:	425b      	neglt	r3, r3
 8006c8c:	f042 0202 	orrlt.w	r2, r2, #2
 8006c90:	9307      	strge	r3, [sp, #28]
 8006c92:	9307      	strlt	r3, [sp, #28]
 8006c94:	bfb8      	it	lt
 8006c96:	9204      	strlt	r2, [sp, #16]
 8006c98:	7823      	ldrb	r3, [r4, #0]
 8006c9a:	2b2e      	cmp	r3, #46	; 0x2e
 8006c9c:	d10c      	bne.n	8006cb8 <_svfiprintf_r+0x130>
 8006c9e:	7863      	ldrb	r3, [r4, #1]
 8006ca0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ca2:	d135      	bne.n	8006d10 <_svfiprintf_r+0x188>
 8006ca4:	9b03      	ldr	r3, [sp, #12]
 8006ca6:	3402      	adds	r4, #2
 8006ca8:	1d1a      	adds	r2, r3, #4
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	9203      	str	r2, [sp, #12]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	bfb8      	it	lt
 8006cb2:	f04f 33ff 	movlt.w	r3, #4294967295
 8006cb6:	9305      	str	r3, [sp, #20]
 8006cb8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006d78 <_svfiprintf_r+0x1f0>
 8006cbc:	2203      	movs	r2, #3
 8006cbe:	4650      	mov	r0, sl
 8006cc0:	7821      	ldrb	r1, [r4, #0]
 8006cc2:	f7ff fa77 	bl	80061b4 <memchr>
 8006cc6:	b140      	cbz	r0, 8006cda <_svfiprintf_r+0x152>
 8006cc8:	2340      	movs	r3, #64	; 0x40
 8006cca:	eba0 000a 	sub.w	r0, r0, sl
 8006cce:	fa03 f000 	lsl.w	r0, r3, r0
 8006cd2:	9b04      	ldr	r3, [sp, #16]
 8006cd4:	3401      	adds	r4, #1
 8006cd6:	4303      	orrs	r3, r0
 8006cd8:	9304      	str	r3, [sp, #16]
 8006cda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cde:	2206      	movs	r2, #6
 8006ce0:	4826      	ldr	r0, [pc, #152]	; (8006d7c <_svfiprintf_r+0x1f4>)
 8006ce2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ce6:	f7ff fa65 	bl	80061b4 <memchr>
 8006cea:	2800      	cmp	r0, #0
 8006cec:	d038      	beq.n	8006d60 <_svfiprintf_r+0x1d8>
 8006cee:	4b24      	ldr	r3, [pc, #144]	; (8006d80 <_svfiprintf_r+0x1f8>)
 8006cf0:	bb1b      	cbnz	r3, 8006d3a <_svfiprintf_r+0x1b2>
 8006cf2:	9b03      	ldr	r3, [sp, #12]
 8006cf4:	3307      	adds	r3, #7
 8006cf6:	f023 0307 	bic.w	r3, r3, #7
 8006cfa:	3308      	adds	r3, #8
 8006cfc:	9303      	str	r3, [sp, #12]
 8006cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d00:	4433      	add	r3, r6
 8006d02:	9309      	str	r3, [sp, #36]	; 0x24
 8006d04:	e767      	b.n	8006bd6 <_svfiprintf_r+0x4e>
 8006d06:	460c      	mov	r4, r1
 8006d08:	2001      	movs	r0, #1
 8006d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d0e:	e7a5      	b.n	8006c5c <_svfiprintf_r+0xd4>
 8006d10:	2300      	movs	r3, #0
 8006d12:	f04f 0c0a 	mov.w	ip, #10
 8006d16:	4619      	mov	r1, r3
 8006d18:	3401      	adds	r4, #1
 8006d1a:	9305      	str	r3, [sp, #20]
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d22:	3a30      	subs	r2, #48	; 0x30
 8006d24:	2a09      	cmp	r2, #9
 8006d26:	d903      	bls.n	8006d30 <_svfiprintf_r+0x1a8>
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d0c5      	beq.n	8006cb8 <_svfiprintf_r+0x130>
 8006d2c:	9105      	str	r1, [sp, #20]
 8006d2e:	e7c3      	b.n	8006cb8 <_svfiprintf_r+0x130>
 8006d30:	4604      	mov	r4, r0
 8006d32:	2301      	movs	r3, #1
 8006d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d38:	e7f0      	b.n	8006d1c <_svfiprintf_r+0x194>
 8006d3a:	ab03      	add	r3, sp, #12
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	462a      	mov	r2, r5
 8006d40:	4638      	mov	r0, r7
 8006d42:	4b10      	ldr	r3, [pc, #64]	; (8006d84 <_svfiprintf_r+0x1fc>)
 8006d44:	a904      	add	r1, sp, #16
 8006d46:	f7fd fe19 	bl	800497c <_printf_float>
 8006d4a:	1c42      	adds	r2, r0, #1
 8006d4c:	4606      	mov	r6, r0
 8006d4e:	d1d6      	bne.n	8006cfe <_svfiprintf_r+0x176>
 8006d50:	89ab      	ldrh	r3, [r5, #12]
 8006d52:	065b      	lsls	r3, r3, #25
 8006d54:	f53f af2c 	bmi.w	8006bb0 <_svfiprintf_r+0x28>
 8006d58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d5a:	b01d      	add	sp, #116	; 0x74
 8006d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d60:	ab03      	add	r3, sp, #12
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	462a      	mov	r2, r5
 8006d66:	4638      	mov	r0, r7
 8006d68:	4b06      	ldr	r3, [pc, #24]	; (8006d84 <_svfiprintf_r+0x1fc>)
 8006d6a:	a904      	add	r1, sp, #16
 8006d6c:	f7fe f8a2 	bl	8004eb4 <_printf_i>
 8006d70:	e7eb      	b.n	8006d4a <_svfiprintf_r+0x1c2>
 8006d72:	bf00      	nop
 8006d74:	08007b44 	.word	0x08007b44
 8006d78:	08007b4a 	.word	0x08007b4a
 8006d7c:	08007b4e 	.word	0x08007b4e
 8006d80:	0800497d 	.word	0x0800497d
 8006d84:	08006ad1 	.word	0x08006ad1

08006d88 <__sfputc_r>:
 8006d88:	6893      	ldr	r3, [r2, #8]
 8006d8a:	b410      	push	{r4}
 8006d8c:	3b01      	subs	r3, #1
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	6093      	str	r3, [r2, #8]
 8006d92:	da07      	bge.n	8006da4 <__sfputc_r+0x1c>
 8006d94:	6994      	ldr	r4, [r2, #24]
 8006d96:	42a3      	cmp	r3, r4
 8006d98:	db01      	blt.n	8006d9e <__sfputc_r+0x16>
 8006d9a:	290a      	cmp	r1, #10
 8006d9c:	d102      	bne.n	8006da4 <__sfputc_r+0x1c>
 8006d9e:	bc10      	pop	{r4}
 8006da0:	f000 b99e 	b.w	80070e0 <__swbuf_r>
 8006da4:	6813      	ldr	r3, [r2, #0]
 8006da6:	1c58      	adds	r0, r3, #1
 8006da8:	6010      	str	r0, [r2, #0]
 8006daa:	7019      	strb	r1, [r3, #0]
 8006dac:	4608      	mov	r0, r1
 8006dae:	bc10      	pop	{r4}
 8006db0:	4770      	bx	lr

08006db2 <__sfputs_r>:
 8006db2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006db4:	4606      	mov	r6, r0
 8006db6:	460f      	mov	r7, r1
 8006db8:	4614      	mov	r4, r2
 8006dba:	18d5      	adds	r5, r2, r3
 8006dbc:	42ac      	cmp	r4, r5
 8006dbe:	d101      	bne.n	8006dc4 <__sfputs_r+0x12>
 8006dc0:	2000      	movs	r0, #0
 8006dc2:	e007      	b.n	8006dd4 <__sfputs_r+0x22>
 8006dc4:	463a      	mov	r2, r7
 8006dc6:	4630      	mov	r0, r6
 8006dc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dcc:	f7ff ffdc 	bl	8006d88 <__sfputc_r>
 8006dd0:	1c43      	adds	r3, r0, #1
 8006dd2:	d1f3      	bne.n	8006dbc <__sfputs_r+0xa>
 8006dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006dd8 <_vfiprintf_r>:
 8006dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ddc:	460d      	mov	r5, r1
 8006dde:	4614      	mov	r4, r2
 8006de0:	4698      	mov	r8, r3
 8006de2:	4606      	mov	r6, r0
 8006de4:	b09d      	sub	sp, #116	; 0x74
 8006de6:	b118      	cbz	r0, 8006df0 <_vfiprintf_r+0x18>
 8006de8:	6983      	ldr	r3, [r0, #24]
 8006dea:	b90b      	cbnz	r3, 8006df0 <_vfiprintf_r+0x18>
 8006dec:	f7ff f922 	bl	8006034 <__sinit>
 8006df0:	4b89      	ldr	r3, [pc, #548]	; (8007018 <_vfiprintf_r+0x240>)
 8006df2:	429d      	cmp	r5, r3
 8006df4:	d11b      	bne.n	8006e2e <_vfiprintf_r+0x56>
 8006df6:	6875      	ldr	r5, [r6, #4]
 8006df8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006dfa:	07d9      	lsls	r1, r3, #31
 8006dfc:	d405      	bmi.n	8006e0a <_vfiprintf_r+0x32>
 8006dfe:	89ab      	ldrh	r3, [r5, #12]
 8006e00:	059a      	lsls	r2, r3, #22
 8006e02:	d402      	bmi.n	8006e0a <_vfiprintf_r+0x32>
 8006e04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e06:	f7ff f9ca 	bl	800619e <__retarget_lock_acquire_recursive>
 8006e0a:	89ab      	ldrh	r3, [r5, #12]
 8006e0c:	071b      	lsls	r3, r3, #28
 8006e0e:	d501      	bpl.n	8006e14 <_vfiprintf_r+0x3c>
 8006e10:	692b      	ldr	r3, [r5, #16]
 8006e12:	b9eb      	cbnz	r3, 8006e50 <_vfiprintf_r+0x78>
 8006e14:	4629      	mov	r1, r5
 8006e16:	4630      	mov	r0, r6
 8006e18:	f000 f9c6 	bl	80071a8 <__swsetup_r>
 8006e1c:	b1c0      	cbz	r0, 8006e50 <_vfiprintf_r+0x78>
 8006e1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e20:	07dc      	lsls	r4, r3, #31
 8006e22:	d50e      	bpl.n	8006e42 <_vfiprintf_r+0x6a>
 8006e24:	f04f 30ff 	mov.w	r0, #4294967295
 8006e28:	b01d      	add	sp, #116	; 0x74
 8006e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e2e:	4b7b      	ldr	r3, [pc, #492]	; (800701c <_vfiprintf_r+0x244>)
 8006e30:	429d      	cmp	r5, r3
 8006e32:	d101      	bne.n	8006e38 <_vfiprintf_r+0x60>
 8006e34:	68b5      	ldr	r5, [r6, #8]
 8006e36:	e7df      	b.n	8006df8 <_vfiprintf_r+0x20>
 8006e38:	4b79      	ldr	r3, [pc, #484]	; (8007020 <_vfiprintf_r+0x248>)
 8006e3a:	429d      	cmp	r5, r3
 8006e3c:	bf08      	it	eq
 8006e3e:	68f5      	ldreq	r5, [r6, #12]
 8006e40:	e7da      	b.n	8006df8 <_vfiprintf_r+0x20>
 8006e42:	89ab      	ldrh	r3, [r5, #12]
 8006e44:	0598      	lsls	r0, r3, #22
 8006e46:	d4ed      	bmi.n	8006e24 <_vfiprintf_r+0x4c>
 8006e48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e4a:	f7ff f9a9 	bl	80061a0 <__retarget_lock_release_recursive>
 8006e4e:	e7e9      	b.n	8006e24 <_vfiprintf_r+0x4c>
 8006e50:	2300      	movs	r3, #0
 8006e52:	9309      	str	r3, [sp, #36]	; 0x24
 8006e54:	2320      	movs	r3, #32
 8006e56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e5a:	2330      	movs	r3, #48	; 0x30
 8006e5c:	f04f 0901 	mov.w	r9, #1
 8006e60:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e64:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007024 <_vfiprintf_r+0x24c>
 8006e68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e6c:	4623      	mov	r3, r4
 8006e6e:	469a      	mov	sl, r3
 8006e70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e74:	b10a      	cbz	r2, 8006e7a <_vfiprintf_r+0xa2>
 8006e76:	2a25      	cmp	r2, #37	; 0x25
 8006e78:	d1f9      	bne.n	8006e6e <_vfiprintf_r+0x96>
 8006e7a:	ebba 0b04 	subs.w	fp, sl, r4
 8006e7e:	d00b      	beq.n	8006e98 <_vfiprintf_r+0xc0>
 8006e80:	465b      	mov	r3, fp
 8006e82:	4622      	mov	r2, r4
 8006e84:	4629      	mov	r1, r5
 8006e86:	4630      	mov	r0, r6
 8006e88:	f7ff ff93 	bl	8006db2 <__sfputs_r>
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	f000 80aa 	beq.w	8006fe6 <_vfiprintf_r+0x20e>
 8006e92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e94:	445a      	add	r2, fp
 8006e96:	9209      	str	r2, [sp, #36]	; 0x24
 8006e98:	f89a 3000 	ldrb.w	r3, [sl]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	f000 80a2 	beq.w	8006fe6 <_vfiprintf_r+0x20e>
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ea8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006eac:	f10a 0a01 	add.w	sl, sl, #1
 8006eb0:	9304      	str	r3, [sp, #16]
 8006eb2:	9307      	str	r3, [sp, #28]
 8006eb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006eb8:	931a      	str	r3, [sp, #104]	; 0x68
 8006eba:	4654      	mov	r4, sl
 8006ebc:	2205      	movs	r2, #5
 8006ebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ec2:	4858      	ldr	r0, [pc, #352]	; (8007024 <_vfiprintf_r+0x24c>)
 8006ec4:	f7ff f976 	bl	80061b4 <memchr>
 8006ec8:	9a04      	ldr	r2, [sp, #16]
 8006eca:	b9d8      	cbnz	r0, 8006f04 <_vfiprintf_r+0x12c>
 8006ecc:	06d1      	lsls	r1, r2, #27
 8006ece:	bf44      	itt	mi
 8006ed0:	2320      	movmi	r3, #32
 8006ed2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ed6:	0713      	lsls	r3, r2, #28
 8006ed8:	bf44      	itt	mi
 8006eda:	232b      	movmi	r3, #43	; 0x2b
 8006edc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ee0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ee4:	2b2a      	cmp	r3, #42	; 0x2a
 8006ee6:	d015      	beq.n	8006f14 <_vfiprintf_r+0x13c>
 8006ee8:	4654      	mov	r4, sl
 8006eea:	2000      	movs	r0, #0
 8006eec:	f04f 0c0a 	mov.w	ip, #10
 8006ef0:	9a07      	ldr	r2, [sp, #28]
 8006ef2:	4621      	mov	r1, r4
 8006ef4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ef8:	3b30      	subs	r3, #48	; 0x30
 8006efa:	2b09      	cmp	r3, #9
 8006efc:	d94e      	bls.n	8006f9c <_vfiprintf_r+0x1c4>
 8006efe:	b1b0      	cbz	r0, 8006f2e <_vfiprintf_r+0x156>
 8006f00:	9207      	str	r2, [sp, #28]
 8006f02:	e014      	b.n	8006f2e <_vfiprintf_r+0x156>
 8006f04:	eba0 0308 	sub.w	r3, r0, r8
 8006f08:	fa09 f303 	lsl.w	r3, r9, r3
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	46a2      	mov	sl, r4
 8006f10:	9304      	str	r3, [sp, #16]
 8006f12:	e7d2      	b.n	8006eba <_vfiprintf_r+0xe2>
 8006f14:	9b03      	ldr	r3, [sp, #12]
 8006f16:	1d19      	adds	r1, r3, #4
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	9103      	str	r1, [sp, #12]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	bfbb      	ittet	lt
 8006f20:	425b      	neglt	r3, r3
 8006f22:	f042 0202 	orrlt.w	r2, r2, #2
 8006f26:	9307      	strge	r3, [sp, #28]
 8006f28:	9307      	strlt	r3, [sp, #28]
 8006f2a:	bfb8      	it	lt
 8006f2c:	9204      	strlt	r2, [sp, #16]
 8006f2e:	7823      	ldrb	r3, [r4, #0]
 8006f30:	2b2e      	cmp	r3, #46	; 0x2e
 8006f32:	d10c      	bne.n	8006f4e <_vfiprintf_r+0x176>
 8006f34:	7863      	ldrb	r3, [r4, #1]
 8006f36:	2b2a      	cmp	r3, #42	; 0x2a
 8006f38:	d135      	bne.n	8006fa6 <_vfiprintf_r+0x1ce>
 8006f3a:	9b03      	ldr	r3, [sp, #12]
 8006f3c:	3402      	adds	r4, #2
 8006f3e:	1d1a      	adds	r2, r3, #4
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	9203      	str	r2, [sp, #12]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	bfb8      	it	lt
 8006f48:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f4c:	9305      	str	r3, [sp, #20]
 8006f4e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007028 <_vfiprintf_r+0x250>
 8006f52:	2203      	movs	r2, #3
 8006f54:	4650      	mov	r0, sl
 8006f56:	7821      	ldrb	r1, [r4, #0]
 8006f58:	f7ff f92c 	bl	80061b4 <memchr>
 8006f5c:	b140      	cbz	r0, 8006f70 <_vfiprintf_r+0x198>
 8006f5e:	2340      	movs	r3, #64	; 0x40
 8006f60:	eba0 000a 	sub.w	r0, r0, sl
 8006f64:	fa03 f000 	lsl.w	r0, r3, r0
 8006f68:	9b04      	ldr	r3, [sp, #16]
 8006f6a:	3401      	adds	r4, #1
 8006f6c:	4303      	orrs	r3, r0
 8006f6e:	9304      	str	r3, [sp, #16]
 8006f70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f74:	2206      	movs	r2, #6
 8006f76:	482d      	ldr	r0, [pc, #180]	; (800702c <_vfiprintf_r+0x254>)
 8006f78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f7c:	f7ff f91a 	bl	80061b4 <memchr>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	d03f      	beq.n	8007004 <_vfiprintf_r+0x22c>
 8006f84:	4b2a      	ldr	r3, [pc, #168]	; (8007030 <_vfiprintf_r+0x258>)
 8006f86:	bb1b      	cbnz	r3, 8006fd0 <_vfiprintf_r+0x1f8>
 8006f88:	9b03      	ldr	r3, [sp, #12]
 8006f8a:	3307      	adds	r3, #7
 8006f8c:	f023 0307 	bic.w	r3, r3, #7
 8006f90:	3308      	adds	r3, #8
 8006f92:	9303      	str	r3, [sp, #12]
 8006f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f96:	443b      	add	r3, r7
 8006f98:	9309      	str	r3, [sp, #36]	; 0x24
 8006f9a:	e767      	b.n	8006e6c <_vfiprintf_r+0x94>
 8006f9c:	460c      	mov	r4, r1
 8006f9e:	2001      	movs	r0, #1
 8006fa0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fa4:	e7a5      	b.n	8006ef2 <_vfiprintf_r+0x11a>
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	f04f 0c0a 	mov.w	ip, #10
 8006fac:	4619      	mov	r1, r3
 8006fae:	3401      	adds	r4, #1
 8006fb0:	9305      	str	r3, [sp, #20]
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fb8:	3a30      	subs	r2, #48	; 0x30
 8006fba:	2a09      	cmp	r2, #9
 8006fbc:	d903      	bls.n	8006fc6 <_vfiprintf_r+0x1ee>
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d0c5      	beq.n	8006f4e <_vfiprintf_r+0x176>
 8006fc2:	9105      	str	r1, [sp, #20]
 8006fc4:	e7c3      	b.n	8006f4e <_vfiprintf_r+0x176>
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	2301      	movs	r3, #1
 8006fca:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fce:	e7f0      	b.n	8006fb2 <_vfiprintf_r+0x1da>
 8006fd0:	ab03      	add	r3, sp, #12
 8006fd2:	9300      	str	r3, [sp, #0]
 8006fd4:	462a      	mov	r2, r5
 8006fd6:	4630      	mov	r0, r6
 8006fd8:	4b16      	ldr	r3, [pc, #88]	; (8007034 <_vfiprintf_r+0x25c>)
 8006fda:	a904      	add	r1, sp, #16
 8006fdc:	f7fd fcce 	bl	800497c <_printf_float>
 8006fe0:	4607      	mov	r7, r0
 8006fe2:	1c78      	adds	r0, r7, #1
 8006fe4:	d1d6      	bne.n	8006f94 <_vfiprintf_r+0x1bc>
 8006fe6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006fe8:	07d9      	lsls	r1, r3, #31
 8006fea:	d405      	bmi.n	8006ff8 <_vfiprintf_r+0x220>
 8006fec:	89ab      	ldrh	r3, [r5, #12]
 8006fee:	059a      	lsls	r2, r3, #22
 8006ff0:	d402      	bmi.n	8006ff8 <_vfiprintf_r+0x220>
 8006ff2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ff4:	f7ff f8d4 	bl	80061a0 <__retarget_lock_release_recursive>
 8006ff8:	89ab      	ldrh	r3, [r5, #12]
 8006ffa:	065b      	lsls	r3, r3, #25
 8006ffc:	f53f af12 	bmi.w	8006e24 <_vfiprintf_r+0x4c>
 8007000:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007002:	e711      	b.n	8006e28 <_vfiprintf_r+0x50>
 8007004:	ab03      	add	r3, sp, #12
 8007006:	9300      	str	r3, [sp, #0]
 8007008:	462a      	mov	r2, r5
 800700a:	4630      	mov	r0, r6
 800700c:	4b09      	ldr	r3, [pc, #36]	; (8007034 <_vfiprintf_r+0x25c>)
 800700e:	a904      	add	r1, sp, #16
 8007010:	f7fd ff50 	bl	8004eb4 <_printf_i>
 8007014:	e7e4      	b.n	8006fe0 <_vfiprintf_r+0x208>
 8007016:	bf00      	nop
 8007018:	080079ac 	.word	0x080079ac
 800701c:	080079cc 	.word	0x080079cc
 8007020:	0800798c 	.word	0x0800798c
 8007024:	08007b44 	.word	0x08007b44
 8007028:	08007b4a 	.word	0x08007b4a
 800702c:	08007b4e 	.word	0x08007b4e
 8007030:	0800497d 	.word	0x0800497d
 8007034:	08006db3 	.word	0x08006db3

08007038 <_sbrk_r>:
 8007038:	b538      	push	{r3, r4, r5, lr}
 800703a:	2300      	movs	r3, #0
 800703c:	4d05      	ldr	r5, [pc, #20]	; (8007054 <_sbrk_r+0x1c>)
 800703e:	4604      	mov	r4, r0
 8007040:	4608      	mov	r0, r1
 8007042:	602b      	str	r3, [r5, #0]
 8007044:	f7fb f8a2 	bl	800218c <_sbrk>
 8007048:	1c43      	adds	r3, r0, #1
 800704a:	d102      	bne.n	8007052 <_sbrk_r+0x1a>
 800704c:	682b      	ldr	r3, [r5, #0]
 800704e:	b103      	cbz	r3, 8007052 <_sbrk_r+0x1a>
 8007050:	6023      	str	r3, [r4, #0]
 8007052:	bd38      	pop	{r3, r4, r5, pc}
 8007054:	200004d4 	.word	0x200004d4

08007058 <__sread>:
 8007058:	b510      	push	{r4, lr}
 800705a:	460c      	mov	r4, r1
 800705c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007060:	f000 fac6 	bl	80075f0 <_read_r>
 8007064:	2800      	cmp	r0, #0
 8007066:	bfab      	itete	ge
 8007068:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800706a:	89a3      	ldrhlt	r3, [r4, #12]
 800706c:	181b      	addge	r3, r3, r0
 800706e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007072:	bfac      	ite	ge
 8007074:	6563      	strge	r3, [r4, #84]	; 0x54
 8007076:	81a3      	strhlt	r3, [r4, #12]
 8007078:	bd10      	pop	{r4, pc}

0800707a <__swrite>:
 800707a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800707e:	461f      	mov	r7, r3
 8007080:	898b      	ldrh	r3, [r1, #12]
 8007082:	4605      	mov	r5, r0
 8007084:	05db      	lsls	r3, r3, #23
 8007086:	460c      	mov	r4, r1
 8007088:	4616      	mov	r6, r2
 800708a:	d505      	bpl.n	8007098 <__swrite+0x1e>
 800708c:	2302      	movs	r3, #2
 800708e:	2200      	movs	r2, #0
 8007090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007094:	f000 f9cc 	bl	8007430 <_lseek_r>
 8007098:	89a3      	ldrh	r3, [r4, #12]
 800709a:	4632      	mov	r2, r6
 800709c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070a0:	81a3      	strh	r3, [r4, #12]
 80070a2:	4628      	mov	r0, r5
 80070a4:	463b      	mov	r3, r7
 80070a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070ae:	f000 b869 	b.w	8007184 <_write_r>

080070b2 <__sseek>:
 80070b2:	b510      	push	{r4, lr}
 80070b4:	460c      	mov	r4, r1
 80070b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ba:	f000 f9b9 	bl	8007430 <_lseek_r>
 80070be:	1c43      	adds	r3, r0, #1
 80070c0:	89a3      	ldrh	r3, [r4, #12]
 80070c2:	bf15      	itete	ne
 80070c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80070c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80070ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80070ce:	81a3      	strheq	r3, [r4, #12]
 80070d0:	bf18      	it	ne
 80070d2:	81a3      	strhne	r3, [r4, #12]
 80070d4:	bd10      	pop	{r4, pc}

080070d6 <__sclose>:
 80070d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070da:	f000 b8db 	b.w	8007294 <_close_r>
	...

080070e0 <__swbuf_r>:
 80070e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e2:	460e      	mov	r6, r1
 80070e4:	4614      	mov	r4, r2
 80070e6:	4605      	mov	r5, r0
 80070e8:	b118      	cbz	r0, 80070f2 <__swbuf_r+0x12>
 80070ea:	6983      	ldr	r3, [r0, #24]
 80070ec:	b90b      	cbnz	r3, 80070f2 <__swbuf_r+0x12>
 80070ee:	f7fe ffa1 	bl	8006034 <__sinit>
 80070f2:	4b21      	ldr	r3, [pc, #132]	; (8007178 <__swbuf_r+0x98>)
 80070f4:	429c      	cmp	r4, r3
 80070f6:	d12b      	bne.n	8007150 <__swbuf_r+0x70>
 80070f8:	686c      	ldr	r4, [r5, #4]
 80070fa:	69a3      	ldr	r3, [r4, #24]
 80070fc:	60a3      	str	r3, [r4, #8]
 80070fe:	89a3      	ldrh	r3, [r4, #12]
 8007100:	071a      	lsls	r2, r3, #28
 8007102:	d52f      	bpl.n	8007164 <__swbuf_r+0x84>
 8007104:	6923      	ldr	r3, [r4, #16]
 8007106:	b36b      	cbz	r3, 8007164 <__swbuf_r+0x84>
 8007108:	6923      	ldr	r3, [r4, #16]
 800710a:	6820      	ldr	r0, [r4, #0]
 800710c:	b2f6      	uxtb	r6, r6
 800710e:	1ac0      	subs	r0, r0, r3
 8007110:	6963      	ldr	r3, [r4, #20]
 8007112:	4637      	mov	r7, r6
 8007114:	4283      	cmp	r3, r0
 8007116:	dc04      	bgt.n	8007122 <__swbuf_r+0x42>
 8007118:	4621      	mov	r1, r4
 800711a:	4628      	mov	r0, r5
 800711c:	f000 f94c 	bl	80073b8 <_fflush_r>
 8007120:	bb30      	cbnz	r0, 8007170 <__swbuf_r+0x90>
 8007122:	68a3      	ldr	r3, [r4, #8]
 8007124:	3001      	adds	r0, #1
 8007126:	3b01      	subs	r3, #1
 8007128:	60a3      	str	r3, [r4, #8]
 800712a:	6823      	ldr	r3, [r4, #0]
 800712c:	1c5a      	adds	r2, r3, #1
 800712e:	6022      	str	r2, [r4, #0]
 8007130:	701e      	strb	r6, [r3, #0]
 8007132:	6963      	ldr	r3, [r4, #20]
 8007134:	4283      	cmp	r3, r0
 8007136:	d004      	beq.n	8007142 <__swbuf_r+0x62>
 8007138:	89a3      	ldrh	r3, [r4, #12]
 800713a:	07db      	lsls	r3, r3, #31
 800713c:	d506      	bpl.n	800714c <__swbuf_r+0x6c>
 800713e:	2e0a      	cmp	r6, #10
 8007140:	d104      	bne.n	800714c <__swbuf_r+0x6c>
 8007142:	4621      	mov	r1, r4
 8007144:	4628      	mov	r0, r5
 8007146:	f000 f937 	bl	80073b8 <_fflush_r>
 800714a:	b988      	cbnz	r0, 8007170 <__swbuf_r+0x90>
 800714c:	4638      	mov	r0, r7
 800714e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007150:	4b0a      	ldr	r3, [pc, #40]	; (800717c <__swbuf_r+0x9c>)
 8007152:	429c      	cmp	r4, r3
 8007154:	d101      	bne.n	800715a <__swbuf_r+0x7a>
 8007156:	68ac      	ldr	r4, [r5, #8]
 8007158:	e7cf      	b.n	80070fa <__swbuf_r+0x1a>
 800715a:	4b09      	ldr	r3, [pc, #36]	; (8007180 <__swbuf_r+0xa0>)
 800715c:	429c      	cmp	r4, r3
 800715e:	bf08      	it	eq
 8007160:	68ec      	ldreq	r4, [r5, #12]
 8007162:	e7ca      	b.n	80070fa <__swbuf_r+0x1a>
 8007164:	4621      	mov	r1, r4
 8007166:	4628      	mov	r0, r5
 8007168:	f000 f81e 	bl	80071a8 <__swsetup_r>
 800716c:	2800      	cmp	r0, #0
 800716e:	d0cb      	beq.n	8007108 <__swbuf_r+0x28>
 8007170:	f04f 37ff 	mov.w	r7, #4294967295
 8007174:	e7ea      	b.n	800714c <__swbuf_r+0x6c>
 8007176:	bf00      	nop
 8007178:	080079ac 	.word	0x080079ac
 800717c:	080079cc 	.word	0x080079cc
 8007180:	0800798c 	.word	0x0800798c

08007184 <_write_r>:
 8007184:	b538      	push	{r3, r4, r5, lr}
 8007186:	4604      	mov	r4, r0
 8007188:	4608      	mov	r0, r1
 800718a:	4611      	mov	r1, r2
 800718c:	2200      	movs	r2, #0
 800718e:	4d05      	ldr	r5, [pc, #20]	; (80071a4 <_write_r+0x20>)
 8007190:	602a      	str	r2, [r5, #0]
 8007192:	461a      	mov	r2, r3
 8007194:	f7fa ffae 	bl	80020f4 <_write>
 8007198:	1c43      	adds	r3, r0, #1
 800719a:	d102      	bne.n	80071a2 <_write_r+0x1e>
 800719c:	682b      	ldr	r3, [r5, #0]
 800719e:	b103      	cbz	r3, 80071a2 <_write_r+0x1e>
 80071a0:	6023      	str	r3, [r4, #0]
 80071a2:	bd38      	pop	{r3, r4, r5, pc}
 80071a4:	200004d4 	.word	0x200004d4

080071a8 <__swsetup_r>:
 80071a8:	4b32      	ldr	r3, [pc, #200]	; (8007274 <__swsetup_r+0xcc>)
 80071aa:	b570      	push	{r4, r5, r6, lr}
 80071ac:	681d      	ldr	r5, [r3, #0]
 80071ae:	4606      	mov	r6, r0
 80071b0:	460c      	mov	r4, r1
 80071b2:	b125      	cbz	r5, 80071be <__swsetup_r+0x16>
 80071b4:	69ab      	ldr	r3, [r5, #24]
 80071b6:	b913      	cbnz	r3, 80071be <__swsetup_r+0x16>
 80071b8:	4628      	mov	r0, r5
 80071ba:	f7fe ff3b 	bl	8006034 <__sinit>
 80071be:	4b2e      	ldr	r3, [pc, #184]	; (8007278 <__swsetup_r+0xd0>)
 80071c0:	429c      	cmp	r4, r3
 80071c2:	d10f      	bne.n	80071e4 <__swsetup_r+0x3c>
 80071c4:	686c      	ldr	r4, [r5, #4]
 80071c6:	89a3      	ldrh	r3, [r4, #12]
 80071c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071cc:	0719      	lsls	r1, r3, #28
 80071ce:	d42c      	bmi.n	800722a <__swsetup_r+0x82>
 80071d0:	06dd      	lsls	r5, r3, #27
 80071d2:	d411      	bmi.n	80071f8 <__swsetup_r+0x50>
 80071d4:	2309      	movs	r3, #9
 80071d6:	6033      	str	r3, [r6, #0]
 80071d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80071dc:	f04f 30ff 	mov.w	r0, #4294967295
 80071e0:	81a3      	strh	r3, [r4, #12]
 80071e2:	e03e      	b.n	8007262 <__swsetup_r+0xba>
 80071e4:	4b25      	ldr	r3, [pc, #148]	; (800727c <__swsetup_r+0xd4>)
 80071e6:	429c      	cmp	r4, r3
 80071e8:	d101      	bne.n	80071ee <__swsetup_r+0x46>
 80071ea:	68ac      	ldr	r4, [r5, #8]
 80071ec:	e7eb      	b.n	80071c6 <__swsetup_r+0x1e>
 80071ee:	4b24      	ldr	r3, [pc, #144]	; (8007280 <__swsetup_r+0xd8>)
 80071f0:	429c      	cmp	r4, r3
 80071f2:	bf08      	it	eq
 80071f4:	68ec      	ldreq	r4, [r5, #12]
 80071f6:	e7e6      	b.n	80071c6 <__swsetup_r+0x1e>
 80071f8:	0758      	lsls	r0, r3, #29
 80071fa:	d512      	bpl.n	8007222 <__swsetup_r+0x7a>
 80071fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071fe:	b141      	cbz	r1, 8007212 <__swsetup_r+0x6a>
 8007200:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007204:	4299      	cmp	r1, r3
 8007206:	d002      	beq.n	800720e <__swsetup_r+0x66>
 8007208:	4630      	mov	r0, r6
 800720a:	f7ff fb85 	bl	8006918 <_free_r>
 800720e:	2300      	movs	r3, #0
 8007210:	6363      	str	r3, [r4, #52]	; 0x34
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007218:	81a3      	strh	r3, [r4, #12]
 800721a:	2300      	movs	r3, #0
 800721c:	6063      	str	r3, [r4, #4]
 800721e:	6923      	ldr	r3, [r4, #16]
 8007220:	6023      	str	r3, [r4, #0]
 8007222:	89a3      	ldrh	r3, [r4, #12]
 8007224:	f043 0308 	orr.w	r3, r3, #8
 8007228:	81a3      	strh	r3, [r4, #12]
 800722a:	6923      	ldr	r3, [r4, #16]
 800722c:	b94b      	cbnz	r3, 8007242 <__swsetup_r+0x9a>
 800722e:	89a3      	ldrh	r3, [r4, #12]
 8007230:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007234:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007238:	d003      	beq.n	8007242 <__swsetup_r+0x9a>
 800723a:	4621      	mov	r1, r4
 800723c:	4630      	mov	r0, r6
 800723e:	f000 f92f 	bl	80074a0 <__smakebuf_r>
 8007242:	89a0      	ldrh	r0, [r4, #12]
 8007244:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007248:	f010 0301 	ands.w	r3, r0, #1
 800724c:	d00a      	beq.n	8007264 <__swsetup_r+0xbc>
 800724e:	2300      	movs	r3, #0
 8007250:	60a3      	str	r3, [r4, #8]
 8007252:	6963      	ldr	r3, [r4, #20]
 8007254:	425b      	negs	r3, r3
 8007256:	61a3      	str	r3, [r4, #24]
 8007258:	6923      	ldr	r3, [r4, #16]
 800725a:	b943      	cbnz	r3, 800726e <__swsetup_r+0xc6>
 800725c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007260:	d1ba      	bne.n	80071d8 <__swsetup_r+0x30>
 8007262:	bd70      	pop	{r4, r5, r6, pc}
 8007264:	0781      	lsls	r1, r0, #30
 8007266:	bf58      	it	pl
 8007268:	6963      	ldrpl	r3, [r4, #20]
 800726a:	60a3      	str	r3, [r4, #8]
 800726c:	e7f4      	b.n	8007258 <__swsetup_r+0xb0>
 800726e:	2000      	movs	r0, #0
 8007270:	e7f7      	b.n	8007262 <__swsetup_r+0xba>
 8007272:	bf00      	nop
 8007274:	20000098 	.word	0x20000098
 8007278:	080079ac 	.word	0x080079ac
 800727c:	080079cc 	.word	0x080079cc
 8007280:	0800798c 	.word	0x0800798c

08007284 <abort>:
 8007284:	2006      	movs	r0, #6
 8007286:	b508      	push	{r3, lr}
 8007288:	f000 f9ec 	bl	8007664 <raise>
 800728c:	2001      	movs	r0, #1
 800728e:	f7fa ff0a 	bl	80020a6 <_exit>
	...

08007294 <_close_r>:
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	2300      	movs	r3, #0
 8007298:	4d05      	ldr	r5, [pc, #20]	; (80072b0 <_close_r+0x1c>)
 800729a:	4604      	mov	r4, r0
 800729c:	4608      	mov	r0, r1
 800729e:	602b      	str	r3, [r5, #0]
 80072a0:	f7fa ff44 	bl	800212c <_close>
 80072a4:	1c43      	adds	r3, r0, #1
 80072a6:	d102      	bne.n	80072ae <_close_r+0x1a>
 80072a8:	682b      	ldr	r3, [r5, #0]
 80072aa:	b103      	cbz	r3, 80072ae <_close_r+0x1a>
 80072ac:	6023      	str	r3, [r4, #0]
 80072ae:	bd38      	pop	{r3, r4, r5, pc}
 80072b0:	200004d4 	.word	0x200004d4

080072b4 <__sflush_r>:
 80072b4:	898a      	ldrh	r2, [r1, #12]
 80072b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072b8:	4605      	mov	r5, r0
 80072ba:	0710      	lsls	r0, r2, #28
 80072bc:	460c      	mov	r4, r1
 80072be:	d457      	bmi.n	8007370 <__sflush_r+0xbc>
 80072c0:	684b      	ldr	r3, [r1, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	dc04      	bgt.n	80072d0 <__sflush_r+0x1c>
 80072c6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	dc01      	bgt.n	80072d0 <__sflush_r+0x1c>
 80072cc:	2000      	movs	r0, #0
 80072ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80072d2:	2e00      	cmp	r6, #0
 80072d4:	d0fa      	beq.n	80072cc <__sflush_r+0x18>
 80072d6:	2300      	movs	r3, #0
 80072d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80072dc:	682f      	ldr	r7, [r5, #0]
 80072de:	602b      	str	r3, [r5, #0]
 80072e0:	d032      	beq.n	8007348 <__sflush_r+0x94>
 80072e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80072e4:	89a3      	ldrh	r3, [r4, #12]
 80072e6:	075a      	lsls	r2, r3, #29
 80072e8:	d505      	bpl.n	80072f6 <__sflush_r+0x42>
 80072ea:	6863      	ldr	r3, [r4, #4]
 80072ec:	1ac0      	subs	r0, r0, r3
 80072ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80072f0:	b10b      	cbz	r3, 80072f6 <__sflush_r+0x42>
 80072f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80072f4:	1ac0      	subs	r0, r0, r3
 80072f6:	2300      	movs	r3, #0
 80072f8:	4602      	mov	r2, r0
 80072fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80072fc:	4628      	mov	r0, r5
 80072fe:	6a21      	ldr	r1, [r4, #32]
 8007300:	47b0      	blx	r6
 8007302:	1c43      	adds	r3, r0, #1
 8007304:	89a3      	ldrh	r3, [r4, #12]
 8007306:	d106      	bne.n	8007316 <__sflush_r+0x62>
 8007308:	6829      	ldr	r1, [r5, #0]
 800730a:	291d      	cmp	r1, #29
 800730c:	d82c      	bhi.n	8007368 <__sflush_r+0xb4>
 800730e:	4a29      	ldr	r2, [pc, #164]	; (80073b4 <__sflush_r+0x100>)
 8007310:	40ca      	lsrs	r2, r1
 8007312:	07d6      	lsls	r6, r2, #31
 8007314:	d528      	bpl.n	8007368 <__sflush_r+0xb4>
 8007316:	2200      	movs	r2, #0
 8007318:	6062      	str	r2, [r4, #4]
 800731a:	6922      	ldr	r2, [r4, #16]
 800731c:	04d9      	lsls	r1, r3, #19
 800731e:	6022      	str	r2, [r4, #0]
 8007320:	d504      	bpl.n	800732c <__sflush_r+0x78>
 8007322:	1c42      	adds	r2, r0, #1
 8007324:	d101      	bne.n	800732a <__sflush_r+0x76>
 8007326:	682b      	ldr	r3, [r5, #0]
 8007328:	b903      	cbnz	r3, 800732c <__sflush_r+0x78>
 800732a:	6560      	str	r0, [r4, #84]	; 0x54
 800732c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800732e:	602f      	str	r7, [r5, #0]
 8007330:	2900      	cmp	r1, #0
 8007332:	d0cb      	beq.n	80072cc <__sflush_r+0x18>
 8007334:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007338:	4299      	cmp	r1, r3
 800733a:	d002      	beq.n	8007342 <__sflush_r+0x8e>
 800733c:	4628      	mov	r0, r5
 800733e:	f7ff faeb 	bl	8006918 <_free_r>
 8007342:	2000      	movs	r0, #0
 8007344:	6360      	str	r0, [r4, #52]	; 0x34
 8007346:	e7c2      	b.n	80072ce <__sflush_r+0x1a>
 8007348:	6a21      	ldr	r1, [r4, #32]
 800734a:	2301      	movs	r3, #1
 800734c:	4628      	mov	r0, r5
 800734e:	47b0      	blx	r6
 8007350:	1c41      	adds	r1, r0, #1
 8007352:	d1c7      	bne.n	80072e4 <__sflush_r+0x30>
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d0c4      	beq.n	80072e4 <__sflush_r+0x30>
 800735a:	2b1d      	cmp	r3, #29
 800735c:	d001      	beq.n	8007362 <__sflush_r+0xae>
 800735e:	2b16      	cmp	r3, #22
 8007360:	d101      	bne.n	8007366 <__sflush_r+0xb2>
 8007362:	602f      	str	r7, [r5, #0]
 8007364:	e7b2      	b.n	80072cc <__sflush_r+0x18>
 8007366:	89a3      	ldrh	r3, [r4, #12]
 8007368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800736c:	81a3      	strh	r3, [r4, #12]
 800736e:	e7ae      	b.n	80072ce <__sflush_r+0x1a>
 8007370:	690f      	ldr	r7, [r1, #16]
 8007372:	2f00      	cmp	r7, #0
 8007374:	d0aa      	beq.n	80072cc <__sflush_r+0x18>
 8007376:	0793      	lsls	r3, r2, #30
 8007378:	bf18      	it	ne
 800737a:	2300      	movne	r3, #0
 800737c:	680e      	ldr	r6, [r1, #0]
 800737e:	bf08      	it	eq
 8007380:	694b      	ldreq	r3, [r1, #20]
 8007382:	1bf6      	subs	r6, r6, r7
 8007384:	600f      	str	r7, [r1, #0]
 8007386:	608b      	str	r3, [r1, #8]
 8007388:	2e00      	cmp	r6, #0
 800738a:	dd9f      	ble.n	80072cc <__sflush_r+0x18>
 800738c:	4633      	mov	r3, r6
 800738e:	463a      	mov	r2, r7
 8007390:	4628      	mov	r0, r5
 8007392:	6a21      	ldr	r1, [r4, #32]
 8007394:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007398:	47e0      	blx	ip
 800739a:	2800      	cmp	r0, #0
 800739c:	dc06      	bgt.n	80073ac <__sflush_r+0xf8>
 800739e:	89a3      	ldrh	r3, [r4, #12]
 80073a0:	f04f 30ff 	mov.w	r0, #4294967295
 80073a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073a8:	81a3      	strh	r3, [r4, #12]
 80073aa:	e790      	b.n	80072ce <__sflush_r+0x1a>
 80073ac:	4407      	add	r7, r0
 80073ae:	1a36      	subs	r6, r6, r0
 80073b0:	e7ea      	b.n	8007388 <__sflush_r+0xd4>
 80073b2:	bf00      	nop
 80073b4:	20400001 	.word	0x20400001

080073b8 <_fflush_r>:
 80073b8:	b538      	push	{r3, r4, r5, lr}
 80073ba:	690b      	ldr	r3, [r1, #16]
 80073bc:	4605      	mov	r5, r0
 80073be:	460c      	mov	r4, r1
 80073c0:	b913      	cbnz	r3, 80073c8 <_fflush_r+0x10>
 80073c2:	2500      	movs	r5, #0
 80073c4:	4628      	mov	r0, r5
 80073c6:	bd38      	pop	{r3, r4, r5, pc}
 80073c8:	b118      	cbz	r0, 80073d2 <_fflush_r+0x1a>
 80073ca:	6983      	ldr	r3, [r0, #24]
 80073cc:	b90b      	cbnz	r3, 80073d2 <_fflush_r+0x1a>
 80073ce:	f7fe fe31 	bl	8006034 <__sinit>
 80073d2:	4b14      	ldr	r3, [pc, #80]	; (8007424 <_fflush_r+0x6c>)
 80073d4:	429c      	cmp	r4, r3
 80073d6:	d11b      	bne.n	8007410 <_fflush_r+0x58>
 80073d8:	686c      	ldr	r4, [r5, #4]
 80073da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d0ef      	beq.n	80073c2 <_fflush_r+0xa>
 80073e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80073e4:	07d0      	lsls	r0, r2, #31
 80073e6:	d404      	bmi.n	80073f2 <_fflush_r+0x3a>
 80073e8:	0599      	lsls	r1, r3, #22
 80073ea:	d402      	bmi.n	80073f2 <_fflush_r+0x3a>
 80073ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073ee:	f7fe fed6 	bl	800619e <__retarget_lock_acquire_recursive>
 80073f2:	4628      	mov	r0, r5
 80073f4:	4621      	mov	r1, r4
 80073f6:	f7ff ff5d 	bl	80072b4 <__sflush_r>
 80073fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073fc:	4605      	mov	r5, r0
 80073fe:	07da      	lsls	r2, r3, #31
 8007400:	d4e0      	bmi.n	80073c4 <_fflush_r+0xc>
 8007402:	89a3      	ldrh	r3, [r4, #12]
 8007404:	059b      	lsls	r3, r3, #22
 8007406:	d4dd      	bmi.n	80073c4 <_fflush_r+0xc>
 8007408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800740a:	f7fe fec9 	bl	80061a0 <__retarget_lock_release_recursive>
 800740e:	e7d9      	b.n	80073c4 <_fflush_r+0xc>
 8007410:	4b05      	ldr	r3, [pc, #20]	; (8007428 <_fflush_r+0x70>)
 8007412:	429c      	cmp	r4, r3
 8007414:	d101      	bne.n	800741a <_fflush_r+0x62>
 8007416:	68ac      	ldr	r4, [r5, #8]
 8007418:	e7df      	b.n	80073da <_fflush_r+0x22>
 800741a:	4b04      	ldr	r3, [pc, #16]	; (800742c <_fflush_r+0x74>)
 800741c:	429c      	cmp	r4, r3
 800741e:	bf08      	it	eq
 8007420:	68ec      	ldreq	r4, [r5, #12]
 8007422:	e7da      	b.n	80073da <_fflush_r+0x22>
 8007424:	080079ac 	.word	0x080079ac
 8007428:	080079cc 	.word	0x080079cc
 800742c:	0800798c 	.word	0x0800798c

08007430 <_lseek_r>:
 8007430:	b538      	push	{r3, r4, r5, lr}
 8007432:	4604      	mov	r4, r0
 8007434:	4608      	mov	r0, r1
 8007436:	4611      	mov	r1, r2
 8007438:	2200      	movs	r2, #0
 800743a:	4d05      	ldr	r5, [pc, #20]	; (8007450 <_lseek_r+0x20>)
 800743c:	602a      	str	r2, [r5, #0]
 800743e:	461a      	mov	r2, r3
 8007440:	f7fa fe98 	bl	8002174 <_lseek>
 8007444:	1c43      	adds	r3, r0, #1
 8007446:	d102      	bne.n	800744e <_lseek_r+0x1e>
 8007448:	682b      	ldr	r3, [r5, #0]
 800744a:	b103      	cbz	r3, 800744e <_lseek_r+0x1e>
 800744c:	6023      	str	r3, [r4, #0]
 800744e:	bd38      	pop	{r3, r4, r5, pc}
 8007450:	200004d4 	.word	0x200004d4

08007454 <__swhatbuf_r>:
 8007454:	b570      	push	{r4, r5, r6, lr}
 8007456:	460e      	mov	r6, r1
 8007458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800745c:	4614      	mov	r4, r2
 800745e:	2900      	cmp	r1, #0
 8007460:	461d      	mov	r5, r3
 8007462:	b096      	sub	sp, #88	; 0x58
 8007464:	da08      	bge.n	8007478 <__swhatbuf_r+0x24>
 8007466:	2200      	movs	r2, #0
 8007468:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800746c:	602a      	str	r2, [r5, #0]
 800746e:	061a      	lsls	r2, r3, #24
 8007470:	d410      	bmi.n	8007494 <__swhatbuf_r+0x40>
 8007472:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007476:	e00e      	b.n	8007496 <__swhatbuf_r+0x42>
 8007478:	466a      	mov	r2, sp
 800747a:	f000 f91d 	bl	80076b8 <_fstat_r>
 800747e:	2800      	cmp	r0, #0
 8007480:	dbf1      	blt.n	8007466 <__swhatbuf_r+0x12>
 8007482:	9a01      	ldr	r2, [sp, #4]
 8007484:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007488:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800748c:	425a      	negs	r2, r3
 800748e:	415a      	adcs	r2, r3
 8007490:	602a      	str	r2, [r5, #0]
 8007492:	e7ee      	b.n	8007472 <__swhatbuf_r+0x1e>
 8007494:	2340      	movs	r3, #64	; 0x40
 8007496:	2000      	movs	r0, #0
 8007498:	6023      	str	r3, [r4, #0]
 800749a:	b016      	add	sp, #88	; 0x58
 800749c:	bd70      	pop	{r4, r5, r6, pc}
	...

080074a0 <__smakebuf_r>:
 80074a0:	898b      	ldrh	r3, [r1, #12]
 80074a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80074a4:	079d      	lsls	r5, r3, #30
 80074a6:	4606      	mov	r6, r0
 80074a8:	460c      	mov	r4, r1
 80074aa:	d507      	bpl.n	80074bc <__smakebuf_r+0x1c>
 80074ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80074b0:	6023      	str	r3, [r4, #0]
 80074b2:	6123      	str	r3, [r4, #16]
 80074b4:	2301      	movs	r3, #1
 80074b6:	6163      	str	r3, [r4, #20]
 80074b8:	b002      	add	sp, #8
 80074ba:	bd70      	pop	{r4, r5, r6, pc}
 80074bc:	466a      	mov	r2, sp
 80074be:	ab01      	add	r3, sp, #4
 80074c0:	f7ff ffc8 	bl	8007454 <__swhatbuf_r>
 80074c4:	9900      	ldr	r1, [sp, #0]
 80074c6:	4605      	mov	r5, r0
 80074c8:	4630      	mov	r0, r6
 80074ca:	f7ff fa8d 	bl	80069e8 <_malloc_r>
 80074ce:	b948      	cbnz	r0, 80074e4 <__smakebuf_r+0x44>
 80074d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074d4:	059a      	lsls	r2, r3, #22
 80074d6:	d4ef      	bmi.n	80074b8 <__smakebuf_r+0x18>
 80074d8:	f023 0303 	bic.w	r3, r3, #3
 80074dc:	f043 0302 	orr.w	r3, r3, #2
 80074e0:	81a3      	strh	r3, [r4, #12]
 80074e2:	e7e3      	b.n	80074ac <__smakebuf_r+0xc>
 80074e4:	4b0d      	ldr	r3, [pc, #52]	; (800751c <__smakebuf_r+0x7c>)
 80074e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80074e8:	89a3      	ldrh	r3, [r4, #12]
 80074ea:	6020      	str	r0, [r4, #0]
 80074ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074f0:	81a3      	strh	r3, [r4, #12]
 80074f2:	9b00      	ldr	r3, [sp, #0]
 80074f4:	6120      	str	r0, [r4, #16]
 80074f6:	6163      	str	r3, [r4, #20]
 80074f8:	9b01      	ldr	r3, [sp, #4]
 80074fa:	b15b      	cbz	r3, 8007514 <__smakebuf_r+0x74>
 80074fc:	4630      	mov	r0, r6
 80074fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007502:	f000 f8eb 	bl	80076dc <_isatty_r>
 8007506:	b128      	cbz	r0, 8007514 <__smakebuf_r+0x74>
 8007508:	89a3      	ldrh	r3, [r4, #12]
 800750a:	f023 0303 	bic.w	r3, r3, #3
 800750e:	f043 0301 	orr.w	r3, r3, #1
 8007512:	81a3      	strh	r3, [r4, #12]
 8007514:	89a0      	ldrh	r0, [r4, #12]
 8007516:	4305      	orrs	r5, r0
 8007518:	81a5      	strh	r5, [r4, #12]
 800751a:	e7cd      	b.n	80074b8 <__smakebuf_r+0x18>
 800751c:	08005fcd 	.word	0x08005fcd

08007520 <__ascii_mbtowc>:
 8007520:	b082      	sub	sp, #8
 8007522:	b901      	cbnz	r1, 8007526 <__ascii_mbtowc+0x6>
 8007524:	a901      	add	r1, sp, #4
 8007526:	b142      	cbz	r2, 800753a <__ascii_mbtowc+0x1a>
 8007528:	b14b      	cbz	r3, 800753e <__ascii_mbtowc+0x1e>
 800752a:	7813      	ldrb	r3, [r2, #0]
 800752c:	600b      	str	r3, [r1, #0]
 800752e:	7812      	ldrb	r2, [r2, #0]
 8007530:	1e10      	subs	r0, r2, #0
 8007532:	bf18      	it	ne
 8007534:	2001      	movne	r0, #1
 8007536:	b002      	add	sp, #8
 8007538:	4770      	bx	lr
 800753a:	4610      	mov	r0, r2
 800753c:	e7fb      	b.n	8007536 <__ascii_mbtowc+0x16>
 800753e:	f06f 0001 	mvn.w	r0, #1
 8007542:	e7f8      	b.n	8007536 <__ascii_mbtowc+0x16>

08007544 <memmove>:
 8007544:	4288      	cmp	r0, r1
 8007546:	b510      	push	{r4, lr}
 8007548:	eb01 0402 	add.w	r4, r1, r2
 800754c:	d902      	bls.n	8007554 <memmove+0x10>
 800754e:	4284      	cmp	r4, r0
 8007550:	4623      	mov	r3, r4
 8007552:	d807      	bhi.n	8007564 <memmove+0x20>
 8007554:	1e43      	subs	r3, r0, #1
 8007556:	42a1      	cmp	r1, r4
 8007558:	d008      	beq.n	800756c <memmove+0x28>
 800755a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800755e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007562:	e7f8      	b.n	8007556 <memmove+0x12>
 8007564:	4601      	mov	r1, r0
 8007566:	4402      	add	r2, r0
 8007568:	428a      	cmp	r2, r1
 800756a:	d100      	bne.n	800756e <memmove+0x2a>
 800756c:	bd10      	pop	{r4, pc}
 800756e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007572:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007576:	e7f7      	b.n	8007568 <memmove+0x24>

08007578 <__malloc_lock>:
 8007578:	4801      	ldr	r0, [pc, #4]	; (8007580 <__malloc_lock+0x8>)
 800757a:	f7fe be10 	b.w	800619e <__retarget_lock_acquire_recursive>
 800757e:	bf00      	nop
 8007580:	200004c8 	.word	0x200004c8

08007584 <__malloc_unlock>:
 8007584:	4801      	ldr	r0, [pc, #4]	; (800758c <__malloc_unlock+0x8>)
 8007586:	f7fe be0b 	b.w	80061a0 <__retarget_lock_release_recursive>
 800758a:	bf00      	nop
 800758c:	200004c8 	.word	0x200004c8

08007590 <_realloc_r>:
 8007590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007594:	4680      	mov	r8, r0
 8007596:	4614      	mov	r4, r2
 8007598:	460e      	mov	r6, r1
 800759a:	b921      	cbnz	r1, 80075a6 <_realloc_r+0x16>
 800759c:	4611      	mov	r1, r2
 800759e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075a2:	f7ff ba21 	b.w	80069e8 <_malloc_r>
 80075a6:	b92a      	cbnz	r2, 80075b4 <_realloc_r+0x24>
 80075a8:	f7ff f9b6 	bl	8006918 <_free_r>
 80075ac:	4625      	mov	r5, r4
 80075ae:	4628      	mov	r0, r5
 80075b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075b4:	f000 f8a2 	bl	80076fc <_malloc_usable_size_r>
 80075b8:	4284      	cmp	r4, r0
 80075ba:	4607      	mov	r7, r0
 80075bc:	d802      	bhi.n	80075c4 <_realloc_r+0x34>
 80075be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80075c2:	d812      	bhi.n	80075ea <_realloc_r+0x5a>
 80075c4:	4621      	mov	r1, r4
 80075c6:	4640      	mov	r0, r8
 80075c8:	f7ff fa0e 	bl	80069e8 <_malloc_r>
 80075cc:	4605      	mov	r5, r0
 80075ce:	2800      	cmp	r0, #0
 80075d0:	d0ed      	beq.n	80075ae <_realloc_r+0x1e>
 80075d2:	42bc      	cmp	r4, r7
 80075d4:	4622      	mov	r2, r4
 80075d6:	4631      	mov	r1, r6
 80075d8:	bf28      	it	cs
 80075da:	463a      	movcs	r2, r7
 80075dc:	f7fe fdf8 	bl	80061d0 <memcpy>
 80075e0:	4631      	mov	r1, r6
 80075e2:	4640      	mov	r0, r8
 80075e4:	f7ff f998 	bl	8006918 <_free_r>
 80075e8:	e7e1      	b.n	80075ae <_realloc_r+0x1e>
 80075ea:	4635      	mov	r5, r6
 80075ec:	e7df      	b.n	80075ae <_realloc_r+0x1e>
	...

080075f0 <_read_r>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	4604      	mov	r4, r0
 80075f4:	4608      	mov	r0, r1
 80075f6:	4611      	mov	r1, r2
 80075f8:	2200      	movs	r2, #0
 80075fa:	4d05      	ldr	r5, [pc, #20]	; (8007610 <_read_r+0x20>)
 80075fc:	602a      	str	r2, [r5, #0]
 80075fe:	461a      	mov	r2, r3
 8007600:	f7fa fd5b 	bl	80020ba <_read>
 8007604:	1c43      	adds	r3, r0, #1
 8007606:	d102      	bne.n	800760e <_read_r+0x1e>
 8007608:	682b      	ldr	r3, [r5, #0]
 800760a:	b103      	cbz	r3, 800760e <_read_r+0x1e>
 800760c:	6023      	str	r3, [r4, #0]
 800760e:	bd38      	pop	{r3, r4, r5, pc}
 8007610:	200004d4 	.word	0x200004d4

08007614 <_raise_r>:
 8007614:	291f      	cmp	r1, #31
 8007616:	b538      	push	{r3, r4, r5, lr}
 8007618:	4604      	mov	r4, r0
 800761a:	460d      	mov	r5, r1
 800761c:	d904      	bls.n	8007628 <_raise_r+0x14>
 800761e:	2316      	movs	r3, #22
 8007620:	6003      	str	r3, [r0, #0]
 8007622:	f04f 30ff 	mov.w	r0, #4294967295
 8007626:	bd38      	pop	{r3, r4, r5, pc}
 8007628:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800762a:	b112      	cbz	r2, 8007632 <_raise_r+0x1e>
 800762c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007630:	b94b      	cbnz	r3, 8007646 <_raise_r+0x32>
 8007632:	4620      	mov	r0, r4
 8007634:	f000 f830 	bl	8007698 <_getpid_r>
 8007638:	462a      	mov	r2, r5
 800763a:	4601      	mov	r1, r0
 800763c:	4620      	mov	r0, r4
 800763e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007642:	f000 b817 	b.w	8007674 <_kill_r>
 8007646:	2b01      	cmp	r3, #1
 8007648:	d00a      	beq.n	8007660 <_raise_r+0x4c>
 800764a:	1c59      	adds	r1, r3, #1
 800764c:	d103      	bne.n	8007656 <_raise_r+0x42>
 800764e:	2316      	movs	r3, #22
 8007650:	6003      	str	r3, [r0, #0]
 8007652:	2001      	movs	r0, #1
 8007654:	e7e7      	b.n	8007626 <_raise_r+0x12>
 8007656:	2400      	movs	r4, #0
 8007658:	4628      	mov	r0, r5
 800765a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800765e:	4798      	blx	r3
 8007660:	2000      	movs	r0, #0
 8007662:	e7e0      	b.n	8007626 <_raise_r+0x12>

08007664 <raise>:
 8007664:	4b02      	ldr	r3, [pc, #8]	; (8007670 <raise+0xc>)
 8007666:	4601      	mov	r1, r0
 8007668:	6818      	ldr	r0, [r3, #0]
 800766a:	f7ff bfd3 	b.w	8007614 <_raise_r>
 800766e:	bf00      	nop
 8007670:	20000098 	.word	0x20000098

08007674 <_kill_r>:
 8007674:	b538      	push	{r3, r4, r5, lr}
 8007676:	2300      	movs	r3, #0
 8007678:	4d06      	ldr	r5, [pc, #24]	; (8007694 <_kill_r+0x20>)
 800767a:	4604      	mov	r4, r0
 800767c:	4608      	mov	r0, r1
 800767e:	4611      	mov	r1, r2
 8007680:	602b      	str	r3, [r5, #0]
 8007682:	f7fa fd00 	bl	8002086 <_kill>
 8007686:	1c43      	adds	r3, r0, #1
 8007688:	d102      	bne.n	8007690 <_kill_r+0x1c>
 800768a:	682b      	ldr	r3, [r5, #0]
 800768c:	b103      	cbz	r3, 8007690 <_kill_r+0x1c>
 800768e:	6023      	str	r3, [r4, #0]
 8007690:	bd38      	pop	{r3, r4, r5, pc}
 8007692:	bf00      	nop
 8007694:	200004d4 	.word	0x200004d4

08007698 <_getpid_r>:
 8007698:	f7fa bcee 	b.w	8002078 <_getpid>

0800769c <__ascii_wctomb>:
 800769c:	4603      	mov	r3, r0
 800769e:	4608      	mov	r0, r1
 80076a0:	b141      	cbz	r1, 80076b4 <__ascii_wctomb+0x18>
 80076a2:	2aff      	cmp	r2, #255	; 0xff
 80076a4:	d904      	bls.n	80076b0 <__ascii_wctomb+0x14>
 80076a6:	228a      	movs	r2, #138	; 0x8a
 80076a8:	f04f 30ff 	mov.w	r0, #4294967295
 80076ac:	601a      	str	r2, [r3, #0]
 80076ae:	4770      	bx	lr
 80076b0:	2001      	movs	r0, #1
 80076b2:	700a      	strb	r2, [r1, #0]
 80076b4:	4770      	bx	lr
	...

080076b8 <_fstat_r>:
 80076b8:	b538      	push	{r3, r4, r5, lr}
 80076ba:	2300      	movs	r3, #0
 80076bc:	4d06      	ldr	r5, [pc, #24]	; (80076d8 <_fstat_r+0x20>)
 80076be:	4604      	mov	r4, r0
 80076c0:	4608      	mov	r0, r1
 80076c2:	4611      	mov	r1, r2
 80076c4:	602b      	str	r3, [r5, #0]
 80076c6:	f7fa fd3c 	bl	8002142 <_fstat>
 80076ca:	1c43      	adds	r3, r0, #1
 80076cc:	d102      	bne.n	80076d4 <_fstat_r+0x1c>
 80076ce:	682b      	ldr	r3, [r5, #0]
 80076d0:	b103      	cbz	r3, 80076d4 <_fstat_r+0x1c>
 80076d2:	6023      	str	r3, [r4, #0]
 80076d4:	bd38      	pop	{r3, r4, r5, pc}
 80076d6:	bf00      	nop
 80076d8:	200004d4 	.word	0x200004d4

080076dc <_isatty_r>:
 80076dc:	b538      	push	{r3, r4, r5, lr}
 80076de:	2300      	movs	r3, #0
 80076e0:	4d05      	ldr	r5, [pc, #20]	; (80076f8 <_isatty_r+0x1c>)
 80076e2:	4604      	mov	r4, r0
 80076e4:	4608      	mov	r0, r1
 80076e6:	602b      	str	r3, [r5, #0]
 80076e8:	f7fa fd3a 	bl	8002160 <_isatty>
 80076ec:	1c43      	adds	r3, r0, #1
 80076ee:	d102      	bne.n	80076f6 <_isatty_r+0x1a>
 80076f0:	682b      	ldr	r3, [r5, #0]
 80076f2:	b103      	cbz	r3, 80076f6 <_isatty_r+0x1a>
 80076f4:	6023      	str	r3, [r4, #0]
 80076f6:	bd38      	pop	{r3, r4, r5, pc}
 80076f8:	200004d4 	.word	0x200004d4

080076fc <_malloc_usable_size_r>:
 80076fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007700:	1f18      	subs	r0, r3, #4
 8007702:	2b00      	cmp	r3, #0
 8007704:	bfbc      	itt	lt
 8007706:	580b      	ldrlt	r3, [r1, r0]
 8007708:	18c0      	addlt	r0, r0, r3
 800770a:	4770      	bx	lr

0800770c <_init>:
 800770c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800770e:	bf00      	nop
 8007710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007712:	bc08      	pop	{r3}
 8007714:	469e      	mov	lr, r3
 8007716:	4770      	bx	lr

08007718 <_fini>:
 8007718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771a:	bf00      	nop
 800771c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771e:	bc08      	pop	{r3}
 8007720:	469e      	mov	lr, r3
 8007722:	4770      	bx	lr
