Loading plugins phase: Elapsed time ==> 0s.143ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -d CY8C5868AXI-LP035 -s C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (dark_clock's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cydwr (dark_clock)
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\TopDesign\TopDesign.cysch (Instance:dark_clock)

ADD: fit.M0032: warning: Clock Warning: (pid_clock's accuracy range '1 kHz -50% +100%, (500  Hz - 2 kHz)' is not within the specified tolerance range '1 kHz +/- 0.1%, (999  Hz - 1.001 kHz)'.).
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cydwr (pid_clock)
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\TopDesign\TopDesign.cysch (Instance:pid_clock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.673ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.044ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 Design.v -verilog
======================================================================

======================================================================
Compiling:  Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 Design.v -verilog
======================================================================

======================================================================
Compiling:  Design.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 17 21:41:44 2023


======================================================================
Compiling:  Design.v
Program  :   vpp
Options  :    -yv2 -q10 Design.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 17 21:41:44 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Design.v (line 1349, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
Design.v (line 1839, col 54):  Note: Substituting module 'cmp_vv_vv' for '='.
Design.v (line 1841, col 54):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 17 21:41:44 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\codegentemp\Design.ctl'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\codegentemp\Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 17 21:41:45 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\codegentemp\Design.ctl'.
Linking 'C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\codegentemp\Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Row_Counter:MODULE_1:b_31\
	\Row_Counter:MODULE_1:b_30\
	\Row_Counter:MODULE_1:b_29\
	\Row_Counter:MODULE_1:b_28\
	\Row_Counter:MODULE_1:b_27\
	\Row_Counter:MODULE_1:b_26\
	\Row_Counter:MODULE_1:b_25\
	\Row_Counter:MODULE_1:b_24\
	\Row_Counter:MODULE_1:b_23\
	\Row_Counter:MODULE_1:b_22\
	\Row_Counter:MODULE_1:b_21\
	\Row_Counter:MODULE_1:b_20\
	\Row_Counter:MODULE_1:b_19\
	\Row_Counter:MODULE_1:b_18\
	\Row_Counter:MODULE_1:b_17\
	\Row_Counter:MODULE_1:b_16\
	\Row_Counter:MODULE_1:b_15\
	\Row_Counter:MODULE_1:b_14\
	\Row_Counter:MODULE_1:b_13\
	\Row_Counter:MODULE_1:b_12\
	\Row_Counter:MODULE_1:b_11\
	\Row_Counter:MODULE_1:b_10\
	\Row_Counter:MODULE_1:b_9\
	\Row_Counter:MODULE_1:b_8\
	\Row_Counter:MODULE_1:b_7\
	\Row_Counter:MODULE_1:b_6\
	\Row_Counter:MODULE_1:b_5\
	\Row_Counter:MODULE_1:b_4\
	\Row_Counter:MODULE_1:b_3\
	\Row_Counter:MODULE_1:b_2\
	\Row_Counter:MODULE_1:b_1\
	\Row_Counter:MODULE_1:b_0\
	\Row_Counter:MODULE_1:g2:a0:a_31\
	\Row_Counter:MODULE_1:g2:a0:a_30\
	\Row_Counter:MODULE_1:g2:a0:a_29\
	\Row_Counter:MODULE_1:g2:a0:a_28\
	\Row_Counter:MODULE_1:g2:a0:a_27\
	\Row_Counter:MODULE_1:g2:a0:a_26\
	\Row_Counter:MODULE_1:g2:a0:a_25\
	\Row_Counter:MODULE_1:g2:a0:a_24\
	\Row_Counter:MODULE_1:g2:a0:b_31\
	\Row_Counter:MODULE_1:g2:a0:b_30\
	\Row_Counter:MODULE_1:g2:a0:b_29\
	\Row_Counter:MODULE_1:g2:a0:b_28\
	\Row_Counter:MODULE_1:g2:a0:b_27\
	\Row_Counter:MODULE_1:g2:a0:b_26\
	\Row_Counter:MODULE_1:g2:a0:b_25\
	\Row_Counter:MODULE_1:g2:a0:b_24\
	\Row_Counter:MODULE_1:g2:a0:b_23\
	\Row_Counter:MODULE_1:g2:a0:b_22\
	\Row_Counter:MODULE_1:g2:a0:b_21\
	\Row_Counter:MODULE_1:g2:a0:b_20\
	\Row_Counter:MODULE_1:g2:a0:b_19\
	\Row_Counter:MODULE_1:g2:a0:b_18\
	\Row_Counter:MODULE_1:g2:a0:b_17\
	\Row_Counter:MODULE_1:g2:a0:b_16\
	\Row_Counter:MODULE_1:g2:a0:b_15\
	\Row_Counter:MODULE_1:g2:a0:b_14\
	\Row_Counter:MODULE_1:g2:a0:b_13\
	\Row_Counter:MODULE_1:g2:a0:b_12\
	\Row_Counter:MODULE_1:g2:a0:b_11\
	\Row_Counter:MODULE_1:g2:a0:b_10\
	\Row_Counter:MODULE_1:g2:a0:b_9\
	\Row_Counter:MODULE_1:g2:a0:b_8\
	\Row_Counter:MODULE_1:g2:a0:b_7\
	\Row_Counter:MODULE_1:g2:a0:b_6\
	\Row_Counter:MODULE_1:g2:a0:b_5\
	\Row_Counter:MODULE_1:g2:a0:b_4\
	\Row_Counter:MODULE_1:g2:a0:b_3\
	\Row_Counter:MODULE_1:g2:a0:b_2\
	\Row_Counter:MODULE_1:g2:a0:b_1\
	\Row_Counter:MODULE_1:g2:a0:b_0\
	\Row_Counter:MODULE_1:g2:a0:s_31\
	\Row_Counter:MODULE_1:g2:a0:s_30\
	\Row_Counter:MODULE_1:g2:a0:s_29\
	\Row_Counter:MODULE_1:g2:a0:s_28\
	\Row_Counter:MODULE_1:g2:a0:s_27\
	\Row_Counter:MODULE_1:g2:a0:s_26\
	\Row_Counter:MODULE_1:g2:a0:s_25\
	\Row_Counter:MODULE_1:g2:a0:s_24\
	\Row_Counter:MODULE_1:g2:a0:s_23\
	\Row_Counter:MODULE_1:g2:a0:s_22\
	\Row_Counter:MODULE_1:g2:a0:s_21\
	\Row_Counter:MODULE_1:g2:a0:s_20\
	\Row_Counter:MODULE_1:g2:a0:s_19\
	\Row_Counter:MODULE_1:g2:a0:s_18\
	\Row_Counter:MODULE_1:g2:a0:s_17\
	\Row_Counter:MODULE_1:g2:a0:s_16\
	\Row_Counter:MODULE_1:g2:a0:s_15\
	\Row_Counter:MODULE_1:g2:a0:s_14\
	\Row_Counter:MODULE_1:g2:a0:s_13\
	\Row_Counter:MODULE_1:g2:a0:s_12\
	\Row_Counter:MODULE_1:g2:a0:s_11\
	\Row_Counter:MODULE_1:g2:a0:s_10\
	\Row_Counter:MODULE_1:g2:a0:s_9\
	\Row_Counter:MODULE_1:g2:a0:s_8\
	\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Analog_CMP:Net_9\
	\Dark_Timer_100:Net_260\
	Net_3972
	\Dark_Timer_100:Net_53\
	\Dark_Timer_100:TimerUDB:ctrl_ten\
	\Dark_Timer_100:TimerUDB:ctrl_tmode_1\
	\Dark_Timer_100:TimerUDB:ctrl_tmode_0\
	Net_3970
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:lt\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:gt\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:gte\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:lte\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:neq\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\
	\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\
	\Dark_Timer_100:Net_102\
	\Dark_Timer_100:Net_266\
	\Servo_PWM:PWMUDB:km_run\
	\Servo_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Servo_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Servo_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Servo_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Servo_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Servo_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Servo_PWM:PWMUDB:capt_rising\
	\Servo_PWM:PWMUDB:capt_falling\
	\Servo_PWM:PWMUDB:trig_rise\
	\Servo_PWM:PWMUDB:trig_fall\
	\Servo_PWM:PWMUDB:sc_kill\
	\Servo_PWM:PWMUDB:min_kill\
	\Servo_PWM:PWMUDB:km_tc\
	\Servo_PWM:PWMUDB:db_tc\
	\Servo_PWM:PWMUDB:dith_sel\
	\Servo_PWM:PWMUDB:compare2\
	\Servo_PWM:Net_101\
	Net_5682
	Net_5683
	\Servo_PWM:PWMUDB:MODULE_4:b_31\
	\Servo_PWM:PWMUDB:MODULE_4:b_30\
	\Servo_PWM:PWMUDB:MODULE_4:b_29\
	\Servo_PWM:PWMUDB:MODULE_4:b_28\
	\Servo_PWM:PWMUDB:MODULE_4:b_27\
	\Servo_PWM:PWMUDB:MODULE_4:b_26\
	\Servo_PWM:PWMUDB:MODULE_4:b_25\
	\Servo_PWM:PWMUDB:MODULE_4:b_24\
	\Servo_PWM:PWMUDB:MODULE_4:b_23\
	\Servo_PWM:PWMUDB:MODULE_4:b_22\
	\Servo_PWM:PWMUDB:MODULE_4:b_21\
	\Servo_PWM:PWMUDB:MODULE_4:b_20\
	\Servo_PWM:PWMUDB:MODULE_4:b_19\
	\Servo_PWM:PWMUDB:MODULE_4:b_18\
	\Servo_PWM:PWMUDB:MODULE_4:b_17\
	\Servo_PWM:PWMUDB:MODULE_4:b_16\
	\Servo_PWM:PWMUDB:MODULE_4:b_15\
	\Servo_PWM:PWMUDB:MODULE_4:b_14\
	\Servo_PWM:PWMUDB:MODULE_4:b_13\
	\Servo_PWM:PWMUDB:MODULE_4:b_12\
	\Servo_PWM:PWMUDB:MODULE_4:b_11\
	\Servo_PWM:PWMUDB:MODULE_4:b_10\
	\Servo_PWM:PWMUDB:MODULE_4:b_9\
	\Servo_PWM:PWMUDB:MODULE_4:b_8\
	\Servo_PWM:PWMUDB:MODULE_4:b_7\
	\Servo_PWM:PWMUDB:MODULE_4:b_6\
	\Servo_PWM:PWMUDB:MODULE_4:b_5\
	\Servo_PWM:PWMUDB:MODULE_4:b_4\
	\Servo_PWM:PWMUDB:MODULE_4:b_3\
	\Servo_PWM:PWMUDB:MODULE_4:b_2\
	\Servo_PWM:PWMUDB:MODULE_4:b_1\
	\Servo_PWM:PWMUDB:MODULE_4:b_0\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_31\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_30\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_29\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_28\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_27\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_26\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_25\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_24\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_31\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_30\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_29\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_28\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_27\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_26\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_25\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_24\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_23\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_22\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_21\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_20\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_19\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_18\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_17\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_16\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_15\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_14\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_13\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_12\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_11\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_10\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_9\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_8\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_7\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_6\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_5\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_4\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_3\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_2\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_1\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:b_0\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_31\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_30\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_29\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_28\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_27\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_26\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_25\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_24\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_23\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_22\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_21\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_20\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_19\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_18\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_17\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_16\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_15\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_14\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_13\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_12\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_11\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_10\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_9\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_8\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_7\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_6\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_5\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_4\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_3\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_2\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5678
	Net_5685
	\Servo_PWM:Net_113\
	\Servo_PWM:Net_107\
	\Servo_PWM:Net_114\
	\Hall_Timer:Net_260\
	Net_3118
	\Hall_Timer:Net_53\
	\Hall_Timer:TimerUDB:ctrl_ten\
	\Hall_Timer:TimerUDB:ctrl_tmode_1\
	\Hall_Timer:TimerUDB:ctrl_tmode_0\
	Net_3114
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:albi_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:lt_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:gt_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:lt_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:gt_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:lti_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:gti_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:albi_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xneq\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xlt\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xlte\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xgt\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xgte\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:lt\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:gt\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:gte\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:lte\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:neq\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:b_1\
	\Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:b_0\
	\Hall_Timer:Net_102\
	\Hall_Timer:Net_266\
	\Throttle_PWM:PWMUDB:km_run\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Throttle_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Throttle_PWM:PWMUDB:capt_rising\
	\Throttle_PWM:PWMUDB:capt_falling\
	\Throttle_PWM:PWMUDB:trig_rise\
	\Throttle_PWM:PWMUDB:trig_fall\
	\Throttle_PWM:PWMUDB:sc_kill\
	\Throttle_PWM:PWMUDB:min_kill\
	\Throttle_PWM:PWMUDB:km_tc\
	\Throttle_PWM:PWMUDB:db_tc\
	\Throttle_PWM:PWMUDB:dith_sel\
	\Throttle_PWM:PWMUDB:compare2\
	\Throttle_PWM:Net_101\
	Net_5694
	Net_5695
	\Throttle_PWM:PWMUDB:MODULE_7:b_31\
	\Throttle_PWM:PWMUDB:MODULE_7:b_30\
	\Throttle_PWM:PWMUDB:MODULE_7:b_29\
	\Throttle_PWM:PWMUDB:MODULE_7:b_28\
	\Throttle_PWM:PWMUDB:MODULE_7:b_27\
	\Throttle_PWM:PWMUDB:MODULE_7:b_26\
	\Throttle_PWM:PWMUDB:MODULE_7:b_25\
	\Throttle_PWM:PWMUDB:MODULE_7:b_24\
	\Throttle_PWM:PWMUDB:MODULE_7:b_23\
	\Throttle_PWM:PWMUDB:MODULE_7:b_22\
	\Throttle_PWM:PWMUDB:MODULE_7:b_21\
	\Throttle_PWM:PWMUDB:MODULE_7:b_20\
	\Throttle_PWM:PWMUDB:MODULE_7:b_19\
	\Throttle_PWM:PWMUDB:MODULE_7:b_18\
	\Throttle_PWM:PWMUDB:MODULE_7:b_17\
	\Throttle_PWM:PWMUDB:MODULE_7:b_16\
	\Throttle_PWM:PWMUDB:MODULE_7:b_15\
	\Throttle_PWM:PWMUDB:MODULE_7:b_14\
	\Throttle_PWM:PWMUDB:MODULE_7:b_13\
	\Throttle_PWM:PWMUDB:MODULE_7:b_12\
	\Throttle_PWM:PWMUDB:MODULE_7:b_11\
	\Throttle_PWM:PWMUDB:MODULE_7:b_10\
	\Throttle_PWM:PWMUDB:MODULE_7:b_9\
	\Throttle_PWM:PWMUDB:MODULE_7:b_8\
	\Throttle_PWM:PWMUDB:MODULE_7:b_7\
	\Throttle_PWM:PWMUDB:MODULE_7:b_6\
	\Throttle_PWM:PWMUDB:MODULE_7:b_5\
	\Throttle_PWM:PWMUDB:MODULE_7:b_4\
	\Throttle_PWM:PWMUDB:MODULE_7:b_3\
	\Throttle_PWM:PWMUDB:MODULE_7:b_2\
	\Throttle_PWM:PWMUDB:MODULE_7:b_1\
	\Throttle_PWM:PWMUDB:MODULE_7:b_0\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_31\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_30\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_29\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_28\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_27\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_26\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_25\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_24\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_31\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_30\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_29\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_28\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_27\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_26\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_25\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_24\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_23\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_22\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_21\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_20\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_19\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_18\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_17\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_16\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_15\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_14\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_13\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_12\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_11\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_10\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_9\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_8\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_7\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_6\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_5\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_4\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_3\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_2\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_1\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:b_0\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_31\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_30\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_29\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_28\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_27\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_26\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_25\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_24\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_23\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_22\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_21\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_20\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_19\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_18\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_17\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_16\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_15\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_14\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_13\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_12\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_11\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_10\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_9\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_8\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_7\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_6\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_5\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_4\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_3\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_2\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5690
	Net_5697
	\Throttle_PWM:Net_113\
	\Throttle_PWM:Net_107\
	\Throttle_PWM:Net_114\
	\PID_Timer:Net_260\
	Net_793
	\PID_Timer:TimerUDB:ctrl_ten\
	\PID_Timer:TimerUDB:ctrl_cmode_0\
	\PID_Timer:TimerUDB:ctrl_tmode_1\
	\PID_Timer:TimerUDB:ctrl_tmode_0\
	\PID_Timer:TimerUDB:ctrl_ic_1\
	\PID_Timer:TimerUDB:ctrl_ic_0\
	Net_782
	\PID_Timer:Net_102\
	\PID_Timer:Net_266\
	\Dark_Timer_50:Net_260\
	Net_5701
	\Dark_Timer_50:Net_53\
	\Dark_Timer_50:TimerUDB:ctrl_ten\
	\Dark_Timer_50:TimerUDB:ctrl_tmode_1\
	\Dark_Timer_50:TimerUDB:ctrl_tmode_0\
	Net_5699
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:lt\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:gt\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:gte\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:lte\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:neq\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\
	\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\
	\Dark_Timer_50:Net_102\
	\Dark_Timer_50:Net_266\
	\Dark_Timer_150:Net_260\
	Net_2003
	\Dark_Timer_150:Net_53\
	\Dark_Timer_150:TimerUDB:ctrl_ten\
	\Dark_Timer_150:TimerUDB:ctrl_tmode_1\
	\Dark_Timer_150:TimerUDB:ctrl_tmode_0\
	Net_1998
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lti_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gti_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xneq\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlt\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlte\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgt\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgte\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:lt\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:gt\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:gte\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:lte\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:neq\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_1\
	\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_0\
	\Dark_Timer_150:Net_102\
	\Dark_Timer_150:Net_266\
	\MODULE_12:g1:a0:gx:u0:albi_3\
	\MODULE_12:g1:a0:gx:u0:agbi_3\
	\MODULE_12:g1:a0:gx:u0:albi_2\
	\MODULE_12:g1:a0:gx:u0:agbi_2\
	\MODULE_12:g1:a0:gx:u0:albi_1\
	\MODULE_12:g1:a0:gx:u0:agbi_1\
	\MODULE_12:g1:a0:gx:u0:albi_0\
	\MODULE_12:g1:a0:gx:u0:agbi_0\
	\MODULE_12:g1:a0:xneq\
	\MODULE_12:g1:a0:xlt\
	\MODULE_12:g1:a0:xlte\
	\MODULE_12:g1:a0:xgt\
	\MODULE_12:g1:a0:xgte\
	\MODULE_12:lt\
	\MODULE_12:gt\
	\MODULE_12:gte\
	\MODULE_12:lte\
	\MODULE_12:neq\
	\MODULE_13:g1:a0:gx:u0:albi_3\
	\MODULE_13:g1:a0:gx:u0:agbi_3\
	\MODULE_13:g1:a0:gx:u0:albi_2\
	\MODULE_13:g1:a0:gx:u0:agbi_2\
	\MODULE_13:g1:a0:gx:u0:albi_1\
	\MODULE_13:g1:a0:gx:u0:agbi_1\
	\MODULE_13:g1:a0:gx:u0:albi_0\
	\MODULE_13:g1:a0:gx:u0:agbi_0\
	\MODULE_13:g1:a0:xneq\
	\MODULE_13:g1:a0:xlt\
	\MODULE_13:g1:a0:xlte\
	\MODULE_13:g1:a0:xgt\
	\MODULE_13:g1:a0:xgte\
	\MODULE_13:lt\
	\MODULE_13:gt\
	\MODULE_13:gte\
	\MODULE_13:lte\
	\MODULE_13:neq\
	\MODULE_14:g1:a0:gx:u0:albi_3\
	\MODULE_14:g1:a0:gx:u0:agbi_3\
	\MODULE_14:g1:a0:gx:u0:albi_2\
	\MODULE_14:g1:a0:gx:u0:agbi_2\
	\MODULE_14:g1:a0:gx:u0:albi_1\
	\MODULE_14:g1:a0:gx:u0:agbi_1\
	\MODULE_14:g1:a0:gx:u0:albi_0\
	\MODULE_14:g1:a0:gx:u0:agbi_0\
	\MODULE_14:g1:a0:xneq\
	\MODULE_14:g1:a0:xlt\
	\MODULE_14:g1:a0:xlte\
	\MODULE_14:g1:a0:xgt\
	\MODULE_14:g1:a0:xgte\
	\MODULE_14:lt\
	\MODULE_14:gt\
	\MODULE_14:gte\
	\MODULE_14:lte\
	\MODULE_14:neq\

    Synthesized names
	\Row_Counter:add_vi_vv_MODGEN_1_31\
	\Row_Counter:add_vi_vv_MODGEN_1_30\
	\Row_Counter:add_vi_vv_MODGEN_1_29\
	\Row_Counter:add_vi_vv_MODGEN_1_28\
	\Row_Counter:add_vi_vv_MODGEN_1_27\
	\Row_Counter:add_vi_vv_MODGEN_1_26\
	\Row_Counter:add_vi_vv_MODGEN_1_25\
	\Row_Counter:add_vi_vv_MODGEN_1_24\
	\Row_Counter:add_vi_vv_MODGEN_1_23\
	\Row_Counter:add_vi_vv_MODGEN_1_22\
	\Row_Counter:add_vi_vv_MODGEN_1_21\
	\Row_Counter:add_vi_vv_MODGEN_1_20\
	\Row_Counter:add_vi_vv_MODGEN_1_19\
	\Row_Counter:add_vi_vv_MODGEN_1_18\
	\Row_Counter:add_vi_vv_MODGEN_1_17\
	\Row_Counter:add_vi_vv_MODGEN_1_16\
	\Row_Counter:add_vi_vv_MODGEN_1_15\
	\Row_Counter:add_vi_vv_MODGEN_1_14\
	\Row_Counter:add_vi_vv_MODGEN_1_13\
	\Row_Counter:add_vi_vv_MODGEN_1_12\
	\Row_Counter:add_vi_vv_MODGEN_1_11\
	\Row_Counter:add_vi_vv_MODGEN_1_10\
	\Row_Counter:add_vi_vv_MODGEN_1_9\
	\Row_Counter:add_vi_vv_MODGEN_1_8\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_31\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_30\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_29\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_28\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_27\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_26\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_25\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_24\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_23\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_22\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_21\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_20\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_19\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_18\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_17\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_16\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_15\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_14\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_13\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_12\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_11\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_10\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_9\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_8\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_7\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_6\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_5\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_4\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_3\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_2\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_31\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_30\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_29\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_28\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_27\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_26\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_25\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_24\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_23\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_22\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_21\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_20\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_19\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_18\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_17\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_16\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_15\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_14\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_13\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_12\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_11\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_10\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_9\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_8\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_7\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_6\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_5\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_4\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_3\
	\Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 561 User equations/components.
Deleted 84 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__VSync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_99 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Row_Counter:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Reference:Net_83\ to zero
Aliasing \Reference:Net_81\ to zero
Aliasing \Reference:Net_82\ to zero
Aliasing tmpOE__Hall_Sensor_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__CSync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_7 to zero
Aliasing Net_106_6 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_4 to zero
Aliasing Net_106_3 to zero
Aliasing Net_106_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_106_1 to zero
Aliasing Net_106_0 to zero
Aliasing \Analog_CMP:clock\ to zero
Aliasing \Dark_Timer_100:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_100:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Dark_Timer_100:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN4_1 to MODIN2_1
Aliasing MODIN4_0 to MODIN2_0
Aliasing \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_100:TimerUDB:status_6\ to zero
Aliasing \Dark_Timer_100:TimerUDB:status_5\ to zero
Aliasing \Dark_Timer_100:TimerUDB:status_4\ to zero
Aliasing \Dark_Timer_100:TimerUDB:status_0\ to \Dark_Timer_100:TimerUDB:tc_i\
Aliasing tmpOE__Video_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Servo_PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:reset\ to zero
Aliasing \Servo_PWM:PWMUDB:status_6\ to zero
Aliasing \Servo_PWM:PWMUDB:status_4\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp2\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Servo_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Servo_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Servo_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Servo_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Servo_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Hall_Timer:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Hall_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Hall_Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_3117 to zero
Aliasing \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN8_1 to MODIN6_1
Aliasing MODIN8_0 to MODIN6_0
Aliasing \Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Hall_Timer:TimerUDB:status_6\ to zero
Aliasing \Hall_Timer:TimerUDB:status_5\ to zero
Aliasing \Hall_Timer:TimerUDB:status_4\ to zero
Aliasing \Hall_Timer:TimerUDB:status_0\ to \Hall_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Hall_LED_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Throttle_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Throttle_PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:reset\ to zero
Aliasing \Throttle_PWM:PWMUDB:status_6\ to zero
Aliasing \Throttle_PWM:PWMUDB:status_4\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp2\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Throttle_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Throttle_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Throttle_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PID_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \PID_Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PID_Timer:TimerUDB:status_6\ to zero
Aliasing \PID_Timer:TimerUDB:status_5\ to zero
Aliasing \PID_Timer:TimerUDB:status_4\ to zero
Aliasing \PID_Timer:TimerUDB:status_0\ to \PID_Timer:TimerUDB:tc_i\
Aliasing Net_786 to zero
Aliasing Net_1402_7 to zero
Aliasing Net_1402_6 to zero
Aliasing Net_1402_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1402_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1402_3 to zero
Aliasing Net_1402_2 to zero
Aliasing Net_1402_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1402_0 to zero
Aliasing Net_1453_7 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1453_6 to zero
Aliasing Net_1453_5 to zero
Aliasing Net_1453_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1453_3 to zero
Aliasing Net_1453_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1453_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_1453_0 to zero
Aliasing \Dark_Timer_50:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_50:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Dark_Timer_50:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN12_1 to MODIN10_1
Aliasing MODIN12_0 to MODIN10_0
Aliasing \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_50:TimerUDB:status_6\ to zero
Aliasing \Dark_Timer_50:TimerUDB:status_5\ to zero
Aliasing \Dark_Timer_50:TimerUDB:status_4\ to zero
Aliasing \Dark_Timer_50:TimerUDB:status_0\ to \Dark_Timer_50:TimerUDB:tc_i\
Aliasing \Dark_Timer_150:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_150:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Dark_Timer_150:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN15_1\ to \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN13_1\
Aliasing \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN15_0\ to \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN13_0\
Aliasing \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_150:TimerUDB:status_6\ to zero
Aliasing \Dark_Timer_150:TimerUDB:status_5\ to zero
Aliasing \Dark_Timer_150:TimerUDB:status_4\ to zero
Aliasing \Dark_Timer_150:TimerUDB:status_0\ to \Dark_Timer_150:TimerUDB:tc_i\
Aliasing MODIN16_7 to \Row_Counter:MODIN1_7\
Aliasing MODIN16_6 to \Row_Counter:MODIN1_6\
Aliasing MODIN16_5 to \Row_Counter:MODIN1_5\
Aliasing MODIN16_4 to \Row_Counter:MODIN1_4\
Aliasing MODIN16_3 to \Row_Counter:MODIN1_3\
Aliasing MODIN16_2 to \Row_Counter:MODIN1_2\
Aliasing MODIN16_1 to \Row_Counter:MODIN1_1\
Aliasing MODIN16_0 to \Row_Counter:MODIN1_0\
Aliasing \MODULE_12:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN18_7 to \Row_Counter:MODIN1_7\
Aliasing MODIN18_6 to \Row_Counter:MODIN1_6\
Aliasing MODIN18_5 to \Row_Counter:MODIN1_5\
Aliasing MODIN18_4 to \Row_Counter:MODIN1_4\
Aliasing MODIN18_3 to \Row_Counter:MODIN1_3\
Aliasing MODIN18_2 to \Row_Counter:MODIN1_2\
Aliasing MODIN18_1 to \Row_Counter:MODIN1_1\
Aliasing MODIN18_0 to \Row_Counter:MODIN1_0\
Aliasing \MODULE_13:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN20_7 to \Row_Counter:MODIN1_7\
Aliasing MODIN20_6 to \Row_Counter:MODIN1_6\
Aliasing MODIN20_5 to \Row_Counter:MODIN1_5\
Aliasing MODIN20_4 to \Row_Counter:MODIN1_4\
Aliasing MODIN20_3 to \Row_Counter:MODIN1_3\
Aliasing MODIN20_2 to \Row_Counter:MODIN1_2\
Aliasing MODIN20_1 to \Row_Counter:MODIN1_1\
Aliasing MODIN20_0 to \Row_Counter:MODIN1_0\
Aliasing \MODULE_14:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Dark_Timer_100:TimerUDB:hwEnable_reg\\D\ to \Dark_Timer_100:TimerUDB:run_mode\
Aliasing \Servo_PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Servo_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Servo_PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo_PWM:PWMUDB:prevCompare1\\D\ to \Servo_PWM:PWMUDB:pwm_temp\
Aliasing \Servo_PWM:PWMUDB:tc_i_reg\\D\ to \Servo_PWM:PWMUDB:status_2\
Aliasing \Hall_Timer:TimerUDB:hwEnable_reg\\D\ to \Hall_Timer:TimerUDB:run_mode\
Aliasing \Throttle_PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Throttle_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Throttle_PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Throttle_PWM:PWMUDB:prevCompare1\\D\ to \Throttle_PWM:PWMUDB:pwm_temp\
Aliasing \Throttle_PWM:PWMUDB:tc_i_reg\\D\ to \Throttle_PWM:PWMUDB:status_2\
Aliasing \PID_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \PID_Timer:TimerUDB:hwEnable_reg\\D\ to \PID_Timer:TimerUDB:run_mode\
Aliasing \PID_Timer:TimerUDB:capture_out_reg_i\\D\ to \PID_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Dark_Timer_50:TimerUDB:capture_last\\D\ to \Dark_Timer_100:TimerUDB:capture_last\\D\
Aliasing \Dark_Timer_50:TimerUDB:hwEnable_reg\\D\ to \Dark_Timer_50:TimerUDB:run_mode\
Aliasing \Dark_Timer_150:TimerUDB:capture_last\\D\ to \Dark_Timer_100:TimerUDB:capture_last\\D\
Aliasing \Dark_Timer_150:TimerUDB:hwEnable_reg\\D\ to \Dark_Timer_150:TimerUDB:run_mode\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire Net_293[30] = cmp_vv_vv_MODGEN_2[271]
Removing Rhs of wire Net_293[30] = \MODULE_12:g1:a0:xeq\[2637]
Removing Rhs of wire Net_293[30] = \MODULE_12:g1:a0:gx:u0:aeqb_1\[2600]
Removing Lhs of wire tmpOE__VSync_net_0[33] = one[24]
Removing Lhs of wire Net_99[38] = one[24]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_1_7\[39] = \Row_Counter:MODULE_1:g2:a0:s_7\[206]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_1_6\[41] = \Row_Counter:MODULE_1:g2:a0:s_6\[207]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_1_5\[43] = \Row_Counter:MODULE_1:g2:a0:s_5\[208]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_1_4\[45] = \Row_Counter:MODULE_1:g2:a0:s_4\[209]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_1_3\[47] = \Row_Counter:MODULE_1:g2:a0:s_3\[210]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_1_2\[49] = \Row_Counter:MODULE_1:g2:a0:s_2\[211]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_1_1\[51] = \Row_Counter:MODULE_1:g2:a0:s_1\[212]
Removing Lhs of wire \Row_Counter:add_vi_vv_MODGEN_1_0\[53] = \Row_Counter:MODULE_1:g2:a0:s_0\[213]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_23\[94] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_22\[95] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_21\[96] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_20\[97] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_19\[98] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_18\[99] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_17\[100] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_16\[101] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_15\[102] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_14\[103] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_13\[104] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_12\[105] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_11\[106] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_10\[107] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_9\[108] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_8\[109] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_7\[110] = \Row_Counter:MODIN1_7\[111]
Removing Lhs of wire \Row_Counter:MODIN1_7\[111] = Net_104_7[37]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_6\[112] = \Row_Counter:MODIN1_6\[113]
Removing Lhs of wire \Row_Counter:MODIN1_6\[113] = Net_104_6[40]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_5\[114] = \Row_Counter:MODIN1_5\[115]
Removing Lhs of wire \Row_Counter:MODIN1_5\[115] = Net_104_5[42]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_4\[116] = \Row_Counter:MODIN1_4\[117]
Removing Lhs of wire \Row_Counter:MODIN1_4\[117] = Net_104_4[44]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_3\[118] = \Row_Counter:MODIN1_3\[119]
Removing Lhs of wire \Row_Counter:MODIN1_3\[119] = Net_104_3[46]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_2\[120] = \Row_Counter:MODIN1_2\[121]
Removing Lhs of wire \Row_Counter:MODIN1_2\[121] = Net_104_2[48]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_1\[122] = \Row_Counter:MODIN1_1\[123]
Removing Lhs of wire \Row_Counter:MODIN1_1\[123] = Net_104_1[50]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:a_0\[124] = \Row_Counter:MODIN1_0\[125]
Removing Lhs of wire \Row_Counter:MODIN1_0\[125] = Net_104_0[52]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[251] = one[24]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[252] = one[24]
Removing Lhs of wire \Reference:Net_83\[254] = zero[8]
Removing Lhs of wire \Reference:Net_81\[255] = zero[8]
Removing Lhs of wire \Reference:Net_82\[256] = zero[8]
Removing Lhs of wire tmpOE__Hall_Sensor_net_0[261] = one[24]
Removing Lhs of wire tmpOE__CSync_net_0[267] = one[24]
Removing Lhs of wire Net_106_7[272] = zero[8]
Removing Lhs of wire Net_106_6[273] = one[24]
Removing Lhs of wire Net_106_5[274] = one[24]
Removing Lhs of wire Net_106_4[275] = zero[8]
Removing Lhs of wire Net_106_3[276] = zero[8]
Removing Lhs of wire Net_106_2[277] = one[24]
Removing Lhs of wire Net_106_1[278] = zero[8]
Removing Lhs of wire Net_106_0[279] = zero[8]
Removing Lhs of wire \Analog_CMP:clock\[282] = zero[8]
Removing Rhs of wire Net_373[284] = \Analog_CMP:Net_1\[283]
Removing Rhs of wire Net_272[289] = \Dark_Timer_100:Net_55\[290]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_enable\[306] = \Dark_Timer_100:TimerUDB:control_7\[298]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_cmode_1\[308] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_cmode_0\[309] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_ic_1\[312] = \Dark_Timer_100:TimerUDB:control_1\[304]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:ctrl_ic_0\[313] = \Dark_Timer_100:TimerUDB:control_0\[305]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:timer_enable\[317] = \Dark_Timer_100:TimerUDB:runmode_enable\[390]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:run_mode\[318] = \Dark_Timer_100:TimerUDB:hwEnable\[319]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:run_mode\[318] = \Dark_Timer_100:TimerUDB:control_7\[298]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:trigger_enable\[321] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:tc_i\[323] = \Dark_Timer_100:TimerUDB:status_tc\[320]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[329] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[368]
Removing Rhs of wire add_vv_vv_MODGEN_4_1[330] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\[385]
Removing Rhs of wire add_vv_vv_MODGEN_4_0[332] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\[386]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:capt_fifo_load_int\[334] = \Dark_Timer_100:TimerUDB:capt_int_temp\[333]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\[335] = MODIN2_1[336]
Removing Rhs of wire MODIN2_1[336] = \Dark_Timer_100:TimerUDB:int_capt_count_1\[328]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\[337] = MODIN2_0[338]
Removing Rhs of wire MODIN2_0[338] = \Dark_Timer_100:TimerUDB:int_capt_count_0\[331]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\[339] = MODIN3_1[340]
Removing Rhs of wire MODIN3_1[340] = \Dark_Timer_100:TimerUDB:control_1\[304]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\[341] = MODIN3_0[342]
Removing Rhs of wire MODIN3_0[342] = \Dark_Timer_100:TimerUDB:control_0\[305]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\[343] = MODIN2_1[336]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\[344] = MODIN2_0[338]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\[345] = MODIN3_1[340]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\[346] = MODIN3_0[342]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\[347] = MODIN2_1[336]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\[348] = MODIN2_0[338]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\[349] = MODIN3_1[340]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\[350] = MODIN3_0[342]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\[353] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\[354] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\[352]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\[356] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\[355]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[368] = \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\[357]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\[379] = MODIN2_1[336]
Removing Lhs of wire MODIN4_1[380] = MODIN2_1[336]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\[381] = MODIN2_0[338]
Removing Lhs of wire MODIN4_0[382] = MODIN2_0[338]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[388] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[389] = one[24]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_6\[392] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_5\[393] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_4\[394] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_0\[395] = \Dark_Timer_100:TimerUDB:status_tc\[320]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:status_1\[396] = \Dark_Timer_100:TimerUDB:capt_int_temp\[333]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:status_2\[397] = \Dark_Timer_100:TimerUDB:fifo_full\[398]
Removing Rhs of wire \Dark_Timer_100:TimerUDB:status_3\[399] = \Dark_Timer_100:TimerUDB:fifo_nempty\[400]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:cs_addr_2\[402] = Net_278[29]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:cs_addr_1\[403] = \Dark_Timer_100:TimerUDB:trig_reg\[391]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:cs_addr_0\[404] = \Dark_Timer_100:TimerUDB:per_zero\[322]
Removing Lhs of wire tmpOE__Video_net_0[582] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:ctrl_enable\[604] = \Servo_PWM:PWMUDB:control_7\[596]
Removing Lhs of wire \Servo_PWM:PWMUDB:hwCapture\[614] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:hwEnable\[615] = \Servo_PWM:PWMUDB:control_7\[596]
Removing Lhs of wire \Servo_PWM:PWMUDB:trig_out\[619] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:runmode_enable\\R\[621] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:runmode_enable\\S\[622] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_enable\[623] = \Servo_PWM:PWMUDB:runmode_enable\[620]
Removing Lhs of wire \Servo_PWM:PWMUDB:ltch_kill_reg\\R\[627] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:ltch_kill_reg\\S\[628] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:min_kill_reg\\R\[629] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:min_kill_reg\\S\[630] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill\[633] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_1\[637] = \Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_1\[925]
Removing Lhs of wire \Servo_PWM:PWMUDB:add_vi_vv_MODGEN_5_0\[639] = \Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_0\[926]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_1\\R\[640] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_1\\S\[641] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_0\\R\[642] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_0\\S\[643] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:reset\[646] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:status_6\[647] = zero[8]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_5\[648] = \Servo_PWM:PWMUDB:final_kill_reg\[662]
Removing Lhs of wire \Servo_PWM:PWMUDB:status_4\[649] = zero[8]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_3\[650] = \Servo_PWM:PWMUDB:fifo_full\[669]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_1\[652] = \Servo_PWM:PWMUDB:cmp2_status_reg\[661]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_0\[653] = \Servo_PWM:PWMUDB:cmp1_status_reg\[660]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status\[658] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2\[659] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp1_status_reg\\R\[663] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp1_status_reg\\S\[664] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status_reg\\R\[665] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status_reg\\S\[666] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill_reg\\R\[667] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill_reg\\S\[668] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:cs_addr_2\[670] = \Servo_PWM:PWMUDB:tc_i\[625]
Removing Lhs of wire \Servo_PWM:PWMUDB:cs_addr_1\[671] = \Servo_PWM:PWMUDB:runmode_enable\[620]
Removing Lhs of wire \Servo_PWM:PWMUDB:cs_addr_0\[672] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:compare1\[753] = \Servo_PWM:PWMUDB:cmp1_less\[724]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm1_i\[758] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm2_i\[760] = zero[8]
Removing Rhs of wire \Servo_PWM:Net_96\[763] = \Servo_PWM:PWMUDB:pwm_i_reg\[755]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm_temp\[766] = \Servo_PWM:PWMUDB:cmp1\[656]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_23\[807] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_22\[808] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_21\[809] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_20\[810] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_19\[811] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_18\[812] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_17\[813] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_16\[814] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_15\[815] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_14\[816] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_13\[817] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_12\[818] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_11\[819] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_10\[820] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_9\[821] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_8\[822] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_7\[823] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_6\[824] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_5\[825] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_4\[826] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_3\[827] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_2\[828] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_1\[829] = \Servo_PWM:PWMUDB:MODIN5_1\[830]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODIN5_1\[830] = \Servo_PWM:PWMUDB:dith_count_1\[636]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:a_0\[831] = \Servo_PWM:PWMUDB:MODIN5_0\[832]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODIN5_0\[832] = \Servo_PWM:PWMUDB:dith_count_0\[638]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[964] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[965] = one[24]
Removing Rhs of wire Net_3760[966] = \Servo_PWM:Net_96\[763]
Removing Lhs of wire tmpOE__Servo_net_0[973] = one[24]
Removing Rhs of wire Net_76[979] = \Hall_Timer:Net_55\[980]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_enable\[997] = \Hall_Timer:TimerUDB:control_7\[989]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_cmode_1\[999] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_cmode_0\[1000] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_ic_1\[1003] = \Hall_Timer:TimerUDB:control_1\[995]
Removing Lhs of wire \Hall_Timer:TimerUDB:ctrl_ic_0\[1004] = \Hall_Timer:TimerUDB:control_0\[996]
Removing Rhs of wire \Hall_Timer:TimerUDB:timer_enable\[1008] = \Hall_Timer:TimerUDB:runmode_enable\[1082]
Removing Rhs of wire \Hall_Timer:TimerUDB:run_mode\[1009] = \Hall_Timer:TimerUDB:hwEnable\[1010]
Removing Lhs of wire \Hall_Timer:TimerUDB:run_mode\[1009] = \Hall_Timer:TimerUDB:control_7\[989]
Removing Lhs of wire \Hall_Timer:TimerUDB:trigger_enable\[1012] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:tc_i\[1014] = \Hall_Timer:TimerUDB:status_tc\[1011]
Removing Lhs of wire Net_3117[1020] = zero[8]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1021] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\[1060]
Removing Rhs of wire add_vv_vv_MODGEN_7_1[1022] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_1\[1077]
Removing Rhs of wire add_vv_vv_MODGEN_7_0[1024] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_0\[1078]
Removing Lhs of wire \Hall_Timer:TimerUDB:capt_fifo_load_int\[1026] = \Hall_Timer:TimerUDB:capt_int_temp\[1025]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newa_1\[1027] = MODIN6_1[1028]
Removing Rhs of wire MODIN6_1[1028] = \Hall_Timer:TimerUDB:int_capt_count_1\[1019]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newa_0\[1029] = MODIN6_0[1030]
Removing Rhs of wire MODIN6_0[1030] = \Hall_Timer:TimerUDB:int_capt_count_0\[1023]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newb_1\[1031] = MODIN7_1[1032]
Removing Rhs of wire MODIN7_1[1032] = \Hall_Timer:TimerUDB:control_1\[995]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newb_0\[1033] = MODIN7_0[1034]
Removing Rhs of wire MODIN7_0[1034] = \Hall_Timer:TimerUDB:control_0\[996]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:dataa_1\[1035] = MODIN6_1[1028]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:dataa_0\[1036] = MODIN6_0[1030]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:datab_1\[1037] = MODIN7_1[1032]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:datab_0\[1038] = MODIN7_0[1034]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:a_1\[1039] = MODIN6_1[1028]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:a_0\[1040] = MODIN6_0[1030]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:b_1\[1041] = MODIN7_1[1032]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:b_0\[1042] = MODIN7_0[1034]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:aeqb_0\[1045] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_0\[1046] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1044]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eqi_0\[1048] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_1\[1047]
Removing Rhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\[1060] = \Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:aeqb_1\[1049]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:a_1\[1071] = MODIN6_1[1028]
Removing Lhs of wire MODIN8_1[1072] = MODIN6_1[1028]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:a_0\[1073] = MODIN6_0[1030]
Removing Lhs of wire MODIN8_0[1074] = MODIN6_0[1030]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1080] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1081] = one[24]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_6\[1084] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_5\[1085] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_4\[1086] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_0\[1087] = \Hall_Timer:TimerUDB:status_tc\[1011]
Removing Lhs of wire \Hall_Timer:TimerUDB:status_1\[1088] = \Hall_Timer:TimerUDB:capt_int_temp\[1025]
Removing Rhs of wire \Hall_Timer:TimerUDB:status_2\[1089] = \Hall_Timer:TimerUDB:fifo_full\[1090]
Removing Rhs of wire \Hall_Timer:TimerUDB:status_3\[1091] = \Hall_Timer:TimerUDB:fifo_nempty\[1092]
Removing Lhs of wire \Hall_Timer:TimerUDB:cs_addr_2\[1094] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:cs_addr_1\[1095] = \Hall_Timer:TimerUDB:trig_reg\[1083]
Removing Lhs of wire \Hall_Timer:TimerUDB:cs_addr_0\[1096] = \Hall_Timer:TimerUDB:per_zero\[1013]
Removing Lhs of wire tmpOE__Hall_LED_net_0[1276] = one[24]
Removing Lhs of wire tmpOE__Throttle_net_0[1282] = one[24]
Removing Rhs of wire Net_105[1283] = \Throttle_PWM:Net_96\[1461]
Removing Rhs of wire Net_105[1283] = \Throttle_PWM:PWMUDB:pwm_i_reg\[1453]
Removing Lhs of wire \Throttle_PWM:PWMUDB:ctrl_enable\[1302] = \Throttle_PWM:PWMUDB:control_7\[1294]
Removing Lhs of wire \Throttle_PWM:PWMUDB:hwCapture\[1312] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:hwEnable\[1313] = \Throttle_PWM:PWMUDB:control_7\[1294]
Removing Lhs of wire \Throttle_PWM:PWMUDB:trig_out\[1317] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:runmode_enable\\R\[1319] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:runmode_enable\\S\[1320] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_enable\[1321] = \Throttle_PWM:PWMUDB:runmode_enable\[1318]
Removing Lhs of wire \Throttle_PWM:PWMUDB:ltch_kill_reg\\R\[1325] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:ltch_kill_reg\\S\[1326] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:min_kill_reg\\R\[1327] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:min_kill_reg\\S\[1328] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_kill\[1331] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_1\[1335] = \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_1\[1623]
Removing Lhs of wire \Throttle_PWM:PWMUDB:add_vi_vv_MODGEN_8_0\[1337] = \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_0\[1624]
Removing Lhs of wire \Throttle_PWM:PWMUDB:dith_count_1\\R\[1338] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:dith_count_1\\S\[1339] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:dith_count_0\\R\[1340] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:dith_count_0\\S\[1341] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:reset\[1344] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:status_6\[1345] = zero[8]
Removing Rhs of wire \Throttle_PWM:PWMUDB:status_5\[1346] = \Throttle_PWM:PWMUDB:final_kill_reg\[1360]
Removing Lhs of wire \Throttle_PWM:PWMUDB:status_4\[1347] = zero[8]
Removing Rhs of wire \Throttle_PWM:PWMUDB:status_3\[1348] = \Throttle_PWM:PWMUDB:fifo_full\[1367]
Removing Rhs of wire \Throttle_PWM:PWMUDB:status_1\[1350] = \Throttle_PWM:PWMUDB:cmp2_status_reg\[1359]
Removing Rhs of wire \Throttle_PWM:PWMUDB:status_0\[1351] = \Throttle_PWM:PWMUDB:cmp1_status_reg\[1358]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2_status\[1356] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2\[1357] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp1_status_reg\\R\[1361] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp1_status_reg\\S\[1362] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2_status_reg\\R\[1363] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2_status_reg\\S\[1364] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_kill_reg\\R\[1365] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_kill_reg\\S\[1366] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cs_addr_2\[1368] = \Throttle_PWM:PWMUDB:tc_i\[1323]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cs_addr_1\[1369] = \Throttle_PWM:PWMUDB:runmode_enable\[1318]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cs_addr_0\[1370] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:compare1\[1451] = \Throttle_PWM:PWMUDB:cmp1_less\[1422]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm1_i\[1456] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm2_i\[1458] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm_temp\[1464] = \Throttle_PWM:PWMUDB:cmp1\[1354]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_23\[1505] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_22\[1506] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_21\[1507] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_20\[1508] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_19\[1509] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_18\[1510] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_17\[1511] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_16\[1512] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_15\[1513] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_14\[1514] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_13\[1515] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_12\[1516] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_11\[1517] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_10\[1518] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_9\[1519] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_8\[1520] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_7\[1521] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_6\[1522] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_5\[1523] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_4\[1524] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_3\[1525] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_2\[1526] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_1\[1527] = \Throttle_PWM:PWMUDB:MODIN9_1\[1528]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODIN9_1\[1528] = \Throttle_PWM:PWMUDB:dith_count_1\[1334]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:a_0\[1529] = \Throttle_PWM:PWMUDB:MODIN9_0\[1530]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODIN9_0\[1530] = \Throttle_PWM:PWMUDB:dith_count_0\[1336]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1662] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1663] = one[24]
Removing Rhs of wire Net_2355[1673] = \PID_Timer:Net_53\[1674]
Removing Rhs of wire Net_2355[1673] = \PID_Timer:TimerUDB:tc_reg_i\[1707]
Removing Lhs of wire \PID_Timer:TimerUDB:ctrl_enable\[1689] = \PID_Timer:TimerUDB:control_7\[1681]
Removing Lhs of wire \PID_Timer:TimerUDB:ctrl_cmode_1\[1691] = zero[8]
Removing Rhs of wire \PID_Timer:TimerUDB:timer_enable\[1700] = \PID_Timer:TimerUDB:runmode_enable\[1712]
Removing Rhs of wire \PID_Timer:TimerUDB:run_mode\[1701] = \PID_Timer:TimerUDB:hwEnable\[1702]
Removing Lhs of wire \PID_Timer:TimerUDB:run_mode\[1701] = \PID_Timer:TimerUDB:control_7\[1681]
Removing Lhs of wire \PID_Timer:TimerUDB:trigger_enable\[1704] = one[24]
Removing Lhs of wire \PID_Timer:TimerUDB:tc_i\[1706] = \PID_Timer:TimerUDB:status_tc\[1703]
Removing Lhs of wire \PID_Timer:TimerUDB:capt_fifo_load_int\[1711] = \PID_Timer:TimerUDB:capt_fifo_load\[1699]
Removing Lhs of wire \PID_Timer:TimerUDB:status_6\[1714] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:status_5\[1715] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:status_4\[1716] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:status_0\[1717] = \PID_Timer:TimerUDB:status_tc\[1703]
Removing Lhs of wire \PID_Timer:TimerUDB:status_1\[1718] = \PID_Timer:TimerUDB:capt_fifo_load\[1699]
Removing Rhs of wire \PID_Timer:TimerUDB:status_2\[1719] = \PID_Timer:TimerUDB:fifo_full\[1720]
Removing Rhs of wire \PID_Timer:TimerUDB:status_3\[1721] = \PID_Timer:TimerUDB:fifo_nempty\[1722]
Removing Lhs of wire Net_786[1724] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:cs_addr_2\[1725] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:cs_addr_1\[1726] = \PID_Timer:TimerUDB:trig_reg\[1713]
Removing Lhs of wire \PID_Timer:TimerUDB:cs_addr_0\[1727] = \PID_Timer:TimerUDB:per_zero\[1705]
Removing Rhs of wire Net_1732[1906] = cmp_vv_vv_MODGEN_9[1907]
Removing Rhs of wire Net_1732[1906] = \MODULE_13:g1:a0:xeq\[2767]
Removing Rhs of wire Net_1732[1906] = \MODULE_13:g1:a0:gx:u0:aeqb_1\[2730]
Removing Rhs of wire Net_1747[1908] = cmp_vv_vv_MODGEN_10[1909]
Removing Rhs of wire Net_1747[1908] = \MODULE_14:g1:a0:xeq\[2897]
Removing Rhs of wire Net_1747[1908] = \MODULE_14:g1:a0:gx:u0:aeqb_1\[2860]
Removing Lhs of wire Net_1402_7[1910] = zero[8]
Removing Lhs of wire Net_1402_6[1911] = zero[8]
Removing Lhs of wire Net_1402_5[1912] = one[24]
Removing Lhs of wire Net_1402_4[1913] = one[24]
Removing Lhs of wire Net_1402_3[1914] = zero[8]
Removing Lhs of wire Net_1402_2[1915] = zero[8]
Removing Lhs of wire Net_1402_1[1916] = one[24]
Removing Lhs of wire Net_1402_0[1917] = zero[8]
Removing Lhs of wire Net_1453_7[1918] = one[24]
Removing Lhs of wire Net_1453_6[1919] = zero[8]
Removing Lhs of wire Net_1453_5[1920] = zero[8]
Removing Lhs of wire Net_1453_4[1921] = one[24]
Removing Lhs of wire Net_1453_3[1922] = zero[8]
Removing Lhs of wire Net_1453_2[1923] = one[24]
Removing Lhs of wire Net_1453_1[1924] = one[24]
Removing Lhs of wire Net_1453_0[1925] = zero[8]
Removing Rhs of wire Net_1933[1929] = \Dark_Timer_50:Net_55\[1930]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_enable\[1946] = \Dark_Timer_50:TimerUDB:control_7\[1938]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_cmode_1\[1948] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_cmode_0\[1949] = zero[8]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_ic_1\[1952] = \Dark_Timer_50:TimerUDB:control_1\[1944]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:ctrl_ic_0\[1953] = \Dark_Timer_50:TimerUDB:control_0\[1945]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:timer_enable\[1957] = \Dark_Timer_50:TimerUDB:runmode_enable\[2030]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:run_mode\[1958] = \Dark_Timer_50:TimerUDB:hwEnable\[1959]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:run_mode\[1958] = \Dark_Timer_50:TimerUDB:control_7\[1938]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:trigger_enable\[1961] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:tc_i\[1963] = \Dark_Timer_50:TimerUDB:status_tc\[1960]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[1969] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[2008]
Removing Rhs of wire add_vv_vv_MODGEN_12_1[1970] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\[2025]
Removing Rhs of wire add_vv_vv_MODGEN_12_0[1972] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\[2026]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:capt_fifo_load_int\[1974] = \Dark_Timer_50:TimerUDB:capt_int_temp\[1973]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\[1975] = MODIN10_1[1976]
Removing Rhs of wire MODIN10_1[1976] = \Dark_Timer_50:TimerUDB:int_capt_count_1\[1968]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\[1977] = MODIN10_0[1978]
Removing Rhs of wire MODIN10_0[1978] = \Dark_Timer_50:TimerUDB:int_capt_count_0\[1971]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\[1979] = MODIN11_1[1980]
Removing Rhs of wire MODIN11_1[1980] = \Dark_Timer_50:TimerUDB:control_1\[1944]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\[1981] = MODIN11_0[1982]
Removing Rhs of wire MODIN11_0[1982] = \Dark_Timer_50:TimerUDB:control_0\[1945]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\[1983] = MODIN10_1[1976]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\[1984] = MODIN10_0[1978]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\[1985] = MODIN11_1[1980]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\[1986] = MODIN11_0[1982]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\[1987] = MODIN10_1[1976]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\[1988] = MODIN10_0[1978]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\[1989] = MODIN11_1[1980]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\[1990] = MODIN11_0[1982]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\[1993] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\[1994] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1992]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\[1996] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\[1995]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[2008] = \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\[1997]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\[2019] = MODIN10_1[1976]
Removing Lhs of wire MODIN12_1[2020] = MODIN10_1[1976]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\[2021] = MODIN10_0[1978]
Removing Lhs of wire MODIN12_0[2022] = MODIN10_0[1978]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[2028] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[2029] = one[24]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_6\[2032] = zero[8]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_5\[2033] = zero[8]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_4\[2034] = zero[8]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_0\[2035] = \Dark_Timer_50:TimerUDB:status_tc\[1960]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:status_1\[2036] = \Dark_Timer_50:TimerUDB:capt_int_temp\[1973]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:status_2\[2037] = \Dark_Timer_50:TimerUDB:fifo_full\[2038]
Removing Rhs of wire \Dark_Timer_50:TimerUDB:status_3\[2039] = \Dark_Timer_50:TimerUDB:fifo_nempty\[2040]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:cs_addr_2\[2042] = Net_1934[1926]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:cs_addr_1\[2043] = \Dark_Timer_50:TimerUDB:trig_reg\[2031]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:cs_addr_0\[2044] = \Dark_Timer_50:TimerUDB:per_zero\[1962]
Removing Rhs of wire Net_2001[2222] = \Dark_Timer_150:Net_55\[2223]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_enable\[2239] = \Dark_Timer_150:TimerUDB:control_7\[2231]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_cmode_1\[2241] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_cmode_0\[2242] = zero[8]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_ic_1\[2245] = \Dark_Timer_150:TimerUDB:control_1\[2237]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:ctrl_ic_0\[2246] = \Dark_Timer_150:TimerUDB:control_0\[2238]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:timer_enable\[2250] = \Dark_Timer_150:TimerUDB:runmode_enable\[2323]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:run_mode\[2251] = \Dark_Timer_150:TimerUDB:hwEnable\[2252]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:run_mode\[2251] = \Dark_Timer_150:TimerUDB:control_7\[2231]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:trigger_enable\[2254] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:tc_i\[2256] = \Dark_Timer_150:TimerUDB:status_tc\[2253]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_13\[2262] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[2301]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_1\[2263] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\[2318]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_0\[2265] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\[2319]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:capt_fifo_load_int\[2267] = \Dark_Timer_150:TimerUDB:capt_int_temp\[2266]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_1\[2268] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN13_1\[2269]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN13_1\[2269] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2261]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_0\[2270] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN13_0\[2271]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN13_0\[2271] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2264]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_1\[2272] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN14_1\[2273]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN14_1\[2273] = \Dark_Timer_150:TimerUDB:control_1\[2237]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_0\[2274] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN14_0\[2275]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN14_0\[2275] = \Dark_Timer_150:TimerUDB:control_0\[2238]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_1\[2276] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2261]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_0\[2277] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2264]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_1\[2278] = \Dark_Timer_150:TimerUDB:control_1\[2237]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_0\[2279] = \Dark_Timer_150:TimerUDB:control_0\[2238]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_1\[2280] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2261]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_0\[2281] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2264]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_1\[2282] = \Dark_Timer_150:TimerUDB:control_1\[2237]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_0\[2283] = \Dark_Timer_150:TimerUDB:control_0\[2238]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\[2286] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_0\[2287] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\[2285]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eqi_0\[2289] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\[2288]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[2301] = \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_1\[2290]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_1\[2312] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2261]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN15_1\[2313] = \Dark_Timer_150:TimerUDB:int_capt_count_1\[2261]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_0\[2314] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2264]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODIN15_0\[2315] = \Dark_Timer_150:TimerUDB:int_capt_count_0\[2264]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2321] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2322] = one[24]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_6\[2325] = zero[8]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_5\[2326] = zero[8]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_4\[2327] = zero[8]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_0\[2328] = \Dark_Timer_150:TimerUDB:status_tc\[2253]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:status_1\[2329] = \Dark_Timer_150:TimerUDB:capt_int_temp\[2266]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:status_2\[2330] = \Dark_Timer_150:TimerUDB:fifo_full\[2331]
Removing Rhs of wire \Dark_Timer_150:TimerUDB:status_3\[2332] = \Dark_Timer_150:TimerUDB:fifo_nempty\[2333]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:cs_addr_2\[2335] = Net_2002[1927]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:cs_addr_1\[2336] = \Dark_Timer_150:TimerUDB:trig_reg\[2324]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:cs_addr_0\[2337] = \Dark_Timer_150:TimerUDB:per_zero\[2255]
Removing Lhs of wire \MODULE_12:g1:a0:newa_7\[2518] = Net_104_7[37]
Removing Lhs of wire MODIN16_7[2519] = Net_104_7[37]
Removing Lhs of wire \MODULE_12:g1:a0:newa_6\[2520] = Net_104_6[40]
Removing Lhs of wire MODIN16_6[2521] = Net_104_6[40]
Removing Lhs of wire \MODULE_12:g1:a0:newa_5\[2522] = Net_104_5[42]
Removing Lhs of wire MODIN16_5[2523] = Net_104_5[42]
Removing Lhs of wire \MODULE_12:g1:a0:newa_4\[2524] = Net_104_4[44]
Removing Lhs of wire MODIN16_4[2525] = Net_104_4[44]
Removing Lhs of wire \MODULE_12:g1:a0:newa_3\[2526] = Net_104_3[46]
Removing Lhs of wire MODIN16_3[2527] = Net_104_3[46]
Removing Lhs of wire \MODULE_12:g1:a0:newa_2\[2528] = Net_104_2[48]
Removing Lhs of wire MODIN16_2[2529] = Net_104_2[48]
Removing Lhs of wire \MODULE_12:g1:a0:newa_1\[2530] = Net_104_1[50]
Removing Lhs of wire MODIN16_1[2531] = Net_104_1[50]
Removing Lhs of wire \MODULE_12:g1:a0:newa_0\[2532] = Net_104_0[52]
Removing Lhs of wire MODIN16_0[2533] = Net_104_0[52]
Removing Lhs of wire \MODULE_12:g1:a0:newb_7\[2534] = MODIN17_7[2535]
Removing Lhs of wire MODIN17_7[2535] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:newb_6\[2536] = MODIN17_6[2537]
Removing Lhs of wire MODIN17_6[2537] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:newb_5\[2538] = MODIN17_5[2539]
Removing Lhs of wire MODIN17_5[2539] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:newb_4\[2540] = MODIN17_4[2541]
Removing Lhs of wire MODIN17_4[2541] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:newb_3\[2542] = MODIN17_3[2543]
Removing Lhs of wire MODIN17_3[2543] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:newb_2\[2544] = MODIN17_2[2545]
Removing Lhs of wire MODIN17_2[2545] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:newb_1\[2546] = MODIN17_1[2547]
Removing Lhs of wire MODIN17_1[2547] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:newb_0\[2548] = MODIN17_0[2549]
Removing Lhs of wire MODIN17_0[2549] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_7\[2550] = Net_104_7[37]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_6\[2551] = Net_104_6[40]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_5\[2552] = Net_104_5[42]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_4\[2553] = Net_104_4[44]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_3\[2554] = Net_104_3[46]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_2\[2555] = Net_104_2[48]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_1\[2556] = Net_104_1[50]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_0\[2557] = Net_104_0[52]
Removing Lhs of wire \MODULE_12:g1:a0:datab_7\[2558] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:datab_6\[2559] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:datab_5\[2560] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:datab_4\[2561] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:datab_3\[2562] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:datab_2\[2563] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:datab_1\[2564] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:datab_0\[2565] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_7\[2566] = Net_104_7[37]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_6\[2567] = Net_104_6[40]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_5\[2568] = Net_104_5[42]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_4\[2569] = Net_104_4[44]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_3\[2570] = Net_104_3[46]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_2\[2571] = Net_104_2[48]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_1\[2572] = Net_104_1[50]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_0\[2573] = Net_104_0[52]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_7\[2574] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_6\[2575] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_5\[2576] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_4\[2577] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_3\[2578] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_2\[2579] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_1\[2580] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_0\[2581] = zero[8]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:aeqb_0\[2590] = one[24]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:eq_0\[2591] = \MODULE_12:g1:a0:gx:u0:xnor_array_0\[2589]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:eqi_0\[2599] = \MODULE_12:g1:a0:gx:u0:eq_7\[2598]
Removing Lhs of wire \MODULE_13:g1:a0:newa_7\[2648] = Net_104_7[37]
Removing Lhs of wire MODIN18_7[2649] = Net_104_7[37]
Removing Lhs of wire \MODULE_13:g1:a0:newa_6\[2650] = Net_104_6[40]
Removing Lhs of wire MODIN18_6[2651] = Net_104_6[40]
Removing Lhs of wire \MODULE_13:g1:a0:newa_5\[2652] = Net_104_5[42]
Removing Lhs of wire MODIN18_5[2653] = Net_104_5[42]
Removing Lhs of wire \MODULE_13:g1:a0:newa_4\[2654] = Net_104_4[44]
Removing Lhs of wire MODIN18_4[2655] = Net_104_4[44]
Removing Lhs of wire \MODULE_13:g1:a0:newa_3\[2656] = Net_104_3[46]
Removing Lhs of wire MODIN18_3[2657] = Net_104_3[46]
Removing Lhs of wire \MODULE_13:g1:a0:newa_2\[2658] = Net_104_2[48]
Removing Lhs of wire MODIN18_2[2659] = Net_104_2[48]
Removing Lhs of wire \MODULE_13:g1:a0:newa_1\[2660] = Net_104_1[50]
Removing Lhs of wire MODIN18_1[2661] = Net_104_1[50]
Removing Lhs of wire \MODULE_13:g1:a0:newa_0\[2662] = Net_104_0[52]
Removing Lhs of wire MODIN18_0[2663] = Net_104_0[52]
Removing Lhs of wire \MODULE_13:g1:a0:newb_7\[2664] = MODIN19_7[2665]
Removing Lhs of wire MODIN19_7[2665] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:newb_6\[2666] = MODIN19_6[2667]
Removing Lhs of wire MODIN19_6[2667] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:newb_5\[2668] = MODIN19_5[2669]
Removing Lhs of wire MODIN19_5[2669] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:newb_4\[2670] = MODIN19_4[2671]
Removing Lhs of wire MODIN19_4[2671] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:newb_3\[2672] = MODIN19_3[2673]
Removing Lhs of wire MODIN19_3[2673] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:newb_2\[2674] = MODIN19_2[2675]
Removing Lhs of wire MODIN19_2[2675] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:newb_1\[2676] = MODIN19_1[2677]
Removing Lhs of wire MODIN19_1[2677] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:newb_0\[2678] = MODIN19_0[2679]
Removing Lhs of wire MODIN19_0[2679] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_7\[2680] = Net_104_7[37]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_6\[2681] = Net_104_6[40]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_5\[2682] = Net_104_5[42]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_4\[2683] = Net_104_4[44]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_3\[2684] = Net_104_3[46]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_2\[2685] = Net_104_2[48]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_1\[2686] = Net_104_1[50]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_0\[2687] = Net_104_0[52]
Removing Lhs of wire \MODULE_13:g1:a0:datab_7\[2688] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:datab_6\[2689] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:datab_5\[2690] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:datab_4\[2691] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:datab_3\[2692] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:datab_2\[2693] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:datab_1\[2694] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:datab_0\[2695] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_7\[2696] = Net_104_7[37]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_6\[2697] = Net_104_6[40]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_5\[2698] = Net_104_5[42]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_4\[2699] = Net_104_4[44]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_3\[2700] = Net_104_3[46]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_2\[2701] = Net_104_2[48]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_1\[2702] = Net_104_1[50]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_0\[2703] = Net_104_0[52]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_7\[2704] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_6\[2705] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_5\[2706] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_4\[2707] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_3\[2708] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_2\[2709] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_1\[2710] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_0\[2711] = zero[8]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:aeqb_0\[2720] = one[24]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:eq_0\[2721] = \MODULE_13:g1:a0:gx:u0:xnor_array_0\[2719]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:eqi_0\[2729] = \MODULE_13:g1:a0:gx:u0:eq_7\[2728]
Removing Lhs of wire \MODULE_14:g1:a0:newa_7\[2778] = Net_104_7[37]
Removing Lhs of wire MODIN20_7[2779] = Net_104_7[37]
Removing Lhs of wire \MODULE_14:g1:a0:newa_6\[2780] = Net_104_6[40]
Removing Lhs of wire MODIN20_6[2781] = Net_104_6[40]
Removing Lhs of wire \MODULE_14:g1:a0:newa_5\[2782] = Net_104_5[42]
Removing Lhs of wire MODIN20_5[2783] = Net_104_5[42]
Removing Lhs of wire \MODULE_14:g1:a0:newa_4\[2784] = Net_104_4[44]
Removing Lhs of wire MODIN20_4[2785] = Net_104_4[44]
Removing Lhs of wire \MODULE_14:g1:a0:newa_3\[2786] = Net_104_3[46]
Removing Lhs of wire MODIN20_3[2787] = Net_104_3[46]
Removing Lhs of wire \MODULE_14:g1:a0:newa_2\[2788] = Net_104_2[48]
Removing Lhs of wire MODIN20_2[2789] = Net_104_2[48]
Removing Lhs of wire \MODULE_14:g1:a0:newa_1\[2790] = Net_104_1[50]
Removing Lhs of wire MODIN20_1[2791] = Net_104_1[50]
Removing Lhs of wire \MODULE_14:g1:a0:newa_0\[2792] = Net_104_0[52]
Removing Lhs of wire MODIN20_0[2793] = Net_104_0[52]
Removing Lhs of wire \MODULE_14:g1:a0:newb_7\[2794] = MODIN21_7[2795]
Removing Lhs of wire MODIN21_7[2795] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:newb_6\[2796] = MODIN21_6[2797]
Removing Lhs of wire MODIN21_6[2797] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:newb_5\[2798] = MODIN21_5[2799]
Removing Lhs of wire MODIN21_5[2799] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:newb_4\[2800] = MODIN21_4[2801]
Removing Lhs of wire MODIN21_4[2801] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:newb_3\[2802] = MODIN21_3[2803]
Removing Lhs of wire MODIN21_3[2803] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:newb_2\[2804] = MODIN21_2[2805]
Removing Lhs of wire MODIN21_2[2805] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:newb_1\[2806] = MODIN21_1[2807]
Removing Lhs of wire MODIN21_1[2807] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:newb_0\[2808] = MODIN21_0[2809]
Removing Lhs of wire MODIN21_0[2809] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_7\[2810] = Net_104_7[37]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_6\[2811] = Net_104_6[40]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_5\[2812] = Net_104_5[42]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_4\[2813] = Net_104_4[44]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_3\[2814] = Net_104_3[46]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_2\[2815] = Net_104_2[48]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_1\[2816] = Net_104_1[50]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_0\[2817] = Net_104_0[52]
Removing Lhs of wire \MODULE_14:g1:a0:datab_7\[2818] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:datab_6\[2819] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:datab_5\[2820] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:datab_4\[2821] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:datab_3\[2822] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:datab_2\[2823] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:datab_1\[2824] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:datab_0\[2825] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_7\[2826] = Net_104_7[37]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_6\[2827] = Net_104_6[40]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_5\[2828] = Net_104_5[42]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_4\[2829] = Net_104_4[44]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_3\[2830] = Net_104_3[46]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_2\[2831] = Net_104_2[48]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_1\[2832] = Net_104_1[50]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_0\[2833] = Net_104_0[52]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_7\[2834] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_6\[2835] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_5\[2836] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_4\[2837] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_3\[2838] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_2\[2839] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_1\[2840] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_0\[2841] = zero[8]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:aeqb_0\[2850] = one[24]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:eq_0\[2851] = \MODULE_14:g1:a0:gx:u0:xnor_array_0\[2849]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:eqi_0\[2859] = \MODULE_14:g1:a0:gx:u0:eq_7\[2858]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:capture_last\\D\[2916] = Net_373[284]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:tc_reg_i\\D\[2917] = \Dark_Timer_100:TimerUDB:status_tc\[320]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:hwEnable_reg\\D\[2918] = \Dark_Timer_100:TimerUDB:control_7\[298]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:capture_out_reg_i\\D\[2919] = \Dark_Timer_100:TimerUDB:capt_fifo_load\[316]
Removing Lhs of wire \Servo_PWM:PWMUDB:min_kill_reg\\D\[2923] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:prevCapture\\D\[2924] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:trig_last\\D\[2925] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:ltch_kill_reg\\D\[2928] = one[24]
Removing Lhs of wire \Servo_PWM:PWMUDB:prevCompare1\\D\[2931] = \Servo_PWM:PWMUDB:cmp1\[656]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp1_status_reg\\D\[2932] = \Servo_PWM:PWMUDB:cmp1_status\[657]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status_reg\\D\[2933] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm_i_reg\\D\[2935] = \Servo_PWM:PWMUDB:pwm_i\[756]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm1_i_reg\\D\[2936] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm2_i_reg\\D\[2937] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:tc_i_reg\\D\[2938] = \Servo_PWM:PWMUDB:status_2\[651]
Removing Lhs of wire \Hall_Timer:TimerUDB:capture_last\\D\[2939] = Net_78[262]
Removing Lhs of wire \Hall_Timer:TimerUDB:tc_reg_i\\D\[2940] = \Hall_Timer:TimerUDB:status_tc\[1011]
Removing Lhs of wire \Hall_Timer:TimerUDB:hwEnable_reg\\D\[2941] = \Hall_Timer:TimerUDB:control_7\[989]
Removing Lhs of wire \Hall_Timer:TimerUDB:capture_out_reg_i\\D\[2942] = \Hall_Timer:TimerUDB:capt_fifo_load\[1007]
Removing Lhs of wire \Throttle_PWM:PWMUDB:min_kill_reg\\D\[2946] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:prevCapture\\D\[2947] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:trig_last\\D\[2948] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:ltch_kill_reg\\D\[2951] = one[24]
Removing Lhs of wire \Throttle_PWM:PWMUDB:prevCompare1\\D\[2954] = \Throttle_PWM:PWMUDB:cmp1\[1354]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp1_status_reg\\D\[2955] = \Throttle_PWM:PWMUDB:cmp1_status\[1355]
Removing Lhs of wire \Throttle_PWM:PWMUDB:cmp2_status_reg\\D\[2956] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm_i_reg\\D\[2958] = \Throttle_PWM:PWMUDB:pwm_i\[1454]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm1_i_reg\\D\[2959] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:pwm2_i_reg\\D\[2960] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:tc_i_reg\\D\[2961] = \Throttle_PWM:PWMUDB:status_2\[1349]
Removing Lhs of wire \PID_Timer:TimerUDB:capture_last\\D\[2962] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:tc_reg_i\\D\[2963] = \PID_Timer:TimerUDB:status_tc\[1703]
Removing Lhs of wire \PID_Timer:TimerUDB:hwEnable_reg\\D\[2964] = \PID_Timer:TimerUDB:control_7\[1681]
Removing Lhs of wire \PID_Timer:TimerUDB:capture_out_reg_i\\D\[2965] = \PID_Timer:TimerUDB:capt_fifo_load\[1699]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:capture_last\\D\[2966] = Net_373[284]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:tc_reg_i\\D\[2967] = \Dark_Timer_50:TimerUDB:status_tc\[1960]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:hwEnable_reg\\D\[2968] = \Dark_Timer_50:TimerUDB:control_7\[1938]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:capture_out_reg_i\\D\[2969] = \Dark_Timer_50:TimerUDB:capt_fifo_load\[1956]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:capture_last\\D\[2973] = Net_373[284]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:tc_reg_i\\D\[2974] = \Dark_Timer_150:TimerUDB:status_tc\[2253]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:hwEnable_reg\\D\[2975] = \Dark_Timer_150:TimerUDB:control_7\[2231]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:capture_out_reg_i\\D\[2976] = \Dark_Timer_150:TimerUDB:capt_fifo_load\[2249]

------------------------------------------------------
Aliased 0 equations, 704 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_162' (cost = 0):
Net_162 <= (not Net_68);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_104_0);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:s_0\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:s_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:fifo_load_polarized\' (cost = 1):
\Dark_Timer_100:TimerUDB:fifo_load_polarized\ <= ((not Net_373 and \Dark_Timer_100:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:timer_enable\' (cost = 0):
\Dark_Timer_100:TimerUDB:timer_enable\ <= (\Dark_Timer_100:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN2_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_0' (cost = 0):
add_vv_vv_MODGEN_4_0 <= (not MODIN2_0);

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN2_1 and not MODIN3_1)
	OR (MODIN2_1 and MODIN3_1));

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN2_0 and not MODIN3_0)
	OR (MODIN2_0 and MODIN3_0));

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 4):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not MODIN2_1 and not MODIN2_0 and not MODIN3_1 and not MODIN3_0)
	OR (not MODIN2_1 and not MODIN3_1 and MODIN2_0 and MODIN3_0)
	OR (not MODIN2_0 and not MODIN3_0 and MODIN2_1 and MODIN3_1)
	OR (MODIN2_1 and MODIN2_0 and MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\' (cost = 60):
\Dark_Timer_100:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ <= ((not MODIN2_1 and not MODIN2_0 and not MODIN3_1 and not MODIN3_0)
	OR (not MODIN2_1 and not MODIN3_1 and MODIN2_0 and MODIN3_0)
	OR (not MODIN2_0 and not MODIN3_0 and MODIN2_1 and MODIN3_1)
	OR (MODIN2_1 and MODIN2_0 and MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:cmp1\' (cost = 0):
\Servo_PWM:PWMUDB:cmp1\ <= (\Servo_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Servo_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \Servo_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Servo_PWM:PWMUDB:dith_count_1\ and \Servo_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Hall_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_78 and \Hall_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:timer_enable\' (cost = 0):
\Hall_Timer:TimerUDB:timer_enable\ <= (\Hall_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN6_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_0' (cost = 0):
add_vv_vv_MODGEN_7_0 <= (not MODIN6_0);

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN6_1 and not MODIN7_1)
	OR (MODIN6_1 and MODIN7_1));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN6_0 and not MODIN7_0)
	OR (MODIN6_0 and MODIN7_0));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_1\' (cost = 4):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_1\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\' (cost = 60):
\Hall_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:cmp1\' (cost = 0):
\Throttle_PWM:PWMUDB:cmp1\ <= (\Throttle_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Throttle_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Throttle_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Throttle_PWM:PWMUDB:dith_count_1\ and \Throttle_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PID_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\PID_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\PID_Timer:TimerUDB:timer_enable\' (cost = 0):
\PID_Timer:TimerUDB:timer_enable\ <= (\PID_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:fifo_load_polarized\' (cost = 1):
\Dark_Timer_50:TimerUDB:fifo_load_polarized\ <= ((not Net_373 and \Dark_Timer_50:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:timer_enable\' (cost = 0):
\Dark_Timer_50:TimerUDB:timer_enable\ <= (\Dark_Timer_50:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN10_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_0' (cost = 0):
add_vv_vv_MODGEN_12_0 <= (not MODIN10_0);

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN10_1 and not MODIN11_1)
	OR (MODIN10_1 and MODIN11_1));

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN10_0 and not MODIN11_0)
	OR (MODIN10_0 and MODIN11_0));

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 4):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\' (cost = 60):
\Dark_Timer_50:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:fifo_load_polarized\' (cost = 1):
\Dark_Timer_150:TimerUDB:fifo_load_polarized\ <= ((not Net_373 and \Dark_Timer_150:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:timer_enable\' (cost = 0):
\Dark_Timer_150:TimerUDB:timer_enable\ <= (\Dark_Timer_150:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\)
	OR (\Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (\Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 4):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\ and \Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\)
	OR (\Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\' (cost = 60):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\ <= ((not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer_150:TimerUDB:control_1\ and not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\)
	OR (not \Dark_Timer_150:TimerUDB:control_0\ and not \Dark_Timer_150:TimerUDB:int_capt_count_0\ and \Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\)
	OR (\Dark_Timer_150:TimerUDB:control_1\ and \Dark_Timer_150:TimerUDB:control_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Dark_Timer_150:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\' (cost = 0):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\ <= (not \Dark_Timer_150:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_7\ <= (not Net_104_7);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_6\ <= (Net_104_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_5\ <= (Net_104_5);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_4\ <= (not Net_104_4);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_3\ <= (not Net_104_3);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_2\ <= (Net_104_2);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= (not Net_104_1);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_1\ <= ((not Net_104_1 and not Net_104_0));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_2\ <= ((not Net_104_1 and not Net_104_0 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_3\ <= ((not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_4\ <= ((not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_5\ <= ((not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_6\ <= ((not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_6 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_6\ <= (not Net_104_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_3\ <= (Net_104_3);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_12:g1:a0:gx:u0:gt_4\ <= (Net_104_3
	OR Net_104_4);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_0\ <= (Net_104_0);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_12:g1:a0:gx:u0:gt_1\ <= (Net_104_0
	OR Net_104_1);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_7\ <= (not Net_104_7);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_6\ <= (not Net_104_6);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_5\ <= (Net_104_5);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_4\ <= (Net_104_4);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_3\ <= (not Net_104_3);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_2\ <= (not Net_104_2);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= (Net_104_1);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_1\ <= ((not Net_104_0 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_2\ <= ((not Net_104_2 and not Net_104_0 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_3\ <= ((not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_4\ <= ((not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_5\ <= ((not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_5 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_6\ <= ((not Net_104_6 and not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_5 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_6\ <= (Net_104_6);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_3\ <= (Net_104_3);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_4\ <= (not Net_104_4);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:gt_4\ <= ((Net_104_4 and Net_104_3));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_0\ <= (Net_104_0);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_1\ <= (not Net_104_1);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:gt_1\ <= ((Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_7\ <= (Net_104_7);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_6\ <= (not Net_104_6);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_5\ <= (not Net_104_5);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_4\ <= (Net_104_4);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_3\ <= (not Net_104_3);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_2\ <= (Net_104_2);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_1\ <= (Net_104_1);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_0\ <= (not Net_104_0);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_1\ <= ((not Net_104_0 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_2\ <= ((not Net_104_0 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_3\ <= ((not Net_104_3 and not Net_104_0 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_4\ <= ((not Net_104_3 and not Net_104_0 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_5\ <= ((not Net_104_5 and not Net_104_3 and not Net_104_0 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_6\ <= ((not Net_104_6 and not Net_104_5 and not Net_104_3 and not Net_104_0 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:gt_6\ <= (Net_104_6);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:gt_3\ <= (Net_104_3);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_4\ <= (not Net_104_4);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:gt_4\ <= ((Net_104_4 and Net_104_3));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:gt_0\ <= (Net_104_0);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_1\ <= (not Net_104_1);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:gt_1\ <= ((Net_104_1 and Net_104_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_7\ <= ((not Net_104_7 and not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_6 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:s_1\' (cost = 2):
\Row_Counter:MODULE_1:g2:a0:s_1\ <= ((not Net_104_0 and Net_104_1)
	OR (not Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Virtual signal \Dark_Timer_100:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Dark_Timer_100:TimerUDB:capt_fifo_load\ <= ((not Net_373 and \Dark_Timer_100:TimerUDB:control_7\ and \Dark_Timer_100:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_1' (cost = 8):
add_vv_vv_MODGEN_4_1 <= ((not MODIN2_0 and MODIN2_1)
	OR (not MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \Servo_PWM:PWMUDB:dith_count_0\ and \Servo_PWM:PWMUDB:dith_count_1\)
	OR (not \Servo_PWM:PWMUDB:dith_count_1\ and \Servo_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Virtual signal \Hall_Timer:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Hall_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_78 and \Hall_Timer:TimerUDB:control_7\ and \Hall_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_1' (cost = 8):
add_vv_vv_MODGEN_7_1 <= ((not MODIN6_0 and MODIN6_1)
	OR (not MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Throttle_PWM:PWMUDB:dith_count_0\ and \Throttle_PWM:PWMUDB:dith_count_1\)
	OR (not \Throttle_PWM:PWMUDB:dith_count_1\ and \Throttle_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_7\ <= ((not Net_104_7 and not Net_104_6 and not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_5 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_7\ <= ((not Net_104_6 and not Net_104_5 and not Net_104_3 and not Net_104_0 and Net_104_7 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Virtual signal \Dark_Timer_50:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Dark_Timer_50:TimerUDB:capt_fifo_load\ <= ((not Net_373 and \Dark_Timer_50:TimerUDB:control_7\ and \Dark_Timer_50:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_1' (cost = 8):
add_vv_vv_MODGEN_12_1 <= ((not MODIN10_0 and MODIN10_1)
	OR (not MODIN10_1 and MODIN10_0));

Note:  Virtual signal \Dark_Timer_150:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Dark_Timer_150:TimerUDB:capt_fifo_load\ <= ((not Net_373 and \Dark_Timer_150:TimerUDB:control_7\ and \Dark_Timer_150:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\' (cost = 8):
\Dark_Timer_150:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\ <= ((not \Dark_Timer_150:TimerUDB:int_capt_count_0\ and \Dark_Timer_150:TimerUDB:int_capt_count_1\)
	OR (not \Dark_Timer_150:TimerUDB:int_capt_count_1\ and \Dark_Timer_150:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_293' (cost = 8):
Net_293 <= ((not Net_104_7 and not Net_104_4 and not Net_104_3 and not Net_104_1 and not Net_104_0 and Net_104_6 and Net_104_5 and Net_104_2));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:s_2\' (cost = 3):
\Row_Counter:MODULE_1:g2:a0:s_2\ <= ((not Net_104_1 and Net_104_2)
	OR (not Net_104_0 and Net_104_2)
	OR (not Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1732' (cost = 8):
Net_1732 <= ((not Net_104_7 and not Net_104_6 and not Net_104_3 and not Net_104_2 and not Net_104_0 and Net_104_5 and Net_104_4 and Net_104_1));

Note:  Expanding virtual equation for 'Net_1747' (cost = 8):
Net_1747 <= ((not Net_104_6 and not Net_104_5 and not Net_104_3 and not Net_104_0 and Net_104_7 and Net_104_4 and Net_104_2 and Net_104_1));

Note:  Virtual signal Net_1934 with ( cost: 104 or cost_inv: 1)  > 90 or with size: 9 > 102 has been made a (soft) node.
Net_1934 <= (not Net_104_5
	OR not Net_104_4
	OR not Net_104_1
	OR Net_104_7
	OR Net_104_6
	OR Net_104_3
	OR Net_104_2
	OR Net_104_0
	OR not Net_230);

Note:  Virtual signal Net_2002 with ( cost: 104 or cost_inv: 1)  > 90 or with size: 9 > 102 has been made a (soft) node.
Net_2002 <= (not Net_104_7
	OR not Net_104_4
	OR not Net_104_2
	OR not Net_104_1
	OR Net_104_6
	OR Net_104_5
	OR Net_104_3
	OR Net_104_0
	OR not Net_230);


Substituting virtuals - pass 4:

Note:  Virtual signal Net_278 with ( cost: 104 or cost_inv: 1)  > 90 or with size: 9 > 102 has been made a (soft) node.
Net_278 <= (not Net_230
	OR not Net_104_6
	OR not Net_104_5
	OR not Net_104_2
	OR Net_104_7
	OR Net_104_4
	OR Net_104_3
	OR Net_104_1
	OR Net_104_0);

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:s_3\' (cost = 4):
\Row_Counter:MODULE_1:g2:a0:s_3\ <= ((not Net_104_2 and Net_104_3)
	OR (not Net_104_1 and Net_104_3)
	OR (not Net_104_0 and Net_104_3)
	OR (not Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:s_4\' (cost = 5):
\Row_Counter:MODULE_1:g2:a0:s_4\ <= ((not Net_104_3 and Net_104_4)
	OR (not Net_104_2 and Net_104_4)
	OR (not Net_104_1 and Net_104_4)
	OR (not Net_104_0 and Net_104_4)
	OR (not Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:s_5\' (cost = 6):
\Row_Counter:MODULE_1:g2:a0:s_5\ <= ((not Net_104_4 and Net_104_5)
	OR (not Net_104_3 and Net_104_5)
	OR (not Net_104_2 and Net_104_5)
	OR (not Net_104_1 and Net_104_5)
	OR (not Net_104_0 and Net_104_5)
	OR (not Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_104_6 and Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:s_6\' (cost = 7):
\Row_Counter:MODULE_1:g2:a0:s_6\ <= ((not Net_104_5 and Net_104_6)
	OR (not Net_104_4 and Net_104_6)
	OR (not Net_104_3 and Net_104_6)
	OR (not Net_104_2 and Net_104_6)
	OR (not Net_104_1 and Net_104_6)
	OR (not Net_104_0 and Net_104_6)
	OR (not Net_104_6 and Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\Row_Counter:MODULE_1:g2:a0:s_7\' (cost = 8):
\Row_Counter:MODULE_1:g2:a0:s_7\ <= ((not Net_104_6 and Net_104_7)
	OR (not Net_104_5 and Net_104_7)
	OR (not Net_104_4 and Net_104_7)
	OR (not Net_104_3 and Net_104_7)
	OR (not Net_104_2 and Net_104_7)
	OR (not Net_104_1 and Net_104_7)
	OR (not Net_104_0 and Net_104_7)
	OR (not Net_104_7 and Net_104_6 and Net_104_5 and Net_104_4 and Net_104_3 and Net_104_2 and Net_104_1 and Net_104_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 196 signals.
	Turned 7 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo_PWM:PWMUDB:final_capture\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_capture\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PID_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \MODULE_13:g1:a0:gx:u0:lt_7\ to zero
Aliasing \Servo_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Throttle_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[222] = zero[8]
Removing Lhs of wire \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[232] = zero[8]
Removing Lhs of wire \Dark_Timer_100:TimerUDB:trig_reg\[391] = \Dark_Timer_100:TimerUDB:control_7\[298]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_capture\[674] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[935] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[945] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[955] = zero[8]
Removing Lhs of wire \Hall_Timer:TimerUDB:trig_reg\[1083] = \Hall_Timer:TimerUDB:control_7\[989]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_capture\[1372] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1633] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1643] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1653] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:capt_fifo_load\[1699] = zero[8]
Removing Lhs of wire \PID_Timer:TimerUDB:trig_reg\[1713] = \PID_Timer:TimerUDB:control_7\[1681]
Removing Lhs of wire \Dark_Timer_50:TimerUDB:trig_reg\[2031] = \Dark_Timer_50:TimerUDB:control_7\[1938]
Removing Lhs of wire \Dark_Timer_150:TimerUDB:trig_reg\[2324] = \Dark_Timer_150:TimerUDB:control_7\[2231]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:gt_7\[2606] = Net_104_7[37]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:lt_7\[2735] = zero[8]
Removing Lhs of wire \Servo_PWM:PWMUDB:runmode_enable\\D\[2926] = \Servo_PWM:PWMUDB:control_7\[596]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill_reg\\D\[2934] = zero[8]
Removing Lhs of wire \Throttle_PWM:PWMUDB:runmode_enable\\D\[2949] = \Throttle_PWM:PWMUDB:control_7\[1294]
Removing Lhs of wire \Throttle_PWM:PWMUDB:final_kill_reg\\D\[2957] = zero[8]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj" -dcpsoc3 Design.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.705ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 17 October 2023 21:41:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj -d CY8C5868AXI-LP035 Design.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Row_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Servo_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Throttle_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_2\ kept \MODULE_12:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_2\ kept Net_104_7
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_1\ kept \MODULE_12:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_1\ kept \MODULE_12:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_0\ kept \MODULE_12:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_0\ kept \MODULE_12:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_2\ kept \MODULE_13:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_1\ kept \MODULE_13:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_1\ kept \MODULE_13:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_0\ kept \MODULE_13:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_0\ kept \MODULE_13:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_2\ kept \MODULE_14:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_2\ kept \MODULE_14:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_1\ kept \MODULE_14:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_1\ kept \MODULE_14:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_0\ kept \MODULE_14:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_0\ kept \MODULE_14:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \Servo_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Throttle_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PID_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \PID_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'dark_clock'. Fanout=6, Signal=Net_307
    Digital Clock 1: Automatic-assigning  clock 'throttle_clock'. Fanout=1, Signal=Net_10
    Digital Clock 2: Automatic-assigning  clock 'hall_clock'. Fanout=2, Signal=Net_3115
    Digital Clock 3: Automatic-assigning  clock 'servo_clock'. Fanout=1, Signal=Net_418
    Digital Clock 4: Automatic-assigning  clock 'pid_clock'. Fanout=2, Signal=Net_783
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Dark_Timer_100:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Servo_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: servo_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: servo_clock, EnableOut: Constant 1
    UDB Clk/Enable \Hall_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: hall_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: hall_clock, EnableOut: Constant 1
    UDB Clk/Enable \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: hall_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: hall_clock, EnableOut: Constant 1
    UDB Clk/Enable \Throttle_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: throttle_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: throttle_clock, EnableOut: Constant 1
    UDB Clk/Enable \PID_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pid_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pid_clock, EnableOut: Constant 1
    UDB Clk/Enable \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: pid_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pid_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_50:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_150:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
    UDB Clk/Enable \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: dark_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dark_clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: CSync(0):iocell.fb
        Effective Clock: CSync(0):iocell.fb
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Dark_Timer_150:TimerUDB:capture_last\, Duplicate of \Dark_Timer_100:TimerUDB:capture_last\ 
    MacroCell: Name=\Dark_Timer_150:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_373
        );
        Output = \Dark_Timer_150:TimerUDB:capture_last\ (fanout=1)

    Removing \Dark_Timer_50:TimerUDB:capture_last\, Duplicate of \Dark_Timer_100:TimerUDB:capture_last\ 
    MacroCell: Name=\Dark_Timer_50:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_373
        );
        Output = \Dark_Timer_50:TimerUDB:capture_last\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = VSync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSync(0)__PA ,
            fb => Net_68 ,
            pad => VSync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall_Sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall_Sensor(0)__PA ,
            fb => Net_78 ,
            pad => Hall_Sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CSync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CSync(0)__PA ,
            fb => Net_230 ,
            pad => CSync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Video(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Video(0)__PA ,
            analog_term => Net_520 ,
            pad => Video(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo(0)__PA ,
            pin_input => Net_3760 ,
            pad => Servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall_LED(0)__PA ,
            pin_input => Net_78 ,
            pad => Hall_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Throttle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Throttle(0)__PA ,
            pin_input => Net_105 ,
            pad => Throttle(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_278, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * 
              !Net_104_3 * Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_278 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_293, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * !Net_104_3 * 
              Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_293 (fanout=1)

    MacroCell: Name=\Dark_Timer_100:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer_100:TimerUDB:control_7\ * 
              \Dark_Timer_100:TimerUDB:capture_last\
        );
        Output = \Dark_Timer_100:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dark_Timer_100:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer_100:TimerUDB:control_7\ * 
              \Dark_Timer_100:TimerUDB:per_zero\
        );
        Output = \Dark_Timer_100:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Servo_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * \Servo_PWM:PWMUDB:tc_i\
        );
        Output = \Servo_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Hall_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_78 * \Hall_Timer:TimerUDB:control_7\ * 
              \Hall_Timer:TimerUDB:capture_last\
        );
        Output = \Hall_Timer:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Hall_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Timer:TimerUDB:control_7\ * 
              \Hall_Timer:TimerUDB:per_zero\
        );
        Output = \Hall_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Throttle_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:runmode_enable\ * 
              \Throttle_PWM:PWMUDB:tc_i\
        );
        Output = \Throttle_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PID_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PID_Timer:TimerUDB:control_7\ * \PID_Timer:TimerUDB:per_zero\
        );
        Output = \PID_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1732, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104_7 * !Net_104_6 * Net_104_5 * Net_104_4 * !Net_104_3 * 
              !Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_1732 (fanout=1)

    MacroCell: Name=Net_1747, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104_7 * !Net_104_6 * !Net_104_5 * Net_104_4 * !Net_104_3 * 
              Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_1747 (fanout=1)

    MacroCell: Name=Net_1934, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * !Net_104_7 * !Net_104_6 * Net_104_5 * Net_104_4 * 
              !Net_104_3 * !Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_1934 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_2002, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * Net_104_7 * !Net_104_6 * !Net_104_5 * Net_104_4 * 
              !Net_104_3 * Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_2002 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dark_Timer_50:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer_100:TimerUDB:capture_last\ * 
              \Dark_Timer_50:TimerUDB:control_7\
        );
        Output = \Dark_Timer_50:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dark_Timer_50:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer_50:TimerUDB:control_7\ * 
              \Dark_Timer_50:TimerUDB:per_zero\
        );
        Output = \Dark_Timer_50:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Dark_Timer_150:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer_100:TimerUDB:capture_last\ * 
              \Dark_Timer_150:TimerUDB:control_7\
        );
        Output = \Dark_Timer_150:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dark_Timer_150:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer_150:TimerUDB:control_7\ * 
              \Dark_Timer_150:TimerUDB:per_zero\
        );
        Output = \Dark_Timer_150:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_104_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_7
            + Net_68 * Net_104_6 * Net_104_5 * Net_104_4 * Net_104_3 * 
              Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_7 (fanout=7)

    MacroCell: Name=Net_104_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_6
            + Net_68 * Net_104_5 * Net_104_4 * Net_104_3 * Net_104_2 * 
              Net_104_1 * Net_104_0
        );
        Output = Net_104_6 (fanout=8)

    MacroCell: Name=Net_104_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_5
            + Net_68 * Net_104_4 * Net_104_3 * Net_104_2 * Net_104_1 * 
              Net_104_0
        );
        Output = Net_104_5 (fanout=9)

    MacroCell: Name=Net_104_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_4
            + Net_68 * Net_104_3 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_4 (fanout=10)

    MacroCell: Name=Net_104_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_3
            + Net_68 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_3 (fanout=11)

    MacroCell: Name=Net_104_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_2
            + Net_68 * Net_104_1 * Net_104_0
        );
        Output = Net_104_2 (fanout=12)

    MacroCell: Name=Net_104_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_68 * !Net_104_1 * Net_104_0
            + Net_68 * Net_104_1 * !Net_104_0
        );
        Output = Net_104_1 (fanout=13)

    MacroCell: Name=Net_104_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68 * !Net_104_0
        );
        Output = Net_104_0 (fanout=14)

    MacroCell: Name=\Dark_Timer_100:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_373
        );
        Output = \Dark_Timer_100:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=MODIN2_1, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_278 * !\Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              MODIN2_0 * MODIN3_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              MODIN2_0 * !MODIN3_0
            + !Net_278 * MODIN2_1 * !MODIN2_0 * !MODIN3_1
            + !Net_278 * MODIN2_1 * !MODIN2_0 * MODIN3_0
        );
        Output = MODIN2_1 (fanout=3)

    MacroCell: Name=MODIN2_0, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * !\Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              !MODIN2_0 * MODIN3_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_1 * 
              !MODIN2_0 * !MODIN3_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_0 * 
              MODIN3_0
        );
        Output = MODIN2_0 (fanout=3)

    MacroCell: Name=\Dark_Timer_100:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              !MODIN2_0 * !MODIN3_1 * !MODIN3_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              MODIN2_0 * !MODIN3_1 * MODIN3_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_1 * 
              !MODIN2_0 * MODIN3_1 * !MODIN3_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_1 * 
              MODIN2_0 * MODIN3_1 * MODIN3_0
        );
        Output = \Dark_Timer_100:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Servo_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:control_7\
        );
        Output = \Servo_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Servo_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Servo_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_PWM:PWMUDB:prevCompare1\ * \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3760, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * 
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_3760 (fanout=1)

    MacroCell: Name=\Hall_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_78
        );
        Output = \Hall_Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=MODIN6_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * MODIN7_1
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * !MODIN7_0
        );
        Output = MODIN6_1 (fanout=3)

    MacroCell: Name=MODIN6_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Hall_Timer:TimerUDB:capt_fifo_load\
            + !MODIN6_1 * !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + MODIN6_1 * !MODIN6_0 * MODIN7_1 * !MODIN7_0
        );
        Output = MODIN6_0 (fanout=3)

    MacroCell: Name=\Hall_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Hall_Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * !MODIN6_0 * 
              !MODIN7_1 * !MODIN7_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * MODIN6_0 * 
              !MODIN7_1 * MODIN7_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * !MODIN6_0 * 
              MODIN7_1 * !MODIN7_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0 * 
              MODIN7_1 * MODIN7_0
        );
        Output = \Hall_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Throttle_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:control_7\
        );
        Output = \Throttle_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Throttle_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:cmp1_less\
        );
        Output = \Throttle_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Throttle_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Throttle_PWM:PWMUDB:prevCompare1\ * 
              \Throttle_PWM:PWMUDB:cmp1_less\
        );
        Output = \Throttle_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_105, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:runmode_enable\ * 
              \Throttle_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_105 (fanout=1)

    MacroCell: Name=Net_2355, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_783) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PID_Timer:TimerUDB:control_7\ * \PID_Timer:TimerUDB:per_zero\
        );
        Output = Net_2355 (fanout=1)

    MacroCell: Name=MODIN10_1, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1934 * !\Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              MODIN10_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * MODIN10_0 * MODIN11_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * MODIN10_0 * !MODIN11_0
            + !Net_1934 * MODIN10_1 * !MODIN10_0 * !MODIN11_1
            + !Net_1934 * MODIN10_1 * !MODIN10_0 * MODIN11_0
        );
        Output = MODIN10_1 (fanout=3)

    MacroCell: Name=MODIN10_0, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1934 * !\Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              MODIN10_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * !MODIN10_0 * MODIN11_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              !MODIN10_0 * !MODIN11_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_0 * MODIN11_0
        );
        Output = MODIN10_0 (fanout=3)

    MacroCell: Name=\Dark_Timer_50:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * MODIN10_0 * !MODIN11_1 * MODIN11_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              !MODIN10_0 * MODIN11_1 * !MODIN11_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              MODIN10_0 * MODIN11_1 * MODIN11_0
        );
        Output = \Dark_Timer_50:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Dark_Timer_150:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\
        );
        Output = \Dark_Timer_150:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Dark_Timer_150:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer_150:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Dark_Timer_150:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              !\Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              !\Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer_150:TimerUDB:capt_int_temp\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
            chain_out => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_278 ,
            cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Dark_Timer_100:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Dark_Timer_100:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Dark_Timer_100:TimerUDB:status_2\ ,
            chain_in => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_418 ,
            cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_418 ,
            cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Servo_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Servo_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Servo_PWM:PWMUDB:status_3\ ,
            chain_in => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_3115 ,
            cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Hall_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_3115 ,
            cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \Hall_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Hall_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_3115 ,
            cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \Hall_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Hall_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_3115 ,
            cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Hall_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Hall_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Hall_Timer:TimerUDB:status_2\ ,
            chain_in => \Hall_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => \Throttle_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Throttle_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Throttle_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => \Throttle_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Throttle_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Throttle_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Throttle_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Throttle_PWM:PWMUDB:status_3\ ,
            chain_in => \Throttle_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_783 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            chain_out => \PID_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PID_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_783 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            chain_in => \PID_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \PID_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PID_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \PID_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_783 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            chain_in => \PID_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \PID_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PID_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \PID_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_783 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            z0_comb => \PID_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PID_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PID_Timer:TimerUDB:status_2\ ,
            chain_in => \PID_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PID_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_1934 ,
            cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
            chain_out => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_1934 ,
            cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_1934 ,
            cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_1934 ,
            cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Dark_Timer_50:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Dark_Timer_50:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Dark_Timer_50:TimerUDB:status_2\ ,
            chain_in => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_2002 ,
            cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
            chain_out => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_2002 ,
            cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_2002 ,
            cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
            chain_in => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_307 ,
            cs_addr_2 => Net_2002 ,
            cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
            cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Dark_Timer_150:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Dark_Timer_150:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Dark_Timer_150:TimerUDB:status_2\ ,
            chain_in => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Dark_Timer_100:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_278 ,
            clock => Net_307 ,
            status_3 => \Dark_Timer_100:TimerUDB:status_3\ ,
            status_2 => \Dark_Timer_100:TimerUDB:status_2\ ,
            status_1 => \Dark_Timer_100:TimerUDB:capt_int_temp\ ,
            status_0 => \Dark_Timer_100:TimerUDB:status_tc\ ,
            interrupt => Net_272 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Servo_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_418 ,
            status_3 => \Servo_PWM:PWMUDB:status_3\ ,
            status_2 => \Servo_PWM:PWMUDB:status_2\ ,
            status_0 => \Servo_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Hall_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_3115 ,
            status_3 => \Hall_Timer:TimerUDB:status_3\ ,
            status_2 => \Hall_Timer:TimerUDB:status_2\ ,
            status_1 => \Hall_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Hall_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_76 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Throttle_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \Throttle_PWM:PWMUDB:status_3\ ,
            status_2 => \Throttle_PWM:PWMUDB:status_2\ ,
            status_0 => \Throttle_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PID_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_783 ,
            status_3 => \PID_Timer:TimerUDB:status_3\ ,
            status_2 => \PID_Timer:TimerUDB:status_2\ ,
            status_0 => \PID_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dark_Timer_50:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1934 ,
            clock => Net_307 ,
            status_3 => \Dark_Timer_50:TimerUDB:status_3\ ,
            status_2 => \Dark_Timer_50:TimerUDB:status_2\ ,
            status_1 => \Dark_Timer_50:TimerUDB:capt_int_temp\ ,
            status_0 => \Dark_Timer_50:TimerUDB:status_tc\ ,
            interrupt => Net_1933 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dark_Timer_150:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2002 ,
            clock => Net_307 ,
            status_3 => \Dark_Timer_150:TimerUDB:status_3\ ,
            status_2 => \Dark_Timer_150:TimerUDB:status_2\ ,
            status_1 => \Dark_Timer_150:TimerUDB:capt_int_temp\ ,
            status_0 => \Dark_Timer_150:TimerUDB:status_tc\ ,
            interrupt => Net_2001 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_307 ,
            control_7 => \Dark_Timer_100:TimerUDB:control_7\ ,
            control_6 => \Dark_Timer_100:TimerUDB:control_6\ ,
            control_5 => \Dark_Timer_100:TimerUDB:control_5\ ,
            control_4 => \Dark_Timer_100:TimerUDB:control_4\ ,
            control_3 => \Dark_Timer_100:TimerUDB:control_3\ ,
            control_2 => \Dark_Timer_100:TimerUDB:control_2\ ,
            control_1 => MODIN3_1 ,
            control_0 => MODIN3_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Servo_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_418 ,
            control_7 => \Servo_PWM:PWMUDB:control_7\ ,
            control_6 => \Servo_PWM:PWMUDB:control_6\ ,
            control_5 => \Servo_PWM:PWMUDB:control_5\ ,
            control_4 => \Servo_PWM:PWMUDB:control_4\ ,
            control_3 => \Servo_PWM:PWMUDB:control_3\ ,
            control_2 => \Servo_PWM:PWMUDB:control_2\ ,
            control_1 => \Servo_PWM:PWMUDB:control_1\ ,
            control_0 => \Servo_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3115 ,
            control_7 => \Hall_Timer:TimerUDB:control_7\ ,
            control_6 => \Hall_Timer:TimerUDB:control_6\ ,
            control_5 => \Hall_Timer:TimerUDB:control_5\ ,
            control_4 => \Hall_Timer:TimerUDB:control_4\ ,
            control_3 => \Hall_Timer:TimerUDB:control_3\ ,
            control_2 => \Hall_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN7_1 ,
            control_0 => MODIN7_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Throttle_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \Throttle_PWM:PWMUDB:control_7\ ,
            control_6 => \Throttle_PWM:PWMUDB:control_6\ ,
            control_5 => \Throttle_PWM:PWMUDB:control_5\ ,
            control_4 => \Throttle_PWM:PWMUDB:control_4\ ,
            control_3 => \Throttle_PWM:PWMUDB:control_3\ ,
            control_2 => \Throttle_PWM:PWMUDB:control_2\ ,
            control_1 => \Throttle_PWM:PWMUDB:control_1\ ,
            control_0 => \Throttle_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_783 ,
            control_7 => \PID_Timer:TimerUDB:control_7\ ,
            control_6 => \PID_Timer:TimerUDB:control_6\ ,
            control_5 => \PID_Timer:TimerUDB:control_5\ ,
            control_4 => \PID_Timer:TimerUDB:control_4\ ,
            control_3 => \PID_Timer:TimerUDB:control_3\ ,
            control_2 => \PID_Timer:TimerUDB:control_2\ ,
            control_1 => \PID_Timer:TimerUDB:control_1\ ,
            control_0 => \PID_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_307 ,
            control_7 => \Dark_Timer_50:TimerUDB:control_7\ ,
            control_6 => \Dark_Timer_50:TimerUDB:control_6\ ,
            control_5 => \Dark_Timer_50:TimerUDB:control_5\ ,
            control_4 => \Dark_Timer_50:TimerUDB:control_4\ ,
            control_3 => \Dark_Timer_50:TimerUDB:control_3\ ,
            control_2 => \Dark_Timer_50:TimerUDB:control_2\ ,
            control_1 => MODIN11_1 ,
            control_0 => MODIN11_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_307 ,
            control_7 => \Dark_Timer_150:TimerUDB:control_7\ ,
            control_6 => \Dark_Timer_150:TimerUDB:control_6\ ,
            control_5 => \Dark_Timer_150:TimerUDB:control_5\ ,
            control_4 => \Dark_Timer_150:TimerUDB:control_4\ ,
            control_3 => \Dark_Timer_150:TimerUDB:control_3\ ,
            control_2 => \Dark_Timer_150:TimerUDB:control_2\ ,
            control_1 => \Dark_Timer_150:TimerUDB:control_1\ ,
            control_0 => \Dark_Timer_150:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Frame_Interrupt
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Target_Int_100
        PORT MAP (
            interrupt => Net_293 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Dark_Int_100
        PORT MAP (
            interrupt => Net_272 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Hall_Interrupt
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =PID_Interrupt
        PORT MAP (
            interrupt => Net_2355 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Dark_Int_50
        PORT MAP (
            interrupt => Net_1933 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Dark_Int_150
        PORT MAP (
            interrupt => Net_2001 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Target_Int_50
        PORT MAP (
            interrupt => Net_1732 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Target_Int_150
        PORT MAP (
            interrupt => Net_1747 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   17 :   55 :   72 : 23.61 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   48 :  144 :  192 : 25.00 %
  Unique P-terms              :   92 :  292 :  384 : 23.96 %
  Total P-terms               :   93 :      :      :        
  Datapath Cells              :   24 :    0 :   24 : 100.00 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    7 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    7 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.165ms
Tech Mapping phase: Elapsed time ==> 0s.223ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : CSync(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Hall_LED(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Hall_Sensor(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Servo(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Throttle(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : VSync(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Video(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Analog_CMP:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \Reference:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 75% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : CSync(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Hall_LED(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Hall_Sensor(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Servo(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Throttle(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : VSync(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Video(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Analog_CMP:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \Reference:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.429ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_520 {
    comp_0_vplus
    agl6_x_comp_0_vplus
    agl6
    agl6_x_p4_2
    p4_2
  }
  Net: Net_258 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_comp_0_vminus
    comp_0_vminus
  }
  Net: \Reference:Net_77\ {
  }
}
Map of item to net {
  comp_0_vplus                                     -> Net_520
  agl6_x_comp_0_vplus                              -> Net_520
  agl6                                             -> Net_520
  agl6_x_p4_2                                      -> Net_520
  p4_2                                             -> Net_520
  vidac_2_vout                                     -> Net_258
  agl4_x_vidac_2_vout                              -> Net_258
  agl4                                             -> Net_258
  agl4_x_comp_0_vminus                             -> Net_258
  comp_0_vminus                                    -> Net_258
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   29 :   19 :   48 :  60.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.38
                   Pterms :            3.21
               Macrocells :            1.66
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.111ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       4.96 :       2.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_3115 ,
        cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
        f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \Hall_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Hall_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(0,1)] contents:
datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_3115 ,
        cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
        f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \Hall_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Hall_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Servo_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Servo_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_PWM:PWMUDB:prevCompare1\ * \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Servo_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * \Servo_PWM:PWMUDB:tc_i\
        );
        Output = \Servo_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_418 ,
        cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Servo_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Servo_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Servo_PWM:PWMUDB:status_3\ ,
        chain_in => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Servo_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_418 ,
        status_3 => \Servo_PWM:PWMUDB:status_3\ ,
        status_2 => \Servo_PWM:PWMUDB:status_2\ ,
        status_0 => \Servo_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => \Throttle_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Throttle_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Throttle_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] contents:
datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_2002 ,
        cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
        chain_in => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(0,5)] contents:
datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_2002 ,
        cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
        chain_in => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Hall_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Timer:TimerUDB:control_7\ * 
              \Hall_Timer:TimerUDB:per_zero\
        );
        Output = \Hall_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN6_1, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * MODIN7_1
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * !MODIN7_0
        );
        Output = MODIN6_1 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Hall_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Hall_Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * !MODIN6_0 * 
              !MODIN7_1 * !MODIN7_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * MODIN6_0 * 
              !MODIN7_1 * MODIN7_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * !MODIN6_0 * 
              MODIN7_1 * !MODIN7_0
            + \Hall_Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0 * 
              MODIN7_1 * MODIN7_0
        );
        Output = \Hall_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_3115 ,
        cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
        f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Hall_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Hall_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Hall_Timer:TimerUDB:status_2\ ,
        chain_in => \Hall_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Hall_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_3115 ,
        status_3 => \Hall_Timer:TimerUDB:status_3\ ,
        status_2 => \Hall_Timer:TimerUDB:status_2\ ,
        status_1 => \Hall_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Hall_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_76 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3115 ,
        control_7 => \Hall_Timer:TimerUDB:control_7\ ,
        control_6 => \Hall_Timer:TimerUDB:control_6\ ,
        control_5 => \Hall_Timer:TimerUDB:control_5\ ,
        control_4 => \Hall_Timer:TimerUDB:control_4\ ,
        control_3 => \Hall_Timer:TimerUDB:control_3\ ,
        control_2 => \Hall_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN7_1 ,
        control_0 => MODIN7_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Servo_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:control_7\
        );
        Output = \Servo_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Hall_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_78 * \Hall_Timer:TimerUDB:control_7\ * 
              \Hall_Timer:TimerUDB:capture_last\
        );
        Output = \Hall_Timer:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=MODIN6_0, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Hall_Timer:TimerUDB:capt_fifo_load\
            + !MODIN6_1 * !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + MODIN6_1 * !MODIN6_0 * MODIN7_1 * !MODIN7_0
        );
        Output = MODIN6_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Hall_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3115) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_78
        );
        Output = \Hall_Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Hall_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_3115 ,
        cs_addr_1 => \Hall_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Hall_Timer:TimerUDB:per_zero\ ,
        f0_load => \Hall_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Hall_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Hall_Timer:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\Servo_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_418 ,
        control_7 => \Servo_PWM:PWMUDB:control_7\ ,
        control_6 => \Servo_PWM:PWMUDB:control_6\ ,
        control_5 => \Servo_PWM:PWMUDB:control_5\ ,
        control_4 => \Servo_PWM:PWMUDB:control_4\ ,
        control_3 => \Servo_PWM:PWMUDB:control_3\ ,
        control_2 => \Servo_PWM:PWMUDB:control_2\ ,
        control_1 => \Servo_PWM:PWMUDB:control_1\ ,
        control_0 => \Servo_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3760, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_418) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * 
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_3760 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_418 ,
        cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Throttle_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:control_7\
        );
        Output = \Throttle_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Throttle_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:runmode_enable\ * 
              \Throttle_PWM:PWMUDB:tc_i\
        );
        Output = \Throttle_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Throttle_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:cmp1_less\
        );
        Output = \Throttle_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Throttle_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Throttle_PWM:PWMUDB:prevCompare1\ * 
              \Throttle_PWM:PWMUDB:cmp1_less\
        );
        Output = \Throttle_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_105, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Throttle_PWM:PWMUDB:runmode_enable\ * 
              \Throttle_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_105 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => \Throttle_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Throttle_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Throttle_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Throttle_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Throttle_PWM:PWMUDB:status_3\ ,
        chain_in => \Throttle_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Throttle_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \Throttle_PWM:PWMUDB:status_3\ ,
        status_2 => \Throttle_PWM:PWMUDB:status_2\ ,
        status_0 => \Throttle_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Throttle_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \Throttle_PWM:PWMUDB:control_7\ ,
        control_6 => \Throttle_PWM:PWMUDB:control_6\ ,
        control_5 => \Throttle_PWM:PWMUDB:control_5\ ,
        control_4 => \Throttle_PWM:PWMUDB:control_4\ ,
        control_3 => \Throttle_PWM:PWMUDB:control_3\ ,
        control_2 => \Throttle_PWM:PWMUDB:control_2\ ,
        control_1 => \Throttle_PWM:PWMUDB:control_1\ ,
        control_0 => \Throttle_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_2002 ,
        cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
        chain_out => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(1,5)] contents:
datapathcell: Name =\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_2002 ,
        cs_addr_1 => \Dark_Timer_150:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_150:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_150:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Dark_Timer_150:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Dark_Timer_150:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Dark_Timer_150:TimerUDB:status_2\ ,
        chain_in => \Dark_Timer_150:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_104_7, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_7
            + Net_68 * Net_104_6 * Net_104_5 * Net_104_4 * Net_104_3 * 
              Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_7 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=10, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1732, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104_7 * !Net_104_6 * Net_104_5 * Net_104_4 * !Net_104_3 * 
              !Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_1732 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2355, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_783) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PID_Timer:TimerUDB:control_7\ * \PID_Timer:TimerUDB:per_zero\
        );
        Output = Net_2355 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_783 ,
        cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
        chain_out => \PID_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PID_Timer:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_104_4, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_4
            + Net_68 * Net_104_3 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_4 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PID_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PID_Timer:TimerUDB:control_7\ * \PID_Timer:TimerUDB:per_zero\
        );
        Output = \PID_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_104_3, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_3
            + Net_68 * Net_104_2 * Net_104_1 * Net_104_0
        );
        Output = Net_104_3 (fanout=11)
        Properties               : 
        {
        }
}

datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_783 ,
        cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
        z0_comb => \PID_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PID_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PID_Timer:TimerUDB:status_2\ ,
        chain_in => \PID_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PID_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\PID_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_783 ,
        status_3 => \PID_Timer:TimerUDB:status_3\ ,
        status_2 => \PID_Timer:TimerUDB:status_2\ ,
        status_0 => \PID_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=11, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2002, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * Net_104_7 * !Net_104_6 * !Net_104_5 * Net_104_4 * 
              !Net_104_3 * Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_2002 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Dark_Timer_50:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer_50:TimerUDB:control_7\ * 
              \Dark_Timer_50:TimerUDB:per_zero\
        );
        Output = \Dark_Timer_50:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=9, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1934, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * !Net_104_7 * !Net_104_6 * Net_104_5 * Net_104_4 * 
              !Net_104_3 * !Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_1934 (fanout=8)
        Properties               : 
        {
            soft = 1
        }
}

datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_1934 ,
        cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Dark_Timer_50:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Dark_Timer_50:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Dark_Timer_50:TimerUDB:status_2\ ,
        chain_in => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Dark_Timer_50:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1934 ,
        clock => Net_307 ,
        status_3 => \Dark_Timer_50:TimerUDB:status_3\ ,
        status_2 => \Dark_Timer_50:TimerUDB:status_2\ ,
        status_1 => \Dark_Timer_50:TimerUDB:capt_int_temp\ ,
        status_0 => \Dark_Timer_50:TimerUDB:status_tc\ ,
        interrupt => Net_1933 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_104_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_68 * !Net_104_1 * Net_104_0
            + Net_68 * Net_104_1 * !Net_104_0
        );
        Output = Net_104_1 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_104_0, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68 * !Net_104_0
        );
        Output = Net_104_0 (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dark_Timer_50:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer_100:TimerUDB:capture_last\ * 
              \Dark_Timer_50:TimerUDB:control_7\
        );
        Output = \Dark_Timer_50:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\Dark_Timer_100:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer_100:TimerUDB:control_7\ * 
              \Dark_Timer_100:TimerUDB:capture_last\
        );
        Output = \Dark_Timer_100:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Dark_Timer_150:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \Dark_Timer_100:TimerUDB:capture_last\ * 
              \Dark_Timer_150:TimerUDB:control_7\
        );
        Output = \Dark_Timer_150:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Dark_Timer_100:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_373
        );
        Output = \Dark_Timer_100:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_1934 ,
        cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
        chain_out => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Dark_Timer_100:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer_100:TimerUDB:control_7\ * 
              \Dark_Timer_100:TimerUDB:per_zero\
        );
        Output = \Dark_Timer_100:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dark_Timer_150:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer_150:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_278 ,
        cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Dark_Timer_100:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Dark_Timer_100:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Dark_Timer_100:TimerUDB:status_2\ ,
        chain_in => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Dark_Timer_100:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_278 ,
        clock => Net_307 ,
        status_3 => \Dark_Timer_100:TimerUDB:status_3\ ,
        status_2 => \Dark_Timer_100:TimerUDB:status_2\ ,
        status_1 => \Dark_Timer_100:TimerUDB:capt_int_temp\ ,
        status_0 => \Dark_Timer_100:TimerUDB:status_tc\ ,
        interrupt => Net_272 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_307 ,
        control_7 => \Dark_Timer_150:TimerUDB:control_7\ ,
        control_6 => \Dark_Timer_150:TimerUDB:control_6\ ,
        control_5 => \Dark_Timer_150:TimerUDB:control_5\ ,
        control_4 => \Dark_Timer_150:TimerUDB:control_4\ ,
        control_3 => \Dark_Timer_150:TimerUDB:control_3\ ,
        control_2 => \Dark_Timer_150:TimerUDB:control_2\ ,
        control_1 => \Dark_Timer_150:TimerUDB:control_1\ ,
        control_0 => \Dark_Timer_150:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Dark_Timer_150:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\
        );
        Output = \Dark_Timer_150:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Dark_Timer_150:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              !\Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * !\Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              !\Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              !\Dark_Timer_150:TimerUDB:int_capt_count_0\
            + !Net_2002 * \Dark_Timer_150:TimerUDB:control_1\ * 
              \Dark_Timer_150:TimerUDB:control_0\ * 
              \Dark_Timer_150:TimerUDB:capt_fifo_load\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_1\ * 
              \Dark_Timer_150:TimerUDB:int_capt_count_0\
        );
        Output = \Dark_Timer_150:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Dark_Timer_150:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dark_Timer_150:TimerUDB:control_7\ * 
              \Dark_Timer_150:TimerUDB:per_zero\
        );
        Output = \Dark_Timer_150:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_278 ,
        cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
        chain_out => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\Dark_Timer_150:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_2002 ,
        clock => Net_307 ,
        status_3 => \Dark_Timer_150:TimerUDB:status_3\ ,
        status_2 => \Dark_Timer_150:TimerUDB:status_2\ ,
        status_1 => \Dark_Timer_150:TimerUDB:capt_int_temp\ ,
        status_0 => \Dark_Timer_150:TimerUDB:status_tc\ ,
        interrupt => Net_2001 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=8, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1747, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104_7 * !Net_104_6 * !Net_104_5 * Net_104_4 * !Net_104_3 * 
              Net_104_2 * Net_104_1 * !Net_104_0
        );
        Output = Net_1747 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_104_2, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_2
            + Net_68 * Net_104_1 * Net_104_0
        );
        Output = Net_104_2 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_293, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * !Net_104_3 * 
              Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_293 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_783 ,
        cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
        chain_in => \PID_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \PID_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PID_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \PID_Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_104_5, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_5
            + Net_68 * Net_104_4 * Net_104_3 * Net_104_2 * Net_104_1 * 
              Net_104_0
        );
        Output = Net_104_5 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_104_6, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_230)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * Net_104_6
            + Net_68 * Net_104_5 * Net_104_4 * Net_104_3 * Net_104_2 * 
              Net_104_1 * Net_104_0
        );
        Output = Net_104_6 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PID_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_783 ,
        cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
        chain_in => \PID_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \PID_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PID_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \PID_Timer:TimerUDB:sT32:timerdp:u3\

controlcell: Name =\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_783 ,
        control_7 => \PID_Timer:TimerUDB:control_7\ ,
        control_6 => \PID_Timer:TimerUDB:control_6\ ,
        control_5 => \PID_Timer:TimerUDB:control_5\ ,
        control_4 => \PID_Timer:TimerUDB:control_4\ ,
        control_3 => \PID_Timer:TimerUDB:control_3\ ,
        control_2 => \PID_Timer:TimerUDB:control_2\ ,
        control_1 => \PID_Timer:TimerUDB:control_1\ ,
        control_0 => \PID_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=9, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_278, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_230 * !Net_104_7 * Net_104_6 * Net_104_5 * !Net_104_4 * 
              !Net_104_3 * Net_104_2 * !Net_104_1 * !Net_104_0
        );
        Output = Net_278 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_1934 ,
        cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
        chain_in => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Dark_Timer_50:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * MODIN10_0 * !MODIN11_1 * MODIN11_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              !MODIN10_0 * MODIN11_1 * !MODIN11_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              MODIN10_0 * MODIN11_1 * MODIN11_0
        );
        Output = \Dark_Timer_50:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN10_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1934 * !\Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              MODIN10_0
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * !MODIN10_0 * MODIN11_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              !MODIN10_0 * !MODIN11_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_0 * MODIN11_0
        );
        Output = MODIN10_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=MODIN10_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1934 * !\Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              MODIN10_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * MODIN10_0 * MODIN11_1
            + !Net_1934 * \Dark_Timer_50:TimerUDB:capt_fifo_load\ * 
              !MODIN10_1 * MODIN10_0 * !MODIN11_0
            + !Net_1934 * MODIN10_1 * !MODIN10_0 * !MODIN11_1
            + !Net_1934 * MODIN10_1 * !MODIN10_0 * MODIN11_0
        );
        Output = MODIN10_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_1934 ,
        cs_addr_1 => \Dark_Timer_50:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_50:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_50:TimerUDB:capt_fifo_load\ ,
        chain_in => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Dark_Timer_50:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_307 ,
        control_7 => \Dark_Timer_50:TimerUDB:control_7\ ,
        control_6 => \Dark_Timer_50:TimerUDB:control_6\ ,
        control_5 => \Dark_Timer_50:TimerUDB:control_5\ ,
        control_4 => \Dark_Timer_50:TimerUDB:control_4\ ,
        control_3 => \Dark_Timer_50:TimerUDB:control_3\ ,
        control_2 => \Dark_Timer_50:TimerUDB:control_2\ ,
        control_1 => MODIN11_1 ,
        control_0 => MODIN11_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN2_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_278 * !\Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              MODIN2_0 * MODIN3_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              MODIN2_0 * !MODIN3_0
            + !Net_278 * MODIN2_1 * !MODIN2_0 * !MODIN3_1
            + !Net_278 * MODIN2_1 * !MODIN2_0 * MODIN3_0
        );
        Output = MODIN2_1 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN2_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * !\Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              !MODIN2_0 * MODIN3_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_1 * 
              !MODIN2_0 * !MODIN3_1
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_0 * 
              MODIN3_0
        );
        Output = MODIN2_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dark_Timer_100:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_307) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              !MODIN2_0 * !MODIN3_1 * !MODIN3_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * !MODIN2_1 * 
              MODIN2_0 * !MODIN3_1 * MODIN3_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_1 * 
              !MODIN2_0 * MODIN3_1 * !MODIN3_0
            + !Net_278 * \Dark_Timer_100:TimerUDB:capt_fifo_load\ * MODIN2_1 * 
              MODIN2_0 * MODIN3_1 * MODIN3_0
        );
        Output = \Dark_Timer_100:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_278 ,
        cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
        chain_in => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,5)] contents:
datapathcell: Name =\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_307 ,
        cs_addr_2 => Net_278 ,
        cs_addr_1 => \Dark_Timer_100:TimerUDB:control_7\ ,
        cs_addr_0 => \Dark_Timer_100:TimerUDB:per_zero\ ,
        f0_load => \Dark_Timer_100:TimerUDB:capt_fifo_load\ ,
        chain_in => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Dark_Timer_100:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_307 ,
        control_7 => \Dark_Timer_100:TimerUDB:control_7\ ,
        control_6 => \Dark_Timer_100:TimerUDB:control_6\ ,
        control_5 => \Dark_Timer_100:TimerUDB:control_5\ ,
        control_4 => \Dark_Timer_100:TimerUDB:control_4\ ,
        control_3 => \Dark_Timer_100:TimerUDB:control_3\ ,
        control_2 => \Dark_Timer_100:TimerUDB:control_2\ ,
        control_1 => MODIN3_1 ,
        control_0 => MODIN3_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Dark_Int_100
        PORT MAP (
            interrupt => Net_272 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Dark_Int_150
        PORT MAP (
            interrupt => Net_2001 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Dark_Int_50
        PORT MAP (
            interrupt => Net_1933 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =Frame_Interrupt
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =Hall_Interrupt
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =PID_Interrupt
        PORT MAP (
            interrupt => Net_2355 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =Target_Int_100
        PORT MAP (
            interrupt => Net_293 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =Target_Int_150
        PORT MAP (
            interrupt => Net_1747 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =Target_Int_50
        PORT MAP (
            interrupt => Net_1732 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = VSync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSync(0)__PA ,
        fb => Net_68 ,
        pad => VSync(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CSync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CSync(0)__PA ,
        fb => Net_230 ,
        pad => CSync(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo(0)__PA ,
        pin_input => Net_3760 ,
        pad => Servo(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Throttle(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Throttle(0)__PA ,
        pin_input => Net_105 ,
        pad => Throttle(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Hall_Sensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Hall_Sensor(0)__PA ,
        fb => Net_78 ,
        pad => Hall_Sensor(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = Video(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Video(0)__PA ,
        analog_term => Net_520 ,
        pad => Video(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=3]: 
Pin : Name = Hall_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Hall_LED(0)__PA ,
        pin_input => Net_78 ,
        pad => Hall_LED(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_307 ,
            dclk_0 => Net_307_local ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local ,
            dclk_glb_2 => Net_3115 ,
            dclk_2 => Net_3115_local ,
            dclk_glb_3 => Net_418 ,
            dclk_3 => Net_418_local ,
            dclk_glb_4 => Net_783 ,
            dclk_4 => Net_783_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Analog_CMP:ctComp\
        PORT MAP (
            vplus => Net_520 ,
            vminus => Net_258 ,
            out => Net_373 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\Reference:viDAC8\
        PORT MAP (
            vout => Net_258 ,
            iout => \Reference:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL |         VSync(0) | FB(Net_68)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         CSync(0) | FB(Net_230)
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+----------------
   3 |   2 |     * |      NONE |         CMOS_OUT |         Servo(0) | In(Net_3760)
     |   4 |     * |      NONE |         CMOS_OUT |      Throttle(0) | In(Net_105)
     |   6 |     * |      NONE |      RES_PULL_UP |   Hall_Sensor(0) | FB(Net_78)
-----+-----+-------+-----------+------------------+------------------+----------------
   4 |   2 |     * |      NONE |      HI_Z_ANALOG |         Video(0) | Analog(Net_520)
-----+-----+-------+-----------+------------------+------------------+----------------
   6 |   3 |     * |      NONE |         CMOS_OUT |      Hall_LED(0) | In(Net_78)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.089ms
Digital Placement phase: Elapsed time ==> 2s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design_r.vh2" --pcf-path "Design.pco" --des-name "Design" --dsf-path "Design.dsf" --sdc-path "Design.sdc" --lib-path "Design_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.952ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.134ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Design_timing.html: Warning-1350: Asynchronous path(s) exist from "CSync(0)_PAD" to "dark_clock". See the timing report for details. (File=C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design_timing.html)
Timing report is in Design_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.479ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.949ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.950ms
API generation phase: Elapsed time ==> 1s.120ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.001ms
