,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/user_project_wrapper_dffram,user_project_wrapper,20th_june_fully_synthesized,Flow_completed,14h50m25s,2h55m28s,13752.529576587795,10.2784,6876.264788293897,9,5142.02,70677,0,0,0,0,0,0,0,528,0,-1,-1,4304600,555619,-239.65,-239.65,-239.65,-349.69,-20.0,-1117916.75,-1117916.75,-1117916.75,-1117916.75,-154305.31,1935178542,0.0,10.46,12.38,6.29,6.17,-1,54072,54690,30173,30791,0,0,0,70677,912,39,911,1273,5719,932,303,5097,7514,9808,121,2572,142316,2153,147041,16.666666666666668,60.0,40,AREA 0,5,50,1,180,180,0.55,0.45,sky130_fd_sc_hd,4,3
