{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 08:29:52 2015 " "Info: Processing started: Mon Sep 28 08:29:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux_2_1_estruc -c Mux_2_1_estruc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mux_2_1_estruc -c Mux_2_1_estruc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Or_2/Or_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Or_2/Or_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_2 " "Info: Found entity 1: Or_2" {  } { { "../Or_2/Or_2.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Or_2/Or_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Not_1/Not_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Not_1/Not_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_1 " "Info: Found entity 1: Not_1" {  } { { "../Not_1/Not_1.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Not_1/Not_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../And_2/And_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../And_2/And_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_2 " "Info: Found entity 1: And_2" {  } { { "../And_2/And_2.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/And_2/And_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_2_1_estruc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mux_2_1_estruc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1_estruc " "Info: Found entity 1: Mux_2_1_estruc" {  } { { "Mux_2_1_estruc.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Mux_2_1_estruc/Mux_2_1_estruc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux_2_1_estruc " "Info: Elaborating entity \"Mux_2_1_estruc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_2 And_2:conex1 " "Info: Elaborating entity \"And_2\" for hierarchy \"And_2:conex1\"" {  } { { "Mux_2_1_estruc.v" "conex1" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Mux_2_1_estruc/Mux_2_1_estruc.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_1 Not_1:conex3 " "Info: Elaborating entity \"Not_1\" for hierarchy \"Not_1:conex3\"" {  } { { "Mux_2_1_estruc.v" "conex3" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Mux_2_1_estruc/Mux_2_1_estruc.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_2 Or_2:conex4 " "Info: Elaborating entity \"Or_2\" for hierarchy \"Or_2:conex4\"" {  } { { "Mux_2_1_estruc.v" "conex4" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Mux_2_1_estruc/Mux_2_1_estruc.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a conex3 " "Error: Port \"a\" does not exist in macrofunction \"conex3\"" {  } { { "Mux_2_1_estruc.v" "conex3" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Mux_2_1_estruc/Mux_2_1_estruc.v" 10 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Error: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 28 08:29:52 2015 " "Error: Processing ended: Mon Sep 28 08:29:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
