\hypertarget{struct_sysctrl}{}\doxysection{Sysctrl Struct Reference}
\label{struct_sysctrl}\index{Sysctrl@{Sysctrl}}


SYSCTRL hardware registers.  




{\ttfamily \#include $<$sysctrl.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_sysctrl_a70785226a416f7b53ff219827ee810d4}\label{struct_sysctrl_a70785226a416f7b53ff219827ee810d4}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___i_n_t_e_n_c_l_r___type}{SYSCTRL\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 32) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_afc702e8594a998c7ef5c72017c2f614e}\label{struct_sysctrl_afc702e8594a998c7ef5c72017c2f614e}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___i_n_t_e_n_s_e_t___type}{SYSCTRL\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a4100bde368282e445015eef060076ff0}\label{struct_sysctrl_a4100bde368282e445015eef060076ff0}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___i_n_t_f_l_a_g___type}{SYSCTRL\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 32) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a7f5cc388f4d59b0481c3df6251d87ea0}\label{struct_sysctrl_a7f5cc388f4d59b0481c3df6251d87ea0}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___p_c_l_k_s_r___type}{SYSCTRL\+\_\+\+PCLKSR\+\_\+\+Type}} {\bfseries PCLKSR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/ 32) Power and Clocks Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a5835251be4edcbcdc1f42bf9cca2ace5}\label{struct_sysctrl_a5835251be4edcbcdc1f42bf9cca2ace5}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___x_o_s_c___type}{SYSCTRL\+\_\+\+XOSC\+\_\+\+Type}} {\bfseries XOSC}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 16) XOSC Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a597ffb03a03fa15bd1e573965571940e}\label{struct_sysctrl_a597ffb03a03fa15bd1e573965571940e}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_sysctrl_a6d0506bde409cd60f3286af82ed6275c}\label{struct_sysctrl_a6d0506bde409cd60f3286af82ed6275c}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___x_o_s_c32_k___type}{SYSCTRL\+\_\+\+XOSC32\+K\+\_\+\+Type}} {\bfseries XOSC32K}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 16) XOSC32K Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_ab037d32b141b79d8d29e3543cf705d05}\label{struct_sysctrl_ab037d32b141b79d8d29e3543cf705d05}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_sysctrl_a07bd14a2ca7ec863a549d296cf135acd}\label{struct_sysctrl_a07bd14a2ca7ec863a549d296cf135acd}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___o_s_c32_k___type}{SYSCTRL\+\_\+\+OSC32\+K\+\_\+\+Type}} {\bfseries OSC32K}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) OSC32K Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a96965d0cc47d570c8561d10dbb71b4ac}\label{struct_sysctrl_a96965d0cc47d570c8561d10dbb71b4ac}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___o_s_c_u_l_p32_k___type}{SYSCTRL\+\_\+\+OSCULP32\+K\+\_\+\+Type}} {\bfseries OSCULP32K}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1C (R/W 8) OSCULP32K Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a98fd1aac10742e0000698705b0dc62d5}\label{struct_sysctrl_a98fd1aac10742e0000698705b0dc62d5}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_sysctrl_a9a9451b83d7aa5e66e9efdea924adbd2}\label{struct_sysctrl_a9a9451b83d7aa5e66e9efdea924adbd2}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___o_s_c8_m___type}{SYSCTRL\+\_\+\+OSC8\+M\+\_\+\+Type}} {\bfseries OSC8M}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x20 (R/W 32) OSC8M Control A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a13f1cd783ef908775dd1a46e1057eddb}\label{struct_sysctrl_a13f1cd783ef908775dd1a46e1057eddb}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_f_l_l_c_t_r_l___type}{SYSCTRL\+\_\+\+DFLLCTRL\+\_\+\+Type}} {\bfseries DFLLCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x24 (R/W 16) DFLL Config. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_ac17b3aa7b7371d6fbf2973ddd3cfdf1a}\label{struct_sysctrl_ac17b3aa7b7371d6fbf2973ddd3cfdf1a}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved4} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_sysctrl_a271e4bd2e3391c0f20373109a359221d}\label{struct_sysctrl_a271e4bd2e3391c0f20373109a359221d}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_f_l_l_v_a_l___type}{SYSCTRL\+\_\+\+DFLLVAL\+\_\+\+Type}} {\bfseries DFLLVAL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x28 (R/W 32) DFLL Calibration Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a912fe549ccdb19e7d9aa87516983204b}\label{struct_sysctrl_a912fe549ccdb19e7d9aa87516983204b}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_f_l_l_m_u_l___type}{SYSCTRL\+\_\+\+DFLLMUL\+\_\+\+Type}} {\bfseries DFLLMUL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x2C (R/W 32) DFLL Multiplier. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a706b3e409be2224c66161da29837bab9}\label{struct_sysctrl_a706b3e409be2224c66161da29837bab9}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_f_l_l_s_y_n_c___type}{SYSCTRL\+\_\+\+DFLLSYNC\+\_\+\+Type}} {\bfseries DFLLSYNC}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x30 (R/W 8) DFLL Synchronization. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a759b571d858e8b2e7a4b252efb8a7a5f}\label{struct_sysctrl_a759b571d858e8b2e7a4b252efb8a7a5f}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved5} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_sysctrl_a9157590dce5faafde833fc1f5364559c}\label{struct_sysctrl_a9157590dce5faafde833fc1f5364559c}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___b_o_d33___type}{SYSCTRL\+\_\+\+BOD33\+\_\+\+Type}} {\bfseries BOD33}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x34 (R/W 32) 3.\+3V Brown-\/\+Out Detector (BOD33) Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_ab774496675b12af8e5376bcedea81b19}\label{struct_sysctrl_ab774496675b12af8e5376bcedea81b19}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved6} \mbox{[}0x4\mbox{]}
\item 
\mbox{\Hypertarget{struct_sysctrl_a46656a7a4a800c96a04343a9ba88cac9}\label{struct_sysctrl_a46656a7a4a800c96a04343a9ba88cac9}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_g___type}{SYSCTRL\+\_\+\+VREG\+\_\+\+Type}} {\bfseries VREG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x3C (R/W 16) VREG Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_sysctrl_a36d8121d6174294c132053db96bdb6d5}\label{struct_sysctrl_a36d8121d6174294c132053db96bdb6d5}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved7} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_sysctrl_af52dde24bfc29b423d587d22e3c6bec2}\label{struct_sysctrl_af52dde24bfc29b423d587d22e3c6bec2}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_f___type}{SYSCTRL\+\_\+\+VREF\+\_\+\+Type}} {\bfseries VREF}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x40 (R/W 32) VREF Control A. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SYSCTRL hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2sysctrl_8h}{sysctrl.\+h}}\end{DoxyCompactItemize}
