MDF Database:  version 1.0
MDF_INFO | cpld_toplevel | XC2C64A-5-VQ44
MACROCELL | 0 | 0 | gate_b_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 1 | io<31>
INPUTP | 1 | 80
EQ | 1 | 
   gate_b = !io<31>;	// (1 pt, 1 inp)

MACROCELL | 0 | 1 | gate_w_MC
ATTRIBUTES | 1074004738 | 0
INPUTS | 19 | io<31>  | lineCount<1>  | lineCount<3>  | lineCount<2>  | lineCount<4>  | lineCount<5>  | lineCount<6>  | lineCount<7>  | columnCount<4>  | columnCount<5>  | columnCount<6>  | columnCount<7>  | lineCount<8>  | columnCount<8>  | N_PZ_300  | columnCount<3>  | columnCount<2>  | columnCount<1>  | lineCount<0>
INPUTMC | 18 | 3 | 11 | 0 | 8 | 3 | 15 | 0 | 10 | 0 | 3 | 0 | 5 | 0 | 14 | 0 | 11 | 0 | 4 | 0 | 6 | 0 | 7 | 0 | 15 | 0 | 13 | 3 | 4 | 0 | 9 | 0 | 2 | 1 | 14 | 1 | 0
INPUTP | 1 | 80
EQ | 37 | 
   gate_w = !io<31>
	$ !lineCount<1> & !lineCount<3> & !lineCount<2> & 
	!lineCount<4> & !lineCount<5> & !lineCount<6> & lineCount<7> & 
	columnCount<4> & columnCount<5> & columnCount<6> & !columnCount<7> & 
	!lineCount<8> & !columnCount<8> & !N_PZ_300
	# columnCount<3> & !columnCount<2> & !columnCount<1> & 
	!lineCount<1> & !lineCount<3> & !lineCount<4> & !lineCount<5> & 
	!lineCount<6> & lineCount<7> & columnCount<4> & columnCount<5> & 
	columnCount<6> & !columnCount<7> & !lineCount<8> & !columnCount<8>
	# columnCount<3> & !columnCount<2> & !columnCount<1> & 
	!lineCount<3> & !lineCount<2> & !lineCount<4> & !lineCount<5> & 
	!lineCount<6> & lineCount<7> & columnCount<4> & columnCount<5> & 
	columnCount<6> & !columnCount<7> & !lineCount<8> & !columnCount<8>
	# lineCount<1> & lineCount<0> & lineCount<3> & 
	lineCount<2> & lineCount<4> & lineCount<5> & lineCount<6> & 
	!lineCount<7> & columnCount<4> & columnCount<5> & columnCount<6> & 
	!columnCount<7> & !lineCount<8> & !columnCount<8> & !N_PZ_300
	# io<31> & columnCount<3> & !columnCount<2> & 
	!columnCount<1> & lineCount<3> & lineCount<2> & lineCount<4> & 
	lineCount<5> & lineCount<6> & !lineCount<7> & columnCount<4> & 
	columnCount<5> & columnCount<6> & !columnCount<7> & !lineCount<8> & 
	!columnCount<8>
	# !io<31> & !columnCount<2> & !columnCount<1> & 
	lineCount<3> & lineCount<2> & lineCount<4> & lineCount<5> & 
	lineCount<6> & !lineCount<7> & columnCount<4> & columnCount<5> & 
	columnCount<6> & !columnCount<7> & !lineCount<8> & !columnCount<8> & 
	!N_PZ_300
	# io<31> & columnCount<3> & !columnCount<2> & 
	!columnCount<1> & lineCount<1> & lineCount<0> & lineCount<3> & 
	lineCount<4> & lineCount<5> & lineCount<6> & !lineCount<7> & 
	columnCount<4> & columnCount<5> & columnCount<6> & !columnCount<7> & 
	!lineCount<8> & !columnCount<8>
	# !io<31> & !columnCount<2> & !columnCount<1> & 
	lineCount<1> & lineCount<0> & lineCount<3> & lineCount<4> & 
	lineCount<5> & lineCount<6> & !lineCount<7> & columnCount<4> & 
	columnCount<5> & columnCount<6> & !columnCount<7> & !lineCount<8> & 
	!columnCount<8> & !N_PZ_300;	// (9 pt, 19 inp)

MACROCELL | 0 | 9 | columnCount<3>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 9 | 0 | 9 | 0 | 11 | 0 | 4 | 0 | 6 | 0 | 7 | 0 | 13 | 3 | 4 | 0 | 1 | 2 | 8
INPUTS | 5 | columnCount<3>  | csync  | columnCount<2>  | columnCount<1>  | columnCounter/cnt<0>
INPUTMC | 4 | 0 | 9 | 0 | 2 | 1 | 14 | 1 | 15
INPUTP | 1 | 12
EQ | 4 | 
   columnCount<3>.T := columnCount<3> & csync
	# !csync & columnCount<2> & columnCount<1> & 
	columnCounter/cnt<0>;	// (2 pt, 5 inp)
   columnCount<3>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 0 | 2 | columnCount<2>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 9 | 0 | 2 | 0 | 9 | 0 | 11 | 0 | 4 | 0 | 6 | 0 | 7 | 0 | 13 | 3 | 4 | 0 | 1
INPUTS | 4 | csync  | columnCount<2>  | columnCount<1>  | columnCounter/cnt<0>
INPUTMC | 3 | 0 | 2 | 1 | 14 | 1 | 15
INPUTP | 1 | 12
EQ | 3 | 
   columnCount<2>.T := csync & columnCount<2>
	# !csync & columnCount<1> & columnCounter/cnt<0>;	// (2 pt, 4 inp)
   columnCount<2>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 14 | columnCount<1>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 10 | 1 | 14 | 0 | 2 | 0 | 9 | 0 | 11 | 0 | 4 | 0 | 6 | 0 | 7 | 0 | 13 | 3 | 4 | 0 | 1
INPUTS | 3 | csync  | columnCount<1>  | columnCounter/cnt<0>
INPUTMC | 2 | 1 | 14 | 1 | 15
INPUTP | 1 | 12
EQ | 3 | 
   columnCount<1> := !csync & columnCount<1> & !columnCounter/cnt<0>
	# !csync & !columnCount<1> & columnCounter/cnt<0>;	// (2 pt, 3 inp)
   columnCount<1>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 15 | columnCounter/cnt<0>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 9 | 1 | 15 | 1 | 14 | 0 | 2 | 0 | 9 | 0 | 11 | 0 | 4 | 0 | 6 | 0 | 7 | 0 | 13
INPUTS | 2 | csync  | columnCounter/cnt<0>
INPUTMC | 1 | 1 | 15
INPUTP | 1 | 12
EQ | 2 | 
   columnCounter/cnt<0> := !csync & !columnCounter/cnt<0>;	// (1 pt, 2 inp)
   columnCounter/cnt<0>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 3 | 11 | lineCount<1>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 10 | 3 | 11 | 3 | 15 | 0 | 8 | 0 | 10 | 0 | 3 | 0 | 5 | 0 | 14 | 0 | 15 | 0 | 1 | 2 | 9
INPUTS | 3 | lineCount<1>  | vsync  | lineCount<0>
INPUTMC | 2 | 3 | 11 | 1 | 0
INPUTP | 1 | 17
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   lineCount<1> := lineCount<1> & !vsync & !lineCount<0>
	# !lineCount<1> & !vsync & lineCount<0>;	// (2 pt, 3 inp)
    lineCount<1>.CLK = csync;	// CTC	(1 pt, 1 inp)

MACROCELL | 1 | 0 | lineCount<0>_MC
ATTRIBUTES | 2290090752 | 0
OUTPUTMC | 11 | 1 | 0 | 3 | 11 | 3 | 15 | 0 | 8 | 0 | 10 | 0 | 3 | 0 | 5 | 0 | 14 | 0 | 15 | 0 | 1 | 2 | 10
INPUTS | 2 | vsync  | lineCount<0>
INPUTMC | 1 | 1 | 0
INPUTP | 1 | 17
LCT | 1 | 2 | Internal_Name
EQ | 2 | 
   lineCount<0> := !vsync & !lineCount<0>;	// (1 pt, 2 inp)
    lineCount<0>.CLK = csync;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 8 | lineCount<3>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 8 | 0 | 8 | 0 | 10 | 0 | 3 | 0 | 5 | 0 | 14 | 0 | 15 | 0 | 1 | 2 | 2
INPUTS | 5 | vsync  | lineCount<3>  | lineCount<1>  | lineCount<0>  | lineCount<2>
INPUTMC | 4 | 0 | 8 | 3 | 11 | 1 | 0 | 3 | 15
INPUTP | 1 | 17
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   lineCount<3>.T := vsync & lineCount<3>
	# lineCount<1> & !vsync & lineCount<0> & 
	lineCount<2>;	// (2 pt, 5 inp)
    lineCount<3>.CLK = csync;	// CTC	(1 pt, 1 inp)

MACROCELL | 3 | 15 | lineCount<2>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 9 | 3 | 15 | 0 | 8 | 0 | 10 | 0 | 3 | 0 | 5 | 0 | 14 | 0 | 15 | 0 | 1 | 2 | 5
INPUTS | 4 | vsync  | lineCount<2>  | lineCount<1>  | lineCount<0>
INPUTMC | 3 | 3 | 15 | 3 | 11 | 1 | 0
INPUTP | 1 | 17
LCT | 1 | 2 | Internal_Name
EQ | 3 | 
   lineCount<2>.T := vsync & lineCount<2>
	# lineCount<1> & !vsync & lineCount<0>;	// (2 pt, 4 inp)
    lineCount<2>.CLK = csync;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 10 | lineCount<4>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 7 | 0 | 10 | 0 | 3 | 0 | 5 | 0 | 14 | 0 | 15 | 0 | 1 | 2 | 1
INPUTS | 6 | vsync  | lineCount<4>  | lineCount<1>  | lineCount<0>  | lineCount<3>  | lineCount<2>
INPUTMC | 5 | 0 | 10 | 3 | 11 | 1 | 0 | 0 | 8 | 3 | 15
INPUTP | 1 | 17
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   lineCount<4>.T := vsync & lineCount<4>
	# lineCount<1> & !vsync & lineCount<0> & 
	lineCount<3> & lineCount<2>;	// (2 pt, 6 inp)
    lineCount<4>.CLK = csync;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 3 | lineCount<5>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 6 | 0 | 3 | 0 | 5 | 0 | 14 | 0 | 15 | 0 | 1 | 3 | 9
INPUTS | 7 | vsync  | lineCount<5>  | lineCount<1>  | lineCount<0>  | lineCount<3>  | lineCount<2>  | lineCount<4>
INPUTMC | 6 | 0 | 3 | 3 | 11 | 1 | 0 | 0 | 8 | 3 | 15 | 0 | 10
INPUTP | 1 | 17
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   lineCount<5>.T := vsync & lineCount<5>
	# lineCount<1> & !vsync & lineCount<0> & 
	lineCount<3> & lineCount<2> & lineCount<4>;	// (2 pt, 7 inp)
    lineCount<5>.CLK = csync;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 5 | lineCount<6>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 5 | 0 | 5 | 0 | 14 | 0 | 15 | 0 | 1 | 3 | 8
INPUTS | 8 | vsync  | lineCount<6>  | lineCount<1>  | lineCount<0>  | lineCount<3>  | lineCount<2>  | lineCount<4>  | lineCount<5>
INPUTMC | 7 | 0 | 5 | 3 | 11 | 1 | 0 | 0 | 8 | 3 | 15 | 0 | 10 | 0 | 3
INPUTP | 1 | 17
LCT | 1 | 2 | Internal_Name
EQ | 4 | 
   lineCount<6>.T := vsync & lineCount<6>
	# lineCount<1> & !vsync & lineCount<0> & 
	lineCount<3> & lineCount<2> & lineCount<4> & lineCount<5>;	// (2 pt, 8 inp)
    lineCount<6>.CLK = csync;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 14 | lineCount<7>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 4 | 0 | 14 | 0 | 15 | 0 | 1 | 3 | 7
INPUTS | 9 | vsync  | lineCount<7>  | lineCount<1>  | lineCount<0>  | lineCount<3>  | lineCount<2>  | lineCount<4>  | lineCount<5>  | lineCount<6>
INPUTMC | 8 | 0 | 14 | 3 | 11 | 1 | 0 | 0 | 8 | 3 | 15 | 0 | 10 | 0 | 3 | 0 | 5
INPUTP | 1 | 17
LCT | 1 | 2 | Internal_Name
EQ | 5 | 
   lineCount<7>.T := vsync & lineCount<7>
	# lineCount<1> & !vsync & lineCount<0> & 
	lineCount<3> & lineCount<2> & lineCount<4> & lineCount<5> & 
	lineCount<6>;	// (2 pt, 9 inp)
    lineCount<7>.CLK = csync;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 11 | columnCount<4>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 7 | 0 | 11 | 0 | 4 | 0 | 6 | 0 | 7 | 0 | 13 | 0 | 1 | 2 | 7
INPUTS | 6 | csync  | columnCount<4>  | columnCount<3>  | columnCount<2>  | columnCount<1>  | columnCounter/cnt<0>
INPUTMC | 5 | 0 | 11 | 0 | 9 | 0 | 2 | 1 | 14 | 1 | 15
INPUTP | 1 | 12
EQ | 4 | 
   columnCount<4>.T := csync & columnCount<4>
	# columnCount<3> & !csync & columnCount<2> & 
	columnCount<1> & columnCounter/cnt<0>;	// (2 pt, 6 inp)
   columnCount<4>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 0 | 4 | columnCount<5>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 6 | 0 | 4 | 0 | 6 | 0 | 7 | 0 | 13 | 0 | 1 | 2 | 6
INPUTS | 7 | csync  | columnCount<5>  | columnCount<3>  | columnCount<2>  | columnCount<1>  | columnCounter/cnt<0>  | columnCount<4>
INPUTMC | 6 | 0 | 4 | 0 | 9 | 0 | 2 | 1 | 14 | 1 | 15 | 0 | 11
INPUTP | 1 | 12
EQ | 4 | 
   columnCount<5>.T := csync & columnCount<5>
	# columnCount<3> & !csync & columnCount<2> & 
	columnCount<1> & columnCounter/cnt<0> & columnCount<4>;	// (2 pt, 7 inp)
   columnCount<5>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 0 | 6 | columnCount<6>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 5 | 0 | 6 | 0 | 7 | 0 | 13 | 0 | 1 | 2 | 4
INPUTS | 8 | csync  | columnCount<6>  | columnCount<3>  | columnCount<2>  | columnCount<1>  | columnCounter/cnt<0>  | columnCount<4>  | columnCount<5>
INPUTMC | 7 | 0 | 6 | 0 | 9 | 0 | 2 | 1 | 14 | 1 | 15 | 0 | 11 | 0 | 4
INPUTP | 1 | 12
EQ | 5 | 
   columnCount<6>.T := csync & columnCount<6>
	# columnCount<3> & !csync & columnCount<2> & 
	columnCount<1> & columnCounter/cnt<0> & columnCount<4> & 
	columnCount<5>;	// (2 pt, 8 inp)
   columnCount<6>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 0 | 7 | columnCount<7>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 4 | 0 | 7 | 0 | 13 | 0 | 1 | 2 | 3
INPUTS | 9 | csync  | columnCount<7>  | columnCount<3>  | columnCount<2>  | columnCount<1>  | columnCounter/cnt<0>  | columnCount<4>  | columnCount<5>  | columnCount<6>
INPUTMC | 8 | 0 | 7 | 0 | 9 | 0 | 2 | 1 | 14 | 1 | 15 | 0 | 11 | 0 | 4 | 0 | 6
INPUTP | 1 | 12
EQ | 5 | 
   columnCount<7>.T := csync & columnCount<7>
	# columnCount<3> & !csync & columnCount<2> & 
	columnCount<1> & columnCounter/cnt<0> & columnCount<4> & 
	columnCount<5> & columnCount<6>;	// (2 pt, 9 inp)
   columnCount<7>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 0 | 15 | lineCount<8>_MC
ATTRIBUTES | 2285896448 | 0
OUTPUTMC | 3 | 0 | 15 | 0 | 1 | 3 | 5
INPUTS | 10 | vsync  | lineCount<8>  | lineCount<1>  | lineCount<0>  | lineCount<3>  | lineCount<2>  | lineCount<4>  | lineCount<5>  | lineCount<6>  | lineCount<7>
INPUTMC | 9 | 0 | 15 | 3 | 11 | 1 | 0 | 0 | 8 | 3 | 15 | 0 | 10 | 0 | 3 | 0 | 5 | 0 | 14
INPUTP | 1 | 17
LCT | 1 | 2 | Internal_Name
EQ | 5 | 
   lineCount<8>.T := vsync & lineCount<8>
	# lineCount<1> & !vsync & lineCount<0> & 
	lineCount<3> & lineCount<2> & lineCount<4> & lineCount<5> & 
	lineCount<6> & lineCount<7>;	// (2 pt, 10 inp)
    lineCount<8>.CLK = csync;	// CTC	(1 pt, 1 inp)

MACROCELL | 0 | 13 | columnCount<8>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 3 | 0 | 13 | 0 | 1 | 2 | 14
INPUTS | 10 | csync  | columnCount<8>  | columnCount<3>  | columnCount<2>  | columnCount<1>  | columnCounter/cnt<0>  | columnCount<4>  | columnCount<5>  | columnCount<6>  | columnCount<7>
INPUTMC | 9 | 0 | 13 | 0 | 9 | 0 | 2 | 1 | 14 | 1 | 15 | 0 | 11 | 0 | 4 | 0 | 6 | 0 | 7
INPUTP | 1 | 12
EQ | 5 | 
   columnCount<8>.T := csync & columnCount<8>
	# columnCount<3> & !csync & columnCount<2> & 
	columnCount<1> & columnCounter/cnt<0> & columnCount<4> & 
	columnCount<5> & columnCount<6> & columnCount<7>;	// (2 pt, 10 inp)
   columnCount<8>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 3 | 4 | N_PZ_300_MC
ATTRIBUTES | 536871680 | 0
OUTPUTMC | 1 | 0 | 1
INPUTS | 3 | columnCount<3>  | columnCount<2>  | columnCount<1>
INPUTMC | 3 | 0 | 9 | 0 | 2 | 1 | 14
EQ | 2 | 
   N_PZ_300 = !columnCount<3> & !columnCount<2>
	# columnCount<3> & columnCount<2> & columnCount<1>;	// (2 pt, 3 inp)

MACROCELL | 2 | 0 | io<29>_MC
ATTRIBUTES | 2156167938 | 0
OUTPUTMC | 1 | 2 | 0
INPUTS | 10 | vsync  | io<29>  | refreshed  | targetDetected  | targetColumn<3>  | targetColumn<7>  | targetColumn<8>  | targetColumn<4>  | targetColumn<5>  | targetColumn<6>
INPUTMC | 9 | 2 | 0 | 2 | 12 | 1 | 1 | 2 | 8 | 2 | 3 | 2 | 14 | 2 | 7 | 2 | 6 | 2 | 4
INPUTP | 1 | 17
EQ | 11 | 
   io<29> := !vsync & io<29>
	# !refreshed & io<29>
	# vsync & targetDetected & refreshed & 
	!targetColumn<3> & !targetColumn<7> & !targetColumn<8>
	# vsync & targetDetected & refreshed & 
	!targetColumn<7> & !targetColumn<8> & !targetColumn<4>
	# vsync & targetDetected & refreshed & 
	!targetColumn<7> & !targetColumn<8> & !targetColumn<5>
	# vsync & targetDetected & refreshed & 
	!targetColumn<7> & !targetColumn<8> & !targetColumn<6>;	// (6 pt, 10 inp)
   io<29>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 1 | targetDetected_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 7 | 1 | 5 | 1 | 1 | 1 | 6 | 2 | 0 | 0 | 12 | 2 | 11 | 2 | 13
INPUTS | 3 | N_PZ_263  | vsync  | targetDetected
INPUTMC | 2 | 1 | 5 | 1 | 1
INPUTP | 1 | 17
EQ | 3 | 
   targetDetected := N_PZ_263
	# !vsync & targetDetected;	// (2 pt, 3 inp)
   targetDetected.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 5 | N_PZ_263_MC
ATTRIBUTES | 536871680 | 0
OUTPUTMC | 16 | 1 | 1 | 2 | 8 | 2 | 3 | 2 | 14 | 2 | 7 | 2 | 6 | 2 | 4 | 2 | 10 | 2 | 5 | 2 | 2 | 2 | 1 | 3 | 9 | 3 | 8 | 3 | 5 | 2 | 9 | 3 | 7
INPUTS | 11 | csync  | targetDetected  | numColumn<1>  | numColumn<3>  | N_PZ_325  | numColumn<4>  | numColumn<5>  | numColumn<6>  | numColumn<7>  | numColumn<8>  | numColumn<2>
INPUTMC | 10 | 1 | 1 | 1 | 10 | 1 | 3 | 1 | 4 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 8
INPUTP | 1 | 12
EQ | 6 | 
   N_PZ_263 = !csync & !targetDetected & numColumn<1> & 
	!numColumn<3> & !N_PZ_325 & !numColumn<4> & !numColumn<5> & 
	!numColumn<6> & !numColumn<7> & !numColumn<8>
	# !csync & !targetDetected & !numColumn<3> & 
	numColumn<2> & !N_PZ_325 & !numColumn<4> & !numColumn<5> & 
	!numColumn<6> & !numColumn<7> & !numColumn<8>;	// (2 pt, 11 inp)

MACROCELL | 1 | 10 | numColumn<1>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 10 | 1 | 10 | 1 | 8 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 5 | 1 | 6
INPUTS | 6 | vsync  | numColumn<1>  | csync  | io<28>  | io<27>  | numColumn<0>
INPUTMC | 2 | 1 | 10 | 1 | 13
INPUTP | 4 | 17 | 12 | 72 | 71
EQ | 6 | 
   numColumn<1> := vsync & numColumn<1>
	# !csync & !vsync & numColumn<1> & io<28> & io<27> & 
	!numColumn<0>
	# !csync & !vsync & !numColumn<1> & io<28> & io<27> & 
	numColumn<0>;	// (3 pt, 6 inp)
   numColumn<1>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 13 | numColumn<0>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 10 | 1 | 13 | 1 | 10 | 1 | 8 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 6
INPUTS | 5 | vsync  | numColumn<0>  | csync  | io<28>  | io<27>
INPUTMC | 1 | 1 | 13
INPUTP | 4 | 17 | 12 | 72 | 71
EQ | 3 | 
   numColumn<0> := vsync & numColumn<0>
	# !csync & !vsync & io<28> & io<27> & !numColumn<0>;	// (2 pt, 5 inp)
   numColumn<0>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 3 | numColumn<3>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 8 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 5 | 1 | 6
INPUTS | 9 | numColumn<3>  | N_PZ_325  | csync  | vsync  | numColumn<1>  | io<28>  | io<27>  | numColumn<0>  | numColumn<2>
INPUTMC | 5 | 1 | 3 | 1 | 4 | 1 | 10 | 1 | 13 | 1 | 8
INPUTP | 4 | 12 | 17 | 72 | 71
EQ | 4 | 
   numColumn<3>.T := numColumn<3> & !N_PZ_325
	# !csync & !vsync & numColumn<1> & io<28> & io<27> & 
	numColumn<0> & numColumn<2>;	// (2 pt, 9 inp)
   numColumn<3>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 8 | numColumn<2>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 9 | 1 | 8 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 5 | 1 | 6
INPUTS | 7 | vsync  | numColumn<2>  | csync  | numColumn<1>  | io<28>  | io<27>  | numColumn<0>
INPUTMC | 3 | 1 | 8 | 1 | 10 | 1 | 13
INPUTP | 4 | 17 | 12 | 72 | 71
EQ | 8 | 
   numColumn<2> := vsync & numColumn<2>
	# !csync & !vsync & !numColumn<1> & io<28> & io<27> & 
	numColumn<2>
	# !csync & !vsync & io<28> & io<27> & !numColumn<0> & 
	numColumn<2>
	# !csync & !vsync & numColumn<1> & io<28> & io<27> & 
	numColumn<0> & !numColumn<2>;	// (4 pt, 7 inp)
   numColumn<2>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 4 | N_PZ_325_MC
ATTRIBUTES | 536871680 | 0
OUTPUTMC | 7 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 5
INPUTS | 4 | vsync  | csync  | io<28>  | io<27>
INPUTP | 4 | 17 | 12 | 72 | 71
EQ | 2 | 
   N_PZ_325 = vsync
	# !csync & io<28> & io<27>;	// (2 pt, 4 inp)

MACROCELL | 1 | 2 | numColumn<4>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 7 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 5 | 1 | 6
INPUTS | 10 | N_PZ_325  | numColumn<4>  | csync  | vsync  | numColumn<1>  | io<28>  | io<27>  | numColumn<0>  | numColumn<3>  | numColumn<2>
INPUTMC | 6 | 1 | 4 | 1 | 2 | 1 | 10 | 1 | 13 | 1 | 3 | 1 | 8
INPUTP | 4 | 12 | 17 | 72 | 71
EQ | 4 | 
   numColumn<4>.T := !N_PZ_325 & numColumn<4>
	# !csync & !vsync & numColumn<1> & io<28> & io<27> & 
	numColumn<0> & numColumn<3> & numColumn<2>;	// (2 pt, 10 inp)
   numColumn<4>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 12 | numColumn<5>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 6 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 5 | 1 | 6
INPUTS | 11 | N_PZ_325  | numColumn<5>  | csync  | vsync  | numColumn<1>  | io<28>  | io<27>  | numColumn<0>  | numColumn<3>  | numColumn<2>  | numColumn<4>
INPUTMC | 7 | 1 | 4 | 1 | 12 | 1 | 10 | 1 | 13 | 1 | 3 | 1 | 8 | 1 | 2
INPUTP | 4 | 12 | 17 | 72 | 71
EQ | 4 | 
   numColumn<5>.T := !N_PZ_325 & numColumn<5>
	# !csync & !vsync & numColumn<1> & io<28> & io<27> & 
	numColumn<0> & numColumn<3> & numColumn<2> & numColumn<4>;	// (2 pt, 11 inp)
   numColumn<5>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 11 | numColumn<6>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 5 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 5 | 1 | 6
INPUTS | 12 | N_PZ_325  | numColumn<6>  | csync  | vsync  | numColumn<1>  | io<28>  | io<27>  | numColumn<0>  | numColumn<3>  | numColumn<2>  | numColumn<4>  | numColumn<5>
INPUTMC | 8 | 1 | 4 | 1 | 11 | 1 | 10 | 1 | 13 | 1 | 3 | 1 | 8 | 1 | 2 | 1 | 12
INPUTP | 4 | 12 | 17 | 72 | 71
EQ | 5 | 
   numColumn<6>.T := !N_PZ_325 & numColumn<6>
	# !csync & !vsync & numColumn<1> & io<28> & io<27> & 
	numColumn<0> & numColumn<3> & numColumn<2> & numColumn<4> & 
	numColumn<5>;	// (2 pt, 12 inp)
   numColumn<6>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 9 | numColumn<7>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 4 | 1 | 9 | 1 | 7 | 1 | 5 | 1 | 6
INPUTS | 13 | N_PZ_325  | numColumn<7>  | csync  | vsync  | numColumn<1>  | io<28>  | io<27>  | numColumn<0>  | numColumn<3>  | numColumn<2>  | numColumn<4>  | numColumn<5>  | numColumn<6>
INPUTMC | 9 | 1 | 4 | 1 | 9 | 1 | 10 | 1 | 13 | 1 | 3 | 1 | 8 | 1 | 2 | 1 | 12 | 1 | 11
INPUTP | 4 | 12 | 17 | 72 | 71
EQ | 5 | 
   numColumn<7>.T := !N_PZ_325 & numColumn<7>
	# !csync & !vsync & numColumn<1> & io<28> & io<27> & 
	numColumn<0> & numColumn<3> & numColumn<2> & numColumn<4> & 
	numColumn<5> & numColumn<6>;	// (2 pt, 13 inp)
   numColumn<7>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 7 | numColumn<8>_MC
ATTRIBUTES | 2151711488 | 0
OUTPUTMC | 3 | 1 | 7 | 1 | 5 | 1 | 6
INPUTS | 14 | N_PZ_325  | numColumn<8>  | csync  | vsync  | numColumn<1>  | io<28>  | io<27>  | numColumn<0>  | numColumn<3>  | numColumn<2>  | numColumn<4>  | numColumn<5>  | numColumn<6>  | numColumn<7>
INPUTMC | 10 | 1 | 4 | 1 | 7 | 1 | 10 | 1 | 13 | 1 | 3 | 1 | 8 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9
INPUTP | 4 | 12 | 17 | 72 | 71
EQ | 5 | 
   numColumn<8>.T := !N_PZ_325 & numColumn<8>
	# !csync & !vsync & numColumn<1> & io<28> & io<27> & 
	numColumn<0> & numColumn<3> & numColumn<2> & numColumn<4> & 
	numColumn<5> & numColumn<6> & numColumn<7>;	// (2 pt, 14 inp)
   numColumn<8>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 12 | refreshed_MC
ATTRIBUTES | 2155905856 | 0
OUTPUTMC | 5 | 2 | 15 | 2 | 0 | 0 | 12 | 2 | 11 | 2 | 13
INPUTS | 2 | vsync  | N_PZ_437
INPUTMC | 1 | 2 | 15
INPUTP | 1 | 17
EQ | 3 | 
   refreshed := !vsync;	// (1 pt, 1 inp)
   refreshed.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
    refreshed.CE = !N_PZ_437;	// (1 pt, 1 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 15 | N_PZ_437_MC
ATTRIBUTES | 536871680 | 0
OUTPUTMC | 1 | 2 | 12
INPUTS | 2 | vsync  | refreshed
INPUTMC | 1 | 2 | 12
INPUTP | 1 | 17
EQ | 1 | 
   N_PZ_437 = vsync & !refreshed;	// (1 pt, 2 inp)

MACROCELL | 2 | 8 | targetColumn<3>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 8 | 2 | 0 | 2 | 11
INPUTS | 4 | columnCount<3>  | N_PZ_263  | targetColumn<3>  | N_PZ_265
INPUTMC | 4 | 0 | 9 | 1 | 5 | 2 | 8 | 1 | 6
EQ | 3 | 
   targetColumn<3> := columnCount<3> & N_PZ_263
	# targetColumn<3> & N_PZ_265;	// (2 pt, 4 inp)
   targetColumn<3>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 1 | 6 | N_PZ_265_MC
ATTRIBUTES | 536871680 | 0
OUTPUTMC | 15 | 2 | 8 | 2 | 3 | 2 | 14 | 2 | 7 | 2 | 6 | 2 | 4 | 2 | 10 | 2 | 5 | 2 | 2 | 2 | 1 | 3 | 9 | 3 | 8 | 3 | 5 | 2 | 9 | 3 | 7
INPUTS | 14 | csync  | vsync  | targetDetected  | io<28>  | io<27>  | numColumn<1>  | numColumn<0>  | numColumn<2>  | numColumn<4>  | numColumn<5>  | numColumn<6>  | numColumn<7>  | numColumn<8>  | numColumn<3>
INPUTMC | 10 | 1 | 1 | 1 | 10 | 1 | 13 | 1 | 8 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 3
INPUTP | 4 | 12 | 17 | 72 | 71
EQ | 9 | 
   N_PZ_265 = csync & !vsync
	# !vsync & targetDetected
	# !vsync & io<28> & io<27>
	# !vsync & !numColumn<1> & !numColumn<0> & 
	!numColumn<2> & !numColumn<4> & !numColumn<5> & !numColumn<6> & 
	!numColumn<7> & !numColumn<8>
	# !vsync & !numColumn<1> & !numColumn<3> & 
	!numColumn<2> & !numColumn<4> & !numColumn<5> & !numColumn<6> & 
	!numColumn<7> & !numColumn<8>;	// (5 pt, 14 inp)

MACROCELL | 2 | 3 | targetColumn<7>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 3 | 2 | 0 | 2 | 11
INPUTS | 4 | columnCount<7>  | N_PZ_263  | N_PZ_265  | targetColumn<7>
INPUTMC | 4 | 0 | 7 | 1 | 5 | 1 | 6 | 2 | 3
EQ | 3 | 
   targetColumn<7> := columnCount<7> & N_PZ_263
	# N_PZ_265 & targetColumn<7>;	// (2 pt, 4 inp)
   targetColumn<7>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 14 | targetColumn<8>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 14 | 2 | 0 | 2 | 11
INPUTS | 4 | columnCount<8>  | N_PZ_263  | N_PZ_265  | targetColumn<8>
INPUTMC | 4 | 0 | 13 | 1 | 5 | 1 | 6 | 2 | 14
EQ | 3 | 
   targetColumn<8> := columnCount<8> & N_PZ_263
	# N_PZ_265 & targetColumn<8>;	// (2 pt, 4 inp)
   targetColumn<8>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 7 | targetColumn<4>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 7 | 2 | 0 | 2 | 11
INPUTS | 4 | columnCount<4>  | N_PZ_263  | N_PZ_265  | targetColumn<4>
INPUTMC | 4 | 0 | 11 | 1 | 5 | 1 | 6 | 2 | 7
EQ | 3 | 
   targetColumn<4> := columnCount<4> & N_PZ_263
	# N_PZ_265 & targetColumn<4>;	// (2 pt, 4 inp)
   targetColumn<4>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 6 | targetColumn<5>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 6 | 2 | 0 | 2 | 11
INPUTS | 4 | columnCount<5>  | N_PZ_263  | N_PZ_265  | targetColumn<5>
INPUTMC | 4 | 0 | 4 | 1 | 5 | 1 | 6 | 2 | 6
EQ | 3 | 
   targetColumn<5> := columnCount<5> & N_PZ_263
	# N_PZ_265 & targetColumn<5>;	// (2 pt, 4 inp)
   targetColumn<5>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 4 | targetColumn<6>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 4 | 2 | 0 | 2 | 11
INPUTS | 4 | columnCount<6>  | N_PZ_263  | N_PZ_265  | targetColumn<6>
INPUTMC | 4 | 0 | 6 | 1 | 5 | 1 | 6 | 2 | 4
EQ | 3 | 
   targetColumn<6> := columnCount<6> & N_PZ_263
	# N_PZ_265 & targetColumn<6>;	// (2 pt, 4 inp)
   targetColumn<6>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 0 | 12 | io<30>_MC
ATTRIBUTES | 2156167938 | 0
OUTPUTMC | 1 | 0 | 12
INPUTS | 13 | vsync  | io<30>  | refreshed  | targetDetected  | targetLine<8>  | targetLine<7>  | targetLine<0>  | targetLine<2>  | targetLine<3>  | targetLine<4>  | targetLine<5>  | targetLine<6>  | targetLine<1>
INPUTMC | 12 | 0 | 12 | 2 | 12 | 1 | 1 | 3 | 5 | 3 | 7 | 2 | 10 | 2 | 5 | 2 | 2 | 2 | 1 | 3 | 9 | 3 | 8 | 2 | 9
INPUTP | 1 | 17
EQ | 11 | 
   io<30> := !vsync & io<30>
	# !refreshed & io<30>
	# vsync & targetDetected & refreshed & 
	!targetLine<8> & !targetLine<7>
	# vsync & targetDetected & refreshed & 
	!targetLine<0> & !targetLine<2> & !targetLine<3> & !targetLine<4> & 
	!targetLine<5> & !targetLine<6> & !targetLine<8>
	# vsync & targetDetected & refreshed & 
	!targetLine<2> & !targetLine<3> & !targetLine<4> & !targetLine<5> & 
	!targetLine<6> & !targetLine<8> & !targetLine<1>;	// (5 pt, 13 inp)
   io<30>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 10 | targetLine<0>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 10 | 0 | 12 | 2 | 13
INPUTS | 4 | lineCount<0>  | N_PZ_263  | N_PZ_265  | targetLine<0>
INPUTMC | 4 | 1 | 0 | 1 | 5 | 1 | 6 | 2 | 10
EQ | 3 | 
   targetLine<0> := lineCount<0> & N_PZ_263
	# N_PZ_265 & targetLine<0>;	// (2 pt, 4 inp)
   targetLine<0>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 5 | targetLine<2>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 5 | 0 | 12 | 2 | 13
INPUTS | 4 | lineCount<2>  | N_PZ_263  | N_PZ_265  | targetLine<2>
INPUTMC | 4 | 3 | 15 | 1 | 5 | 1 | 6 | 2 | 5
EQ | 3 | 
   targetLine<2> := lineCount<2> & N_PZ_263
	# N_PZ_265 & targetLine<2>;	// (2 pt, 4 inp)
   targetLine<2>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 2 | targetLine<3>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 2 | 0 | 12 | 2 | 13
INPUTS | 4 | lineCount<3>  | N_PZ_263  | N_PZ_265  | targetLine<3>
INPUTMC | 4 | 0 | 8 | 1 | 5 | 1 | 6 | 2 | 2
EQ | 3 | 
   targetLine<3> := lineCount<3> & N_PZ_263
	# N_PZ_265 & targetLine<3>;	// (2 pt, 4 inp)
   targetLine<3>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 1 | targetLine<4>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 1 | 0 | 12 | 2 | 13
INPUTS | 4 | lineCount<4>  | N_PZ_263  | N_PZ_265  | targetLine<4>
INPUTMC | 4 | 0 | 10 | 1 | 5 | 1 | 6 | 2 | 1
EQ | 3 | 
   targetLine<4> := lineCount<4> & N_PZ_263
	# N_PZ_265 & targetLine<4>;	// (2 pt, 4 inp)
   targetLine<4>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 3 | 9 | targetLine<5>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 3 | 9 | 0 | 12 | 2 | 13
INPUTS | 4 | lineCount<5>  | N_PZ_263  | N_PZ_265  | targetLine<5>
INPUTMC | 4 | 0 | 3 | 1 | 5 | 1 | 6 | 3 | 9
EQ | 3 | 
   targetLine<5> := lineCount<5> & N_PZ_263
	# N_PZ_265 & targetLine<5>;	// (2 pt, 4 inp)
   targetLine<5>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 3 | 8 | targetLine<6>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 3 | 8 | 0 | 12 | 2 | 13
INPUTS | 4 | lineCount<6>  | N_PZ_263  | N_PZ_265  | targetLine<6>
INPUTMC | 4 | 0 | 5 | 1 | 5 | 1 | 6 | 3 | 8
EQ | 3 | 
   targetLine<6> := lineCount<6> & N_PZ_263
	# N_PZ_265 & targetLine<6>;	// (2 pt, 4 inp)
   targetLine<6>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 3 | 5 | targetLine<8>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 3 | 5 | 0 | 12 | 2 | 13
INPUTS | 4 | lineCount<8>  | N_PZ_263  | N_PZ_265  | targetLine<8>
INPUTMC | 4 | 0 | 15 | 1 | 5 | 1 | 6 | 3 | 5
EQ | 3 | 
   targetLine<8> := lineCount<8> & N_PZ_263
	# N_PZ_265 & targetLine<8>;	// (2 pt, 4 inp)
   targetLine<8>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 9 | targetLine<1>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 2 | 9 | 0 | 12 | 2 | 13
INPUTS | 4 | lineCount<1>  | N_PZ_263  | N_PZ_265  | targetLine<1>
INPUTMC | 4 | 3 | 11 | 1 | 5 | 1 | 6 | 2 | 9
EQ | 3 | 
   targetLine<1> := lineCount<1> & N_PZ_263
	# N_PZ_265 & targetLine<1>;	// (2 pt, 4 inp)
   targetLine<1>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 3 | 7 | targetLine<7>_MC
ATTRIBUTES | 2155905792 | 0
OUTPUTMC | 3 | 3 | 7 | 0 | 12 | 2 | 13
INPUTS | 4 | lineCount<7>  | N_PZ_263  | N_PZ_265  | targetLine<7>
INPUTMC | 4 | 0 | 14 | 1 | 5 | 1 | 6 | 3 | 7
EQ | 3 | 
   targetLine<7> := lineCount<7> & N_PZ_263
	# N_PZ_265 & targetLine<7>;	// (2 pt, 4 inp)
   targetLine<7>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 11 | led<0>_MC
ATTRIBUTES | 2156167938 | 0
OUTPUTMC | 1 | 2 | 11
INPUTS | 10 | vsync  | led<0>  | refreshed  | targetDetected  | targetColumn<3>  | targetColumn<7>  | targetColumn<8>  | targetColumn<4>  | targetColumn<5>  | targetColumn<6>
INPUTMC | 9 | 2 | 11 | 2 | 12 | 1 | 1 | 2 | 8 | 2 | 3 | 2 | 14 | 2 | 7 | 2 | 6 | 2 | 4
INPUTP | 1 | 17
EQ | 11 | 
   led<0> := !vsync & led<0>
	# !refreshed & led<0>
	# vsync & targetDetected & refreshed & 
	!targetColumn<3> & !targetColumn<7> & !targetColumn<8>
	# vsync & targetDetected & refreshed & 
	!targetColumn<7> & !targetColumn<8> & !targetColumn<4>
	# vsync & targetDetected & refreshed & 
	!targetColumn<7> & !targetColumn<8> & !targetColumn<5>
	# vsync & targetDetected & refreshed & 
	!targetColumn<7> & !targetColumn<8> & !targetColumn<6>;	// (6 pt, 10 inp)
   led<0>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

MACROCELL | 2 | 13 | led<1>_MC
ATTRIBUTES | 2156167938 | 0
OUTPUTMC | 1 | 2 | 13
INPUTS | 13 | vsync  | led<1>  | refreshed  | targetDetected  | targetLine<8>  | targetLine<7>  | targetLine<0>  | targetLine<2>  | targetLine<3>  | targetLine<4>  | targetLine<5>  | targetLine<6>  | targetLine<1>
INPUTMC | 12 | 2 | 13 | 2 | 12 | 1 | 1 | 3 | 5 | 3 | 7 | 2 | 10 | 2 | 5 | 2 | 2 | 2 | 1 | 3 | 9 | 3 | 8 | 2 | 9
INPUTP | 1 | 17
EQ | 11 | 
   led<1> := !vsync & led<1>
	# !refreshed & led<1>
	# vsync & targetDetected & refreshed & 
	!targetLine<8> & !targetLine<7>
	# vsync & targetDetected & refreshed & 
	!targetLine<0> & !targetLine<2> & !targetLine<3> & !targetLine<4> & 
	!targetLine<5> & !targetLine<6> & !targetLine<8>
	# vsync & targetDetected & refreshed & 
	!targetLine<2> & !targetLine<3> & !targetLine<4> & !targetLine<5> & 
	!targetLine<6> & !targetLine<8> & !targetLine<1>;	// (5 pt, 13 inp)
   led<1>.CLK  =  clk4mhz;	// GCK	(0 pt, 0 inp)
GLOBALS | 1 | 2 | clk4mhz

PIN | clk4mhz | 16384 | 64 | LVCMOS33 | 23 | 39 | 1 | 15 | 1 | 14 | 0 | 2 | 0 | 9 | 0 | 11 | 0 | 4 | 0 | 6 | 0 | 7 | 0 | 13 | 1 | 13 | 1 | 10 | 1 | 8 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 1 | 2 | 12 | 2 | 8 | 2 | 3 | 2 | 14 | 2 | 7 | 2 | 6 | 2 | 4 | 2 | 0 | 2 | 10 | 2 | 5 | 2 | 2 | 2 | 1 | 3 | 9 | 3 | 8 | 3 | 5 | 2 | 9 | 3 | 7 | 0 | 12 | 2 | 11 | 2 | 13
PIN | csync | 64 | 64 | LVCMOS33 | 12 | 21 | 1 | 15 | 1 | 14 | 0 | 2 | 0 | 9 | 0 | 11 | 0 | 4 | 0 | 6 | 0 | 7 | 0 | 13 | 1 | 13 | 1 | 10 | 1 | 8 | 1 | 4 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 5 | 1 | 6
PIN | io<31> | 64 | 64 | LVCMOS33 | 80 | 2 | 0 | 0 | 0 | 1
PIN | vsync | 64 | 64 | LVCMOS33 | 17 | 27 | 1 | 0 | 3 | 11 | 3 | 15 | 0 | 8 | 0 | 10 | 0 | 3 | 0 | 5 | 0 | 14 | 0 | 15 | 1 | 13 | 1 | 10 | 1 | 8 | 1 | 4 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 1 | 2 | 12 | 2 | 15 | 1 | 6 | 2 | 0 | 0 | 12 | 2 | 11 | 2 | 13
PIN | io<27> | 64 | 64 | LVCMOS33 | 71 | 11 | 1 | 13 | 1 | 10 | 1 | 8 | 1 | 4 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 6
PIN | io<28> | 64 | 64 | LVCMOS33 | 72 | 11 | 1 | 13 | 1 | 10 | 1 | 8 | 1 | 4 | 1 | 3 | 1 | 2 | 1 | 12 | 1 | 11 | 1 | 9 | 1 | 7 | 1 | 6
PIN | gate_b | 536871040 | 0 | LVCMOS33 | 11
PIN | gate_w | 536871040 | 0 | LVCMOS33 | 10
PIN | io<29> | 536871040 | 0 | LVCMOS33 | 73
PIN | io<30> | 536871040 | 0 | LVCMOS33 | 78
PIN | led<0> | 536871040 | 0 | LVCMOS33 | 59
PIN | led<1> | 536871040 | 0 | LVCMOS33 | 56
