<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item value="Local" key="pwm_design_1_wrapper_hw_platform_0-target"/>
	<item value="E:\Mycode\Verilog\pwm_dec1\pwm_dec1.runs\impl_1\pwm_design_1_wrapper.bit" key="pwm_design_1_wrapper_hw_platform_0-bitFile"/>
	<item value="pwm_design_1_wrapper_hw_platform_0" key="programfpga.hwplatform"/>
	<item value="Auto Detect" key="pwm_design_1_wrapper_hw_platform_0-device"/>
	<item value="false" key="pwm_design_1_wrapper_hw_platform_0-partial_bit"/>
	<item value="" key="pwm_design_1_wrapper_hw_platform_0-bmmFile"/>
</section>
