0.7
2020.2
Oct 14 2022
05:20:55
C:/Xilinx/DigitalSystem/HW2/HW2.sim/sim_1/synth/func/xsim/tb_uart_top_func_synth.v,1698555973,verilog,,C:/Xilinx/DigitalSystem/HW2/HW2.srcs/sim_1/new/tb_uart_top.v,,gen_counter_en;glbl;uart_top;uart_tx,,,,,,,,
C:/Xilinx/DigitalSystem/HW2/HW2.srcs/sim_1/new/tb_uart_top.v,1698555793,verilog,,,,tb_uart_top,,,,,,,,
