#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000217bb176780 .scope module, "testbench_bitparidade" "testbench_bitparidade" 2 3;
 .timescale 0 0;
v00000217bb142f00_0 .var "B1", 0 0;
v00000217bb142fa0_0 .var "B2", 0 0;
v00000217bb143040_0 .var "B3", 0 0;
v00000217bb1430e0_0 .var "B4", 0 0;
v00000217bb1c6840_0 .var "B5", 0 0;
v00000217bb1c68e0_0 .var "bitparidade", 0 0;
v00000217bb1c6980_0 .net "saida", 0 0, v00000217bb142e60_0;  1 drivers
S_00000217bb176910 .scope module, "uut" "bitparidade" 2 10, 3 1 0, S_00000217bb176780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "B1";
    .port_info 1 /INPUT 1 "B2";
    .port_info 2 /INPUT 1 "B3";
    .port_info 3 /INPUT 1 "B4";
    .port_info 4 /INPUT 1 "B5";
    .port_info 5 /INPUT 1 "bitparidade";
    .port_info 6 /OUTPUT 1 "saida";
v00000217bb12a9a0_0 .net "B1", 0 0, v00000217bb142f00_0;  1 drivers
v00000217bb12bc80_0 .net "B2", 0 0, v00000217bb142fa0_0;  1 drivers
v00000217bb176aa0_0 .net "B3", 0 0, v00000217bb143040_0;  1 drivers
v00000217bb176b40_0 .net "B4", 0 0, v00000217bb1430e0_0;  1 drivers
v00000217bb142d20_0 .net "B5", 0 0, v00000217bb1c6840_0;  1 drivers
v00000217bb142dc0_0 .net "bitparidade", 0 0, v00000217bb1c68e0_0;  1 drivers
v00000217bb142e60_0 .var "saida", 0 0;
E_00000217bb168e60/0 .event anyedge, v00000217bb142dc0_0, v00000217bb12a9a0_0, v00000217bb12bc80_0, v00000217bb176aa0_0;
E_00000217bb168e60/1 .event anyedge, v00000217bb176b40_0, v00000217bb142d20_0;
E_00000217bb168e60 .event/or E_00000217bb168e60/0, E_00000217bb168e60/1;
    .scope S_00000217bb176910;
T_0 ;
    %wait E_00000217bb168e60;
    %load/vec4 v00000217bb142dc0_0;
    %load/vec4 v00000217bb12a9a0_0;
    %load/vec4 v00000217bb12bc80_0;
    %xor;
    %load/vec4 v00000217bb176aa0_0;
    %xor;
    %load/vec4 v00000217bb176b40_0;
    %xor;
    %load/vec4 v00000217bb142d20_0;
    %xor;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb142e60_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb142e60_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000217bb176780;
T_1 ;
    %vpi_call 2 21 "$dumpfile", "bitparidade.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000217bb176780 {0 0 0};
    %vpi_call 2 24 "$monitor", "Time=%0t | B1=%b B2=%b B3=%b B4=%b B5=%b | bitparidade=%b | saida=%b", $time, v00000217bb142f00_0, v00000217bb142fa0_0, v00000217bb143040_0, v00000217bb1430e0_0, v00000217bb1c6840_0, v00000217bb1c68e0_0, v00000217bb1c6980_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb142f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb142fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb143040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1430e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1c6840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1c68e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb142f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb142fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb143040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb1430e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb1c6840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb1c68e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb142f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb142fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb143040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1430e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb1c6840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1c68e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb142f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb142fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb143040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb1430e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1c6840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb1c68e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb142f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb142fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb143040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1430e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1c6840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb1c68e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb142f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb142fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb143040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1430e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1c6840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1c68e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb142f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb142fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb143040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217bb1430e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1c6840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217bb1c68e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TBenchParidade.v";
    "./bitparidade.v";
