{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598478882335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598478882337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 18:54:39 2020 " "Processing started: Wed Aug 26 18:54:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598478882337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598478882337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598478882337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598478882638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598478882638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab1_FPGA_RTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab1_FPGA_RTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_FPGA_RTL-rtl " "Found design unit 1: Lab1_FPGA_RTL-rtl" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/Lab1_FPGA_RTL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598478894595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_FPGA_RTL " "Found entity 1: Lab1_FPGA_RTL" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/Lab1_FPGA_RTL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598478894595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598478894595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-logic " "Found design unit 1: pwm-logic" {  } { { "pwm.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/pwm.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598478894596 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/pwm.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598478894596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598478894596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_FPGA_RTL " "Elaborating entity \"Lab1_FPGA_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598478894642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speed Lab1_FPGA_RTL.vhd(36) " "Verilog HDL or VHDL warning at Lab1_FPGA_RTL.vhd(36): object \"speed\" assigned a value but never read" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/Lab1_FPGA_RTL.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598478894643 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_SW_pio Lab1_FPGA_RTL.vhd(39) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(39): signal \"fpga_SW_pio\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/Lab1_FPGA_RTL.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598478894643 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Lab1_FPGA_RTL.vhd(39) " "VHDL warning at Lab1_FPGA_RTL.vhd(39): comparison between unequal length operands always returns FALSE" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/Lab1_FPGA_RTL.vhd" 39 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598478894643 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_SW_pio Lab1_FPGA_RTL.vhd(41) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(41): signal \"fpga_SW_pio\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/Lab1_FPGA_RTL.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598478894643 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Lab1_FPGA_RTL.vhd(41) " "VHDL warning at Lab1_FPGA_RTL.vhd(41): comparison between unequal length operands always returns FALSE" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/Lab1_FPGA_RTL.vhd" 41 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598478894643 "|Lab1_FPGA_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwm " "Elaborating entity \"pwm\" for hierarchy \"pwm:pwm\"" {  } { { "Lab1_FPGA_RTL.vhd" "pwm" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Lab1_FPGA_RTL/Lab1_FPGA_RTL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598478894644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598478895441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598478895971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598478895971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598478896113 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598478896113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598478896113 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1598478896113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598478896113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598478896122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 26 18:54:56 2020 " "Processing ended: Wed Aug 26 18:54:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598478896122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598478896122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598478896122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598478896122 ""}
