#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Feb 20 03:49:25 2025
# Process ID: 18832
# Current directory: z:/Vivado/Projects/axi_vip_0_ex
# Command line: vivado.exe -notrace -source z:/Vivado/Projects/cpre_488_mp_1_temp/.Xil/axi_vip_0/tmp_axi_vip_0.srcs/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl
# Log file: z:/Vivado/Projects/axi_vip_0_ex/vivado.log
# Journal file: z:/Vivado/Projects/axi_vip_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source z:/Vivado/Projects/cpre_488_mp_1_temp/.Xil/axi_vip_0/tmp_axi_vip_0.srcs/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Vivado/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1034.902 ; gain = 0.000
INFO: [open_example_project] Loading IP Catalog...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Vivado/Projects/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Vivado/Projects/ip_repo/PPM_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'z:/Vivado/Projects/ip_repo/PPM_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Vivado/Projects/ip_repo/PPM_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'z:/Vivado/Projects/ip_repo/PPM_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Vivado/Projects/ip_repo/PPM_1.0'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: Currently there is no design <ex_sim> in project, so creating one...
Wrote  : <z:\Vivado\Projects\axi_vip_0_ex\axi_vip_0_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1034.902 ; gain = 0.000
INFO: Making design <ex_sim> as current_bd_design.
INFO: Currently the variable <design_name> is equal to "ex_sim".
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
Wrote  : <z:\Vivado\Projects\axi_vip_0_ex\axi_vip_0_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
Wrote  : <z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ui/bd_c2e8f4ab.ui> 
Slave segment '/axi_vip_slv/S_AXI/Reg' is being assigned into address space '/axi_vip_mst/Master_AXI' at <0x44A0_0000 [ 64K ]>.
INFO: [open_example_project] Rebuilding all the top level IPs ...
Wrote  : <z:\Vivado\Projects\axi_vip_0_ex\axi_vip_0_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
VHDL Output written to : z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.vhd
VHDL Output written to : z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/sim/ex_sim.vhd
VHDL Output written to : z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'ex_sim_axi_vip_mst_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_mst .
WARNING: [IP_Flow 19-5160] IP 'ex_sim_axi_vip_passthrough_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_passthrough .
WARNING: [IP_Flow 19-5160] IP 'ex_sim_axi_vip_slv_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_slv .
Exporting to file z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim.hwh
Generated Block Design Tcl file z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim_bd.tcl
Generated Hardware Definition File z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.hwdef
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'Z:/Vivado/Projects/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_slv_0.h'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
