#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb1ab704220 .scope module, "clock_divider_500" "clock_divider_500" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "clock_out"
L_0x7fb1ab715f70 .functor AND 1, L_0x7fb1ab715df0, L_0x7fb1ab715ed0, C4<1>, C4<1>;
L_0x7fb1ab7161c0 .functor AND 1, L_0x7fb1ab715f70, L_0x7fb1ab7160a0, C4<1>, C4<1>;
L_0x7fb1ab716350 .functor AND 1, L_0x7fb1ab7161c0, L_0x7fb1ab7162b0, C4<1>, C4<1>;
L_0x7fb1ab716530 .functor AND 1, L_0x7fb1ab716350, L_0x7fb1ab716460, C4<1>, C4<1>;
L_0x7fb1ab7166e0 .functor AND 1, L_0x7fb1ab716530, L_0x7fb1ab716640, C4<1>, C4<1>;
L_0x7fb1ab716140 .functor AND 1, L_0x7fb1ab7166e0, L_0x7fb1ab716820, C4<1>, C4<1>;
L_0x7fb1ab716b20 .functor AND 1, L_0x7fb1ab716140, L_0x7fb1ab716a80, C4<1>, C4<1>;
L_0x7fb1ab716d40 .functor AND 1, L_0x7fb1ab716b20, L_0x7fb1ab716c50, C4<1>, C4<1>;
L_0x7fb1ab716e90 .functor AND 1, L_0x7fb1ab716d40, L_0x7fb1ab716df0, C4<1>, C4<1>;
L_0x7fb1ab7170f0 .functor AND 1, L_0x7fb1ab716e90, L_0x7fb1ab716ff0, C4<1>, C4<1>;
L_0x7fb1ac0040f0 .functor BUFZ 1, L_0x7fb1ab7170f0, C4<0>, C4<0>, C4<0>;
v0x7fb1ab714c00_0 .net *"_s1", 0 0, L_0x7fb1ab715df0;  1 drivers
v0x7fb1ab714ca0_0 .net *"_s11", 0 0, L_0x7fb1ab7162b0;  1 drivers
v0x7fb1ab714d40_0 .net *"_s12", 0 0, L_0x7fb1ab716350;  1 drivers
v0x7fb1ab714de0_0 .net *"_s15", 0 0, L_0x7fb1ab716460;  1 drivers
v0x7fb1ab714e90_0 .net *"_s16", 0 0, L_0x7fb1ab716530;  1 drivers
v0x7fb1ab714f80_0 .net *"_s19", 0 0, L_0x7fb1ab716640;  1 drivers
v0x7fb1ab715030_0 .net *"_s20", 0 0, L_0x7fb1ab7166e0;  1 drivers
v0x7fb1ab7150e0_0 .net *"_s23", 0 0, L_0x7fb1ab716820;  1 drivers
v0x7fb1ab715190_0 .net *"_s24", 0 0, L_0x7fb1ab716140;  1 drivers
v0x7fb1ab7152a0_0 .net *"_s27", 0 0, L_0x7fb1ab716a80;  1 drivers
v0x7fb1ab715350_0 .net *"_s28", 0 0, L_0x7fb1ab716b20;  1 drivers
v0x7fb1ab715400_0 .net *"_s3", 0 0, L_0x7fb1ab715ed0;  1 drivers
v0x7fb1ab7154b0_0 .net *"_s31", 0 0, L_0x7fb1ab716c50;  1 drivers
v0x7fb1ab715560_0 .net *"_s32", 0 0, L_0x7fb1ab716d40;  1 drivers
v0x7fb1ab715610_0 .net *"_s35", 0 0, L_0x7fb1ab716df0;  1 drivers
v0x7fb1ab7156c0_0 .net *"_s36", 0 0, L_0x7fb1ab716e90;  1 drivers
v0x7fb1ab715770_0 .net *"_s39", 0 0, L_0x7fb1ab716ff0;  1 drivers
v0x7fb1ab715900_0 .net *"_s4", 0 0, L_0x7fb1ab715f70;  1 drivers
v0x7fb1ab715990_0 .net *"_s7", 0 0, L_0x7fb1ab7160a0;  1 drivers
v0x7fb1ab715a40_0 .net *"_s8", 0 0, L_0x7fb1ab7161c0;  1 drivers
o0x7fb1ab532068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb1ab715af0_0 .net "clock", 0 0, o0x7fb1ab532068;  0 drivers
v0x7fb1ab715ba0_0 .net "clock_out", 0 0, L_0x7fb1ac0040f0;  1 drivers
v0x7fb1ab715c30_0 .net "count", 17 0, v0x7fb1ab714990_0;  1 drivers
v0x7fb1ab715cc0_0 .net "load", 0 0, L_0x7fb1ab7170f0;  1 drivers
o0x7fb1ab5320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb1ab715d50_0 .net "reset", 0 0, o0x7fb1ab5320f8;  0 drivers
L_0x7fb1ab715df0 .part v0x7fb1ab714990_0, 0, 1;
L_0x7fb1ab715ed0 .part v0x7fb1ab714990_0, 1, 1;
L_0x7fb1ab7160a0 .part v0x7fb1ab714990_0, 2, 1;
L_0x7fb1ab7162b0 .part v0x7fb1ab714990_0, 3, 1;
L_0x7fb1ab716460 .part v0x7fb1ab714990_0, 4, 1;
L_0x7fb1ab716640 .part v0x7fb1ab714990_0, 5, 1;
L_0x7fb1ab716820 .part v0x7fb1ab714990_0, 8, 1;
L_0x7fb1ab716a80 .part v0x7fb1ab714990_0, 10, 1;
L_0x7fb1ab716c50 .part v0x7fb1ab714990_0, 11, 1;
L_0x7fb1ab716df0 .part v0x7fb1ab714990_0, 16, 1;
L_0x7fb1ab716ff0 .part v0x7fb1ab714990_0, 17, 1;
S_0x7fb1ab7043e0 .scope module, "Counter" "Counter_N_bit" 2 12, 3 1 0, S_0x7fb1ab704220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /INPUT 18 "Data_in"
    .port_info 5 /OUTPUT 18 "count"
P_0x7fb1ab7045a0 .param/l "N" 0 3 4, +C4<00000000000000000000000000010010>;
L_0x7fb1ab563008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb1ab7047b0_0 .net "CE", 0 0, L_0x7fb1ab563008;  1 drivers
L_0x7fb1ab563050 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb1ab714860_0 .net "Data_in", 17 0, L_0x7fb1ab563050;  1 drivers
v0x7fb1ab714900_0 .net "clock", 0 0, o0x7fb1ab532068;  alias, 0 drivers
v0x7fb1ab714990_0 .var "count", 17 0;
v0x7fb1ab714a20_0 .net "load", 0 0, L_0x7fb1ab7170f0;  alias, 1 drivers
v0x7fb1ab714af0_0 .net "reset", 0 0, o0x7fb1ab5320f8;  alias, 0 drivers
E_0x7fb1ab704760 .event posedge, v0x7fb1ab714900_0, v0x7fb1ab714af0_0;
    .scope S_0x7fb1ab7043e0;
T_0 ;
    %wait E_0x7fb1ab704760;
    %load/vec4 v0x7fb1ab714af0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x7fb1ab714990_0, 0, 18;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb1ab7047b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7fb1ab714990_0;
    %store/vec4 v0x7fb1ab714990_0, 0, 18;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fb1ab714a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7fb1ab714860_0;
    %store/vec4 v0x7fb1ab714990_0, 0, 18;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fb1ab714990_0;
    %addi 1, 0, 18;
    %store/vec4 v0x7fb1ab714990_0, 0, 18;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_divider_500.v";
    "./Counter_N_bit.v";
