<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ld_st_reg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ls_reg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ls_reg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ls_reg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ls_reg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ls_reg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ls_reg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ls_reg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ls_reg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ls_reg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ls_reg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ls_reg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ls_reg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ls_reg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ls_reg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ls_reg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ls_reg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ls_reg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ls_reg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ls_reg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ls_reg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ls_reg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ls_reg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ls_reg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ls_reg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ls_reg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ls_reg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ls_reg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ls_reg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ls_reg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ls_reg_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ls_reg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ls_reg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ls_reg_usage.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ls_reg_vtf.fdo"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ls_reg_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1364348315" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1364348315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364348600" xil_pn:in_ck="8558253047851616102" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1364348600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ld_st_reg.v"/>
      <outfile xil_pn:name="ls_reg_vtf.v"/>
    </transform>
    <transform xil_pn:end_ts="1364348315" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3212330636174054370" xil_pn:start_ts="1364348315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364348315" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8479240220390977440" xil_pn:start_ts="1364348315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364348315" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1325498516251311841" xil_pn:start_ts="1364348315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364348600" xil_pn:in_ck="8558253047851616102" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1364348600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ld_st_reg.v"/>
      <outfile xil_pn:name="ls_reg_vtf.v"/>
    </transform>
    <transform xil_pn:end_ts="1364348600" xil_pn:in_ck="8558253047851616102" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-35684419682725798" xil_pn:start_ts="1364348600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ls_reg_vtf.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1364346720" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1364346720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364346720" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5359231076610498159" xil_pn:start_ts="1364346720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364346720" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1325498516251311841" xil_pn:start_ts="1364346720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364346720" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1364346720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364346720" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4847226200215132947" xil_pn:start_ts="1364346720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364346720" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1364346720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364346720" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3978242634516517801" xil_pn:start_ts="1364346720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364346958" xil_pn:in_ck="170190342455516215" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5544436582507738994" xil_pn:start_ts="1364346952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ls_reg.lso"/>
      <outfile xil_pn:name="ls_reg.ngc"/>
      <outfile xil_pn:name="ls_reg.ngr"/>
      <outfile xil_pn:name="ls_reg.prj"/>
      <outfile xil_pn:name="ls_reg.stx"/>
      <outfile xil_pn:name="ls_reg.syr"/>
      <outfile xil_pn:name="ls_reg.xst"/>
      <outfile xil_pn:name="ls_reg_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1364346728" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361740214590" xil_pn:start_ts="1364346728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364346963" xil_pn:in_ck="5178377362540866" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3375926766179393856" xil_pn:start_ts="1364346958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ls_reg.bld"/>
      <outfile xil_pn:name="ls_reg.ngd"/>
      <outfile xil_pn:name="ls_reg_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1364346974" xil_pn:in_ck="5178377362540867" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-7060404927121445762" xil_pn:start_ts="1364346963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ls_reg.pcf"/>
      <outfile xil_pn:name="ls_reg_map.map"/>
      <outfile xil_pn:name="ls_reg_map.mrp"/>
      <outfile xil_pn:name="ls_reg_map.ncd"/>
      <outfile xil_pn:name="ls_reg_map.ngm"/>
      <outfile xil_pn:name="ls_reg_map.xrpt"/>
      <outfile xil_pn:name="ls_reg_summary.xml"/>
      <outfile xil_pn:name="ls_reg_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1364346990" xil_pn:in_ck="-1619314296659721764" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1364346974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ls_reg.ncd"/>
      <outfile xil_pn:name="ls_reg.pad"/>
      <outfile xil_pn:name="ls_reg.par"/>
      <outfile xil_pn:name="ls_reg.ptwx"/>
      <outfile xil_pn:name="ls_reg.unroutes"/>
      <outfile xil_pn:name="ls_reg.xpi"/>
      <outfile xil_pn:name="ls_reg_pad.csv"/>
      <outfile xil_pn:name="ls_reg_pad.txt"/>
      <outfile xil_pn:name="ls_reg_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1364346990" xil_pn:in_ck="5178377362540735" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1364346985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ls_reg.twr"/>
      <outfile xil_pn:name="ls_reg.twx"/>
    </transform>
  </transforms>

</generated_project>
