{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7vx485tffg1157-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "LOGIC_GATE_0": ""
    },
    "components": {
      "LOGIC_GATE_0": {
        "vlnv": "xilinx.com:module_ref:LOGIC_GATE:1.0",
        "xci_name": "design_1_LOGIC_GATE_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LOGIC_GATE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "high_port": {
            "direction": "O"
          },
          "low_port": {
            "direction": "O"
          }
        }
      }
    }
  }
}