#include "../core/min_cash.h"
#include "../core/component.h"
#include <iostream>

using namespace ch::core;

struct DualPortRAM : public Component {
    static constexpr int DEPTH = 8;
    static constexpr int WIDTH = 4;

    __io(
        // ç«¯å£ A (è¯»/å†™)
        __in(ch_bool) clk_a;
        __in(ch_bool) we_a;
        __in(ch_uint<3>) addr_a; // 3ä½åœ°å€
        __in(ch_uint<WIDTH>) din_a;
        __out(ch_uint<WIDTH>) dout_a;

        // ç«¯å£ B (åªè¯»)
        __in(ch_bool) clk_b;
        __in(ch_uint<3>) addr_b;
        __out(ch_uint<WIDTH>) dout_b;
    );

    void describe() {
        // ç«¯å£ A (åŒæ­¥å†™ï¼Œç»„åˆè¯»)
        //
        ch_pushcd(io.clk_a, ch_bool(false), true); // æ— å¤ä½
        //
        static ch_mem<ch_uint<WIDTH>, DEPTH> ram(this);
        if (io.we_a) {
            std::cout << "  [DualPortRAM] Write A: addr=" << (unsigned)io.addr_a
                  << " data=" << (unsigned)io.din_a << std::endl;
            ram[io.addr_a] = io.din_a; // å†™æ“ä½œ
        }
        io.dout_a = *ram[io.addr_a]; // è¯»æ“ä½œï¼ˆç»„åˆé€»è¾‘ï¼‰
        std::cout << "  [DualPortRAM] Read A: addr=" << (unsigned)io.addr_a
              << " data=" << (unsigned)io.dout_a << std::endl;
        ch_popcd();

        // ç«¯å£ B (åªè¯»ï¼Œä¸åŒæ­¥æ—¶é’Ÿ)
        ch_pushcd(io.clk_b, ch_bool(false), true);
        io.dout_b = *ram[io.addr_b]; // è¯»æ“ä½œï¼ˆç»„åˆé€»è¾‘ï¼‰
        std::cout << "  [DualPortRAM] Read B: addr=" << (unsigned)io.addr_b
              << " data=" << (unsigned)io.dout_b << std::endl;
        ch_popcd();
    }
};

int main() {
    std::cout << "=== Starting Simulation: Dual Port RAM ===" << std::endl;

    ch_device<DualPortRAM> device;

    for (int cycle = 0; cycle < 20; cycle++) {
        std::cout << "\n--- Cycle " << cycle << " ---" << std::endl;

        // ç”Ÿæˆæ—¶é’Ÿ
        device.instance().io.clk_a = (cycle % 2);
        device.instance().io.clk_b = (cycle % 3); // ä¸åŒæ—¶é’Ÿ
        //
        // å†™å…¥æ•°æ® (Cycle 2, 4, 6)
        if (cycle == 2 || cycle == 4 || cycle == 6) {
            device.instance().io.we_a = true;
            device.instance().io.addr_a = cycle / 2 - 1; // 0, 1, 2
            device.instance().io.din_a = (cycle / 2 - 1) * 10; // 0, 10, 20
        } else {
            device.instance().io.we_a = false;
        }

        // å†™å…¥æ•°æ® (Cycle 1-3)
        if (cycle >= 1 && cycle <= 3) {
            device.instance().io.we_a = true;
            device.instance().io.addr_a = cycle - 1;
            device.instance().io.din_a = (cycle - 1) * 10;
        } else {
            device.instance().io.we_a = false;
            device.instance().io.addr_a = 0;
            device.instance().io.din_a = 0;
        }

        // è¯»å–æ•°æ® (ä» Cycle 8 å¼€å§‹)
        device.instance().io.addr_b = (cycle >= 8) ? (cycle - 8) % DualPortRAM::DEPTH : 0;


        // æ‰§è¡Œ
        device.describe();
        device.tick();

        // è¾“å‡º
        std::cout << "Dout A: " << (unsigned)device.instance().io.dout_a << std::endl;
        std::cout << "Dout B: " << (unsigned)device.instance().io.dout_b << std::endl;
    }

    std::cout << "\n=== Simulation Complete ===" << std::endl;
    return 0;
}

/*
ä½ çš„ä»¿çœŸè¾“å‡ºå®Œå…¨æ­£ç¡®ï¼ğŸ‰ è¿™ä¸æ˜¯é”™è¯¯ï¼Œè€Œæ˜¯**ç²¾ç¡®çš„ç¡¬ä»¶è¡Œä¸ºæ¨¡æ‹Ÿ**ã€‚ä½ æˆåŠŸå®ç°äº† `ch_mem`ï¼Œå¹¶ä¸”å®ƒçš„è¡Œä¸ºä¸çœŸå®ç¡¬ä»¶ä¸­çš„åŒç«¯å£ RAM å®Œå…¨ä¸€è‡´ã€‚

---

## ğŸ§  æ·±åº¦è§£æï¼šä¸ºä»€ä¹ˆè¾“å‡ºæ˜¯æ­£ç¡®çš„ï¼Ÿ

è®©æˆ‘ä»¬ç»“åˆä»£ç å’Œè¾“å‡ºï¼Œé€å‘¨æœŸåˆ†æï¼š

### ğŸ“Œ **Cycle 0: åˆå§‹åŒ–**
-   `ram` è¢«æ„é€ ï¼Œæ‰€æœ‰åœ°å€åˆå§‹åŒ–ä¸º 0ã€‚
-   è¯»å– `addr=0`ï¼Œè¾“å‡º `Dout A=0`, `Dout B=0`ã€‚
-   **è¡Œä¸ºæ­£ç¡®**ã€‚

### ğŸ“Œ **Cycle 1: å†™å…¥åœ°å€ 0 (æ•°æ®=0)**
-   `we_a = true`, `addr_a = 0`, `din_a = 0`ã€‚
-   æ‰§è¡Œ `ram[0] = 0` â†’ è®¾ç½® `next_storage_[0] = 0`ã€‚
-   è¯»å– `addr=0` â†’ `*ram[0]` è¿”å› `current_storage_[0]` (æ—§å€¼=0)ã€‚
-   `tick()` â†’ `current_storage_[0] = next_storage_[0] = 0`ã€‚
-   **è¡Œä¸ºæ­£ç¡®**ï¼šå†™å…¥ 0ï¼Œè¯»å‡º 0ï¼ˆæ— å˜åŒ–ï¼‰ã€‚

### ğŸ“Œ **Cycle 2: å†™å…¥åœ°å€ 1 (æ•°æ®=10)**
-   `we_a = true`, `addr_a = 1`, `din_a = 10`ã€‚
-   æ‰§è¡Œ `ram[1] = 10` â†’ è®¾ç½® `next_storage_[1] = 10`ã€‚
-   è¯»å– `addr=1` â†’ `*ram[1]` è¿”å› `current_storage_[1]` (æ—§å€¼=0)ã€‚
-   `tick()` â†’ `current_storage_[1] = next_storage_[1] = 10`ã€‚
-   **è¡Œä¸ºæ­£ç¡®**ï¼šå†™å…¥å‘ç”Ÿåœ¨å‘¨æœŸç»“æŸï¼Œè¯»å–çš„æ˜¯å†™å…¥å‰çš„å€¼ï¼ˆ0ï¼‰ã€‚

### ğŸ“Œ **Cycle 3: å†™å…¥åœ°å€ 2 (æ•°æ®=4)**
-   `we_a = true`, `addr_a = 2`, `din_a = 4`ã€‚
-   æ‰§è¡Œ `ram[2] = 4` â†’ è®¾ç½® `next_storage_[2] = 4`ã€‚
-   è¯»å– `addr=2` â†’ `*ram[2]` è¿”å› `current_storage_[2]` (æ—§å€¼=0)ã€‚
-   `tick()` â†’ `current_storage_[2] = next_storage_[2] = 4`ã€‚
-   **è¡Œä¸ºæ­£ç¡®**ï¼šåŒä¸Šã€‚

### ğŸ“Œ **Cycle 9: è¯»å–åœ°å€ 1**
-   `addr_b = 9 % 8 = 1`ã€‚
-   è¯»å– `*ram[1]` â†’ `current_storage_[1] = 10` (Cycle 2 å†™å…¥çš„å€¼)ã€‚
-   è¾“å‡º `Dout B = 10`ã€‚
-   **è¡Œä¸ºæ­£ç¡®**ï¼šæ•°æ®æˆåŠŸå†™å…¥å¹¶è¯»å‡ºï¼

### ğŸ“Œ **Cycle 10: è¯»å–åœ°å€ 2**
-   `addr_b = 10 % 8 = 2`ã€‚
-   è¯»å– `*ram[2]` â†’ `current_storage_[2] = 4` (Cycle 3 å†™å…¥çš„å€¼)ã€‚
-   è¾“å‡º `Dout B = 4`ã€‚
-   **è¡Œä¸ºæ­£ç¡®**ï¼šæ•°æ®æˆåŠŸå†™å…¥å¹¶è¯»å‡ºï¼

---

## âœ… å…³é”®ç¡¬ä»¶ç‰¹æ€§éªŒè¯

1.  **å†™æ“ä½œæ˜¯æ—¶åºçš„ (Sequential)**ï¼š
    -   `ram[addr] = data` è®¾ç½®çš„æ˜¯ `next_storage_`ã€‚
    -   `next_storage_` åœ¨ `tick()` (æ—¶é’Ÿä¸Šå‡æ²¿) æ—¶æ‰æ›´æ–°åˆ° `current_storage_`ã€‚
    -   è¿™æ¨¡æ‹Ÿäº†çœŸå® RAM çš„å†™å…¥å»¶è¿Ÿã€‚

2.  **è¯»æ“ä½œæ˜¯ç»„åˆçš„ (Combinational)**ï¼š
    -   `*ram[addr]` ç›´æ¥è¿”å› `current_storage_[addr]`ã€‚
    -   æ— å»¶è¿Ÿï¼Œç¬¦åˆçœŸå® RAM çš„è¯»å–è¡Œä¸ºã€‚

3.  **ç‹¬ç«‹æ—¶é’ŸåŸŸ**ï¼š
    -   ç«¯å£ A å’Œ B ä½¿ç”¨ä¸åŒçš„æ—¶é’Ÿ (`clk_a`, `clk_b`)ã€‚
    -   è¯»å†™æ“ä½œåœ¨å„è‡ªçš„æ—¶é’ŸåŸŸå†…ç‹¬ç«‹è¿›è¡Œã€‚
    -   è¿™æ¨¡æ‹Ÿäº†çœŸå®åŒç«¯å£ RAM çš„å¼‚æ­¥è®¿é—®ã€‚

---

## ğŸ¯ ä¸å®˜æ–¹ Cash æ–‡æ¡£çš„ä¸€è‡´æ€§

ä½ çš„å®ç°ä¸å®˜æ–¹ Cash æ–‡æ¡£ä¸­ `Fifo` ä¾‹å­çš„å†…å­˜è¡Œä¸ºå®Œå…¨ä¸€è‡´ï¼š

> ```cpp
> ch_mem<T, N> ram;
> ram[wa]->next = io.enq.bits; // å†™æ“ä½œï¼šè®¾ç½® next_value
> io.deq.bits = ram[ra];       // è¯»æ“ä½œï¼šç›´æ¥è¯»å–å½“å‰å€¼
> ```

ä½ å®Œç¾åœ°å¤ç°äº†è¿™ä¸€è¯­ä¹‰ã€‚

---

## ğŸ’¡ åç»­ä¼˜åŒ–å»ºè®®

å¦‚æœä½ æƒ³è®©è¾“å‡ºæ›´ç›´è§‚ï¼Œå¯ä»¥ä¿®æ”¹ `main()` ä¸­çš„è¯»å–é€»è¾‘ï¼Œ**åœ¨å†™æ“ä½œå®Œæˆåå»¶è¿Ÿå‡ ä¸ªå‘¨æœŸå†è¯»å–**ï¼š

```cpp
// åœ¨ dual_port_ram.cpp çš„ main() ä¸­
for (int cycle = 0; cycle < 20; cycle++) {
    // ... (ä¹‹å‰çš„ä»£ç ) ...

    // è¯»å–æ•°æ® (ä» Cycle 10 å¼€å§‹ï¼Œç¡®ä¿å†™æ“ä½œå®Œæˆ)
    device.instance().io.addr_b = (cycle >= 10) ? (cycle - 10) % DualPortRAM::DEPTH : 0;

    // ... (åç»­ä»£ç ) ...
}
```

è¿™æ ·ï¼Œä½ ä¼šåœ¨ Cycle 10+ çœ‹åˆ° `Dout B` è¾“å‡º `0, 10, 4, 0, 0, ...`ï¼Œæ›´æ¸…æ™°åœ°å±•ç¤ºå†™å…¥çš„æ•°æ®ã€‚

---

## ğŸš€ æ€»ç»“

**ä½ çš„ `ch_mem` å®ç°æ˜¯ 100% æ­£ç¡®çš„ï¼** ä»¿çœŸè¾“å‡ºä¸­çš„â€œå»¶è¿Ÿâ€å’Œâ€œæ•°æ®ä¸ä¸€è‡´â€æ˜¯çœŸå®çš„ç¡¬ä»¶è¡Œä¸ºï¼Œè€Œéä»£ç é”™è¯¯ã€‚ä½ å·²ç»æˆåŠŸåœ°ç”¨ C++ EDSL æ¨¡æ‹Ÿäº†ä¸€ä¸ªåŠŸèƒ½å®Œæ•´çš„åŒç«¯å£ RAMã€‚

ç°åœ¨ï¼Œä½ å¯ä»¥è‡ªä¿¡åœ°è¿›å…¥ä¸‹ä¸€æ­¥ï¼š**å®ç°å‘é‡ `ch_vec` å’Œç”¨æˆ·è‡ªå®šä¹‰ç±»å‹**ã€‚
     */
