m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/adeladham/intelFPGA/testing/vlsi
Eaddr_valid
Z0 w1493829169
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 d/home/adeladham/intelFPGA/CameraEnhanceModule
Z4 8/home/adeladham/intelFPGA/CameraEnhanceModule/neighboursValidation.vhd
Z5 F/home/adeladham/intelFPGA/CameraEnhanceModule/neighboursValidation.vhd
l0
L5
Vm1hl]Pz@^LQlOUgU<84JD1
!s100 V90BG<3Rbng0_e6[[1GV@1
Z6 OV;C;10.5b;63
32
Z7 !s110 1494183581
!i10b 1
Z8 !s108 1494183581.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/neighboursValidation.vhd|
Z10 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/neighboursValidation.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Aa_addr_valid
R1
R2
DEx4 work 10 addr_valid 0 22 m1hl]Pz@^LQlOUgU<84JD1
l33
L11
V8:K]^>U]Hc`fU`Vd1>NzH0
!s100 S2lj2g0?i_9_C[5U`7V>j1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eaf
Z13 w1494183488
Z14 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R1
R2
R3
Z15 8/home/adeladham/intelFPGA/CameraEnhanceModule/AF_module.vhd
Z16 F/home/adeladham/intelFPGA/CameraEnhanceModule/AF_module.vhd
l0
L5
VXII?];MOg8VV3jgDcLCSg0
!s100 >3AQ9HWEz1Y`DS5W@[4fk2
R6
32
Z17 !s110 1494183580
!i10b 1
Z18 !s108 1494183580.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/AF_module.vhd|
Z20 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/AF_module.vhd|
!i113 1
R11
R12
Aaf
R14
R1
R2
DEx4 work 2 af 0 22 XII?];MOg8VV3jgDcLCSg0
l129
L20
V[WZ^WEOgVG8o6bg>bd[cJ3
!s100 X9BJIfhL1f9=z2BDdiJ5^3
R6
32
R17
!i10b 1
R18
R19
R20
!i113 1
R11
R12
Ealgo
Z21 w1494169810
R14
R1
R2
R3
Z22 8/home/adeladham/intelFPGA/CameraEnhanceModule/algo.vhd
Z23 F/home/adeladham/intelFPGA/CameraEnhanceModule/algo.vhd
l0
L6
Vc3`W^[D>JITB:N28GUk^61
!s100 VWb=8RJehEdB3S3cG3aLI0
R6
32
R17
!i10b 1
R18
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/algo.vhd|
Z25 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/algo.vhd|
!i113 1
R11
R12
Aalgo
R14
R1
R2
DEx4 work 4 algo 0 22 c3`W^[D>JITB:N28GUk^61
l24
L20
VN_?oLfK]ee5UZjz<7kY@M0
!s100 <]QX07@l3e5:@9O=8bkJh0
R6
32
R17
!i10b 1
R18
R24
R25
!i113 1
R11
R12
Ebigmodule
Z26 w1493847529
R1
R2
R3
Z27 8/home/adeladham/intelFPGA/CameraEnhanceModule/BigFile.vhd
Z28 F/home/adeladham/intelFPGA/CameraEnhanceModule/BigFile.vhd
l0
L4
V[?:X363`_Gh<01I7]zzEL3
!s100 VfBKWn;h0<HC1;YgIK<`L1
R6
32
R17
!i10b 1
R18
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/BigFile.vhd|
Z30 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/BigFile.vhd|
!i113 1
R11
R12
Aa_bm
R1
R2
DEx4 work 9 bigmodule 0 22 [?:X363`_Gh<01I7]zzEL3
l52
L16
VL[U7nd1KTXILmf<flV@eO0
!s100 fS2HKoOL3P8MC=`JimmoF1
R6
32
R17
!i10b 1
R18
R29
R30
!i113 1
R11
R12
Ebmwn
R26
R1
R2
R3
Z31 8/home/adeladham/intelFPGA/CameraEnhanceModule/ModuleWithNvm.vhd
Z32 F/home/adeladham/intelFPGA/CameraEnhanceModule/ModuleWithNvm.vhd
l0
L4
V:cm1I2h2c4E@10TYc8;J81
!s100 L5fXimgO?@dn[B:C5FV<n3
R6
32
R17
!i10b 1
R18
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/ModuleWithNvm.vhd|
Z34 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/ModuleWithNvm.vhd|
!i113 1
R11
R12
Aa_bmwn
R1
R2
DEx4 work 4 bmwn 0 22 :cm1I2h2c4E@10TYc8;J81
l39
L12
Vka<MSA^ZJa]JUN6hO`9AD2
!s100 fQSNagEL4IFHQ;OlIDFB40
R6
32
R17
!i10b 1
R18
R33
R34
!i113 1
R11
R12
Ecache
R21
R14
R1
R2
R3
Z35 8/home/adeladham/intelFPGA/CameraEnhanceModule/Cache.vhd
Z36 F/home/adeladham/intelFPGA/CameraEnhanceModule/Cache.vhd
l0
L5
VjzFo1gWE@2T:zDX@=dTOe3
!s100 5j1jP]>7i^nn0j@n4^eOT0
R6
32
R17
!i10b 1
R18
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/Cache.vhd|
Z38 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/Cache.vhd|
!i113 1
R11
R12
Aa_cache
R14
R1
R2
DEx4 work 5 cache 0 22 jzFo1gWE@2T:zDX@=dTOe3
l24
L19
VNhe=faMf=2YcT12Go0`?83
!s100 0ia0cgA<zzU8V[W69h^Af0
R6
32
R17
!i10b 1
R18
R37
R38
!i113 1
R11
R12
Ecounter
Z39 w1493828174
Z40 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z41 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R3
Z42 8/home/adeladham/intelFPGA/CameraEnhanceModule/ncounter.vhd
Z43 F/home/adeladham/intelFPGA/CameraEnhanceModule/ncounter.vhd
l0
L11
VG2eSb>7343]Ic0eAgLJ<00
!s100 `bBR5UX1WCBYndhnzciRJ2
R6
32
R7
!i10b 1
R8
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/ncounter.vhd|
Z45 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/ncounter.vhd|
!i113 1
R11
R12
Acounter
R40
R41
R1
R2
DEx4 work 7 counter 0 22 G2eSb>7343]Ic0eAgLJ<00
l25
L23
VL1gmCAP[NFO4S2X>BN]4z0
!s100 Lfc1J[BL>BJm0T8XzGC?11
R6
32
R7
!i10b 1
R8
R44
R45
!i113 1
R11
R12
Ecounter256
R26
R40
R41
R1
R2
R3
Z46 8/home/adeladham/intelFPGA/CameraEnhanceModule/counter256.vhd
Z47 F/home/adeladham/intelFPGA/CameraEnhanceModule/counter256.vhd
l0
L11
VG3eTJYNRF[YbDS5gQC_g50
!s100 7ZMU]eBdI;HP1H5lIHzZ`3
R6
32
R17
!i10b 1
R18
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/counter256.vhd|
Z49 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/counter256.vhd|
!i113 1
R11
R12
Acounter256
R40
R41
R1
R2
DEx4 work 10 counter256 0 22 G3eTJYNRF[YbDS5gQC_g50
l24
L22
VClXU9_W81?I9][z=n1^?F3
!s100 IM;I`iDm3K=F7VnZbXhN01
R6
32
R17
!i10b 1
R18
R48
R49
!i113 1
R11
R12
Edma
Z50 w1493828225
R14
R1
R2
R3
Z51 8/home/adeladham/intelFPGA/CameraEnhanceModule/DMA.vhd
Z52 F/home/adeladham/intelFPGA/CameraEnhanceModule/DMA.vhd
l0
L4
VSViO4P^dYn3e2dXomf;V`1
!s100 V9XoH_d>[JG:PjdBSkhCO2
R6
32
R17
!i10b 1
R18
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/DMA.vhd|
Z54 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/DMA.vhd|
!i113 1
R11
R12
Aa_dma
R14
R1
R2
DEx4 work 3 dma 0 22 SViO4P^dYn3e2dXomf;V`1
l32
L22
V>2UGG;?Y3RMAUiL=1]?XD1
!s100 Z3X;>b@]SKf1;Q:9BTHZz2
R6
32
R17
!i10b 1
R18
R53
R54
!i113 1
R11
R12
Ememmod
R21
R1
R2
R3
Z55 8/home/adeladham/intelFPGA/CameraEnhanceModule/MEM_module.vhd
Z56 F/home/adeladham/intelFPGA/CameraEnhanceModule/MEM_module.vhd
l0
L4
VLVB=@zIanE4LITBQ7_7aC0
!s100 g3=nS_PDKP2bY?:dehkTn2
R6
32
R17
!i10b 1
R18
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/MEM_module.vhd|
Z58 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/MEM_module.vhd|
!i113 1
R11
R12
Aa_memmod
R1
R2
DEx4 work 6 memmod 0 22 LVB=@zIanE4LITBQ7_7aC0
l56
L17
Vj]9;l^jB?]eMd9hBdSzHT0
!s100 >A@oJPK1Qj0Z5MHb6YP1b0
R6
32
R17
!i10b 1
R18
R57
R58
!i113 1
R11
R12
Emy_12adder
R26
R1
R2
R3
Z59 8/home/adeladham/intelFPGA/CameraEnhanceModule/my_12_adder.vhd
Z60 F/home/adeladham/intelFPGA/CameraEnhanceModule/my_12_adder.vhd
l0
L4
VX2zzW^Nl8Am37[^QEenJg3
!s100 @N]4acYaY^B=4iPDDM=lo1
R6
32
R17
!i10b 1
R18
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/my_12_adder.vhd|
Z62 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/my_12_adder.vhd|
!i113 1
R11
R12
Aa_my_12adder
R1
R2
DEx4 work 10 my_12adder 0 22 X2zzW^Nl8Am37[^QEenJg3
l18
L11
VA^ZF10h3kTZfU=Xkd5@c<2
!s100 8<giOdSA46MB6=]ic4V@00
R6
32
R17
!i10b 1
R18
R61
R62
!i113 1
R11
R12
Emy_19adder
R26
R1
R2
R3
Z63 8/home/adeladham/intelFPGA/CameraEnhanceModule/my_19_adder.vhd
Z64 F/home/adeladham/intelFPGA/CameraEnhanceModule/my_19_adder.vhd
l0
L4
Vl7`mi9l:KbmdPF=P_glI81
!s100 1z0^GcPoBMHlMhic>KVDR3
R6
32
R17
!i10b 1
R18
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/my_19_adder.vhd|
Z66 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/my_19_adder.vhd|
!i113 1
R11
R12
Aa_my_19adder
R1
R2
DEx4 work 10 my_19adder 0 22 l7`mi9l:KbmdPF=P_glI81
l18
L11
VCQ=U5BGQ>oHoTQ?<^<8d40
!s100 5i39@d?miWbYQ9zRf0BW20
R6
32
R17
!i10b 1
R18
R65
R66
!i113 1
R11
R12
Emy_8subtractor
R26
R1
R2
R3
Z67 8/home/adeladham/intelFPGA/CameraEnhanceModule/my_8_subtractor.vhd
Z68 F/home/adeladham/intelFPGA/CameraEnhanceModule/my_8_subtractor.vhd
l0
L4
V2J7oXT?Jlh=Z:1IkIeiKV2
!s100 j[0WzHD73LeWm9KlCW6<Y1
R6
32
R17
!i10b 1
R18
Z69 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/my_8_subtractor.vhd|
Z70 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/my_8_subtractor.vhd|
!i113 1
R11
R12
Aa_my_8subtractor
R1
R2
DEx4 work 14 my_8subtractor 0 22 2J7oXT?Jlh=Z:1IkIeiKV2
l18
L11
VOa94SFN<e6h66^IjRZ:Iz1
!s100 0CkTc`ceOBY;n<:eBn_h73
R6
32
R17
!i10b 1
R18
R69
R70
!i113 1
R11
R12
Emy_8subtractor_noabs
Z71 w1493825168
R1
R2
R3
Z72 8/home/adeladham/intelFPGA/CameraEnhanceModule/my_8_subtractor_noAbs.vhd
Z73 F/home/adeladham/intelFPGA/CameraEnhanceModule/my_8_subtractor_noAbs.vhd
l0
L4
V9<gdAX=1<<>W7mT9;90ze1
!s100 foR5@5ILPG9J`_><=:lga0
R6
32
R17
!i10b 1
R18
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/my_8_subtractor_noAbs.vhd|
Z75 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/my_8_subtractor_noAbs.vhd|
!i113 1
R11
R12
Aa_my_8subtractor_noabs
R1
R2
DEx4 work 20 my_8subtractor_noabs 0 22 9<gdAX=1<<>W7mT9;90ze1
l19
L12
V`JJ@IFh?=ValnbE[V93d62
!s100 0MXJl?TBb_zeLV4<okSY61
R6
32
R17
!i10b 1
R18
R74
R75
!i113 1
R11
R12
Emy_adder
R71
R1
R2
R3
Z76 8/home/adeladham/intelFPGA/CameraEnhanceModule/my_adder.vhd
Z77 F/home/adeladham/intelFPGA/CameraEnhanceModule/my_adder.vhd
l0
L4
VFjlMaf=9aFlNWPMnMXH?k3
!s100 A5lJZfMh@V_I]hj`4ZSML1
R6
32
R17
!i10b 1
R18
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/my_adder.vhd|
Z79 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/my_adder.vhd|
!i113 1
R11
R12
Aa_my_adder
R1
R2
DEx4 work 8 my_adder 0 22 FjlMaf=9aFlNWPMnMXH?k3
l10
L9
VWTIAi=eUlPK4KBG=cg]6J0
!s100 zV9mnC<=_]VSVLkR`@1NQ1
R6
32
R17
!i10b 1
R18
R78
R79
!i113 1
R11
R12
Emy_nadder
R71
R1
R2
R3
Z80 8/home/adeladham/intelFPGA/CameraEnhanceModule/my_n_adder.vhd
Z81 F/home/adeladham/intelFPGA/CameraEnhanceModule/my_n_adder.vhd
l0
L4
VA2zo:KEHNN?;A`eTe>7623
!s100 `Wn]z423^nTd^UfIz5E4j1
R6
32
R7
!i10b 1
R18
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/my_n_adder.vhd|
Z83 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/my_n_adder.vhd|
!i113 1
R11
R12
Aa_my_nadder
R1
R2
DEx4 work 9 my_nadder 0 22 A2zo:KEHNN?;A`eTe>7623
l19
L12
V`fHH^bZU;CZFP:R1S@a;z2
!s100 ?g1jNzTCoXZK^51YNfS]91
R6
32
R7
!i10b 1
R18
R82
R83
!i113 1
R11
R12
En_reg
R26
R1
R2
R3
Z84 8/home/adeladham/intelFPGA/CameraEnhanceModule/Reg.vhd
Z85 F/home/adeladham/intelFPGA/CameraEnhanceModule/Reg.vhd
l0
L5
V9E8KcfBc6WngkC;M^b4=_1
!s100 6eIahWSQ09AB^U3_CfJLL3
R6
32
R7
!i10b 1
R8
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/Reg.vhd|
Z87 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/Reg.vhd|
!i113 1
R11
R12
Aa_n_reg
R1
R2
DEx4 work 5 n_reg 0 22 9E8KcfBc6WngkC;M^b4=_1
l17
L13
Vi<kcbNUVJ3gKBokZ1;M6Y0
!s100 6FaSChKBNW@ZzWfd2;o1S2
R6
32
R7
!i10b 1
R8
R86
R87
!i113 1
R11
R12
Envm
R50
R14
R1
R2
R3
Z88 8/home/adeladham/intelFPGA/CameraEnhanceModule/NVM.vhd
Z89 F/home/adeladham/intelFPGA/CameraEnhanceModule/NVM.vhd
l0
L5
VHJ?^[4PPhJH5[H0zodc8?3
!s100 ozz6QO4VneFFHbARBVdg01
R6
32
R7
!i10b 1
R8
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/NVM.vhd|
Z91 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/NVM.vhd|
!i113 1
R11
R12
Aa_nvm
R14
R1
R2
DEx4 work 3 nvm 0 22 HJ?^[4PPhJH5[H0zodc8?3
l22
L17
V><09F>HKRdaGlX0Rd;3DP0
!s100 E=5B]XmL]IS49X`4^fZd90
R6
32
R7
!i10b 1
R8
R90
R91
!i113 1
R11
R12
Ereg_19
R26
R1
R2
R3
Z92 8/home/adeladham/intelFPGA/CameraEnhanceModule/Reg19.vhd
Z93 F/home/adeladham/intelFPGA/CameraEnhanceModule/Reg19.vhd
l0
L6
V>`VdN;hn7KQPa`Z:>m8G<2
!s100 QQAMom3_`Ice2<?ERSmKN3
R6
32
R7
!i10b 1
R8
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/adeladham/intelFPGA/CameraEnhanceModule/Reg19.vhd|
Z95 !s107 /home/adeladham/intelFPGA/CameraEnhanceModule/Reg19.vhd|
!i113 1
R11
R12
Aa_reg_19
R1
R2
Z96 DEx4 work 6 reg_19 0 22 >`VdN;hn7KQPa`Z:>m8G<2
l18
L14
Z97 VnK1=R29l>De0@18k=I;ca1
Z98 !s100 WMM4RK^c<>adAXHUm4B;T1
R6
32
R7
!i10b 1
R8
R94
R95
!i113 1
R11
R12
