// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// AXILiteS
// 0x000 : Control signals
//         bit 0  - ap_start (Read/Write/COH)
//         bit 1  - ap_done (Read/COR)
//         bit 2  - ap_idle (Read)
//         bit 3  - ap_ready (Read)
//         bit 7  - auto_restart (Read/Write)
//         others - reserved
// 0x004 : Global Interrupt Enable Register
//         bit 0  - Global Interrupt Enable (Read/Write)
//         others - reserved
// 0x008 : IP Interrupt Enable Register (Read/Write)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0x00c : IP Interrupt Status Register (Read/TOW)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0x010 : Data signal of ap_return
//         bit 31~0 - ap_return[31:0] (Read)
// 0x020 ~
// 0x02f : Memory 'output_M_real' (3 * 32b)
//         Word n : bit [31:0] - output_M_real[n]
// 0x030 ~
// 0x03f : Memory 'output_M_imag' (3 * 32b)
//         Word n : bit [31:0] - output_M_imag[n]
// 0x040 ~
// 0x05f : Memory 'input1_M_real_0' (5 * 32b)
//         Word n : bit [31:0] - input1_M_real_0[n]
// 0x060 ~
// 0x07f : Memory 'input1_M_real_1' (5 * 32b)
//         Word n : bit [31:0] - input1_M_real_1[n]
// 0x080 ~
// 0x09f : Memory 'input1_M_real_2' (5 * 32b)
//         Word n : bit [31:0] - input1_M_real_2[n]
// 0x0a0 ~
// 0x0bf : Memory 'input1_M_imag_0' (5 * 32b)
//         Word n : bit [31:0] - input1_M_imag_0[n]
// 0x0c0 ~
// 0x0df : Memory 'input1_M_imag_1' (5 * 32b)
//         Word n : bit [31:0] - input1_M_imag_1[n]
// 0x0e0 ~
// 0x0ff : Memory 'input1_M_imag_2' (5 * 32b)
//         Word n : bit [31:0] - input1_M_imag_2[n]
// 0x100 ~
// 0x10f : Memory 'input2_M_real' (3 * 32b)
//         Word n : bit [31:0] - input2_M_real[n]
// 0x110 ~
// 0x11f : Memory 'input2_M_imag' (3 * 32b)
//         Word n : bit [31:0] - input2_M_imag[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XTOPADDER_AXILITES_ADDR_AP_CTRL              0x000
#define XTOPADDER_AXILITES_ADDR_GIE                  0x004
#define XTOPADDER_AXILITES_ADDR_IER                  0x008
#define XTOPADDER_AXILITES_ADDR_ISR                  0x00c
#define XTOPADDER_AXILITES_ADDR_AP_RETURN            0x010
#define XTOPADDER_AXILITES_BITS_AP_RETURN            32
#define XTOPADDER_AXILITES_ADDR_OUTPUT_M_REAL_BASE   0x020
#define XTOPADDER_AXILITES_ADDR_OUTPUT_M_REAL_HIGH   0x02f
#define XTOPADDER_AXILITES_WIDTH_OUTPUT_M_REAL       32
#define XTOPADDER_AXILITES_DEPTH_OUTPUT_M_REAL       3
#define XTOPADDER_AXILITES_ADDR_OUTPUT_M_IMAG_BASE   0x030
#define XTOPADDER_AXILITES_ADDR_OUTPUT_M_IMAG_HIGH   0x03f
#define XTOPADDER_AXILITES_WIDTH_OUTPUT_M_IMAG       32
#define XTOPADDER_AXILITES_DEPTH_OUTPUT_M_IMAG       3
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_REAL_0_BASE 0x040
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_REAL_0_HIGH 0x05f
#define XTOPADDER_AXILITES_WIDTH_INPUT1_M_REAL_0     32
#define XTOPADDER_AXILITES_DEPTH_INPUT1_M_REAL_0     5
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_REAL_1_BASE 0x060
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_REAL_1_HIGH 0x07f
#define XTOPADDER_AXILITES_WIDTH_INPUT1_M_REAL_1     32
#define XTOPADDER_AXILITES_DEPTH_INPUT1_M_REAL_1     5
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_REAL_2_BASE 0x080
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_REAL_2_HIGH 0x09f
#define XTOPADDER_AXILITES_WIDTH_INPUT1_M_REAL_2     32
#define XTOPADDER_AXILITES_DEPTH_INPUT1_M_REAL_2     5
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_IMAG_0_BASE 0x0a0
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_IMAG_0_HIGH 0x0bf
#define XTOPADDER_AXILITES_WIDTH_INPUT1_M_IMAG_0     32
#define XTOPADDER_AXILITES_DEPTH_INPUT1_M_IMAG_0     5
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_IMAG_1_BASE 0x0c0
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_IMAG_1_HIGH 0x0df
#define XTOPADDER_AXILITES_WIDTH_INPUT1_M_IMAG_1     32
#define XTOPADDER_AXILITES_DEPTH_INPUT1_M_IMAG_1     5
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_IMAG_2_BASE 0x0e0
#define XTOPADDER_AXILITES_ADDR_INPUT1_M_IMAG_2_HIGH 0x0ff
#define XTOPADDER_AXILITES_WIDTH_INPUT1_M_IMAG_2     32
#define XTOPADDER_AXILITES_DEPTH_INPUT1_M_IMAG_2     5

#define XTOPADDER_AXILITES_ADDR_INPUT2_M_REAL_BASE   0x100
#define XTOPADDER_AXILITES_ADDR_INPUT2_M_REAL_HIGH   0x10f
#define XTOPADDER_AXILITES_WIDTH_INPUT2_M_REAL       32
#define XTOPADDER_AXILITES_DEPTH_INPUT2_M_REAL       3

#define XTOPADDER_AXILITES_ADDR_INPUT2_M_IMAG_BASE   0x110
#define XTOPADDER_AXILITES_ADDR_INPUT2_M_IMAG_HIGH   0x11f
#define XTOPADDER_AXILITES_WIDTH_INPUT2_M_IMAG       32
#define XTOPADDER_AXILITES_DEPTH_INPUT2_M_IMAG       3

