<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>About Verilog Generate Blocks</title><link rel="Prev" href="blocking_assignments.htm" title="Previous" /><link rel="Next" href="Inferring_IO.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/srceditor.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="psHcHb_002b2ls0uR0l3_002bKUVXEg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/srceditor.05.18.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1102821">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="hdl_design_entry.htm#1102821">HDL Design Entry</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="LSE_coding_tips.htm#1102821">Coding Tips for Lattice Synthesis Engine (LSE)</a> &gt; About Verilog Generate Blocks</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1102821" class="Heading3"><span></span>About Verilog Generate Blocks</h4><p id="ww1102862" class="BodyAfterHead"><span></span>If a module has multiple generate blocks, LSE requires that they each block have a different name. Assign names with begin statements. See <span class="Hyperlink"><a href="../../User%20Guides/Design%20Entry/srceditor.05.18.htm#ww1103011" title="About Verilog Generate Blocks">this figure</a></span>.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1103011" class="FigureTitle">Generate Blocks with Assigned Names</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1103086" class="Code">generate</pre><pre id="ww1103087" class="Code" style="vertical-align: baseline"><span class="GUI">begin: R1_gen // Name first generate block.</span></pre><pre id="ww1103088" class="Code">&nbsp;&nbsp;genvar i1;</pre><pre id="ww1103473" class="Code">&nbsp;&nbsp;for (i1=0; i1&lt;=15; i1=i1+1)</pre><pre id="ww1103474" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;regset R1 (.clk(clk[i1]),.q(q[i1]),.d(d[i1]));</pre><pre id="ww1103475" class="Code">end</pre><pre id="ww1103095" class="Code">endgenerate</pre><pre id="ww1103096" class="Code">&nbsp;</pre><pre id="ww1103098" class="Code">generate</pre><pre id="ww1103099" class="Code" style="vertical-align: baseline"><span class="GUI">begin: IR0_gen // Name second generate block.</span></pre><pre id="ww1103100" class="Code">&nbsp;&nbsp;genvar i;</pre><pre id="ww1103101" class="Code">&nbsp;&nbsp;for (i=0; i&lt;=7; i=i+1)</pre><pre id="ww1103103" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;ioreg IR0 (.clk(clk[0]),.reset(rst[i]),.q(q[i]),.d(d[i]));</pre><pre id="ww1103105" class="Code">end</pre><pre id="ww1103106" class="Code">endgenerate</pre></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>