--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/FPGA/LCD_Stopwatch/LCD_Stopwatch/LCD_Stopwatch.ise -intstyle ise -e 3 -s 4
-xml LCD_Stopwatch LCD_Stopwatch.ncd -o LCD_Stopwatch.twr LCD_Stopwatch.pcf
-ucf LCD_Stopwatch.ucf

Design file:              LCD_Stopwatch.ncd
Physical constraint file: LCD_Stopwatch.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    2.277(R)|   -0.188(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCD_E       |   14.797(R)|clock_BUFGP       |   0.000|
LCD_RS      |   12.795(R)|clock_BUFGP       |   0.000|
SF_D<0>     |   15.586(R)|clock_BUFGP       |   0.000|
SF_D<1>     |   15.850(R)|clock_BUFGP       |   0.000|
SF_D<2>     |   14.983(R)|clock_BUFGP       |   0.000|
SF_D<3>     |   14.822(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    9.112|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 23 15:19:39 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 101 MB



