-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bckgndYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_full_n : IN STD_LOGIC;
    bckgndYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    pix_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    pix : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i254 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i236_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    conv2_i_i_i_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    conv2_i_i10_i252_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    conv2_i_i10_i234 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i229 : IN STD_LOGIC_VECTOR (7 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    Zplate_Hor_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    bckgndId_load : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp2_i224 : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln1032 : IN STD_LOGIC_VECTOR (7 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormatLocal : IN STD_LOGIC_VECTOR (7 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    Zplate_Hor_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Ver_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    Zplate_Ver_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth_cast29 : IN STD_LOGIC_VECTOR (15 downto 0);
    loopHeight_cast23 : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln520 : IN STD_LOGIC_VECTOR (15 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp35_i429 : IN STD_LOGIC_VECTOR (0 downto 0);
    Sel : IN STD_LOGIC_VECTOR (1 downto 0);
    dpDynamicRange_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    dpYUVCoef_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0460_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0460_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0460_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0458_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0458_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0458_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0456_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0456_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0456_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (7 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_ap_vld : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0);
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_3_0_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_5_0_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_2 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_3 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_6 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_10 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_11 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_12 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_13 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_16 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_17 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_18 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_19 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_21 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_22 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_23 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_24 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv23_CCD : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110011001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv10_80 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_FF : STD_LOGIC_VECTOR (8 downto 0) := "011111111";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv24_FFFF95 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110010101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv24_8080 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000010000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv21_1D : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000011101";
    constant ap_const_lv17_FF : STD_LOGIC_VECTOR (16 downto 0) := "00000000011111111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv23_4D : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001001101";
    constant ap_const_lv23_1080 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000010000000";
    constant ap_const_lv23_7FFFD5 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010101";
    constant ap_const_lv23_8080 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000010000000";
    constant ap_const_lv22_3FFFEB : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111101011";
    constant ap_const_lv24_96 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010010110";
    constant ap_const_lv24_FFFFAB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln520_fu_1613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_ce0 : STD_LOGIC;
    signal redYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_ce0 : STD_LOGIC;
    signal grnYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_ce0 : STD_LOGIC;
    signal bluYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_ce0 : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_ce0 : STD_LOGIC;
    signal whiYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal xBar_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_ce0 : STD_LOGIC;
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce0 : STD_LOGIC;
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_4_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_ce0 : STD_LOGIC;
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_ce0 : STD_LOGIC;
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce0 : STD_LOGIC;
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_3_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelRgb_VESA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_ce0 : STD_LOGIC;
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_5_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelRgb_CEA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_r_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_g_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_b_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bckgndYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_1501_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln520_reg_5037 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bckgndId_load_read_reg_4968 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormatLocal_read_reg_4943 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1449_reg_5147 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp35_i429_read_reg_4901 : STD_LOGIC_VECTOR (0 downto 0);
    signal barWidthMinSamples_read_reg_4912 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_i_i_i_read_reg_4921 : STD_LOGIC_VECTOR (10 downto 0);
    signal Zplate_Ver_Control_Delta_read_reg_4928 : STD_LOGIC_VECTOR (15 downto 0);
    signal Zplate_Hor_Control_Delta_read_reg_4933 : STD_LOGIC_VECTOR (15 downto 0);
    signal barWidth_read_reg_4938 : STD_LOGIC_VECTOR (10 downto 0);
    signal colorFormatLocal_read_read_fu_602_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp2_i224_read_reg_4950 : STD_LOGIC_VECTOR (0 downto 0);
    signal bckgndId_load_read_read_fu_626_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal Zplate_Hor_Control_Start_read_reg_4972 : STD_LOGIC_VECTOR (15 downto 0);
    signal pix_read_reg_4987 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_5_read_reg_4995 : STD_LOGIC_VECTOR (7 downto 0);
    signal barWidth_cast_cast_fu_1541_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_reg_5003 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1032_cast_fu_1545_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1032_cast_reg_5008 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln520_fu_1597_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_5013_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln520_1_fu_1601_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln520_2_fu_1609_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_5030_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_5037_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_5041_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln504_fu_1631_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_reg_5051_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1701_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_5057_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_5061_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_reg_5065_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_5069_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_5074_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_fu_1715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_reg_5078 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1404_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1404_reg_5082 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_reg_5086 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_fu_1775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5090_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5094 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5094_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5094_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5094_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5094_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5098 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5098_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5098_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5098_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5098_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_fu_1901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5102_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln504_1_fu_1912_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln504_1_reg_5106_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1706_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5112_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_fu_1963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5116_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1541_reg_5120_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1433_fu_2082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1438_fu_2088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5135_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1360_reg_5139_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1205_reg_5143_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_fu_2238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5147_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reg_int_s_fu_2293_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln3_reg_5161 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5161_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5161_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5161_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5161_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5161_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5161_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5161_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5161_pp0_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5161_pp0_iter16_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1236_1_fu_2466_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1236_1_reg_5216 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1244_1_fu_2530_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1244_1_reg_5247 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_fu_2576_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_reg_5253 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_reg_5253_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal r_reg_5253_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal r_reg_5253_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal r_reg_5253_pp0_iter19_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1240_1_fu_2604_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1240_1_reg_5259 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_fu_2650_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_reg_5265 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_reg_5265_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_reg_5265_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_reg_5265_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1257_fu_2662_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1257_2_fu_2666_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1257_2_reg_5277 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1257_2_reg_5277_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1257_2_reg_5277_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1257_2_reg_5277_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_fu_2734_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal g_reg_5287 : STD_LOGIC_VECTOR (8 downto 0);
    signal g_reg_5287_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal g_reg_5287_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal g_reg_5287_pp0_iter19_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1257_1_fu_2746_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1257_1_reg_5292 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1259_fu_2940_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal v_reg_5332 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1262_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1262_reg_5337 : STD_LOGIC_VECTOR (0 downto 0);
    signal tpgSinTableArray_load_reg_5347 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1257_fu_3291_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1257_reg_5442 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1257_1_fu_3295_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1257_1_reg_5447 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_reg_5452 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_reg_5457 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1261_fu_3358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1261_reg_5462 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_2_fu_3388_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_reg_5467 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1311_fu_3418_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1311_reg_5515 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1311_1_reg_5521 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1709_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1709_ap_ce : STD_LOGIC;
    signal ap_predicate_op111_call_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call0 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call0 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call0 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call0 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call0 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call0 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call0 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call0 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call0 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp111 : BOOLEAN;
    signal grp_reg_int_s_fu_2293_d : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_2293_ap_ce : STD_LOGIC;
    signal ap_predicate_op278_call_state4 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call5 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call5 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call5 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call5 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call5 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call5 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call5 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call5 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call5 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call5 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call5 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call5 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp278 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1402 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1402 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1402 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1474_reg_1424 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1459_reg_1435 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1183_reg_1446 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1162_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1141_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1120_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1236_fu_2409_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1244_fu_2437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1240_fu_2501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1310_fu_3017_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1739_fu_3051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1555_fu_3086_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1374_fu_3187_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1739_1_fu_3242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1555_1_fu_3262_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1474_fu_3395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1459_fu_3400_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1374_1_fu_3405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1215_fu_3448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1183_fu_3458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1162_fu_3463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1141_fu_3468_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1120_fu_3473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1099_fu_3478_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_4721_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1056_fu_3497_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1212_fu_3214_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_72_fu_3196_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1296_fu_2307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_2336_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1348_fu_2959_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1367_fu_2995_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln648_fu_4136_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1530_fu_2880_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1548_fu_2918_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1619_fu_3766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1713_fu_2776_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1730_fu_2838_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1723_fu_2806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_11_cast_fu_3593_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1741_fu_3623_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln673_fu_3645_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_3734_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_3977_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_4094_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1495_fu_4123_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_4409_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1316_fu_4454_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_4544_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1077_fu_4638_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1062_fu_4669_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1034_fu_4708_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i236_cast_cast_cast_fu_1565_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i_cast_cast_fu_1557_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_16_fu_3533_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_13_fu_3559_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_10_cast_fu_3589_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1740_fu_3619_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_3754_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1817_fu_4003_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln520_2_fu_4068_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_fu_4239_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln520_1_fu_4383_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln520_fu_4518_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_9_cast_fu_3585_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1739_fu_3615_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_3701_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_3955_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1554_fu_4033_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1487_fu_4116_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_fu_4232_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1373_fu_4348_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1314_fu_4448_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1215_fu_4483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_4665_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1027_fu_4702_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i10_i252_cast_cast_cast_cast_cast_cast_fu_1553_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1056_fu_3491_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1211_fu_2217_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1207_fu_2211_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1298_fu_2319_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1367_fu_2989_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1366_fu_2169_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1362_fu_2180_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1343_fu_2148_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1348_fu_2953_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1445_fu_2094_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1435_fu_2112_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1409_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1416_fu_2042_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1548_fu_2912_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1547_fu_1995_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1543_fu_2006_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1525_fu_1974_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lfsr_r_1_fu_3839_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_g_1_fu_3885_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_b_1_fu_3931_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1730_fu_2832_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1729_fu_2816_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1725_fu_2860_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1708_fu_1938_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1713_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul_fu_486 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln528_fu_2358_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_490 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln520_fu_1625_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_494 : STD_LOGIC_VECTOR (0 downto 0);
    signal hdata_flag_1_fu_498 : STD_LOGIC_VECTOR (0 downto 0);
    signal rampVal_3_flag_1_fu_502 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal conv2_i_i10_i252_cast_cast_cast_cast_cast_fu_1549_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln1701_fu_1637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln520_1_fu_1605_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1518_fu_1673_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1697_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1703_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1703_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal loopHeight_cast23_cast_fu_1533_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1404_fu_1721_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln520_cast_fu_1529_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1404_1_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loopWidth_cast29_cast_fu_1537_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub40_i_fu_1745_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln1336_fu_1769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1285_fu_1793_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1050_fu_1895_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1706_fu_1921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1523_fu_1954_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1523_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2018_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2018_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1409_fu_2028_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1409_fu_2032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1341_fu_2128_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1341_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1205_fu_2196_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1205_fu_2200_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4795_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln3_fu_2381_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4804_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1236_fu_2393_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1236_fu_2393_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1236_fu_2393_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_fu_2399_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1244_fu_2421_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1244_fu_2421_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1244_fu_2421_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_18_fu_2427_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1697_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1236_1_fu_2466_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1236_1_fu_2466_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1236_1_fu_2466_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1236_1_fu_2466_p5 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1236_1_fu_2466_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1240_fu_2485_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1240_fu_2485_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1240_fu_2485_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_13_fu_2491_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1703_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1244_1_fu_2530_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1244_1_fu_2530_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1244_1_fu_2530_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1244_1_fu_2530_p5 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1244_1_fu_2530_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1236_fu_2546_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1236_fu_2549_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_fu_2560_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1236_fu_2570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1236_1_fu_2555_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2018_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1240_1_fu_2604_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1240_1_fu_2604_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1240_1_fu_2604_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1240_1_fu_2604_p5 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1240_1_fu_2604_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1244_fu_2620_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1244_fu_2623_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_fu_2634_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1244_fu_2644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1244_1_fu_2629_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1257_fu_2658_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1240_fu_2704_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1240_fu_2707_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_17_fu_2718_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1240_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1240_1_fu_2713_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1257_1_fu_2742_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln520_8_fu_2766_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_11_fu_2828_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1723_fu_2802_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1725_fu_2854_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln520_10_fu_2908_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1259_fu_2940_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1259_fu_2940_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_7_fu_2949_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln520_9_fu_2985_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1733_fu_3025_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln3_fu_3029_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1733_1_fu_3041_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1733_fu_3045_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1551_fu_3060_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1551_1_fu_3076_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln2_fu_3064_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_3080_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4812_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4821_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_6_fu_3097_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1259_2_fu_3104_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1259_fu_3108_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1259_fu_3112_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4830_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1259_1_fu_3122_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1259_1_fu_3118_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1259_2_fu_3125_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_22_fu_3141_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1370_fu_3161_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln1_fu_3165_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1370_1_fu_3177_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1370_fu_3181_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln520_6_fu_3204_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1212_fu_3208_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1555_fu_3258_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1257_1_fu_3278_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1257_1_fu_3278_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1257_1_fu_3278_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4839_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1257_6_fu_3288_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1257_4_fu_3284_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_5_fu_3304_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1258_2_fu_3311_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4849_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1258_1_fu_3319_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1258_fu_3315_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1258_2_fu_3322_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1257_2_fu_3298_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_21_fu_3348_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln1262_fu_3364_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1262_1_fu_3370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1262_fu_3376_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1243_fu_3272_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_1_fu_3380_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1311_fu_3418_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1311_fu_3424_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln1311_fu_3428_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln520_5_fu_3487_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp141_i_fu_3523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1756_fu_3528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1584_fu_3674_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1592_fu_3685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1592_1_fu_3690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1592_fu_3695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_3681_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1592_2_fu_3709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1592_1_fu_3714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1592_2_fu_3728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1616_fu_3742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_3754_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_3754_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_3754_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_3815_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1793_fu_3811_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1794_fu_3833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3823_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_24_fu_3861_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1800_fu_3857_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1801_fu_3879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_3869_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_25_fu_3907_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1807_fu_3903_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1808_fu_3925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_fu_3915_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_7_fu_3945_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_3967_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_2_fu_3985_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln1817_fu_3963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_3995_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_4029_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_2_cast_fu_4040_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln520_2_fu_4051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln520_2_fu_4056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln520_2_fu_4062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1558_fu_4044_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1488_fu_4108_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_4_fu_4112_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1500_fu_4130_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1257_3_fu_4181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1260_fu_4185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_4190_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1261_fu_4208_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1261_1_fu_4214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1261_fu_4220_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1235_fu_4175_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_4200_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1239_fu_4178_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_1_fu_4224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_4344_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_1_cast_fu_4355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln520_1_fu_4366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln520_1_fu_4371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln520_1_fu_4377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1377_fu_4359_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_4419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1311_1_fu_4426_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1311_2_fu_4431_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1311_fu_4440_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_4479_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_cast_fu_4490_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln520_fu_4501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln520_fu_4506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln520_fu_4512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1217_fu_4494_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_3_fu_4698_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1039_fu_4715_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4795_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4795_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4795_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4804_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4812_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4812_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4812_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4821_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4821_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4821_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4830_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4830_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4839_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4839_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4839_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4849_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4849_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1697_ce : STD_LOGIC;
    signal grp_fu_1703_ce : STD_LOGIC;
    signal grp_fu_2018_ce : STD_LOGIC;
    signal grp_fu_4795_ce : STD_LOGIC;
    signal grp_fu_4804_ce : STD_LOGIC;
    signal grp_fu_4812_ce : STD_LOGIC;
    signal grp_fu_4821_ce : STD_LOGIC;
    signal grp_fu_4830_ce : STD_LOGIC;
    signal grp_fu_4839_ce : STD_LOGIC;
    signal grp_fu_4849_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_4830_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4839_p20 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1236_fu_2393_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1240_fu_2485_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1244_fu_2421_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1257_1_fu_3278_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_condition_625 : BOOLEAN;
    signal ap_condition_618 : BOOLEAN;
    signal ap_condition_611 : BOOLEAN;
    signal ap_condition_604 : BOOLEAN;
    signal ap_condition_597 : BOOLEAN;
    signal ap_condition_590 : BOOLEAN;
    signal ap_condition_587 : BOOLEAN;
    signal ap_condition_2016 : BOOLEAN;
    signal ap_condition_1781 : BOOLEAN;
    signal ap_condition_1991 : BOOLEAN;
    signal ap_condition_1966 : BOOLEAN;
    signal ap_condition_1941 : BOOLEAN;
    signal ap_condition_1916 : BOOLEAN;
    signal ap_condition_1890 : BOOLEAN;
    signal ap_condition_1866 : BOOLEAN;
    signal ap_condition_4356 : BOOLEAN;
    signal ap_condition_4360 : BOOLEAN;
    signal ap_condition_4365 : BOOLEAN;
    signal ap_condition_4368 : BOOLEAN;
    signal ap_condition_4372 : BOOLEAN;
    signal ap_condition_4377 : BOOLEAN;
    signal ap_condition_4380 : BOOLEAN;
    signal ap_condition_4385 : BOOLEAN;
    signal ap_condition_4392 : BOOLEAN;
    signal ap_condition_4396 : BOOLEAN;
    signal ap_condition_4401 : BOOLEAN;
    signal ap_condition_4406 : BOOLEAN;
    signal ap_condition_4411 : BOOLEAN;
    signal ap_condition_4416 : BOOLEAN;
    signal ap_condition_4420 : BOOLEAN;
    signal ap_condition_4424 : BOOLEAN;
    signal ap_condition_4428 : BOOLEAN;
    signal ap_condition_4431 : BOOLEAN;
    signal ap_condition_4436 : BOOLEAN;
    signal ap_condition_4440 : BOOLEAN;
    signal ap_condition_4443 : BOOLEAN;
    signal ap_condition_4448 : BOOLEAN;
    signal ap_condition_4452 : BOOLEAN;
    signal ap_condition_4455 : BOOLEAN;
    signal ap_condition_4460 : BOOLEAN;
    signal ap_condition_4466 : BOOLEAN;
    signal ap_condition_4471 : BOOLEAN;
    signal ap_condition_4475 : BOOLEAN;
    signal ap_condition_4481 : BOOLEAN;
    signal ap_condition_4486 : BOOLEAN;
    signal ap_condition_4489 : BOOLEAN;
    signal ap_condition_4495 : BOOLEAN;
    signal ap_condition_4500 : BOOLEAN;
    signal ap_condition_4505 : BOOLEAN;
    signal ap_condition_4511 : BOOLEAN;
    signal ap_condition_4516 : BOOLEAN;
    signal ap_condition_4521 : BOOLEAN;
    signal ap_condition_4526 : BOOLEAN;
    signal ap_condition_4531 : BOOLEAN;
    signal ap_condition_4536 : BOOLEAN;
    signal ap_condition_4540 : BOOLEAN;
    signal ap_condition_4546 : BOOLEAN;
    signal ap_condition_4552 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d_val : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component mpsoc_preset_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (8 downto 0);
        din4 : IN STD_LOGIC_VECTOR (8 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    redYuv_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0,
        q0 => redYuv_q0);

    grnYuv_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0,
        q0 => grnYuv_q0);

    bluYuv_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0,
        q0 => bluYuv_q0);

    blkYuv_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0,
        q0 => blkYuv_q0);

    whiYuv_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0,
        ce0 => tpgBarSelRgb_r_ce0,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelYuv_y_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelRgb_g_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0,
        ce0 => tpgBarSelRgb_g_ce0,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelYuv_u_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelRgb_b_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0,
        ce0 => tpgBarSelRgb_b_ce0,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0,
        q0 => tpgTartanBarArray_q0);

    whiYuv_1_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0,
        q0 => blkYuv_1_q0);

    tpgSinTableArray_9bit_0_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_0_address0,
        ce0 => tpgSinTableArray_9bit_0_ce0,
        q0 => tpgSinTableArray_9bit_0_q0,
        address1 => tpgSinTableArray_9bit_0_address1,
        ce1 => tpgSinTableArray_9bit_0_ce1,
        q1 => tpgSinTableArray_9bit_0_q1,
        address2 => tpgSinTableArray_9bit_0_address2,
        ce2 => tpgSinTableArray_9bit_0_ce2,
        q2 => tpgSinTableArray_9bit_0_q2);

    tpgSinTableArray_9bit_1_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_1_address0,
        ce0 => tpgSinTableArray_9bit_1_ce0,
        q0 => tpgSinTableArray_9bit_1_q0,
        address1 => tpgSinTableArray_9bit_1_address1,
        ce1 => tpgSinTableArray_9bit_1_ce1,
        q1 => tpgSinTableArray_9bit_1_q1,
        address2 => tpgSinTableArray_9bit_1_address2,
        ce2 => tpgSinTableArray_9bit_1_ce2,
        q2 => tpgSinTableArray_9bit_1_q2);

    tpgSinTableArray_9bit_2_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_2_address0,
        ce0 => tpgSinTableArray_9bit_2_ce0,
        q0 => tpgSinTableArray_9bit_2_q0,
        address1 => tpgSinTableArray_9bit_2_address1,
        ce1 => tpgSinTableArray_9bit_2_ce1,
        q1 => tpgSinTableArray_9bit_2_q1,
        address2 => tpgSinTableArray_9bit_2_address2,
        ce2 => tpgSinTableArray_9bit_2_ce2,
        q2 => tpgSinTableArray_9bit_2_q2);

    tpgSinTableArray_9bit_3_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_3_address0,
        ce0 => tpgSinTableArray_9bit_3_ce0,
        q0 => tpgSinTableArray_9bit_3_q0,
        address1 => tpgSinTableArray_9bit_3_address1,
        ce1 => tpgSinTableArray_9bit_3_ce1,
        q1 => tpgSinTableArray_9bit_3_q1,
        address2 => tpgSinTableArray_9bit_3_address2,
        ce2 => tpgSinTableArray_9bit_3_ce2,
        q2 => tpgSinTableArray_9bit_3_q2);

    tpgSinTableArray_9bit_4_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_4_address0,
        ce0 => tpgSinTableArray_9bit_4_ce0,
        q0 => tpgSinTableArray_9bit_4_q0,
        address1 => tpgSinTableArray_9bit_4_address1,
        ce1 => tpgSinTableArray_9bit_4_ce1,
        q1 => tpgSinTableArray_9bit_4_q1,
        address2 => tpgSinTableArray_9bit_4_address2,
        ce2 => tpgSinTableArray_9bit_4_ce2,
        q2 => tpgSinTableArray_9bit_4_q2);

    tpgCheckerBoardArray_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelRgb_VESA_r_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_r_address0,
        ce0 => DPtpgBarSelRgb_VESA_r_ce0,
        q0 => DPtpgBarSelRgb_VESA_r_q0);

    DPtpgBarSelRgb_VESA_g_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_g_address0,
        ce0 => DPtpgBarSelRgb_VESA_g_ce0,
        q0 => DPtpgBarSelRgb_VESA_g_q0);

    DPtpgBarSelRgb_VESA_b_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_b_address0,
        ce0 => DPtpgBarSelRgb_VESA_b_ce0,
        q0 => DPtpgBarSelRgb_VESA_b_q0);

    DPtpgBarArray_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelRgb_CEA_r_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_r_address0,
        ce0 => DPtpgBarSelRgb_CEA_r_ce0,
        q0 => DPtpgBarSelRgb_CEA_r_q0);

    DPtpgBarSelRgb_CEA_g_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_g_address0,
        ce0 => DPtpgBarSelRgb_CEA_g_ce0,
        q0 => DPtpgBarSelRgb_CEA_g_q0);

    DPtpgBarSelRgb_CEA_b_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_b_address0,
        ce0 => DPtpgBarSelRgb_CEA_b_ce0,
        q0 => DPtpgBarSelRgb_CEA_b_q0);

    DPtpgBarSelYuv_601_y_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_v_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarSelYuv_601_u_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_709_y_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_v_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0,
        q0 => DPtpgBarSelYuv_709_v_q0);

    DPtpgBarSelYuv_709_u_U : component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0,
        q0 => DPtpgBarSelYuv_709_u_q0);

    grp_reg_ap_uint_10_s_fu_1709 : component mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d_val => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_1709_ap_return,
        ap_ce => grp_reg_ap_uint_10_s_fu_1709_ap_ce);

    grp_reg_int_s_fu_2293 : component mpsoc_preset_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_2293_d,
        ap_return => grp_reg_int_s_fu_2293_ap_return,
        ap_ce => grp_reg_int_s_fu_2293_ap_ce);

    urem_11ns_4ns_3_15_1_U4 : component mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln520_2_fu_1609_p1,
        din1 => grp_fu_1697_p1,
        ce => grp_fu_1697_ce,
        dout => grp_fu_1697_p2);

    urem_11ns_4ns_3_15_1_U5 : component mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1703_p0,
        din1 => grp_fu_1703_p1,
        ce => grp_fu_1703_ce,
        dout => grp_fu_1703_p2);

    urem_11ns_4ns_3_15_1_U6 : component mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2018_p0,
        din1 => grp_fu_2018_p1,
        ce => grp_fu_2018_ce,
        dout => grp_fu_2018_p2);

    mul_11ns_13ns_23_1_1_U7 : component mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1236_fu_2393_p0,
        din1 => mul_ln1236_fu_2393_p1,
        dout => mul_ln1236_fu_2393_p2);

    mul_11ns_13ns_23_1_1_U8 : component mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1244_fu_2421_p0,
        din1 => mul_ln1244_fu_2421_p1,
        dout => mul_ln1244_fu_2421_p2);

    mux_5_3_9_1_1_U9 : component mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        din3_WIDTH => 9,
        din4_WIDTH => 9,
        din5_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => trunc_ln1236_1_fu_2466_p1,
        din1 => trunc_ln1236_1_fu_2466_p2,
        din2 => tpgSinTableArray_9bit_2_q2,
        din3 => trunc_ln1236_1_fu_2466_p4,
        din4 => trunc_ln1236_1_fu_2466_p5,
        din5 => trunc_ln1236_1_fu_2466_p6,
        dout => trunc_ln1236_1_fu_2466_p7);

    mul_11ns_13ns_23_1_1_U10 : component mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1240_fu_2485_p0,
        din1 => mul_ln1240_fu_2485_p1,
        dout => mul_ln1240_fu_2485_p2);

    mux_5_3_9_1_1_U11 : component mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        din3_WIDTH => 9,
        din4_WIDTH => 9,
        din5_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => trunc_ln1244_1_fu_2530_p1,
        din1 => trunc_ln1244_1_fu_2530_p2,
        din2 => tpgSinTableArray_9bit_2_q1,
        din3 => trunc_ln1244_1_fu_2530_p4,
        din4 => trunc_ln1244_1_fu_2530_p5,
        din5 => trunc_ln1244_1_fu_2530_p6,
        dout => trunc_ln1244_1_fu_2530_p7);

    mux_5_3_9_1_1_U12 : component mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        din3_WIDTH => 9,
        din4_WIDTH => 9,
        din5_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => trunc_ln1240_1_fu_2604_p1,
        din1 => trunc_ln1240_1_fu_2604_p2,
        din2 => tpgSinTableArray_9bit_2_q0,
        din3 => trunc_ln1240_1_fu_2604_p4,
        din4 => trunc_ln1240_1_fu_2604_p5,
        din5 => trunc_ln1240_1_fu_2604_p6,
        dout => trunc_ln1240_1_fu_2604_p7);

    mul_16ns_8s_24_1_1_U13 : component mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1259_fu_2940_p0,
        din1 => mul_ln1259_fu_2940_p1,
        dout => mul_ln1259_fu_2940_p2);

    mul_16ns_6ns_21_1_1_U14 : component mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln1257_1_fu_3278_p0,
        din1 => mul_ln1257_1_fu_3278_p1,
        dout => mul_ln1257_1_fu_3278_p2);

    mul_20s_9ns_28_1_1_U15 : component mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 28)
    port map (
        din0 => tpgSinTableArray_load_reg_5347,
        din1 => mul_ln1311_fu_3418_p1,
        dout => mul_ln1311_fu_3418_p2);

    mux_3_2_8_1_1_U16 : component mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => tmp_9_fu_3754_p2,
        din2 => tmp_9_fu_3754_p3,
        din3 => tmp_9_fu_3754_p4,
        dout => tmp_9_fu_3754_p5);

    am_addmul_16ns_1s_16ns_17_4_1_U17 : component mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4795_p0,
        din1 => grp_fu_4795_p1,
        din2 => grp_fu_4795_p2,
        ce => grp_fu_4795_ce,
        dout => grp_fu_4795_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U18 : component mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Zplate_Hor_Control_Delta_read_reg_4933,
        din1 => grp_reg_int_s_fu_2293_ap_return,
        din2 => grp_fu_4804_p2,
        ce => grp_fu_4804_ce,
        dout => grp_fu_4804_p3);

    mac_muladd_16ns_7ns_13ns_23_4_1_U19 : component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4812_p0,
        din1 => grp_fu_4812_p1,
        din2 => grp_fu_4812_p2,
        ce => grp_fu_4812_ce,
        dout => grp_fu_4812_p3);

    mac_muladd_16ns_7s_16ns_23_4_1_U20 : component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4821_p0,
        din1 => grp_fu_4821_p1,
        din2 => grp_fu_4821_p2,
        ce => grp_fu_4821_ce,
        dout => grp_fu_4821_p3);

    mac_muladd_16ns_6s_24s_24_4_1_U21 : component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4830_p0,
        din1 => grp_fu_4830_p1,
        din2 => mul_ln1259_fu_2940_p2,
        ce => grp_fu_4830_ce,
        dout => grp_fu_4830_p3);

    mac_muladd_16ns_8ns_23ns_24_4_1_U22 : component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4839_p0,
        din1 => grp_fu_4839_p1,
        din2 => grp_fu_4839_p2,
        ce => grp_fu_4839_ce,
        dout => grp_fu_4839_p3);

    mac_muladd_16ns_8s_23s_24_4_1_U23 : component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4849_p0,
        din1 => grp_fu_4849_p1,
        din2 => grp_fu_4821_p3,
        ce => grp_fu_4849_ce,
        dout => grp_fu_4849_p3);

    flow_control_loop_pipe_sequential_init_U : component mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_625)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490 <= grp_fu_1501_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter18_phi_ln1099_reg_1490;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_618)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1479 <= grp_fu_1501_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter18_phi_ln1120_reg_1479;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_611)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1468 <= grp_fu_1501_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter18_phi_ln1141_reg_1468;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_604)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1457 <= grp_fu_1501_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter18_phi_ln1162_reg_1457;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_597)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1446 <= grp_fu_1501_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter18_phi_ln1183_reg_1446;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_590)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1435 <= grp_fu_1501_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter18_phi_ln1459_reg_1435;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_587)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1424 <= grp_fu_1501_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter18_phi_ln1474_reg_1424;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hHatch_reg_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1027_fu_1619_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1027_fu_1619_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1428_fu_1751_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1402 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1402 <= ap_phi_reg_pp0_iter0_hHatch_reg_1402;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1099_reg_1490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1781)) then
                if ((ap_const_boolean_1 = ap_condition_2016)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1099_reg_1490 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter0_phi_ln1099_reg_1490;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1120_reg_1479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1781)) then
                if ((ap_const_boolean_1 = ap_condition_1991)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1120_reg_1479 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter0_phi_ln1120_reg_1479;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1141_reg_1468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1781)) then
                if ((ap_const_boolean_1 = ap_condition_1966)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1141_reg_1468 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter0_phi_ln1141_reg_1468;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1162_reg_1457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1781)) then
                if ((ap_const_boolean_1 = ap_condition_1941)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1162_reg_1457 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter0_phi_ln1162_reg_1457;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1183_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1781)) then
                if ((ap_const_boolean_1 = ap_condition_1916)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1183_reg_1446 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter0_phi_ln1183_reg_1446;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hHatch_reg_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (icmp_ln520_reg_5037 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1438_fu_2088_p2 = ap_const_lv1_1) and (icmp_ln1433_fu_2082_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1428_reg_5086 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1402 <= ap_const_lv1_1;
            elsif ((((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (icmp_ln520_reg_5037 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1438_fu_2088_p2 = ap_const_lv1_0) and (icmp_ln1433_fu_2082_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1428_reg_5086 = ap_const_lv1_0)) or ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (icmp_ln520_reg_5037 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1433_fu_2082_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1428_reg_5086 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1402 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1402 <= ap_phi_reg_pp0_iter1_hHatch_reg_1402;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1459_reg_1435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1890)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1459_reg_1435 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter2_phi_ln1459_reg_1435;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1474_reg_1424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1866)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1474_reg_1424 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter2_phi_ln1474_reg_1424;
                end if;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_498 <= hdata_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E))) then 
                    hdata_flag_1_fu_498 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_486 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    phi_mul_fu_486 <= add_ln528_fu_2358_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_494 <= rampVal_2_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11))) then 
                    rampVal_2_flag_1_fu_494 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_502 <= rampVal_3_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_1))) then 
                    rampVal_3_flag_1_fu_502 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1404_reg_5082) and (icmp_ln1404_reg_5078 = ap_const_lv1_0)) or ((icmp_ln1027_reg_5041 = ap_const_lv1_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (icmp_ln1404_reg_5078 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1404_reg_5082) and (ap_const_lv1_1 = and_ln1409_fu_2037_p2) and (icmp_ln1404_reg_5078 = ap_const_lv1_0)) or ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1409_fu_2037_p2) and (icmp_ln1404_reg_5078 = ap_const_lv1_1)))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((icmp_ln1027_reg_5041 = ap_const_lv1_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1409_fu_2037_p2) and (ap_const_lv1_0 = and_ln1404_reg_5082) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1404_reg_5078 = ap_const_lv1_0))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4436)) then 
                    xBar_0 <= ap_const_lv11_0;
                elsif ((ap_const_boolean_1 = ap_condition_4431)) then 
                    xBar_0 <= add_ln1207_fu_2211_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4428)) then 
                    xBar_0 <= sub_ln1211_fu_2217_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4448)) then 
                    xCount_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4443)) then 
                    xCount_0 <= add_ln1362_fu_2180_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4440)) then 
                    xCount_0 <= sub_ln1366_fu_2169_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_3_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4460)) then 
                    xCount_3_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4455)) then 
                    xCount_3_0 <= add_ln1543_fu_2006_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4452)) then 
                    xCount_3_0 <= sub_ln1547_fu_1995_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_4_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4486)) then 
                    xCount_4_0 <= ap_const_lv10_0_20;
                elsif ((ap_const_boolean_1 = ap_condition_4481)) then 
                    xCount_4_0 <= ap_const_lv10_0_19;
                elsif ((ap_const_boolean_1 = ap_condition_4475)) then 
                    xCount_4_0 <= add_ln1435_fu_2112_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4471)) then 
                    xCount_4_0 <= ap_const_lv10_0_18;
                elsif ((ap_const_boolean_1 = ap_condition_4466)) then 
                    xCount_4_0 <= sub_ln1445_fu_2094_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_5_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1027_reg_5041_pp0_iter15_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    xCount_5_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4489)) then 
                    xCount_5_0 <= zext_ln1725_fu_2860_p1;
                elsif ((ap_const_boolean_1 = ap_condition_4377)) then 
                    xCount_5_0 <= add_ln1729_fu_2816_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0))) then 
                    x_fu_490 <= add_ln520_fu_1625_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_490 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4505)) then 
                    yCount <= ap_const_lv10_0_17;
                elsif ((ap_const_boolean_1 = ap_condition_4500)) then 
                    yCount <= add_ln1343_fu_2148_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4495)) then 
                    yCount <= ap_const_lv10_0_16;
                end if;
            end if; 
        end if;
    end process;

    yCount_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4521)) then 
                    yCount_1 <= ap_const_lv6_0_24;
                elsif ((ap_const_boolean_1 = ap_condition_4516)) then 
                    yCount_1 <= add_ln1708_fu_1938_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4511)) then 
                    yCount_1 <= ap_const_lv6_0_23;
                end if;
            end if; 
        end if;
    end process;

    yCount_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1404_reg_5082) and (ap_const_lv1_1 = and_ln1409_fu_2037_p2) and (icmp_ln1404_reg_5078 = ap_const_lv1_0)) or ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1409_fu_2037_p2) and (icmp_ln1404_reg_5078 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((icmp_ln1027_fu_1619_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (icmp_ln1404_fu_1715_p2 = ap_const_lv1_1)) or ((bckgndId_load = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1404_fu_1733_p2) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (icmp_ln1404_fu_1715_p2 = ap_const_lv1_0)))))) then 
                yCount_2 <= ap_const_lv10_0;
            elsif (((icmp_ln1027_reg_5041 = ap_const_lv1_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1409_fu_2037_p2) and (ap_const_lv1_0 = and_ln1404_reg_5082) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1404_reg_5078 = ap_const_lv1_0))) then 
                yCount_2 <= add_ln1416_fu_2042_p2;
            end if; 
        end if;
    end process;

    yCount_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4536)) then 
                    yCount_3 <= ap_const_lv10_0_22;
                elsif ((ap_const_boolean_1 = ap_condition_4531)) then 
                    yCount_3 <= add_ln1525_fu_1974_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4526)) then 
                    yCount_3 <= ap_const_lv10_0_21;
                end if;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_4552)) then 
                    zonePlateVDelta <= Zplate_Ver_Control_Start;
                elsif ((ap_const_boolean_1 = ap_condition_4546)) then 
                    zonePlateVDelta <= add_ln1298_fu_2319_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Zplate_Hor_Control_Delta_read_reg_4933 <= Zplate_Hor_Control_Delta;
                Zplate_Hor_Control_Start_read_reg_4972 <= Zplate_Hor_Control_Start;
                Zplate_Ver_Control_Delta_read_reg_4928 <= Zplate_Ver_Control_Delta;
                add_ln504_1_reg_5106 <= add_ln504_1_fu_1912_p2;
                add_ln504_reg_5051_pp0_iter1_reg <= add_ln504_reg_5051;
                and_ln1292_reg_5098_pp0_iter1_reg <= and_ln1292_reg_5098;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                barWidthMinSamples_read_reg_4912 <= barWidthMinSamples;
                    barWidth_cast_cast_reg_5003(10 downto 0) <= barWidth_cast_cast_fu_1541_p1(10 downto 0);
                barWidth_read_reg_4938 <= barWidth;
                bckgndId_load_read_reg_4968 <= bckgndId_load;
                cmp126_i_reg_5065_pp0_iter1_reg <= cmp126_i_reg_5065;
                cmp2_i224_read_reg_4950 <= cmp2_i224;
                cmp35_i429_read_reg_4901 <= cmp35_i429;
                cmp59_i_reg_5061_pp0_iter1_reg <= cmp59_i_reg_5061;
                colorFormatLocal_read_reg_4943 <= colorFormatLocal;
                icmp_ln1027_reg_5041 <= icmp_ln1027_fu_1619_p2;
                icmp_ln1027_reg_5041_pp0_iter1_reg <= icmp_ln1027_reg_5041;
                icmp_ln1050_reg_5102_pp0_iter1_reg <= icmp_ln1050_reg_5102;
                icmp_ln1285_reg_5094_pp0_iter1_reg <= icmp_ln1285_reg_5094;
                icmp_ln1336_reg_5090_pp0_iter1_reg <= icmp_ln1336_reg_5090;
                icmp_ln1518_reg_5074_pp0_iter1_reg <= icmp_ln1518_reg_5074;
                icmp_ln1584_reg_5069_pp0_iter1_reg <= icmp_ln1584_reg_5069;
                icmp_ln1701_reg_5057_pp0_iter1_reg <= icmp_ln1701_reg_5057;
                icmp_ln520_reg_5037 <= icmp_ln520_fu_1613_p2;
                icmp_ln520_reg_5037_pp0_iter1_reg <= icmp_ln520_reg_5037;
                pix_5_read_reg_4995 <= pix_5;
                pix_read_reg_4987 <= pix;
                sub_i_i_i_read_reg_4921 <= sub_i_i_i;
                trunc_ln520_2_reg_5030 <= trunc_ln520_2_fu_1609_p1;
                trunc_ln520_2_reg_5030_pp0_iter1_reg <= trunc_ln520_2_reg_5030;
                trunc_ln520_reg_5013 <= trunc_ln520_fu_1597_p1;
                trunc_ln520_reg_5013_pp0_iter1_reg <= trunc_ln520_reg_5013;
                    zext_ln1032_cast_reg_5008(7 downto 0) <= zext_ln1032_cast_fu_1545_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln504_1_reg_5106_pp0_iter10_reg <= add_ln504_1_reg_5106_pp0_iter9_reg;
                add_ln504_1_reg_5106_pp0_iter11_reg <= add_ln504_1_reg_5106_pp0_iter10_reg;
                add_ln504_1_reg_5106_pp0_iter12_reg <= add_ln504_1_reg_5106_pp0_iter11_reg;
                add_ln504_1_reg_5106_pp0_iter13_reg <= add_ln504_1_reg_5106_pp0_iter12_reg;
                add_ln504_1_reg_5106_pp0_iter2_reg <= add_ln504_1_reg_5106;
                add_ln504_1_reg_5106_pp0_iter3_reg <= add_ln504_1_reg_5106_pp0_iter2_reg;
                add_ln504_1_reg_5106_pp0_iter4_reg <= add_ln504_1_reg_5106_pp0_iter3_reg;
                add_ln504_1_reg_5106_pp0_iter5_reg <= add_ln504_1_reg_5106_pp0_iter4_reg;
                add_ln504_1_reg_5106_pp0_iter6_reg <= add_ln504_1_reg_5106_pp0_iter5_reg;
                add_ln504_1_reg_5106_pp0_iter7_reg <= add_ln504_1_reg_5106_pp0_iter6_reg;
                add_ln504_1_reg_5106_pp0_iter8_reg <= add_ln504_1_reg_5106_pp0_iter7_reg;
                add_ln504_1_reg_5106_pp0_iter9_reg <= add_ln504_1_reg_5106_pp0_iter8_reg;
                add_ln504_reg_5051_pp0_iter10_reg <= add_ln504_reg_5051_pp0_iter9_reg;
                add_ln504_reg_5051_pp0_iter11_reg <= add_ln504_reg_5051_pp0_iter10_reg;
                add_ln504_reg_5051_pp0_iter12_reg <= add_ln504_reg_5051_pp0_iter11_reg;
                add_ln504_reg_5051_pp0_iter2_reg <= add_ln504_reg_5051_pp0_iter1_reg;
                add_ln504_reg_5051_pp0_iter3_reg <= add_ln504_reg_5051_pp0_iter2_reg;
                add_ln504_reg_5051_pp0_iter4_reg <= add_ln504_reg_5051_pp0_iter3_reg;
                add_ln504_reg_5051_pp0_iter5_reg <= add_ln504_reg_5051_pp0_iter4_reg;
                add_ln504_reg_5051_pp0_iter6_reg <= add_ln504_reg_5051_pp0_iter5_reg;
                add_ln504_reg_5051_pp0_iter7_reg <= add_ln504_reg_5051_pp0_iter6_reg;
                add_ln504_reg_5051_pp0_iter8_reg <= add_ln504_reg_5051_pp0_iter7_reg;
                add_ln504_reg_5051_pp0_iter9_reg <= add_ln504_reg_5051_pp0_iter8_reg;
                and_ln1292_reg_5098_pp0_iter2_reg <= and_ln1292_reg_5098_pp0_iter1_reg;
                and_ln1292_reg_5098_pp0_iter3_reg <= and_ln1292_reg_5098_pp0_iter2_reg;
                and_ln1292_reg_5098_pp0_iter4_reg <= and_ln1292_reg_5098_pp0_iter3_reg;
                and_ln1341_reg_5135_pp0_iter10_reg <= and_ln1341_reg_5135_pp0_iter9_reg;
                and_ln1341_reg_5135_pp0_iter11_reg <= and_ln1341_reg_5135_pp0_iter10_reg;
                and_ln1341_reg_5135_pp0_iter12_reg <= and_ln1341_reg_5135_pp0_iter11_reg;
                and_ln1341_reg_5135_pp0_iter13_reg <= and_ln1341_reg_5135_pp0_iter12_reg;
                and_ln1341_reg_5135_pp0_iter14_reg <= and_ln1341_reg_5135_pp0_iter13_reg;
                and_ln1341_reg_5135_pp0_iter15_reg <= and_ln1341_reg_5135_pp0_iter14_reg;
                and_ln1341_reg_5135_pp0_iter16_reg <= and_ln1341_reg_5135_pp0_iter15_reg;
                and_ln1341_reg_5135_pp0_iter2_reg <= and_ln1341_reg_5135;
                and_ln1341_reg_5135_pp0_iter3_reg <= and_ln1341_reg_5135_pp0_iter2_reg;
                and_ln1341_reg_5135_pp0_iter4_reg <= and_ln1341_reg_5135_pp0_iter3_reg;
                and_ln1341_reg_5135_pp0_iter5_reg <= and_ln1341_reg_5135_pp0_iter4_reg;
                and_ln1341_reg_5135_pp0_iter6_reg <= and_ln1341_reg_5135_pp0_iter5_reg;
                and_ln1341_reg_5135_pp0_iter7_reg <= and_ln1341_reg_5135_pp0_iter6_reg;
                and_ln1341_reg_5135_pp0_iter8_reg <= and_ln1341_reg_5135_pp0_iter7_reg;
                and_ln1341_reg_5135_pp0_iter9_reg <= and_ln1341_reg_5135_pp0_iter8_reg;
                and_ln1523_reg_5116_pp0_iter10_reg <= and_ln1523_reg_5116_pp0_iter9_reg;
                and_ln1523_reg_5116_pp0_iter11_reg <= and_ln1523_reg_5116_pp0_iter10_reg;
                and_ln1523_reg_5116_pp0_iter12_reg <= and_ln1523_reg_5116_pp0_iter11_reg;
                and_ln1523_reg_5116_pp0_iter13_reg <= and_ln1523_reg_5116_pp0_iter12_reg;
                and_ln1523_reg_5116_pp0_iter14_reg <= and_ln1523_reg_5116_pp0_iter13_reg;
                and_ln1523_reg_5116_pp0_iter15_reg <= and_ln1523_reg_5116_pp0_iter14_reg;
                and_ln1523_reg_5116_pp0_iter16_reg <= and_ln1523_reg_5116_pp0_iter15_reg;
                and_ln1523_reg_5116_pp0_iter2_reg <= and_ln1523_reg_5116;
                and_ln1523_reg_5116_pp0_iter3_reg <= and_ln1523_reg_5116_pp0_iter2_reg;
                and_ln1523_reg_5116_pp0_iter4_reg <= and_ln1523_reg_5116_pp0_iter3_reg;
                and_ln1523_reg_5116_pp0_iter5_reg <= and_ln1523_reg_5116_pp0_iter4_reg;
                and_ln1523_reg_5116_pp0_iter6_reg <= and_ln1523_reg_5116_pp0_iter5_reg;
                and_ln1523_reg_5116_pp0_iter7_reg <= and_ln1523_reg_5116_pp0_iter6_reg;
                and_ln1523_reg_5116_pp0_iter8_reg <= and_ln1523_reg_5116_pp0_iter7_reg;
                and_ln1523_reg_5116_pp0_iter9_reg <= and_ln1523_reg_5116_pp0_iter8_reg;
                and_ln1706_reg_5112_pp0_iter10_reg <= and_ln1706_reg_5112_pp0_iter9_reg;
                and_ln1706_reg_5112_pp0_iter11_reg <= and_ln1706_reg_5112_pp0_iter10_reg;
                and_ln1706_reg_5112_pp0_iter12_reg <= and_ln1706_reg_5112_pp0_iter11_reg;
                and_ln1706_reg_5112_pp0_iter13_reg <= and_ln1706_reg_5112_pp0_iter12_reg;
                and_ln1706_reg_5112_pp0_iter14_reg <= and_ln1706_reg_5112_pp0_iter13_reg;
                and_ln1706_reg_5112_pp0_iter15_reg <= and_ln1706_reg_5112_pp0_iter14_reg;
                and_ln1706_reg_5112_pp0_iter16_reg <= and_ln1706_reg_5112_pp0_iter15_reg;
                and_ln1706_reg_5112_pp0_iter2_reg <= and_ln1706_reg_5112;
                and_ln1706_reg_5112_pp0_iter3_reg <= and_ln1706_reg_5112_pp0_iter2_reg;
                and_ln1706_reg_5112_pp0_iter4_reg <= and_ln1706_reg_5112_pp0_iter3_reg;
                and_ln1706_reg_5112_pp0_iter5_reg <= and_ln1706_reg_5112_pp0_iter4_reg;
                and_ln1706_reg_5112_pp0_iter6_reg <= and_ln1706_reg_5112_pp0_iter5_reg;
                and_ln1706_reg_5112_pp0_iter7_reg <= and_ln1706_reg_5112_pp0_iter6_reg;
                and_ln1706_reg_5112_pp0_iter8_reg <= and_ln1706_reg_5112_pp0_iter7_reg;
                and_ln1706_reg_5112_pp0_iter9_reg <= and_ln1706_reg_5112_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                b_reg_5265_pp0_iter16_reg <= b_reg_5265;
                b_reg_5265_pp0_iter17_reg <= b_reg_5265_pp0_iter16_reg;
                b_reg_5265_pp0_iter18_reg <= b_reg_5265_pp0_iter17_reg;
                cmp126_i_reg_5065_pp0_iter10_reg <= cmp126_i_reg_5065_pp0_iter9_reg;
                cmp126_i_reg_5065_pp0_iter11_reg <= cmp126_i_reg_5065_pp0_iter10_reg;
                cmp126_i_reg_5065_pp0_iter12_reg <= cmp126_i_reg_5065_pp0_iter11_reg;
                cmp126_i_reg_5065_pp0_iter13_reg <= cmp126_i_reg_5065_pp0_iter12_reg;
                cmp126_i_reg_5065_pp0_iter14_reg <= cmp126_i_reg_5065_pp0_iter13_reg;
                cmp126_i_reg_5065_pp0_iter15_reg <= cmp126_i_reg_5065_pp0_iter14_reg;
                cmp126_i_reg_5065_pp0_iter16_reg <= cmp126_i_reg_5065_pp0_iter15_reg;
                cmp126_i_reg_5065_pp0_iter17_reg <= cmp126_i_reg_5065_pp0_iter16_reg;
                cmp126_i_reg_5065_pp0_iter18_reg <= cmp126_i_reg_5065_pp0_iter17_reg;
                cmp126_i_reg_5065_pp0_iter19_reg <= cmp126_i_reg_5065_pp0_iter18_reg;
                cmp126_i_reg_5065_pp0_iter2_reg <= cmp126_i_reg_5065_pp0_iter1_reg;
                cmp126_i_reg_5065_pp0_iter3_reg <= cmp126_i_reg_5065_pp0_iter2_reg;
                cmp126_i_reg_5065_pp0_iter4_reg <= cmp126_i_reg_5065_pp0_iter3_reg;
                cmp126_i_reg_5065_pp0_iter5_reg <= cmp126_i_reg_5065_pp0_iter4_reg;
                cmp126_i_reg_5065_pp0_iter6_reg <= cmp126_i_reg_5065_pp0_iter5_reg;
                cmp126_i_reg_5065_pp0_iter7_reg <= cmp126_i_reg_5065_pp0_iter6_reg;
                cmp126_i_reg_5065_pp0_iter8_reg <= cmp126_i_reg_5065_pp0_iter7_reg;
                cmp126_i_reg_5065_pp0_iter9_reg <= cmp126_i_reg_5065_pp0_iter8_reg;
                cmp59_i_reg_5061_pp0_iter10_reg <= cmp59_i_reg_5061_pp0_iter9_reg;
                cmp59_i_reg_5061_pp0_iter11_reg <= cmp59_i_reg_5061_pp0_iter10_reg;
                cmp59_i_reg_5061_pp0_iter12_reg <= cmp59_i_reg_5061_pp0_iter11_reg;
                cmp59_i_reg_5061_pp0_iter13_reg <= cmp59_i_reg_5061_pp0_iter12_reg;
                cmp59_i_reg_5061_pp0_iter14_reg <= cmp59_i_reg_5061_pp0_iter13_reg;
                cmp59_i_reg_5061_pp0_iter15_reg <= cmp59_i_reg_5061_pp0_iter14_reg;
                cmp59_i_reg_5061_pp0_iter16_reg <= cmp59_i_reg_5061_pp0_iter15_reg;
                cmp59_i_reg_5061_pp0_iter17_reg <= cmp59_i_reg_5061_pp0_iter16_reg;
                cmp59_i_reg_5061_pp0_iter18_reg <= cmp59_i_reg_5061_pp0_iter17_reg;
                cmp59_i_reg_5061_pp0_iter19_reg <= cmp59_i_reg_5061_pp0_iter18_reg;
                cmp59_i_reg_5061_pp0_iter2_reg <= cmp59_i_reg_5061_pp0_iter1_reg;
                cmp59_i_reg_5061_pp0_iter3_reg <= cmp59_i_reg_5061_pp0_iter2_reg;
                cmp59_i_reg_5061_pp0_iter4_reg <= cmp59_i_reg_5061_pp0_iter3_reg;
                cmp59_i_reg_5061_pp0_iter5_reg <= cmp59_i_reg_5061_pp0_iter4_reg;
                cmp59_i_reg_5061_pp0_iter6_reg <= cmp59_i_reg_5061_pp0_iter5_reg;
                cmp59_i_reg_5061_pp0_iter7_reg <= cmp59_i_reg_5061_pp0_iter6_reg;
                cmp59_i_reg_5061_pp0_iter8_reg <= cmp59_i_reg_5061_pp0_iter7_reg;
                cmp59_i_reg_5061_pp0_iter9_reg <= cmp59_i_reg_5061_pp0_iter8_reg;
                g_reg_5287_pp0_iter17_reg <= g_reg_5287;
                g_reg_5287_pp0_iter18_reg <= g_reg_5287_pp0_iter17_reg;
                g_reg_5287_pp0_iter19_reg <= g_reg_5287_pp0_iter18_reg;
                icmp_ln1027_reg_5041_pp0_iter10_reg <= icmp_ln1027_reg_5041_pp0_iter9_reg;
                icmp_ln1027_reg_5041_pp0_iter11_reg <= icmp_ln1027_reg_5041_pp0_iter10_reg;
                icmp_ln1027_reg_5041_pp0_iter12_reg <= icmp_ln1027_reg_5041_pp0_iter11_reg;
                icmp_ln1027_reg_5041_pp0_iter13_reg <= icmp_ln1027_reg_5041_pp0_iter12_reg;
                icmp_ln1027_reg_5041_pp0_iter14_reg <= icmp_ln1027_reg_5041_pp0_iter13_reg;
                icmp_ln1027_reg_5041_pp0_iter15_reg <= icmp_ln1027_reg_5041_pp0_iter14_reg;
                icmp_ln1027_reg_5041_pp0_iter16_reg <= icmp_ln1027_reg_5041_pp0_iter15_reg;
                icmp_ln1027_reg_5041_pp0_iter17_reg <= icmp_ln1027_reg_5041_pp0_iter16_reg;
                icmp_ln1027_reg_5041_pp0_iter18_reg <= icmp_ln1027_reg_5041_pp0_iter17_reg;
                icmp_ln1027_reg_5041_pp0_iter19_reg <= icmp_ln1027_reg_5041_pp0_iter18_reg;
                icmp_ln1027_reg_5041_pp0_iter2_reg <= icmp_ln1027_reg_5041_pp0_iter1_reg;
                icmp_ln1027_reg_5041_pp0_iter3_reg <= icmp_ln1027_reg_5041_pp0_iter2_reg;
                icmp_ln1027_reg_5041_pp0_iter4_reg <= icmp_ln1027_reg_5041_pp0_iter3_reg;
                icmp_ln1027_reg_5041_pp0_iter5_reg <= icmp_ln1027_reg_5041_pp0_iter4_reg;
                icmp_ln1027_reg_5041_pp0_iter6_reg <= icmp_ln1027_reg_5041_pp0_iter5_reg;
                icmp_ln1027_reg_5041_pp0_iter7_reg <= icmp_ln1027_reg_5041_pp0_iter6_reg;
                icmp_ln1027_reg_5041_pp0_iter8_reg <= icmp_ln1027_reg_5041_pp0_iter7_reg;
                icmp_ln1027_reg_5041_pp0_iter9_reg <= icmp_ln1027_reg_5041_pp0_iter8_reg;
                icmp_ln1050_reg_5102_pp0_iter10_reg <= icmp_ln1050_reg_5102_pp0_iter9_reg;
                icmp_ln1050_reg_5102_pp0_iter11_reg <= icmp_ln1050_reg_5102_pp0_iter10_reg;
                icmp_ln1050_reg_5102_pp0_iter12_reg <= icmp_ln1050_reg_5102_pp0_iter11_reg;
                icmp_ln1050_reg_5102_pp0_iter13_reg <= icmp_ln1050_reg_5102_pp0_iter12_reg;
                icmp_ln1050_reg_5102_pp0_iter14_reg <= icmp_ln1050_reg_5102_pp0_iter13_reg;
                icmp_ln1050_reg_5102_pp0_iter15_reg <= icmp_ln1050_reg_5102_pp0_iter14_reg;
                icmp_ln1050_reg_5102_pp0_iter16_reg <= icmp_ln1050_reg_5102_pp0_iter15_reg;
                icmp_ln1050_reg_5102_pp0_iter17_reg <= icmp_ln1050_reg_5102_pp0_iter16_reg;
                icmp_ln1050_reg_5102_pp0_iter18_reg <= icmp_ln1050_reg_5102_pp0_iter17_reg;
                icmp_ln1050_reg_5102_pp0_iter2_reg <= icmp_ln1050_reg_5102_pp0_iter1_reg;
                icmp_ln1050_reg_5102_pp0_iter3_reg <= icmp_ln1050_reg_5102_pp0_iter2_reg;
                icmp_ln1050_reg_5102_pp0_iter4_reg <= icmp_ln1050_reg_5102_pp0_iter3_reg;
                icmp_ln1050_reg_5102_pp0_iter5_reg <= icmp_ln1050_reg_5102_pp0_iter4_reg;
                icmp_ln1050_reg_5102_pp0_iter6_reg <= icmp_ln1050_reg_5102_pp0_iter5_reg;
                icmp_ln1050_reg_5102_pp0_iter7_reg <= icmp_ln1050_reg_5102_pp0_iter6_reg;
                icmp_ln1050_reg_5102_pp0_iter8_reg <= icmp_ln1050_reg_5102_pp0_iter7_reg;
                icmp_ln1050_reg_5102_pp0_iter9_reg <= icmp_ln1050_reg_5102_pp0_iter8_reg;
                icmp_ln1205_reg_5143_pp0_iter10_reg <= icmp_ln1205_reg_5143_pp0_iter9_reg;
                icmp_ln1205_reg_5143_pp0_iter11_reg <= icmp_ln1205_reg_5143_pp0_iter10_reg;
                icmp_ln1205_reg_5143_pp0_iter12_reg <= icmp_ln1205_reg_5143_pp0_iter11_reg;
                icmp_ln1205_reg_5143_pp0_iter13_reg <= icmp_ln1205_reg_5143_pp0_iter12_reg;
                icmp_ln1205_reg_5143_pp0_iter14_reg <= icmp_ln1205_reg_5143_pp0_iter13_reg;
                icmp_ln1205_reg_5143_pp0_iter15_reg <= icmp_ln1205_reg_5143_pp0_iter14_reg;
                icmp_ln1205_reg_5143_pp0_iter16_reg <= icmp_ln1205_reg_5143_pp0_iter15_reg;
                icmp_ln1205_reg_5143_pp0_iter17_reg <= icmp_ln1205_reg_5143_pp0_iter16_reg;
                icmp_ln1205_reg_5143_pp0_iter2_reg <= icmp_ln1205_reg_5143;
                icmp_ln1205_reg_5143_pp0_iter3_reg <= icmp_ln1205_reg_5143_pp0_iter2_reg;
                icmp_ln1205_reg_5143_pp0_iter4_reg <= icmp_ln1205_reg_5143_pp0_iter3_reg;
                icmp_ln1205_reg_5143_pp0_iter5_reg <= icmp_ln1205_reg_5143_pp0_iter4_reg;
                icmp_ln1205_reg_5143_pp0_iter6_reg <= icmp_ln1205_reg_5143_pp0_iter5_reg;
                icmp_ln1205_reg_5143_pp0_iter7_reg <= icmp_ln1205_reg_5143_pp0_iter6_reg;
                icmp_ln1205_reg_5143_pp0_iter8_reg <= icmp_ln1205_reg_5143_pp0_iter7_reg;
                icmp_ln1205_reg_5143_pp0_iter9_reg <= icmp_ln1205_reg_5143_pp0_iter8_reg;
                icmp_ln1285_reg_5094_pp0_iter2_reg <= icmp_ln1285_reg_5094_pp0_iter1_reg;
                icmp_ln1285_reg_5094_pp0_iter3_reg <= icmp_ln1285_reg_5094_pp0_iter2_reg;
                icmp_ln1285_reg_5094_pp0_iter4_reg <= icmp_ln1285_reg_5094_pp0_iter3_reg;
                icmp_ln1336_reg_5090_pp0_iter10_reg <= icmp_ln1336_reg_5090_pp0_iter9_reg;
                icmp_ln1336_reg_5090_pp0_iter11_reg <= icmp_ln1336_reg_5090_pp0_iter10_reg;
                icmp_ln1336_reg_5090_pp0_iter12_reg <= icmp_ln1336_reg_5090_pp0_iter11_reg;
                icmp_ln1336_reg_5090_pp0_iter13_reg <= icmp_ln1336_reg_5090_pp0_iter12_reg;
                icmp_ln1336_reg_5090_pp0_iter14_reg <= icmp_ln1336_reg_5090_pp0_iter13_reg;
                icmp_ln1336_reg_5090_pp0_iter15_reg <= icmp_ln1336_reg_5090_pp0_iter14_reg;
                icmp_ln1336_reg_5090_pp0_iter16_reg <= icmp_ln1336_reg_5090_pp0_iter15_reg;
                icmp_ln1336_reg_5090_pp0_iter2_reg <= icmp_ln1336_reg_5090_pp0_iter1_reg;
                icmp_ln1336_reg_5090_pp0_iter3_reg <= icmp_ln1336_reg_5090_pp0_iter2_reg;
                icmp_ln1336_reg_5090_pp0_iter4_reg <= icmp_ln1336_reg_5090_pp0_iter3_reg;
                icmp_ln1336_reg_5090_pp0_iter5_reg <= icmp_ln1336_reg_5090_pp0_iter4_reg;
                icmp_ln1336_reg_5090_pp0_iter6_reg <= icmp_ln1336_reg_5090_pp0_iter5_reg;
                icmp_ln1336_reg_5090_pp0_iter7_reg <= icmp_ln1336_reg_5090_pp0_iter6_reg;
                icmp_ln1336_reg_5090_pp0_iter8_reg <= icmp_ln1336_reg_5090_pp0_iter7_reg;
                icmp_ln1336_reg_5090_pp0_iter9_reg <= icmp_ln1336_reg_5090_pp0_iter8_reg;
                icmp_ln1360_reg_5139_pp0_iter10_reg <= icmp_ln1360_reg_5139_pp0_iter9_reg;
                icmp_ln1360_reg_5139_pp0_iter11_reg <= icmp_ln1360_reg_5139_pp0_iter10_reg;
                icmp_ln1360_reg_5139_pp0_iter12_reg <= icmp_ln1360_reg_5139_pp0_iter11_reg;
                icmp_ln1360_reg_5139_pp0_iter13_reg <= icmp_ln1360_reg_5139_pp0_iter12_reg;
                icmp_ln1360_reg_5139_pp0_iter14_reg <= icmp_ln1360_reg_5139_pp0_iter13_reg;
                icmp_ln1360_reg_5139_pp0_iter15_reg <= icmp_ln1360_reg_5139_pp0_iter14_reg;
                icmp_ln1360_reg_5139_pp0_iter16_reg <= icmp_ln1360_reg_5139_pp0_iter15_reg;
                icmp_ln1360_reg_5139_pp0_iter2_reg <= icmp_ln1360_reg_5139;
                icmp_ln1360_reg_5139_pp0_iter3_reg <= icmp_ln1360_reg_5139_pp0_iter2_reg;
                icmp_ln1360_reg_5139_pp0_iter4_reg <= icmp_ln1360_reg_5139_pp0_iter3_reg;
                icmp_ln1360_reg_5139_pp0_iter5_reg <= icmp_ln1360_reg_5139_pp0_iter4_reg;
                icmp_ln1360_reg_5139_pp0_iter6_reg <= icmp_ln1360_reg_5139_pp0_iter5_reg;
                icmp_ln1360_reg_5139_pp0_iter7_reg <= icmp_ln1360_reg_5139_pp0_iter6_reg;
                icmp_ln1360_reg_5139_pp0_iter8_reg <= icmp_ln1360_reg_5139_pp0_iter7_reg;
                icmp_ln1360_reg_5139_pp0_iter9_reg <= icmp_ln1360_reg_5139_pp0_iter8_reg;
                icmp_ln1518_reg_5074_pp0_iter10_reg <= icmp_ln1518_reg_5074_pp0_iter9_reg;
                icmp_ln1518_reg_5074_pp0_iter11_reg <= icmp_ln1518_reg_5074_pp0_iter10_reg;
                icmp_ln1518_reg_5074_pp0_iter12_reg <= icmp_ln1518_reg_5074_pp0_iter11_reg;
                icmp_ln1518_reg_5074_pp0_iter13_reg <= icmp_ln1518_reg_5074_pp0_iter12_reg;
                icmp_ln1518_reg_5074_pp0_iter14_reg <= icmp_ln1518_reg_5074_pp0_iter13_reg;
                icmp_ln1518_reg_5074_pp0_iter15_reg <= icmp_ln1518_reg_5074_pp0_iter14_reg;
                icmp_ln1518_reg_5074_pp0_iter16_reg <= icmp_ln1518_reg_5074_pp0_iter15_reg;
                icmp_ln1518_reg_5074_pp0_iter2_reg <= icmp_ln1518_reg_5074_pp0_iter1_reg;
                icmp_ln1518_reg_5074_pp0_iter3_reg <= icmp_ln1518_reg_5074_pp0_iter2_reg;
                icmp_ln1518_reg_5074_pp0_iter4_reg <= icmp_ln1518_reg_5074_pp0_iter3_reg;
                icmp_ln1518_reg_5074_pp0_iter5_reg <= icmp_ln1518_reg_5074_pp0_iter4_reg;
                icmp_ln1518_reg_5074_pp0_iter6_reg <= icmp_ln1518_reg_5074_pp0_iter5_reg;
                icmp_ln1518_reg_5074_pp0_iter7_reg <= icmp_ln1518_reg_5074_pp0_iter6_reg;
                icmp_ln1518_reg_5074_pp0_iter8_reg <= icmp_ln1518_reg_5074_pp0_iter7_reg;
                icmp_ln1518_reg_5074_pp0_iter9_reg <= icmp_ln1518_reg_5074_pp0_iter8_reg;
                icmp_ln1541_reg_5120_pp0_iter10_reg <= icmp_ln1541_reg_5120_pp0_iter9_reg;
                icmp_ln1541_reg_5120_pp0_iter11_reg <= icmp_ln1541_reg_5120_pp0_iter10_reg;
                icmp_ln1541_reg_5120_pp0_iter12_reg <= icmp_ln1541_reg_5120_pp0_iter11_reg;
                icmp_ln1541_reg_5120_pp0_iter13_reg <= icmp_ln1541_reg_5120_pp0_iter12_reg;
                icmp_ln1541_reg_5120_pp0_iter14_reg <= icmp_ln1541_reg_5120_pp0_iter13_reg;
                icmp_ln1541_reg_5120_pp0_iter15_reg <= icmp_ln1541_reg_5120_pp0_iter14_reg;
                icmp_ln1541_reg_5120_pp0_iter16_reg <= icmp_ln1541_reg_5120_pp0_iter15_reg;
                icmp_ln1541_reg_5120_pp0_iter2_reg <= icmp_ln1541_reg_5120;
                icmp_ln1541_reg_5120_pp0_iter3_reg <= icmp_ln1541_reg_5120_pp0_iter2_reg;
                icmp_ln1541_reg_5120_pp0_iter4_reg <= icmp_ln1541_reg_5120_pp0_iter3_reg;
                icmp_ln1541_reg_5120_pp0_iter5_reg <= icmp_ln1541_reg_5120_pp0_iter4_reg;
                icmp_ln1541_reg_5120_pp0_iter6_reg <= icmp_ln1541_reg_5120_pp0_iter5_reg;
                icmp_ln1541_reg_5120_pp0_iter7_reg <= icmp_ln1541_reg_5120_pp0_iter6_reg;
                icmp_ln1541_reg_5120_pp0_iter8_reg <= icmp_ln1541_reg_5120_pp0_iter7_reg;
                icmp_ln1541_reg_5120_pp0_iter9_reg <= icmp_ln1541_reg_5120_pp0_iter8_reg;
                icmp_ln1584_reg_5069_pp0_iter10_reg <= icmp_ln1584_reg_5069_pp0_iter9_reg;
                icmp_ln1584_reg_5069_pp0_iter11_reg <= icmp_ln1584_reg_5069_pp0_iter10_reg;
                icmp_ln1584_reg_5069_pp0_iter12_reg <= icmp_ln1584_reg_5069_pp0_iter11_reg;
                icmp_ln1584_reg_5069_pp0_iter13_reg <= icmp_ln1584_reg_5069_pp0_iter12_reg;
                icmp_ln1584_reg_5069_pp0_iter14_reg <= icmp_ln1584_reg_5069_pp0_iter13_reg;
                icmp_ln1584_reg_5069_pp0_iter15_reg <= icmp_ln1584_reg_5069_pp0_iter14_reg;
                icmp_ln1584_reg_5069_pp0_iter16_reg <= icmp_ln1584_reg_5069_pp0_iter15_reg;
                icmp_ln1584_reg_5069_pp0_iter17_reg <= icmp_ln1584_reg_5069_pp0_iter16_reg;
                icmp_ln1584_reg_5069_pp0_iter18_reg <= icmp_ln1584_reg_5069_pp0_iter17_reg;
                icmp_ln1584_reg_5069_pp0_iter19_reg <= icmp_ln1584_reg_5069_pp0_iter18_reg;
                icmp_ln1584_reg_5069_pp0_iter2_reg <= icmp_ln1584_reg_5069_pp0_iter1_reg;
                icmp_ln1584_reg_5069_pp0_iter3_reg <= icmp_ln1584_reg_5069_pp0_iter2_reg;
                icmp_ln1584_reg_5069_pp0_iter4_reg <= icmp_ln1584_reg_5069_pp0_iter3_reg;
                icmp_ln1584_reg_5069_pp0_iter5_reg <= icmp_ln1584_reg_5069_pp0_iter4_reg;
                icmp_ln1584_reg_5069_pp0_iter6_reg <= icmp_ln1584_reg_5069_pp0_iter5_reg;
                icmp_ln1584_reg_5069_pp0_iter7_reg <= icmp_ln1584_reg_5069_pp0_iter6_reg;
                icmp_ln1584_reg_5069_pp0_iter8_reg <= icmp_ln1584_reg_5069_pp0_iter7_reg;
                icmp_ln1584_reg_5069_pp0_iter9_reg <= icmp_ln1584_reg_5069_pp0_iter8_reg;
                icmp_ln1701_reg_5057_pp0_iter10_reg <= icmp_ln1701_reg_5057_pp0_iter9_reg;
                icmp_ln1701_reg_5057_pp0_iter11_reg <= icmp_ln1701_reg_5057_pp0_iter10_reg;
                icmp_ln1701_reg_5057_pp0_iter12_reg <= icmp_ln1701_reg_5057_pp0_iter11_reg;
                icmp_ln1701_reg_5057_pp0_iter13_reg <= icmp_ln1701_reg_5057_pp0_iter12_reg;
                icmp_ln1701_reg_5057_pp0_iter14_reg <= icmp_ln1701_reg_5057_pp0_iter13_reg;
                icmp_ln1701_reg_5057_pp0_iter15_reg <= icmp_ln1701_reg_5057_pp0_iter14_reg;
                icmp_ln1701_reg_5057_pp0_iter16_reg <= icmp_ln1701_reg_5057_pp0_iter15_reg;
                icmp_ln1701_reg_5057_pp0_iter2_reg <= icmp_ln1701_reg_5057_pp0_iter1_reg;
                icmp_ln1701_reg_5057_pp0_iter3_reg <= icmp_ln1701_reg_5057_pp0_iter2_reg;
                icmp_ln1701_reg_5057_pp0_iter4_reg <= icmp_ln1701_reg_5057_pp0_iter3_reg;
                icmp_ln1701_reg_5057_pp0_iter5_reg <= icmp_ln1701_reg_5057_pp0_iter4_reg;
                icmp_ln1701_reg_5057_pp0_iter6_reg <= icmp_ln1701_reg_5057_pp0_iter5_reg;
                icmp_ln1701_reg_5057_pp0_iter7_reg <= icmp_ln1701_reg_5057_pp0_iter6_reg;
                icmp_ln1701_reg_5057_pp0_iter8_reg <= icmp_ln1701_reg_5057_pp0_iter7_reg;
                icmp_ln1701_reg_5057_pp0_iter9_reg <= icmp_ln1701_reg_5057_pp0_iter8_reg;
                icmp_ln520_reg_5037_pp0_iter10_reg <= icmp_ln520_reg_5037_pp0_iter9_reg;
                icmp_ln520_reg_5037_pp0_iter11_reg <= icmp_ln520_reg_5037_pp0_iter10_reg;
                icmp_ln520_reg_5037_pp0_iter12_reg <= icmp_ln520_reg_5037_pp0_iter11_reg;
                icmp_ln520_reg_5037_pp0_iter13_reg <= icmp_ln520_reg_5037_pp0_iter12_reg;
                icmp_ln520_reg_5037_pp0_iter14_reg <= icmp_ln520_reg_5037_pp0_iter13_reg;
                icmp_ln520_reg_5037_pp0_iter15_reg <= icmp_ln520_reg_5037_pp0_iter14_reg;
                icmp_ln520_reg_5037_pp0_iter16_reg <= icmp_ln520_reg_5037_pp0_iter15_reg;
                icmp_ln520_reg_5037_pp0_iter17_reg <= icmp_ln520_reg_5037_pp0_iter16_reg;
                icmp_ln520_reg_5037_pp0_iter18_reg <= icmp_ln520_reg_5037_pp0_iter17_reg;
                icmp_ln520_reg_5037_pp0_iter19_reg <= icmp_ln520_reg_5037_pp0_iter18_reg;
                icmp_ln520_reg_5037_pp0_iter2_reg <= icmp_ln520_reg_5037_pp0_iter1_reg;
                icmp_ln520_reg_5037_pp0_iter3_reg <= icmp_ln520_reg_5037_pp0_iter2_reg;
                icmp_ln520_reg_5037_pp0_iter4_reg <= icmp_ln520_reg_5037_pp0_iter3_reg;
                icmp_ln520_reg_5037_pp0_iter5_reg <= icmp_ln520_reg_5037_pp0_iter4_reg;
                icmp_ln520_reg_5037_pp0_iter6_reg <= icmp_ln520_reg_5037_pp0_iter5_reg;
                icmp_ln520_reg_5037_pp0_iter7_reg <= icmp_ln520_reg_5037_pp0_iter6_reg;
                icmp_ln520_reg_5037_pp0_iter8_reg <= icmp_ln520_reg_5037_pp0_iter7_reg;
                icmp_ln520_reg_5037_pp0_iter9_reg <= icmp_ln520_reg_5037_pp0_iter8_reg;
                lshr_ln3_reg_5161_pp0_iter10_reg <= lshr_ln3_reg_5161_pp0_iter9_reg;
                lshr_ln3_reg_5161_pp0_iter11_reg <= lshr_ln3_reg_5161_pp0_iter10_reg;
                lshr_ln3_reg_5161_pp0_iter12_reg <= lshr_ln3_reg_5161_pp0_iter11_reg;
                lshr_ln3_reg_5161_pp0_iter13_reg <= lshr_ln3_reg_5161_pp0_iter12_reg;
                lshr_ln3_reg_5161_pp0_iter14_reg <= lshr_ln3_reg_5161_pp0_iter13_reg;
                lshr_ln3_reg_5161_pp0_iter15_reg <= lshr_ln3_reg_5161_pp0_iter14_reg;
                lshr_ln3_reg_5161_pp0_iter16_reg <= lshr_ln3_reg_5161_pp0_iter15_reg;
                lshr_ln3_reg_5161_pp0_iter8_reg <= lshr_ln3_reg_5161;
                lshr_ln3_reg_5161_pp0_iter9_reg <= lshr_ln3_reg_5161_pp0_iter8_reg;
                or_ln1449_reg_5147_pp0_iter10_reg <= or_ln1449_reg_5147_pp0_iter9_reg;
                or_ln1449_reg_5147_pp0_iter11_reg <= or_ln1449_reg_5147_pp0_iter10_reg;
                or_ln1449_reg_5147_pp0_iter12_reg <= or_ln1449_reg_5147_pp0_iter11_reg;
                or_ln1449_reg_5147_pp0_iter13_reg <= or_ln1449_reg_5147_pp0_iter12_reg;
                or_ln1449_reg_5147_pp0_iter14_reg <= or_ln1449_reg_5147_pp0_iter13_reg;
                or_ln1449_reg_5147_pp0_iter15_reg <= or_ln1449_reg_5147_pp0_iter14_reg;
                or_ln1449_reg_5147_pp0_iter16_reg <= or_ln1449_reg_5147_pp0_iter15_reg;
                or_ln1449_reg_5147_pp0_iter17_reg <= or_ln1449_reg_5147_pp0_iter16_reg;
                or_ln1449_reg_5147_pp0_iter18_reg <= or_ln1449_reg_5147_pp0_iter17_reg;
                or_ln1449_reg_5147_pp0_iter19_reg <= or_ln1449_reg_5147_pp0_iter18_reg;
                or_ln1449_reg_5147_pp0_iter3_reg <= or_ln1449_reg_5147;
                or_ln1449_reg_5147_pp0_iter4_reg <= or_ln1449_reg_5147_pp0_iter3_reg;
                or_ln1449_reg_5147_pp0_iter5_reg <= or_ln1449_reg_5147_pp0_iter4_reg;
                or_ln1449_reg_5147_pp0_iter6_reg <= or_ln1449_reg_5147_pp0_iter5_reg;
                or_ln1449_reg_5147_pp0_iter7_reg <= or_ln1449_reg_5147_pp0_iter6_reg;
                or_ln1449_reg_5147_pp0_iter8_reg <= or_ln1449_reg_5147_pp0_iter7_reg;
                or_ln1449_reg_5147_pp0_iter9_reg <= or_ln1449_reg_5147_pp0_iter8_reg;
                r_reg_5253_pp0_iter16_reg <= r_reg_5253;
                r_reg_5253_pp0_iter17_reg <= r_reg_5253_pp0_iter16_reg;
                r_reg_5253_pp0_iter18_reg <= r_reg_5253_pp0_iter17_reg;
                r_reg_5253_pp0_iter19_reg <= r_reg_5253_pp0_iter18_reg;
                sext_ln1257_2_reg_5277_pp0_iter16_reg <= sext_ln1257_2_reg_5277;
                sext_ln1257_2_reg_5277_pp0_iter17_reg <= sext_ln1257_2_reg_5277_pp0_iter16_reg;
                sext_ln1257_2_reg_5277_pp0_iter18_reg <= sext_ln1257_2_reg_5277_pp0_iter17_reg;
                trunc_ln520_2_reg_5030_pp0_iter10_reg <= trunc_ln520_2_reg_5030_pp0_iter9_reg;
                trunc_ln520_2_reg_5030_pp0_iter11_reg <= trunc_ln520_2_reg_5030_pp0_iter10_reg;
                trunc_ln520_2_reg_5030_pp0_iter12_reg <= trunc_ln520_2_reg_5030_pp0_iter11_reg;
                trunc_ln520_2_reg_5030_pp0_iter2_reg <= trunc_ln520_2_reg_5030_pp0_iter1_reg;
                trunc_ln520_2_reg_5030_pp0_iter3_reg <= trunc_ln520_2_reg_5030_pp0_iter2_reg;
                trunc_ln520_2_reg_5030_pp0_iter4_reg <= trunc_ln520_2_reg_5030_pp0_iter3_reg;
                trunc_ln520_2_reg_5030_pp0_iter5_reg <= trunc_ln520_2_reg_5030_pp0_iter4_reg;
                trunc_ln520_2_reg_5030_pp0_iter6_reg <= trunc_ln520_2_reg_5030_pp0_iter5_reg;
                trunc_ln520_2_reg_5030_pp0_iter7_reg <= trunc_ln520_2_reg_5030_pp0_iter6_reg;
                trunc_ln520_2_reg_5030_pp0_iter8_reg <= trunc_ln520_2_reg_5030_pp0_iter7_reg;
                trunc_ln520_2_reg_5030_pp0_iter9_reg <= trunc_ln520_2_reg_5030_pp0_iter8_reg;
                trunc_ln520_reg_5013_pp0_iter10_reg <= trunc_ln520_reg_5013_pp0_iter9_reg;
                trunc_ln520_reg_5013_pp0_iter11_reg <= trunc_ln520_reg_5013_pp0_iter10_reg;
                trunc_ln520_reg_5013_pp0_iter12_reg <= trunc_ln520_reg_5013_pp0_iter11_reg;
                trunc_ln520_reg_5013_pp0_iter13_reg <= trunc_ln520_reg_5013_pp0_iter12_reg;
                trunc_ln520_reg_5013_pp0_iter14_reg <= trunc_ln520_reg_5013_pp0_iter13_reg;
                trunc_ln520_reg_5013_pp0_iter15_reg <= trunc_ln520_reg_5013_pp0_iter14_reg;
                trunc_ln520_reg_5013_pp0_iter16_reg <= trunc_ln520_reg_5013_pp0_iter15_reg;
                trunc_ln520_reg_5013_pp0_iter17_reg <= trunc_ln520_reg_5013_pp0_iter16_reg;
                trunc_ln520_reg_5013_pp0_iter18_reg <= trunc_ln520_reg_5013_pp0_iter17_reg;
                trunc_ln520_reg_5013_pp0_iter19_reg <= trunc_ln520_reg_5013_pp0_iter18_reg;
                trunc_ln520_reg_5013_pp0_iter2_reg <= trunc_ln520_reg_5013_pp0_iter1_reg;
                trunc_ln520_reg_5013_pp0_iter3_reg <= trunc_ln520_reg_5013_pp0_iter2_reg;
                trunc_ln520_reg_5013_pp0_iter4_reg <= trunc_ln520_reg_5013_pp0_iter3_reg;
                trunc_ln520_reg_5013_pp0_iter5_reg <= trunc_ln520_reg_5013_pp0_iter4_reg;
                trunc_ln520_reg_5013_pp0_iter6_reg <= trunc_ln520_reg_5013_pp0_iter5_reg;
                trunc_ln520_reg_5013_pp0_iter7_reg <= trunc_ln520_reg_5013_pp0_iter6_reg;
                trunc_ln520_reg_5013_pp0_iter8_reg <= trunc_ln520_reg_5013_pp0_iter7_reg;
                trunc_ln520_reg_5013_pp0_iter9_reg <= trunc_ln520_reg_5013_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln504_reg_5051 <= add_ln504_fu_1631_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load = ap_const_lv8_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_fu_1799_p2 = ap_const_lv1_0))) then
                and_ln1292_reg_5098 <= and_ln1292_fu_1805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1336_reg_5090 = ap_const_lv1_0))) then
                and_ln1341_reg_5135 <= and_ln1341_fu_2137_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load = ap_const_lv8_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1404_fu_1715_p2 = ap_const_lv1_0))) then
                and_ln1404_reg_5082 <= and_ln1404_fu_1733_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1518_reg_5074 = ap_const_lv1_0))) then
                and_ln1523_reg_5116 <= and_ln1523_fu_1963_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_5057 = ap_const_lv1_0))) then
                and_ln1706_reg_5112 <= and_ln1706_fu_1927_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter9_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter10_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter9_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter10_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter9_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter10_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter9_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter10_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter9_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter10_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter9_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter10_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter9_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter10_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter11_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter10_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter11_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter10_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter11_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter10_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter11_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter10_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter11_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter10_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter11_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter10_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter11_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter12_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter11_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter12_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter11_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter12_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter11_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter12_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter11_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter12_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter11_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter12_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter11_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter12_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter13_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter12_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter13_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter12_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter13_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter12_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter13_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter12_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter13_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter12_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter13_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter12_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter13_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter14_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter13_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter14_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter13_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter14_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter13_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter14_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter13_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter14_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter13_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter14_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter13_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter14_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter15_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter14_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter15_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter14_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter15_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter14_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter15_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter14_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter15_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter14_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter15_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter14_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter15_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter16_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter15_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter16_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter15_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter16_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter15_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter16_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter15_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter16_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter15_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter16_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter15_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter16_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter17_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter16_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter17_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter16_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter17_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter16_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter17_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter16_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter17_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter16_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter17_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter16_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter17_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter18_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter17_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter18_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter17_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter18_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter17_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter18_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter17_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter18_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter17_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter18_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter17_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter0_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter1_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter0_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter1_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter2_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter1_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter2_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter1_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter2_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter1_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter2_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter1_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter2_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter1_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter2_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter1_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter2_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter3_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter2_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter3_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter2_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter3_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter2_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter3_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter2_phi_ln1183_reg_1446;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter3_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter4_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter3_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter4_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter3_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter4_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter3_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter4_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter3_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter4_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter3_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter4_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter3_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter4_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter5_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter4_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter5_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter4_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter5_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter4_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter5_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter4_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter5_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter4_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter5_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter4_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter5_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter6_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter5_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter6_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter5_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter6_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter5_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter6_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter5_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter6_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter5_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter6_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter5_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter6_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter7_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter6_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter7_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter6_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter7_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter6_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter7_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter6_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter7_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter6_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter7_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter6_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter7_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter8_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter7_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter8_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter7_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter8_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter7_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter8_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter7_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter8_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter7_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter8_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter7_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter8_phi_ln1099_reg_1490;
                ap_phi_reg_pp0_iter9_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter8_phi_ln1120_reg_1479;
                ap_phi_reg_pp0_iter9_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter8_phi_ln1141_reg_1468;
                ap_phi_reg_pp0_iter9_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter8_phi_ln1162_reg_1457;
                ap_phi_reg_pp0_iter9_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter8_phi_ln1183_reg_1446;
                ap_phi_reg_pp0_iter9_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter8_phi_ln1459_reg_1435;
                ap_phi_reg_pp0_iter9_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter8_phi_ln1474_reg_1424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bSerie <= lfsr_b_1_fu_3931_p3;
                gSerie <= lfsr_g_1_fu_3885_p3;
                rSerie <= lfsr_r_1_fu_3839_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                b_2_reg_5467 <= b_2_fu_3388_p3;
                b_reg_5265 <= b_fu_2650_p3;
                g_reg_5287 <= g_fu_2734_p3;
                r_reg_5253 <= r_fu_2576_p3;
                sext_ln1257_2_reg_5277 <= sext_ln1257_2_fu_2666_p1;
                trunc_ln1236_1_reg_5216 <= trunc_ln1236_1_fu_2466_p7;
                trunc_ln1240_1_reg_5259 <= trunc_ln1240_1_fu_2604_p7;
                trunc_ln1244_1_reg_5247 <= trunc_ln1244_1_fu_2530_p7;
                    zext_ln1257_1_reg_5292(15 downto 0) <= zext_ln1257_1_fu_2746_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cmp126_i_reg_5065 <= cmp126_i_fu_1661_p2;
                cmp59_i_reg_5061 <= cmp59_i_fu_1655_p2;
                icmp_ln1701_reg_5057 <= icmp_ln1701_fu_1643_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1050_reg_5102 <= icmp_ln1050_fu_1901_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1205_reg_5143 <= icmp_ln1205_fu_2206_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1261_reg_5462 <= icmp_ln1261_fu_3358_p2;
                icmp_ln1262_reg_5337 <= icmp_ln1262_fu_3151_p2;
                tmp_20_reg_5457 <= add_ln1257_2_fu_3298_p2(24 downto 16);
                trunc_ln1257_1_reg_5447 <= trunc_ln1257_1_fu_3295_p1;
                trunc_ln1257_reg_5442 <= trunc_ln1257_fu_3291_p1;
                u_reg_5452 <= add_ln1258_2_fu_3322_p2(24 downto 8);
                v_reg_5332 <= add_ln1259_2_fu_3125_p2(24 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load = ap_const_lv8_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1285_reg_5094 <= icmp_ln1285_fu_1799_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1336_reg_5090 <= icmp_ln1336_fu_1775_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1360_reg_5139 <= icmp_ln1360_fu_2164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load = ap_const_lv8_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1404_reg_5078 <= icmp_ln1404_fu_1715_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_1619_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1428_reg_5086 <= icmp_ln1428_fu_1751_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1518_reg_5074 <= icmp_ln1518_fu_1679_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1541_reg_5120 <= icmp_ln1541_fu_1990_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1584_reg_5069 <= icmp_ln1584_fu_1667_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                lshr_ln3_reg_5161 <= lshr_ln3_fu_2381_p1(15 downto 5);
                mul_ln1311_reg_5515 <= mul_ln1311_fu_3418_p2;
                tpgSinTableArray_load_reg_5347 <= tpgSinTableArray_q0;
                trunc_ln1311_1_reg_5521 <= sub_ln1311_fu_3428_p2(26 downto 19);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln1449_reg_5147 <= or_ln1449_fu_2238_p2;
            end if;
        end if;
    end process;
    barWidth_cast_cast_reg_5003(11) <= '0';
    zext_ln1032_cast_reg_5008(15 downto 8) <= "00000000";
    zext_ln1257_1_reg_5292(23 downto 16) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1739_fu_3051_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarArray_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_b_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_g_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_r_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_b_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_g_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_r_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1739_1_fu_3242_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1039_fu_4715_p2 <= std_logic_vector(unsigned(select_ln1027_fu_4702_p3) + unsigned(ap_const_lv8_1));
    add_ln1056_fu_3491_p2 <= std_logic_vector(unsigned(trunc_ln520_5_fu_3487_p1) + unsigned(ap_const_lv8_1));
    add_ln1205_fu_2200_p2 <= std_logic_vector(unsigned(zext_ln1205_fu_2196_p1) + unsigned(ap_const_lv12_1));
    add_ln1207_fu_2211_p2 <= std_logic_vector(unsigned(xBar_0) + unsigned(ap_const_lv11_1));
    add_ln1212_fu_3208_p2 <= std_logic_vector(unsigned(trunc_ln520_6_fu_3204_p1) + unsigned(ap_const_lv3_1));
    add_ln1236_1_fu_2555_p2 <= std_logic_vector(signed(trunc_ln1236_1_reg_5216) + signed(ap_const_lv9_80));
    add_ln1236_fu_2549_p2 <= std_logic_vector(signed(sext_ln1236_fu_2546_p1) + signed(ap_const_lv10_80));
    add_ln1240_1_fu_2713_p2 <= std_logic_vector(signed(trunc_ln1240_1_reg_5259) + signed(ap_const_lv9_80));
    add_ln1240_fu_2707_p2 <= std_logic_vector(signed(sext_ln1240_fu_2704_p1) + signed(ap_const_lv10_80));
    add_ln1244_1_fu_2629_p2 <= std_logic_vector(signed(trunc_ln1244_1_reg_5247) + signed(ap_const_lv9_80));
    add_ln1244_fu_2623_p2 <= std_logic_vector(signed(sext_ln1244_fu_2620_p1) + signed(ap_const_lv10_80));
    add_ln1257_2_fu_3298_p2 <= std_logic_vector(unsigned(zext_ln1257_6_fu_3288_p1) + unsigned(zext_ln1257_4_fu_3284_p1));
    add_ln1257_3_fu_4181_p2 <= std_logic_vector(unsigned(trunc_ln1257_1_reg_5447) + unsigned(trunc_ln1257_reg_5442));
    add_ln1258_2_fu_3322_p2 <= std_logic_vector(signed(sext_ln1258_1_fu_3319_p1) + signed(zext_ln1258_fu_3315_p1));
    add_ln1259_2_fu_3125_p2 <= std_logic_vector(signed(sext_ln1259_1_fu_3122_p1) + signed(zext_ln1259_1_fu_3118_p1));
    add_ln1259_fu_3112_p2 <= std_logic_vector(unsigned(zext_ln1259_fu_3108_p1) + unsigned(ap_const_lv24_8080));
    add_ln1296_fu_2307_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1298_fu_2319_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(Zplate_Ver_Control_Delta_read_reg_4928));
    add_ln1314_fu_4448_p2 <= std_logic_vector(unsigned(select_ln1311_fu_4440_p3) + unsigned(ap_const_lv8_90));
    add_ln1343_fu_2148_p2 <= std_logic_vector(unsigned(yCount) + unsigned(ap_const_lv10_1));
    add_ln1348_fu_2953_p2 <= std_logic_vector(unsigned(trunc_ln520_7_fu_2949_p1) + unsigned(ap_const_lv3_1));
    add_ln1362_fu_2180_p2 <= std_logic_vector(unsigned(xCount_0) + unsigned(ap_const_lv10_1));
    add_ln1367_fu_2989_p2 <= std_logic_vector(unsigned(trunc_ln520_9_fu_2985_p1) + unsigned(ap_const_lv3_1));
    add_ln1404_fu_1721_p2 <= std_logic_vector(unsigned(loopHeight_cast23_cast_fu_1533_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln1416_fu_2042_p2 <= std_logic_vector(unsigned(yCount_2) + unsigned(ap_const_lv10_1));
    add_ln1435_fu_2112_p2 <= std_logic_vector(unsigned(xCount_4_0) + unsigned(ap_const_lv10_1));
    add_ln1488_fu_4108_p2 <= std_logic_vector(unsigned(rampStart_1) + unsigned(trunc_ln));
    add_ln1500_fu_4130_p2 <= std_logic_vector(unsigned(select_ln1487_fu_4116_p3) + unsigned(ap_const_lv8_1));
    add_ln1525_fu_1974_p2 <= std_logic_vector(unsigned(yCount_3) + unsigned(ap_const_lv10_1));
    add_ln1530_fu_2880_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1543_fu_2006_p2 <= std_logic_vector(unsigned(xCount_3_0) + unsigned(ap_const_lv10_1));
    add_ln1548_fu_2912_p2 <= std_logic_vector(unsigned(trunc_ln520_10_fu_2908_p1) + unsigned(ap_const_lv3_1));
    add_ln1619_fu_3766_p2 <= std_logic_vector(unsigned(select_ln1584_fu_3674_p3) + unsigned(ap_const_lv16_1));
    add_ln1708_fu_1938_p2 <= std_logic_vector(unsigned(yCount_1) + unsigned(ap_const_lv6_1));
    add_ln1725_fu_2854_p2 <= std_logic_vector(unsigned(trunc_ln1723_fu_2802_p1) + unsigned(ap_const_lv6_1));
    add_ln1729_fu_2816_p2 <= std_logic_vector(unsigned(xCount_5_0) + unsigned(ap_const_lv10_3C1));
    add_ln1730_fu_2832_p2 <= std_logic_vector(unsigned(trunc_ln520_11_fu_2828_p1) + unsigned(ap_const_lv3_1));
    add_ln504_1_fu_1912_p2 <= std_logic_vector(unsigned(trunc_ln520_2_reg_5030) + unsigned(ap_const_lv11_2AA));
    add_ln504_fu_1631_p2 <= std_logic_vector(unsigned(trunc_ln520_2_fu_1609_p1) + unsigned(ap_const_lv11_554));
    add_ln520_fu_1625_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_4) + unsigned(ap_const_lv16_1));
    add_ln528_fu_2358_p2 <= std_logic_vector(unsigned(phi_mul_fu_486) + unsigned(Zplate_Hor_Control_Start_read_reg_4972));
    and_ln1292_fu_1805_p2 <= (icmp_ln1027_fu_1619_p2 and cmp12_i);
    and_ln1341_fu_2137_p2 <= (icmp_ln1341_fu_2132_p2 and icmp_ln1027_reg_5041);
    and_ln1404_fu_1733_p2 <= (icmp_ln1404_1_fu_1727_p2 and icmp_ln1027_fu_1619_p2);
    and_ln1409_fu_2037_p2 <= (icmp_ln1409_fu_2032_p2 and icmp_ln1027_reg_5041);
    and_ln1523_fu_1963_p2 <= (icmp_ln1523_fu_1958_p2 and icmp_ln1027_reg_5041);
    and_ln1616_fu_3742_p2 <= (trunc_ln520_reg_5013_pp0_iter19_reg and cmp35_i429_read_reg_4901);
    and_ln1706_fu_1927_p2 <= (icmp_ln1706_fu_1921_p2 and icmp_ln1027_reg_5041);
    and_ln1756_fu_3528_p2 <= (trunc_ln520_reg_5013_pp0_iter19_reg and cmp141_i_fu_3523_p2);
    and_ln1817_fu_3963_p2 <= (trunc_ln520_reg_5013_pp0_iter19_reg and cmp35_i429_read_reg_4901);
    and_ln520_1_fu_4371_p2 <= (xor_ln520_1_fu_4366_p2 and grp_fu_1513_p2);
    and_ln520_2_fu_4056_p2 <= (xor_ln520_2_fu_4051_p2 and grp_fu_1513_p2);
    and_ln520_fu_4506_p2 <= (xor_ln520_fu_4501_p2 and grp_fu_1513_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp111_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp111 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp278_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp278 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state22_pp0_stage0_iter21_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call0_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call0 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call5_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call5 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1781_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1781 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1866_assign_proc : process(bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, icmp_ln520_reg_5037_pp0_iter1_reg, or_ln1449_fu_2238_p2)
    begin
                ap_condition_1866 <= ((icmp_ln520_reg_5037_pp0_iter1_reg = ap_const_lv1_0) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_fu_2238_p2 = ap_const_lv1_0));
    end process;


    ap_condition_1890_assign_proc : process(bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, icmp_ln520_reg_5037_pp0_iter1_reg, or_ln1449_fu_2238_p2)
    begin
                ap_condition_1890 <= ((icmp_ln520_reg_5037_pp0_iter1_reg = ap_const_lv1_0) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_fu_2238_p2 = ap_const_lv1_1));
    end process;


    ap_condition_1916_assign_proc : process(icmp_ln520_fu_1613_p2, colorFormatLocal_read_read_fu_602_p2, bckgndId_load_read_read_fu_626_p2)
    begin
                ap_condition_1916 <= ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_condition_1941_assign_proc : process(icmp_ln520_fu_1613_p2, colorFormatLocal_read_read_fu_602_p2, bckgndId_load_read_read_fu_626_p2)
    begin
                ap_condition_1941 <= ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_condition_1966_assign_proc : process(icmp_ln520_fu_1613_p2, colorFormatLocal_read_read_fu_602_p2, bckgndId_load_read_read_fu_626_p2)
    begin
                ap_condition_1966 <= ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_condition_1991_assign_proc : process(icmp_ln520_fu_1613_p2, colorFormatLocal_read_read_fu_602_p2, bckgndId_load_read_read_fu_626_p2)
    begin
                ap_condition_1991 <= ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2016_assign_proc : process(icmp_ln520_fu_1613_p2, colorFormatLocal_read_read_fu_602_p2, bckgndId_load_read_read_fu_626_p2)
    begin
                ap_condition_2016 <= ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4356_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1360_reg_5139_pp0_iter16_reg)
    begin
                ap_condition_4356 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1360_reg_5139_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4360_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, bckgndId_load_read_reg_4968)
    begin
                ap_condition_4360 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4365_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1541_reg_5120_pp0_iter16_reg)
    begin
                ap_condition_4365 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1541_reg_5120_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4368_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, bckgndId_load_read_reg_4968)
    begin
                ap_condition_4368 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4372_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, bckgndId_load_read_reg_4968)
    begin
                ap_condition_4372 <= ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4377_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1723_fu_2806_p2)
    begin
                ap_condition_4377 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1723_fu_2806_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4380_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, bckgndId_load_read_reg_4968)
    begin
                ap_condition_4380 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4385_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, bckgndId_load_read_reg_4968)
    begin
                ap_condition_4385 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4392_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, cmp2_i224_read_reg_4950)
    begin
                ap_condition_4392 <= ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4396_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, cmp2_i224_read_reg_4950)
    begin
                ap_condition_4396 <= ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4401_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1336_reg_5090_pp0_iter16_reg, and_ln1341_reg_5135_pp0_iter16_reg)
    begin
                ap_condition_4401 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln1341_reg_5135_pp0_iter16_reg) and (icmp_ln1336_reg_5090_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4406_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1701_reg_5057_pp0_iter16_reg, and_ln1706_reg_5112_pp0_iter16_reg)
    begin
                ap_condition_4406 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln1706_reg_5112_pp0_iter16_reg) and (icmp_ln1701_reg_5057_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4411_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1518_reg_5074_pp0_iter16_reg, and_ln1523_reg_5116_pp0_iter16_reg)
    begin
                ap_condition_4411 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln1523_reg_5116_pp0_iter16_reg) and (icmp_ln1518_reg_5074_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4416_assign_proc : process(icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1518_reg_5074_pp0_iter16_reg, and_ln1523_reg_5116_pp0_iter16_reg)
    begin
                ap_condition_4416 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1523_reg_5116_pp0_iter16_reg) and (icmp_ln1518_reg_5074_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4420_assign_proc : process(icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1701_reg_5057_pp0_iter16_reg, and_ln1706_reg_5112_pp0_iter16_reg)
    begin
                ap_condition_4420 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1706_reg_5112_pp0_iter16_reg) and (icmp_ln1701_reg_5057_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4424_assign_proc : process(icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1336_reg_5090_pp0_iter16_reg, and_ln1341_reg_5135_pp0_iter16_reg)
    begin
                ap_condition_4424 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1341_reg_5135_pp0_iter16_reg) and (icmp_ln1336_reg_5090_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4428_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1205_fu_2206_p2)
    begin
                ap_condition_4428 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1205_fu_2206_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4431_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1205_fu_2206_p2)
    begin
                ap_condition_4431 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1205_fu_2206_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4436_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1613_p2, bckgndId_load_read_read_fu_626_p2, icmp_ln1027_fu_1619_p2)
    begin
                ap_condition_4436 <= ((icmp_ln1027_fu_1619_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4440_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1360_fu_2164_p2)
    begin
                ap_condition_4440 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1360_fu_2164_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4443_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1360_fu_2164_p2)
    begin
                ap_condition_4443 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1360_fu_2164_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4448_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1613_p2, bckgndId_load_read_read_fu_626_p2, icmp_ln1027_fu_1619_p2)
    begin
                ap_condition_4448 <= ((icmp_ln1027_fu_1619_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4452_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1541_fu_1990_p2)
    begin
                ap_condition_4452 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1541_fu_1990_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4455_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1541_fu_1990_p2)
    begin
                ap_condition_4455 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1541_fu_1990_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4460_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1613_p2, bckgndId_load_read_read_fu_626_p2, icmp_ln1027_fu_1619_p2)
    begin
                ap_condition_4460 <= ((icmp_ln1027_fu_1619_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4466_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_5037, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1428_reg_5086, icmp_ln1433_fu_2082_p2, icmp_ln1438_fu_2088_p2)
    begin
                ap_condition_4466 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (icmp_ln520_reg_5037 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1438_fu_2088_p2 = ap_const_lv1_0) and (icmp_ln1433_fu_2082_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5086 = ap_const_lv1_0));
    end process;


    ap_condition_4471_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_5037, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1428_reg_5086, icmp_ln1433_fu_2082_p2, icmp_ln1438_fu_2088_p2)
    begin
                ap_condition_4471 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (icmp_ln520_reg_5037 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1438_fu_2088_p2 = ap_const_lv1_1) and (icmp_ln1433_fu_2082_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5086 = ap_const_lv1_0));
    end process;


    ap_condition_4475_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_5037, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1428_reg_5086, icmp_ln1433_fu_2082_p2)
    begin
                ap_condition_4475 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (icmp_ln520_reg_5037 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1433_fu_2082_p2 = ap_const_lv1_1) and (icmp_ln1428_reg_5086 = ap_const_lv1_0));
    end process;


    ap_condition_4481_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1613_p2, bckgndId_load, icmp_ln1027_fu_1619_p2, icmp_ln1428_fu_1751_p2)
    begin
                ap_condition_4481 <= ((icmp_ln1027_fu_1619_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (icmp_ln1428_fu_1751_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4486_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1613_p2, bckgndId_load, icmp_ln1027_fu_1619_p2)
    begin
                ap_condition_4486 <= ((icmp_ln1027_fu_1619_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4489_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1723_fu_2806_p2)
    begin
                ap_condition_4489 <= ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1723_fu_2806_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4495_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1336_reg_5090, and_ln1341_fu_2137_p2)
    begin
                ap_condition_4495 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1341_fu_2137_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1336_reg_5090 = ap_const_lv1_0));
    end process;


    ap_condition_4500_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1336_reg_5090, and_ln1341_fu_2137_p2)
    begin
                ap_condition_4500 <= ((bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1341_fu_2137_p2) and (icmp_ln1336_reg_5090 = ap_const_lv1_0));
    end process;


    ap_condition_4505_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1613_p2, bckgndId_load_read_read_fu_626_p2, icmp_ln1336_fu_1775_p2)
    begin
                ap_condition_4505 <= ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (icmp_ln1336_fu_1775_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4511_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1701_reg_5057, and_ln1706_fu_1927_p2)
    begin
                ap_condition_4511 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1706_fu_1927_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1701_reg_5057 = ap_const_lv1_0));
    end process;


    ap_condition_4516_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1701_reg_5057, and_ln1706_fu_1927_p2)
    begin
                ap_condition_4516 <= ((bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1706_fu_1927_p2) and (icmp_ln1701_reg_5057 = ap_const_lv1_0));
    end process;


    ap_condition_4521_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1613_p2, bckgndId_load_read_read_fu_626_p2, icmp_ln1701_fu_1643_p2)
    begin
                ap_condition_4521 <= ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (icmp_ln1701_fu_1643_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4526_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041, icmp_ln1518_reg_5074, and_ln1523_fu_1963_p2)
    begin
                ap_condition_4526 <= ((icmp_ln1027_reg_5041 = ap_const_lv1_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1523_fu_1963_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1518_reg_5074 = ap_const_lv1_0));
    end process;


    ap_condition_4531_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4968, icmp_ln1518_reg_5074, and_ln1523_fu_1963_p2)
    begin
                ap_condition_4531 <= ((bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1523_fu_1963_p2) and (icmp_ln1518_reg_5074 = ap_const_lv1_0));
    end process;


    ap_condition_4536_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1613_p2, bckgndId_load_read_read_fu_626_p2, icmp_ln1518_fu_1679_p2)
    begin
                ap_condition_4536 <= ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (icmp_ln1518_fu_1679_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4540_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, bckgndId_load_read_reg_4968)
    begin
                ap_condition_4540 <= ((bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4546_assign_proc : process(ap_enable_reg_pp0_iter5, bckgndId_load_read_reg_4968, icmp_ln1285_reg_5094_pp0_iter4_reg, and_ln1292_reg_5098_pp0_iter4_reg)
    begin
                ap_condition_4546 <= ((bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1292_reg_5098_pp0_iter4_reg) and (icmp_ln1285_reg_5094_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_condition_4552_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1613_p2, bckgndId_load, icmp_ln1285_fu_1799_p2)
    begin
                ap_condition_4552 <= ((bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (icmp_ln1285_fu_1799_p2 = ap_const_lv1_1));
    end process;


    ap_condition_587_assign_proc : process(icmp_ln520_reg_5037_pp0_iter17_reg, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, or_ln1449_reg_5147_pp0_iter17_reg)
    begin
                ap_condition_587 <= (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (or_ln1449_reg_5147_pp0_iter17_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (icmp_ln520_reg_5037_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_590_assign_proc : process(icmp_ln520_reg_5037_pp0_iter17_reg, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, or_ln1449_reg_5147_pp0_iter17_reg)
    begin
                ap_condition_590 <= (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (or_ln1449_reg_5147_pp0_iter17_reg = ap_const_lv1_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (icmp_ln520_reg_5037_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_597_assign_proc : process(icmp_ln520_reg_5037_pp0_iter17_reg, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943)
    begin
                ap_condition_597 <= (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (icmp_ln520_reg_5037_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_604_assign_proc : process(icmp_ln520_reg_5037_pp0_iter17_reg, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943)
    begin
                ap_condition_604 <= (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (icmp_ln520_reg_5037_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_611_assign_proc : process(icmp_ln520_reg_5037_pp0_iter17_reg, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943)
    begin
                ap_condition_611 <= (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_6) and (icmp_ln520_reg_5037_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_618_assign_proc : process(icmp_ln520_reg_5037_pp0_iter17_reg, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943)
    begin
                ap_condition_618 <= (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_5) and (icmp_ln520_reg_5037_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_625_assign_proc : process(icmp_ln520_reg_5037_pp0_iter17_reg, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943)
    begin
                ap_condition_625 <= (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_4) and (icmp_ln520_reg_5037_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln520_fu_1613_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_hHatch_reg_1402 <= "X";
    ap_phi_reg_pp0_iter0_phi_ln1099_reg_1490 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1120_reg_1479 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1141_reg_1468 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1162_reg_1457 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1183_reg_1446 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1459_reg_1435 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1474_reg_1424 <= "XX";

    ap_predicate_op111_call_state1_assign_proc : process(icmp_ln520_fu_1613_p2, bckgndId_load)
    begin
                ap_predicate_op111_call_state1 <= ((bckgndId_load = ap_const_lv8_C) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op278_call_state4_assign_proc : process(bckgndId_load_read_reg_4968, icmp_ln520_reg_5037_pp0_iter2_reg)
    begin
                ap_predicate_op278_call_state4 <= ((icmp_ln520_reg_5037_pp0_iter2_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_A));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_490)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_4 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_4 <= x_fu_490;
        end if; 
    end process;

    b_1_fu_3380_p3 <= 
        trunc_ln1262_fu_3376_p1 when (icmp_ln1262_1_fu_3370_p2(0) = '1') else 
        ap_const_lv8_0;
    b_2_fu_3388_p3 <= 
        trunc_ln1243_fu_3272_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        b_1_fu_3380_p3;
    b_fu_2650_p3 <= 
        ap_const_lv9_FF when (icmp_ln1244_fu_2644_p2(0) = '1') else 
        add_ln1244_1_fu_2629_p2;
    barWidth_cast_cast_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));
    bckgndId_load_read_read_fu_626_p2 <= bckgndId_load;

    bckgndYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            bckgndYUV_blk_n <= bckgndYUV_full_n;
        else 
            bckgndYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bckgndYUV_din <= ((p_0_2_0_0_0460_out_i & p_0_1_0_0_0458_out_i) & p_0_0_0_0_0456_out_i);

    bckgndYUV_write_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bckgndYUV_write <= ap_const_logic_1;
        else 
            bckgndYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_1_address0 <= zext_ln1474_fu_3395_p1(2 - 1 downto 0);

    blkYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_1_ce0 <= ap_const_logic_1;
        else 
            blkYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= zext_ln1162_fu_3463_p1(2 - 1 downto 0);

    blkYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_ce0 <= ap_const_logic_1;
        else 
            blkYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1141_fu_3468_p1(2 - 1 downto 0);

    bluYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bluYuv_ce0 <= ap_const_logic_1;
        else 
            bluYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp126_i_fu_1661_p2 <= "1" when (dpYUVCoef_1 = ap_const_lv8_0) else "0";
    cmp141_i_fu_3523_p2 <= "0" when (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) else "1";
    cmp59_i_fu_1655_p2 <= "1" when (dpDynamicRange_1 = ap_const_lv8_0) else "0";
    colorFormatLocal_read_read_fu_602_p2 <= colorFormatLocal;
    conv2_i_i10_i252_cast_cast_cast_cast_cast_cast_fu_1553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i252_cast_cast_cast_cast_cast_fu_1549_p1),8));
        conv2_i_i10_i252_cast_cast_cast_cast_cast_fu_1549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i10_i252_cast_cast_cast_cast),5));

    conv2_i_i_i236_cast_cast_cast_fu_1565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i_i236_cast_cast),8));
    conv2_i_i_i_cast_cast_fu_1557_p3 <= 
        ap_const_lv8_FF when (conv2_i_i_i_cast(0) = '1') else 
        ap_const_lv8_0;
    empty_72_fu_3196_p1 <= s(8 - 1 downto 0);
    empty_fu_4665_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    g_1_fu_4224_p3 <= 
        trunc_ln1261_fu_4220_p1 when (icmp_ln1261_1_fu_4214_p2(0) = '1') else 
        ap_const_lv8_0;
    g_2_fu_4239_p3 <= 
        trunc_ln1239_fu_4178_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        g_1_fu_4224_p3;
    g_fu_2734_p3 <= 
        ap_const_lv9_FF when (icmp_ln1240_fu_2728_p2(0) = '1') else 
        add_ln1240_1_fu_2713_p2;
    grnYuv_address0 <= zext_ln1120_fu_3473_p1(2 - 1 downto 0);

    grnYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grnYuv_ce0 <= ap_const_logic_1;
        else 
            grnYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1501_p3 <= 
        ap_const_lv2_2 when (trunc_ln520_reg_5013_pp0_iter17_reg(0) = '1') else 
        ap_const_lv2_1;
    grp_fu_1508_p2 <= "1" when (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) else "0";
    grp_fu_1513_p2 <= "0" when (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) else "1";

    grp_fu_1697_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1697_ce <= ap_const_logic_1;
        else 
            grp_fu_1697_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1697_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_1703_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1703_ce <= ap_const_logic_1;
        else 
            grp_fu_1703_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1703_p0 <= std_logic_vector(unsigned(trunc_ln520_2_fu_1609_p1) + unsigned(ap_const_lv11_554));
    grp_fu_1703_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_2018_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2018_ce <= ap_const_logic_1;
        else 
            grp_fu_2018_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2018_p0 <= std_logic_vector(unsigned(trunc_ln520_2_reg_5030) + unsigned(ap_const_lv11_2AA));
    grp_fu_2018_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_4795_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4795_ce <= ap_const_logic_1;
        else 
            grp_fu_4795_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4795_p0 <= zext_ln520_1_fu_1601_p1(16 - 1 downto 0);
    grp_fu_4795_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_4795_p2 <= zext_ln520_1_fu_1601_p1(16 - 1 downto 0);

    grp_fu_4804_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4804_ce <= ap_const_logic_1;
        else 
            grp_fu_4804_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4804_p2 <= std_logic_vector(unsigned(phi_mul_fu_486) + unsigned(zonePlateVAddr_loc_1_out_i));

    grp_fu_4812_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4812_ce <= ap_const_logic_1;
        else 
            grp_fu_4812_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4812_p0 <= zext_ln1257_fu_2662_p1(16 - 1 downto 0);
    grp_fu_4812_p1 <= ap_const_lv23_4D(7 - 1 downto 0);
    grp_fu_4812_p2 <= ap_const_lv23_1080(13 - 1 downto 0);

    grp_fu_4821_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4821_ce <= ap_const_logic_1;
        else 
            grp_fu_4821_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4821_p0 <= zext_ln1257_fu_2662_p1(16 - 1 downto 0);
    grp_fu_4821_p1 <= ap_const_lv23_7FFFD5(7 - 1 downto 0);
    grp_fu_4821_p2 <= ap_const_lv23_8080(16 - 1 downto 0);

    grp_fu_4830_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4830_ce <= ap_const_logic_1;
        else 
            grp_fu_4830_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4830_p0 <= grp_fu_4830_p00(16 - 1 downto 0);
    grp_fu_4830_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1257_2_fu_2666_p1),22));
    grp_fu_4830_p1 <= ap_const_lv22_3FFFEB(6 - 1 downto 0);

    grp_fu_4839_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4839_ce <= ap_const_logic_1;
        else 
            grp_fu_4839_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4839_p0 <= zext_ln1257_1_fu_2746_p1(16 - 1 downto 0);
    grp_fu_4839_p1 <= ap_const_lv24_96(8 - 1 downto 0);
    grp_fu_4839_p2 <= grp_fu_4839_p20(23 - 1 downto 0);
    grp_fu_4839_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4812_p3),24));

    grp_fu_4849_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4849_ce <= ap_const_logic_1;
        else 
            grp_fu_4849_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4849_p0 <= zext_ln1257_1_fu_2746_p1(16 - 1 downto 0);
    grp_fu_4849_p1 <= ap_const_lv24_FFFFAB(8 - 1 downto 0);

    grp_reg_ap_uint_10_s_fu_1709_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp111)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp111))) then 
            grp_reg_ap_uint_10_s_fu_1709_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_1709_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_2293_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp278)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp278))) then 
            grp_reg_int_s_fu_2293_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_2293_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_2293_d <= grp_fu_4795_p3(16 downto 1);

    hBarSel_0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter15_reg, add_ln1367_fu_2989_p2, ap_condition_4356)
    begin
        if (((bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((icmp_ln1027_reg_5041_pp0_iter15_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                hBarSel_0 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_4356)) then 
                hBarSel_0 <= add_ln1367_fu_2989_p2;
            else 
                hBarSel_0 <= "XXX";
            end if;
        else 
            hBarSel_0 <= "XXX";
        end if; 
    end process;


    hBarSel_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter15_reg, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1360_reg_5139_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter15_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (icmp_ln1360_reg_5139_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_assign_proc : process(hBarSel_0_loc_1_out_i, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1360_reg_5139_pp0_iter16_reg, zext_ln1367_fu_2995_p1, ap_condition_4360)
    begin
        if ((ap_const_boolean_1 = ap_condition_4360)) then
            if ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1)) then 
                hBarSel_0_loc_1_out_o <= ap_const_lv8_0;
            elsif (((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1360_reg_5139_pp0_iter16_reg = ap_const_lv1_0))) then 
                hBarSel_0_loc_1_out_o <= zext_ln1367_fu_2995_p1;
            else 
                hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
            end if;
        else 
            hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1360_reg_5139_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (icmp_ln1360_reg_5139_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter15_reg, add_ln1548_fu_2912_p2, ap_condition_4365)
    begin
        if (((bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((icmp_ln1027_reg_5041_pp0_iter15_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                hBarSel_3_0 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_4365)) then 
                hBarSel_3_0 <= add_ln1548_fu_2912_p2;
            else 
                hBarSel_3_0 <= "XXX";
            end if;
        else 
            hBarSel_3_0 <= "XXX";
        end if; 
    end process;


    hBarSel_3_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter15_reg, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1541_reg_5120_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter15_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (icmp_ln1541_reg_5120_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_assign_proc : process(hBarSel_3_0_loc_1_out_i, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1541_reg_5120_pp0_iter16_reg, zext_ln1548_fu_2918_p1, ap_condition_4368)
    begin
        if ((ap_const_boolean_1 = ap_condition_4368)) then
            if ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1)) then 
                hBarSel_3_0_loc_1_out_o <= ap_const_lv8_0;
            elsif (((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1541_reg_5120_pp0_iter16_reg = ap_const_lv1_0))) then 
                hBarSel_3_0_loc_1_out_o <= zext_ln1548_fu_2918_p1;
            else 
                hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
            end if;
        else 
            hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1541_reg_5120_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (icmp_ln1541_reg_5120_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_assign_proc : process(icmp_ln1027_reg_5041_pp0_iter17_reg, icmp_ln1205_reg_5143_pp0_iter17_reg, zext_ln1212_fu_3214_p1, empty_72_fu_3196_p1, ap_condition_4372)
    begin
        if ((ap_const_boolean_1 = ap_condition_4372)) then
            if ((icmp_ln1027_reg_5041_pp0_iter17_reg = ap_const_lv1_1)) then 
                hBarSel_4_0 <= empty_72_fu_3196_p1;
            elsif (((icmp_ln1027_reg_5041_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1205_reg_5143_pp0_iter17_reg = ap_const_lv1_0))) then 
                hBarSel_4_0 <= zext_ln1212_fu_3214_p1;
            else 
                hBarSel_4_0 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_4_0 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_4_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter17_reg, icmp_ln1205_reg_5143_pp0_iter17_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter17_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1027_reg_5041_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (icmp_ln1205_reg_5143_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_assign_proc : process(hBarSel_4_0_loc_1_out_i, icmp_ln1027_reg_5041_pp0_iter17_reg, icmp_ln1205_reg_5143_pp0_iter17_reg, zext_ln1212_fu_3214_p1, empty_72_fu_3196_p1, ap_condition_4372)
    begin
        if ((ap_const_boolean_1 = ap_condition_4372)) then
            if ((icmp_ln1027_reg_5041_pp0_iter17_reg = ap_const_lv1_1)) then 
                hBarSel_4_0_loc_1_out_o <= empty_72_fu_3196_p1;
            elsif (((icmp_ln1027_reg_5041_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1205_reg_5143_pp0_iter17_reg = ap_const_lv1_0))) then 
                hBarSel_4_0_loc_1_out_o <= zext_ln1212_fu_3214_p1;
            else 
                hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
            end if;
        else 
            hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter17_reg, icmp_ln1205_reg_5143_pp0_iter17_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter17_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1027_reg_5041_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (icmp_ln1205_reg_5143_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter15_reg, add_ln1730_fu_2832_p2, ap_condition_4377)
    begin
        if (((bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((icmp_ln1027_reg_5041_pp0_iter15_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                hBarSel_5_0 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_4377)) then 
                hBarSel_5_0 <= add_ln1730_fu_2832_p2;
            else 
                hBarSel_5_0 <= "XXX";
            end if;
        else 
            hBarSel_5_0 <= "XXX";
        end if; 
    end process;


    hBarSel_5_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter15_reg, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1723_fu_2806_p2)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter15_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (icmp_ln1723_fu_2806_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_assign_proc : process(hBarSel_5_0_loc_1_out_i, icmp_ln1027_reg_5041_pp0_iter16_reg, zext_ln1730_fu_2838_p1, icmp_ln1723_fu_2806_p2, ap_condition_4380)
    begin
        if ((ap_const_boolean_1 = ap_condition_4380)) then
            if ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1)) then 
                hBarSel_5_0_loc_1_out_o <= ap_const_lv8_0;
            elsif (((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1723_fu_2806_p2 = ap_const_lv1_0))) then 
                hBarSel_5_0_loc_1_out_o <= zext_ln1730_fu_2838_p1;
            else 
                hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
            end if;
        else 
            hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1723_fu_2806_p2)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (icmp_ln1723_fu_2806_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_498;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_5037_pp0_iter19_reg)
    begin
        if (((icmp_ln520_reg_5037_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, hdata_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, zext_ln648_fu_4136_p1)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hdata_loc_1_out_o <= zext_ln648_fu_4136_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1500_fu_4130_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1027_fu_1619_p2 <= "1" when (ap_sig_allocacmp_x_4 = ap_const_lv16_0) else "0";
    icmp_ln1050_fu_1901_p2 <= "1" when (or_ln1050_fu_1895_p2 = ap_const_lv16_0) else "0";
    icmp_ln1205_fu_2206_p2 <= "1" when (unsigned(add_ln1205_fu_2200_p2) < unsigned(barWidth_cast_cast_reg_5003)) else "0";
    icmp_ln1236_fu_2570_p2 <= "1" when (tmp_4_fu_2560_p4 = ap_const_lv2_1) else "0";
    icmp_ln1240_fu_2728_p2 <= "1" when (tmp_17_fu_2718_p4 = ap_const_lv2_1) else "0";
    icmp_ln1244_fu_2644_p2 <= "1" when (tmp_19_fu_2634_p4 = ap_const_lv2_1) else "0";
    icmp_ln1260_fu_4185_p2 <= "0" when (tmp_20_reg_5457 = ap_const_lv9_0) else "1";
    icmp_ln1261_1_fu_4214_p2 <= "1" when (signed(select_ln1261_fu_4208_p3) > signed(ap_const_lv17_0)) else "0";
    icmp_ln1261_fu_3358_p2 <= "1" when (signed(tmp_21_fu_3348_p4) > signed(ap_const_lv9_0)) else "0";
    icmp_ln1262_1_fu_3370_p2 <= "1" when (signed(select_ln1262_fu_3364_p3) > signed(ap_const_lv17_0)) else "0";
    icmp_ln1262_fu_3151_p2 <= "1" when (signed(tmp_22_fu_3141_p4) > signed(ap_const_lv9_0)) else "0";
    icmp_ln1285_fu_1799_p2 <= "1" when (or_ln1285_fu_1793_p2 = ap_const_lv16_0) else "0";
    icmp_ln1336_fu_1775_p2 <= "1" when (or_ln1336_fu_1769_p2 = ap_const_lv16_0) else "0";
    icmp_ln1341_fu_2132_p2 <= "1" when (signed(sub_i_i_i_read_reg_4921) > signed(zext_ln1341_fu_2128_p1)) else "0";
    icmp_ln1360_fu_2164_p2 <= "1" when (unsigned(xCount_0) < unsigned(barWidthMinSamples_read_reg_4912)) else "0";
    icmp_ln1404_1_fu_1727_p2 <= "1" when (add_ln1404_fu_1721_p2 = zext_ln520_cast_fu_1529_p1) else "0";
    icmp_ln1404_fu_1715_p2 <= "1" when (y = ap_const_lv16_0) else "0";
    icmp_ln1409_fu_2032_p2 <= "1" when (sub_i_i_i_read_reg_4921 = zext_ln1409_fu_2028_p1) else "0";
    icmp_ln1428_fu_1751_p2 <= "1" when (sub40_i_fu_1745_p2 = zext_ln520_1_fu_1601_p1) else "0";
    icmp_ln1433_fu_2082_p2 <= "1" when (unsigned(xCount_4_0) < unsigned(grp_reg_ap_uint_10_s_fu_1709_ap_return)) else "0";
    icmp_ln1438_fu_2088_p2 <= "1" when (xCount_4_0 = grp_reg_ap_uint_10_s_fu_1709_ap_return) else "0";
    icmp_ln1518_fu_1679_p2 <= "1" when (or_ln1518_fu_1673_p2 = ap_const_lv16_0) else "0";
    icmp_ln1523_fu_1958_p2 <= "1" when (signed(sub_i_i_i_read_reg_4921) > signed(zext_ln1523_fu_1954_p1)) else "0";
    icmp_ln1541_fu_1990_p2 <= "1" when (unsigned(xCount_3_0) < unsigned(barWidthMinSamples_read_reg_4912)) else "0";
    icmp_ln1584_fu_1667_p2 <= "1" when (trunc_ln520_1_fu_1605_p1 = ap_const_lv8_0) else "0";
    icmp_ln1592_1_fu_3690_p2 <= "1" when (Sel = ap_const_lv2_2) else "0";
    icmp_ln1592_2_fu_3709_p2 <= "1" when (Sel = ap_const_lv2_0) else "0";
    icmp_ln1592_fu_3685_p2 <= "1" when (Sel = ap_const_lv2_1) else "0";
    icmp_ln1701_fu_1643_p2 <= "1" when (or_ln1701_fu_1637_p2 = ap_const_lv16_0) else "0";
    icmp_ln1706_fu_1921_p2 <= "0" when (yCount_1 = ap_const_lv6_3F) else "1";
    icmp_ln1723_fu_2806_p2 <= "1" when (unsigned(xCount_5_0) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln520_fu_1613_p2 <= "1" when (ap_sig_allocacmp_x_4 = loopWidth) else "0";
    lfsr_b_1_fu_3931_p3 <= (xor_ln1808_fu_3925_p2 & lshr_ln2_fu_3915_p4);
    lfsr_g_1_fu_3885_p3 <= (xor_ln1801_fu_3879_p2 & lshr_ln1_fu_3869_p4);
    lfsr_r_1_fu_3839_p3 <= (xor_ln1794_fu_3833_p2 & lshr_ln_fu_3823_p4);
    loopHeight_cast23_cast_fu_1533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loopHeight_cast23),17));
    loopWidth_cast29_cast_fu_1537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loopWidth_cast29),17));
    lshr_ln1_fu_3869_p4 <= gSerie(27 downto 1);
    lshr_ln2_fu_3915_p4 <= bSerie(27 downto 1);
    lshr_ln3_fu_2381_p1 <= grp_fu_4804_p3;
    lshr_ln_fu_3823_p4 <= rSerie(27 downto 1);
    mul_ln1236_fu_2393_p0 <= mul_ln1236_fu_2393_p00(11 - 1 downto 0);
    mul_ln1236_fu_2393_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln520_2_reg_5030_pp0_iter12_reg),23));
    mul_ln1236_fu_2393_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln1240_fu_2485_p0 <= mul_ln1240_fu_2485_p00(11 - 1 downto 0);
    mul_ln1240_fu_2485_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln504_1_reg_5106_pp0_iter13_reg),23));
    mul_ln1240_fu_2485_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln1244_fu_2421_p0 <= mul_ln1244_fu_2421_p00(11 - 1 downto 0);
    mul_ln1244_fu_2421_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln504_reg_5051_pp0_iter12_reg),23));
    mul_ln1244_fu_2421_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln1257_1_fu_3278_p0 <= mul_ln1257_1_fu_3278_p00(16 - 1 downto 0);
    mul_ln1257_1_fu_3278_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1257_2_reg_5277_pp0_iter18_reg),21));
    mul_ln1257_1_fu_3278_p1 <= ap_const_lv21_1D(6 - 1 downto 0);
    mul_ln1259_fu_2940_p0 <= zext_ln1257_1_reg_5292(16 - 1 downto 0);
    mul_ln1259_fu_2940_p1 <= ap_const_lv24_FFFF95(8 - 1 downto 0);
    mul_ln1311_fu_3418_p1 <= ap_const_lv28_DD(9 - 1 downto 0);
    or_ln1050_fu_1895_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1285_fu_1793_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1336_fu_1769_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1370_fu_3181_p2 <= (trunc_ln1370_1_fu_3177_p1 or shl_ln1_fu_3165_p3);
    or_ln1449_fu_2238_p2 <= (vHatch or ap_phi_reg_pp0_iter2_hHatch_reg_1402);
    or_ln1518_fu_1673_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1592_1_fu_3714_p2 <= (icmp_ln1592_2_fu_3709_p2 or icmp_ln1592_1_fu_3690_p2);
    or_ln1592_2_fu_3728_p2 <= (icmp_ln1592_fu_3685_p2 or icmp_ln1592_2_fu_3709_p2);
    or_ln1592_fu_3695_p2 <= (icmp_ln1592_fu_3685_p2 or icmp_ln1592_1_fu_3690_p2);
    or_ln1701_fu_1637_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1733_fu_3045_p2 <= (trunc_ln1733_1_fu_3041_p1 or shl_ln3_fu_3029_p3);
    or_ln520_1_fu_4377_p2 <= (grp_fu_1508_p2 or and_ln520_1_fu_4371_p2);
    or_ln520_2_fu_4062_p2 <= (grp_fu_1508_p2 or and_ln520_2_fu_4056_p2);
    or_ln520_fu_4512_p2 <= (grp_fu_1508_p2 or and_ln520_fu_4506_p2);

    p_0_0_0_0_0456_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter20, icmp_ln520_fu_1613_p2, conv2_i_i10_i234, conv2_i_i10_i229, rampStart_1, p_0_0_0_0_0456_out_i, DPtpgBarSelYuv_601_y_q0, DPtpgBarSelYuv_709_y_q0, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, colorFormatLocal_read_read_fu_602_p2, cmp2_i224_read_reg_4950, bckgndId_load_read_read_fu_626_p2, trunc_ln520_reg_5013_pp0_iter19_reg, cmp59_i_reg_5061_pp0_iter19_reg, cmp126_i_reg_5065_pp0_iter19_reg, or_ln1449_reg_5147_pp0_iter19_reg, select_ln673_fu_3645_p3, pix_9_cast_fu_3585_p1, sext_ln1739_fu_3615_p1, tmp_29_fu_3701_p3, trunc_ln1_fu_3955_p3, phi_ln1554_fu_4033_p3, select_ln1487_fu_4116_p3, r_2_fu_4232_p3, phi_ln1373_fu_4348_p3, add_ln1314_fu_4448_p2, phi_ln1215_fu_4483_p3, empty_fu_4665_p1, select_ln1027_fu_4702_p3, conv2_i_i10_i252_cast_cast_cast_cast_cast_cast_fu_1553_p1)
    begin
        if (((not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0456_out_o <= conv2_i_i10_i229;
        elsif (((not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0456_out_o <= conv2_i_i10_i234;
        elsif (((not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0456_out_o <= conv2_i_i10_i252_cast_cast_cast_cast_cast_cast_fu_1553_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= select_ln1027_fu_4702_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= empty_fu_4665_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= rampStart_1;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= ap_const_lv8_0_15;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= ap_const_lv8_0_14;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= ap_const_lv8_FF_13;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= ap_const_lv8_FF_12;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= phi_ln1215_fu_4483_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= add_ln1314_fu_4448_p2;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= phi_ln1373_fu_4348_p3;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= ap_const_lv8_FF_11;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= ap_const_lv8_FF_10;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= ap_const_lv8_0_9;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= ap_const_lv8_0_8;
        elsif (((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)))))) then 
            p_0_0_0_0_0456_out_o <= r_2_fu_4232_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= select_ln1487_fu_4116_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= phi_ln1554_fu_4033_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= trunc_ln1_fu_3955_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= tmp_29_fu_3701_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0456_out_o <= select_ln673_fu_3645_p3;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_0456_out_o <= sext_ln1739_fu_3615_p1;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_0))) then 
            p_0_0_0_0_0456_out_o <= pix_9_cast_fu_3585_p1;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_0456_out_o <= DPtpgBarSelYuv_601_y_q0;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_0))) then 
            p_0_0_0_0_0456_out_o <= DPtpgBarSelYuv_709_y_q0;
        else 
            p_0_0_0_0_0456_out_o <= p_0_0_0_0_0456_out_i;
        end if; 
    end process;


    p_0_0_0_0_0456_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter20, icmp_ln520_fu_1613_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, colorFormatLocal_read_read_fu_602_p2, cmp2_i224_read_reg_4950, bckgndId_load_read_read_fu_626_p2, trunc_ln520_reg_5013_pp0_iter19_reg, cmp59_i_reg_5061_pp0_iter19_reg, cmp126_i_reg_5065_pp0_iter19_reg, or_ln1449_reg_5147_pp0_iter19_reg)
    begin
        if (((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_6) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) 
    and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)))) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_10) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 
    = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_626_p2 
    = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_1)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_0)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp126_i_reg_5065_pp0_iter19_reg 
    = ap_const_lv1_1)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_0)))) then 
            p_0_0_0_0_0456_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0456_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0458_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, p_0_1_0_0_0458_out_i, redYuv_q0, grnYuv_q0, bluYuv_q0, blkYuv_q0, whiYuv_q0, whiYuv_1_q0, blkYuv_1_q0, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, cmp2_i224_read_reg_4950, trunc_ln520_reg_5013_pp0_iter19_reg, cmp59_i_reg_5061_pp0_iter19_reg, cmp126_i_reg_5065_pp0_iter19_reg, or_ln1449_reg_5147_pp0_iter19_reg, b_2_reg_5467, select_ln673_fu_3645_p3, select_ln1495_fu_4123_p3, select_ln1316_fu_4454_p3, select_ln1077_fu_4638_p3, select_ln1062_fu_4669_p3, select_ln1034_fu_4708_p3, pix_16_fu_3533_p3, pix_13_fu_3559_p3, pix_10_cast_fu_3589_p1, sext_ln1740_fu_3619_p1, tmp_9_fu_3754_p5, select_ln1817_fu_4003_p3, select_ln520_2_fu_4068_p3, g_2_fu_4239_p3, select_ln520_1_fu_4383_p3, select_ln520_fu_4518_p3)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln1034_fu_4708_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln1062_fu_4669_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln1077_fu_4638_p3;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= redYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= ap_const_lv8_0_7;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= grnYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= ap_const_lv8_FF_6;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= bluYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= ap_const_lv8_0_5;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= blkYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= ap_const_lv8_0_4;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= whiYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= ap_const_lv8_FF_3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln520_fu_4518_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln1316_fu_4454_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln520_1_fu_4383_p3;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= whiYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= ap_const_lv8_FF_2;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= blkYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= ap_const_lv8_0_1;
        elsif ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= b_2_reg_5467;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)))))) then 
            p_0_1_0_0_0458_out_o <= g_2_fu_4239_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln1495_fu_4123_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln520_2_fu_4068_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln1817_fu_4003_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= tmp_9_fu_3754_p5;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0458_out_o <= select_ln673_fu_3645_p3;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_0458_out_o <= sext_ln1740_fu_3619_p1;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_0))) then 
            p_0_1_0_0_0458_out_o <= pix_10_cast_fu_3589_p1;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_0458_out_o <= pix_13_fu_3559_p3;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_0))) then 
            p_0_1_0_0_0458_out_o <= pix_16_fu_3533_p3;
        else 
            p_0_1_0_0_0458_out_o <= p_0_1_0_0_0458_out_i;
        end if; 
    end process;


    p_0_1_0_0_0458_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, cmp2_i224_read_reg_4950, trunc_ln520_reg_5013_pp0_iter19_reg, cmp59_i_reg_5061_pp0_iter19_reg, cmp126_i_reg_5065_pp0_iter19_reg, or_ln1449_reg_5147_pp0_iter19_reg)
    begin
        if (((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) 
    and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 
    = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 
    = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (or_ln1449_reg_5147_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 
    = ap_const_lv8_D)))) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 
    = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_1)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 
    = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_0)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_1)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_0)))) then 
            p_0_1_0_0_0458_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0458_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_2_0_0_0460_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter20, icmp_ln520_fu_1613_p2, conv2_i_i_i254, p_0_2_0_0_0460_out_i, tpgBarSelYuv_v_q0, DPtpgBarSelYuv_601_v_q0, DPtpgBarSelYuv_709_v_q0, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, colorFormatLocal_read_read_fu_602_p2, cmp2_i224_read_reg_4950, bckgndId_load_read_read_fu_626_p2, pix_read_reg_4987, pix_5_read_reg_4995, trunc_ln520_reg_5013_pp0_iter19_reg, cmp59_i_reg_5061_pp0_iter19_reg, cmp126_i_reg_5065_pp0_iter19_reg, or_ln1449_fu_2238_p2, b_2_reg_5467, pix_11_cast_fu_3593_p1, sext_ln1741_fu_3623_p1, select_ln673_fu_3645_p3, tmp_27_fu_3734_p3, tmp_1_fu_3977_p3, tpgBarSelRgb_b_load_2_cast_fu_4094_p1, select_ln1495_fu_4123_p3, tpgBarSelRgb_b_load_1_cast_fu_4409_p1, select_ln1316_fu_4454_p3, tpgBarSelRgb_b_load_cast_fu_4544_p1, select_ln1077_fu_4638_p3, select_ln1062_fu_4669_p3, select_ln1034_fu_4708_p3, conv2_i_i_i236_cast_cast_cast_fu_1565_p1, conv2_i_i_i_cast_cast_fu_1557_p3)
    begin
        if (((not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0460_out_o <= conv2_i_i_i_cast_cast_fu_1557_p3;
        elsif (((not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0460_out_o <= conv2_i_i_i236_cast_cast_cast_fu_1565_p1;
        elsif (((not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0460_out_o <= conv2_i_i_i254;
        elsif (((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2238_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2238_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0460_out_o <= pix_5_read_reg_4995;
        elsif (((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2238_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2238_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0460_out_o <= pix_read_reg_4987;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= select_ln1034_fu_4708_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= select_ln1062_fu_4669_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= select_ln1077_fu_4638_p3;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= tpgBarSelRgb_b_load_cast_fu_4544_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= select_ln1316_fu_4454_p3;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= tpgBarSelRgb_b_load_1_cast_fu_4409_p1;
        elsif (((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)))))) then 
            p_0_2_0_0_0460_out_o <= b_2_reg_5467;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= select_ln1495_fu_4123_p3;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= tpgBarSelRgb_b_load_2_cast_fu_4094_p1;
        elsif ((((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0460_out_o <= tpgBarSelYuv_v_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= tmp_1_fu_3977_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= tmp_27_fu_3734_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0460_out_o <= select_ln673_fu_3645_p3;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_0460_out_o <= sext_ln1741_fu_3623_p1;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_0))) then 
            p_0_2_0_0_0460_out_o <= pix_11_cast_fu_3593_p1;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_0460_out_o <= DPtpgBarSelYuv_601_v_q0;
        elsif (((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_0))) then 
            p_0_2_0_0_0460_out_o <= DPtpgBarSelYuv_709_v_q0;
        else 
            p_0_2_0_0_0460_out_o <= p_0_2_0_0_0460_out_i;
        end if; 
    end process;


    p_0_2_0_0_0460_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter20, icmp_ln520_fu_1613_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, colorFormatLocal_read_reg_4943, colorFormatLocal_read_read_fu_602_p2, cmp2_i224_read_reg_4950, bckgndId_load_read_read_fu_626_p2, trunc_ln520_reg_5013_pp0_iter19_reg, cmp59_i_reg_5061_pp0_iter19_reg, cmp126_i_reg_5065_pp0_iter19_reg, or_ln1449_fu_2238_p2)
    begin
        if (((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2238_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4943 
    = ap_const_lv8_0)) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2238_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2238_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) 
    and (or_ln1449_fu_2238_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4943 = ap_const_lv8_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4943 = ap_const_lv8_0)) and (trunc_ln520_reg_5013_pp0_iter19_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_4968 = ap_const_lv8_D)))) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 
    = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_626_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_602_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1613_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = 
    ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_1)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i_reg_5061_pp0_iter19_reg = ap_const_lv1_0)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_1)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp126_i_reg_5065_pp0_iter19_reg = ap_const_lv1_0)))) then 
            p_0_2_0_0_0460_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0460_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    phi_ln1215_fu_4483_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_4479_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        tpgBarSelYuv_y_q0;
    phi_ln1373_fu_4348_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_4344_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        tpgBarSelYuv_y_q0;
    phi_ln1554_fu_4033_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_4029_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        tpgBarSelYuv_y_q0;
        pix_10_cast_fu_3589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_g_q0),8));

        pix_11_cast_fu_3593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_b_q0),8));

    pix_13_fu_3559_p3 <= 
        DPtpgBarSelYuv_601_v_q0 when (and_ln1756_fu_3528_p2(0) = '1') else 
        DPtpgBarSelYuv_601_u_q0;
    pix_16_fu_3533_p3 <= 
        DPtpgBarSelYuv_709_v_q0 when (and_ln1756_fu_3528_p2(0) = '1') else 
        DPtpgBarSelYuv_709_u_q0;
        pix_9_cast_fu_3585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_r_q0),8));

    r_1_fu_4200_p3 <= 
        ap_const_lv8_FF when (icmp_ln1260_fu_4185_p2(0) = '1') else 
        trunc_ln8_fu_4190_p4;
    r_2_fu_4232_p3 <= 
        trunc_ln1235_fu_4175_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        r_1_fu_4200_p3;
    r_fu_2576_p3 <= 
        ap_const_lv9_FF when (icmp_ln1236_fu_2570_p2(0) = '1') else 
        add_ln1236_1_fu_2555_p2;

    rampVal_assign_proc : process(rampStart_1, icmp_ln1027_reg_5041_pp0_iter18_reg, icmp_ln1050_reg_5102_pp0_iter18_reg, add_ln1056_fu_3491_p2, ap_condition_4385)
    begin
        if ((ap_const_boolean_1 = ap_condition_4385)) then
            if ((icmp_ln1050_reg_5102_pp0_iter18_reg = ap_const_lv1_1)) then 
                rampVal <= rampStart_1;
            elsif (((icmp_ln1027_reg_5041_pp0_iter18_reg = ap_const_lv1_1) and (icmp_ln1050_reg_5102_pp0_iter18_reg = ap_const_lv1_0))) then 
                rampVal <= add_ln1056_fu_3491_p2;
            else 
                rampVal <= "XXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_494;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_5037_pp0_iter19_reg)
    begin
        if (((icmp_ln520_reg_5037_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, add_ln1619_fu_3766_p2)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_2_loc_1_out_o <= add_ln1619_fu_3766_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_new_1_out <= std_logic_vector(unsigned(select_ln1584_fu_3674_p3) + unsigned(ap_const_lv16_1));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_502;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_5037_pp0_iter19_reg)
    begin
        if (((icmp_ln520_reg_5037_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, zext_ln544_fu_4721_p1)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_3_loc_1_out_o <= zext_ln544_fu_4721_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1039_fu_4715_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter18_reg, icmp_ln1050_reg_5102_pp0_iter18_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter18_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (icmp_ln1050_reg_5102_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (icmp_ln1050_reg_5102_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(rampVal_loc_1_out_i, zext_ln1032_cast_reg_5008, icmp_ln1027_reg_5041_pp0_iter18_reg, icmp_ln1050_reg_5102_pp0_iter18_reg, zext_ln1056_fu_3497_p1, ap_condition_4385)
    begin
        if ((ap_const_boolean_1 = ap_condition_4385)) then
            if ((icmp_ln1050_reg_5102_pp0_iter18_reg = ap_const_lv1_1)) then 
                rampVal_loc_1_out_o <= zext_ln1032_cast_reg_5008;
            elsif (((icmp_ln1027_reg_5041_pp0_iter18_reg = ap_const_lv1_1) and (icmp_ln1050_reg_5102_pp0_iter18_reg = ap_const_lv1_0))) then 
                rampVal_loc_1_out_o <= zext_ln1056_fu_3497_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter18_reg, icmp_ln1050_reg_5102_pp0_iter18_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter18_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (icmp_ln1050_reg_5102_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_2) and (icmp_ln1050_reg_5102_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1099_fu_3478_p1(2 - 1 downto 0);

    redYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            redYuv_ce0 <= ap_const_logic_1;
        else 
            redYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1027_fu_4702_p3 <= 
        rampStart_1 when (icmp_ln1027_reg_5041_pp0_iter19_reg(0) = '1') else 
        trunc_ln520_3_fu_4698_p1;
    select_ln1034_fu_4708_p3 <= 
        select_ln1027_fu_4702_p3 when (cmp2_i224_read_reg_4950(0) = '1') else 
        ap_const_lv8_80;
    select_ln1062_fu_4669_p3 <= 
        empty_fu_4665_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        ap_const_lv8_80;
    select_ln1077_fu_4638_p3 <= 
        rampStart_1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        ap_const_lv8_80;
    select_ln1217_fu_4494_p3 <= 
        tpgBarSelRgb_g_load_cast_fu_4490_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1261_fu_4208_p3 <= 
        ap_const_lv17_FF when (icmp_ln1261_reg_5462(0) = '1') else 
        u_reg_5452;
    select_ln1262_fu_3364_p3 <= 
        ap_const_lv17_FF when (icmp_ln1262_reg_5337(0) = '1') else 
        v_reg_5332;
    select_ln1311_fu_4440_p3 <= 
        sub_ln1311_1_fu_4426_p2 when (tmp_30_fu_4419_p3(0) = '1') else 
        trunc_ln1311_2_fu_4431_p4;
    select_ln1316_fu_4454_p3 <= 
        add_ln1314_fu_4448_p2 when (cmp2_i224_read_reg_4950(0) = '1') else 
        ap_const_lv8_80;
    select_ln1377_fu_4359_p3 <= 
        tpgBarSelRgb_g_load_1_cast_fu_4355_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1487_fu_4116_p3 <= 
        add_ln1488_fu_4108_p2 when (icmp_ln1027_reg_5041_pp0_iter19_reg(0) = '1') else 
        trunc_ln520_4_fu_4112_p1;
    select_ln1495_fu_4123_p3 <= 
        select_ln1487_fu_4116_p3 when (cmp2_i224_read_reg_4950(0) = '1') else 
        ap_const_lv8_80;
    select_ln1558_fu_4044_p3 <= 
        tpgBarSelRgb_g_load_2_cast_fu_4040_p1 when (cmp2_i224_read_reg_4950(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1584_fu_3674_p3 <= 
        ap_const_lv16_0 when (icmp_ln1584_reg_5069_pp0_iter19_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1817_fu_4003_p3 <= 
        tmp_1_fu_3977_p3 when (and_ln1817_fu_3963_p2(0) = '1') else 
        tmp_3_fu_3995_p3;
    select_ln520_1_fu_4383_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln520_1_fu_4377_p2(0) = '1') else 
        select_ln1377_fu_4359_p3;
    select_ln520_2_fu_4068_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln520_2_fu_4062_p2(0) = '1') else 
        select_ln1558_fu_4044_p3;
    select_ln520_fu_4518_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln520_fu_4512_p2(0) = '1') else 
        select_ln1217_fu_4494_p3;
    select_ln673_fu_3645_p3 <= 
        ap_const_lv8_FF when (trunc_ln520_reg_5013_pp0_iter19_reg(0) = '1') else 
        ap_const_lv8_0;
        sext_ln1236_fu_2546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1236_1_reg_5216),10));

        sext_ln1240_fu_2704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1240_1_reg_5259),10));

        sext_ln1244_fu_2620_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1244_1_reg_5247),10));

        sext_ln1257_1_fu_2742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_fu_2734_p3),16));

        sext_ln1257_2_fu_2666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(b_fu_2650_p3),16));

        sext_ln1257_fu_2658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_fu_2576_p3),16));

        sext_ln1258_1_fu_3319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4849_p3),25));

        sext_ln1258_2_fu_3311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_3304_p3),23));

        sext_ln1259_1_fu_3122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4830_p3),25));

        sext_ln1259_2_fu_3104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_3097_p3),23));

        sext_ln1555_fu_3258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

        sext_ln1739_fu_3615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_r_q0),8));

        sext_ln1740_fu_3619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_g_q0),8));

        sext_ln1741_fu_3623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_b_q0),8));

    shl_ln1_fu_3165_p3 <= (trunc_ln1370_fu_3161_p1 & ap_const_lv3_0);
    shl_ln2_fu_3064_p3 <= (trunc_ln1551_fu_3060_p1 & ap_const_lv4_0);
    shl_ln3_fu_3029_p3 <= (trunc_ln1733_fu_3025_p1 & ap_const_lv3_0);
    shl_ln_fu_2336_p3 <= (rampStart_1 & ap_const_lv8_0);
    sub40_i_fu_1745_p2 <= std_logic_vector(unsigned(loopWidth_cast29_cast_fu_1537_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_ln1211_fu_2217_p2 <= std_logic_vector(unsigned(add_ln1207_fu_2211_p2) - unsigned(barWidth_read_reg_4938));
    sub_ln1311_1_fu_4426_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1311_1_reg_5521));
    sub_ln1311_fu_3428_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1311_fu_3424_p1));
    sub_ln1366_fu_2169_p2 <= std_logic_vector(unsigned(xCount_0) - unsigned(barWidthMinSamples_read_reg_4912));
    sub_ln1445_fu_2094_p2 <= std_logic_vector(unsigned(xCount_4_0) - unsigned(grp_reg_ap_uint_10_s_fu_1709_ap_return));
    sub_ln1547_fu_1995_p2 <= std_logic_vector(unsigned(xCount_3_0) - unsigned(barWidthMinSamples_read_reg_4912));
    tBarSel_fu_3080_p2 <= (trunc_ln1551_1_fu_3076_p1 or shl_ln2_fu_3064_p3);
    tmp_13_fu_2491_p4 <= mul_ln1240_fu_2485_p2(22 downto 14);
    tmp_17_fu_2718_p4 <= add_ln1240_fu_2707_p2(9 downto 8);
    tmp_18_fu_2427_p4 <= mul_ln1244_fu_2421_p2(22 downto 14);
    tmp_19_fu_2634_p4 <= add_ln1244_fu_2623_p2(9 downto 8);
    tmp_1_fu_3977_p3 <= (xor_ln1808_fu_3925_p2 & tmp_8_fu_3967_p4);
    tmp_21_fu_3348_p4 <= add_ln1258_2_fu_3322_p2(24 downto 16);
    tmp_22_fu_3141_p4 <= add_ln1259_2_fu_3125_p2(24 downto 16);
    tmp_23_fu_3815_p3 <= rSerie(3 downto 3);
    tmp_24_fu_3861_p3 <= gSerie(3 downto 3);
    tmp_25_fu_3907_p3 <= bSerie(3 downto 3);
    tmp_26_fu_3681_p1 <= select_ln1584_fu_3674_p3(8 - 1 downto 0);
    tmp_27_fu_3734_p3 <= 
        ap_const_lv8_0 when (or_ln1592_2_fu_3728_p2(0) = '1') else 
        tmp_26_fu_3681_p1;
    tmp_29_fu_3701_p3 <= 
        ap_const_lv8_0 when (or_ln1592_fu_3695_p2(0) = '1') else 
        tmp_26_fu_3681_p1;
    tmp_2_fu_3985_p4 <= gSerie(27 downto 21);
    tmp_30_fu_4419_p3 <= mul_ln1311_reg_5515(27 downto 27);
    tmp_3_fu_3995_p3 <= (xor_ln1801_fu_3879_p2 & tmp_2_fu_3985_p4);
    tmp_4_fu_2560_p4 <= add_ln1236_fu_2549_p2(9 downto 8);
    tmp_5_fu_3304_p3 <= (b_reg_5265_pp0_iter18_reg & ap_const_lv7_0);
    tmp_6_fu_3097_p3 <= (r_reg_5253_pp0_iter17_reg & ap_const_lv7_0);
    tmp_7_fu_3945_p4 <= rSerie(27 downto 21);
    tmp_8_fu_3967_p4 <= bSerie(27 downto 21);
    tmp_9_fu_3754_p2 <= 
        ap_const_lv8_0 when (or_ln1592_1_fu_3714_p2(0) = '1') else 
        tmp_26_fu_3681_p1;
    tmp_9_fu_3754_p3 <= 
        ap_const_lv8_0 when (or_ln1592_2_fu_3728_p2(0) = '1') else 
        tmp_26_fu_3681_p1;
    tmp_9_fu_3754_p4 <= 
        ap_const_lv2_2 when (and_ln1616_fu_3742_p2(0) = '1') else 
        ap_const_lv2_1;
    tmp_fu_2399_p4 <= mul_ln1236_fu_2393_p2(22 downto 14);

    tpgBarSelRgb_b_address0_assign_proc : process(bckgndId_load_read_reg_4968, zext_ln1555_1_fu_3262_p1, zext_ln1374_1_fu_3405_p1, zext_ln1215_fu_3448_p1, ap_condition_4392)
    begin
        if ((ap_const_boolean_1 = ap_condition_4392)) then
            if ((bckgndId_load_read_reg_4968 = ap_const_lv8_9)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1215_fu_3448_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_B)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1374_1_fu_3405_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_F)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1555_1_fu_3262_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, cmp2_i224_read_reg_4950)
    begin
        if ((((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_4409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_2_cast_fu_4094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_cast_fu_4544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));


    tpgBarSelRgb_g_address0_assign_proc : process(bckgndId_load_read_reg_4968, zext_ln1555_1_fu_3262_p1, zext_ln1374_1_fu_3405_p1, zext_ln1215_fu_3448_p1, ap_condition_4392)
    begin
        if ((ap_const_boolean_1 = ap_condition_4392)) then
            if ((bckgndId_load_read_reg_4968 = ap_const_lv8_9)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1215_fu_3448_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_B)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1374_1_fu_3405_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_F)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1555_1_fu_3262_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, cmp2_i224_read_reg_4950)
    begin
        if ((((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_g_load_1_cast_fu_4355_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_2_cast_fu_4040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_cast_fu_4490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));


    tpgBarSelRgb_r_address0_assign_proc : process(bckgndId_load_read_reg_4968, zext_ln1555_1_fu_3262_p1, zext_ln1374_1_fu_3405_p1, zext_ln1215_fu_3448_p1, ap_condition_4392)
    begin
        if ((ap_const_boolean_1 = ap_condition_4392)) then
            if ((bckgndId_load_read_reg_4968 = ap_const_lv8_9)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1215_fu_3448_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_B)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1374_1_fu_3405_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_F)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1555_1_fu_3262_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, cmp2_i224_read_reg_4950)
    begin
        if ((((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_4344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_2_cast_fu_4029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_cast_fu_4479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));


    tpgBarSelYuv_u_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, zext_ln1555_1_fu_3262_p1, zext_ln1374_1_fu_3405_p1, zext_ln1215_fu_3448_p1)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((bckgndId_load_read_reg_4968 = ap_const_lv8_9)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1215_fu_3448_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_B)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1374_1_fu_3405_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_F)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1555_1_fu_3262_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, zext_ln1555_1_fu_3262_p1, zext_ln1374_1_fu_3405_p1, zext_ln1215_fu_3448_p1)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((bckgndId_load_read_reg_4968 = ap_const_lv8_9)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1215_fu_3448_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_B)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1374_1_fu_3405_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_F)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1555_1_fu_3262_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_assign_proc : process(bckgndId_load_read_reg_4968, zext_ln1555_1_fu_3262_p1, zext_ln1374_1_fu_3405_p1, zext_ln1215_fu_3448_p1, ap_condition_4396)
    begin
        if ((ap_const_boolean_1 = ap_condition_4396)) then
            if ((bckgndId_load_read_reg_4968 = ap_const_lv8_9)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1215_fu_3448_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_B)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1374_1_fu_3405_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4968 = ap_const_lv8_F)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1555_1_fu_3262_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, cmp2_i224_read_reg_4950)
    begin
        if ((((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i224_read_reg_4950 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1555_fu_3086_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_0_address0 <= zext_ln1240_fu_2501_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address1 <= zext_ln1244_fu_2437_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address2 <= zext_ln1236_fu_2409_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_1_address0 <= zext_ln1240_fu_2501_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address1 <= zext_ln1244_fu_2437_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address2 <= zext_ln1236_fu_2409_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_2_address0 <= zext_ln1240_fu_2501_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address1 <= zext_ln1244_fu_2437_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address2 <= zext_ln1236_fu_2409_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_3_address0 <= zext_ln1240_fu_2501_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address1 <= zext_ln1244_fu_2437_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address2 <= zext_ln1236_fu_2409_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_4_address0 <= zext_ln1240_fu_2501_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address1 <= zext_ln1244_fu_2437_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address2 <= zext_ln1236_fu_2409_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1310_fu_3017_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1374_fu_3187_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1235_fu_4175_p1 <= r_reg_5253_pp0_iter19_reg(8 - 1 downto 0);
        trunc_ln1236_1_fu_2466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q2),9));

        trunc_ln1236_1_fu_2466_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q2),9));

        trunc_ln1236_1_fu_2466_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q2),9));

        trunc_ln1236_1_fu_2466_p5 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q2),9));

    trunc_ln1236_1_fu_2466_p6 <= grp_fu_1697_p2(3 - 1 downto 0);
    trunc_ln1239_fu_4178_p1 <= g_reg_5287_pp0_iter19_reg(8 - 1 downto 0);
        trunc_ln1240_1_fu_2604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q0),9));

        trunc_ln1240_1_fu_2604_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q0),9));

        trunc_ln1240_1_fu_2604_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q0),9));

        trunc_ln1240_1_fu_2604_p5 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q0),9));

    trunc_ln1240_1_fu_2604_p6 <= grp_fu_2018_p2(3 - 1 downto 0);
    trunc_ln1243_fu_3272_p1 <= b_reg_5265_pp0_iter18_reg(8 - 1 downto 0);
        trunc_ln1244_1_fu_2530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q1),9));

        trunc_ln1244_1_fu_2530_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q1),9));

        trunc_ln1244_1_fu_2530_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q1),9));

        trunc_ln1244_1_fu_2530_p5 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q1),9));

    trunc_ln1244_1_fu_2530_p6 <= grp_fu_1703_p2(3 - 1 downto 0);
    trunc_ln1257_1_fu_3295_p1 <= grp_fu_4839_p3(16 - 1 downto 0);
    trunc_ln1257_fu_3291_p1 <= mul_ln1257_1_fu_3278_p2(16 - 1 downto 0);
    trunc_ln1261_fu_4220_p1 <= select_ln1261_fu_4208_p3(8 - 1 downto 0);
    trunc_ln1262_fu_3376_p1 <= select_ln1262_fu_3364_p3(8 - 1 downto 0);
    trunc_ln1311_2_fu_4431_p4 <= mul_ln1311_reg_5515(26 downto 19);
    trunc_ln1311_fu_3424_p1 <= mul_ln1311_fu_3418_p2(27 - 1 downto 0);
    trunc_ln1370_1_fu_3177_p1 <= hBarSel_0_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1370_fu_3161_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1551_1_fu_3076_p1 <= hBarSel_3_0_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1551_fu_3060_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1723_fu_2802_p1 <= xCount_5_0(6 - 1 downto 0);
    trunc_ln1733_1_fu_3041_p1 <= hBarSel_5_0_loc_1_out_i(4 - 1 downto 0);
    trunc_ln1733_fu_3025_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1793_fu_3811_p1 <= rSerie(1 - 1 downto 0);
    trunc_ln1800_fu_3857_p1 <= gSerie(1 - 1 downto 0);
    trunc_ln1807_fu_3903_p1 <= bSerie(1 - 1 downto 0);
    trunc_ln1_fu_3955_p3 <= (xor_ln1794_fu_3833_p2 & tmp_7_fu_3945_p4);
    trunc_ln520_10_fu_2908_p1 <= hBarSel_3_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_11_fu_2828_p1 <= hBarSel_5_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_1_fu_1605_p1 <= ap_sig_allocacmp_x_4(8 - 1 downto 0);
    trunc_ln520_2_fu_1609_p1 <= ap_sig_allocacmp_x_4(11 - 1 downto 0);
    trunc_ln520_3_fu_4698_p1 <= rampVal_3_loc_1_out_i(8 - 1 downto 0);
    trunc_ln520_4_fu_4112_p1 <= hdata_loc_1_out_i(8 - 1 downto 0);
    trunc_ln520_5_fu_3487_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    trunc_ln520_6_fu_3204_p1 <= hBarSel_4_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_7_fu_2949_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_8_fu_2766_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln520_9_fu_2985_p1 <= hBarSel_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_fu_1597_p1 <= ap_sig_allocacmp_x_4(1 - 1 downto 0);
    trunc_ln8_fu_4190_p4 <= add_ln1257_3_fu_4181_p2(15 downto 8);

    vBarSel_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, icmp_ln1336_reg_5090_pp0_iter15_reg, add_ln1348_fu_2953_p2, ap_condition_4401)
    begin
        if (((bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1336_reg_5090_pp0_iter15_reg = ap_const_lv1_1))) then 
                vBarSel <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_4401)) then 
                vBarSel <= add_ln1348_fu_2953_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, icmp_ln1701_reg_5057_pp0_iter15_reg, xor_ln1713_fu_2770_p2, ap_condition_4406)
    begin
        if (((bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1701_reg_5057_pp0_iter15_reg = ap_const_lv1_1))) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif ((ap_const_boolean_1 = ap_condition_4406)) then 
                vBarSel_1 <= xor_ln1713_fu_2770_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1701_reg_5057_pp0_iter15_reg, icmp_ln1701_reg_5057_pp0_iter16_reg, and_ln1706_reg_5112_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1706_reg_5112_pp0_iter16_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_5057_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_5057_pp0_iter15_reg = ap_const_lv1_1)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4968, icmp_ln1518_reg_5074_pp0_iter15_reg, add_ln1530_fu_2880_p2, ap_condition_4411)
    begin
        if (((bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1518_reg_5074_pp0_iter15_reg = ap_const_lv1_1))) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_4411)) then 
                vBarSel_2 <= add_ln1530_fu_2880_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1518_reg_5074_pp0_iter15_reg, icmp_ln1518_reg_5074_pp0_iter16_reg, and_ln1523_reg_5116_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1523_reg_5116_pp0_iter16_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1518_reg_5074_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1518_reg_5074_pp0_iter15_reg = ap_const_lv1_1)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(vBarSel_2_loc_1_out_i, icmp_ln1518_reg_5074_pp0_iter16_reg, add_ln1530_fu_2880_p2, ap_condition_4368, ap_condition_4416)
    begin
        if ((ap_const_boolean_1 = ap_condition_4368)) then
            if ((icmp_ln1518_reg_5074_pp0_iter16_reg = ap_const_lv1_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_4416)) then 
                vBarSel_2_loc_1_out_o <= add_ln1530_fu_2880_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1518_reg_5074_pp0_iter16_reg, and_ln1523_reg_5116_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1523_reg_5116_pp0_iter16_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1518_reg_5074_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1518_reg_5074_pp0_iter16_reg = ap_const_lv1_1)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(vBarSel_3_loc_1_out_i, icmp_ln1701_reg_5057_pp0_iter16_reg, zext_ln1713_fu_2776_p1, ap_condition_4380, ap_condition_4420)
    begin
        if ((ap_const_boolean_1 = ap_condition_4380)) then
            if ((icmp_ln1701_reg_5057_pp0_iter16_reg = ap_const_lv1_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_4420)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1713_fu_2776_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1701_reg_5057_pp0_iter16_reg, and_ln1706_reg_5112_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1706_reg_5112_pp0_iter16_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_5057_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_5057_pp0_iter16_reg = ap_const_lv1_1)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1336_reg_5090_pp0_iter15_reg, icmp_ln1336_reg_5090_pp0_iter16_reg, and_ln1341_reg_5135_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1341_reg_5135_pp0_iter16_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1336_reg_5090_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1336_reg_5090_pp0_iter15_reg = ap_const_lv1_1)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(vBarSel_loc_1_out_i, icmp_ln1336_reg_5090_pp0_iter16_reg, zext_ln1348_fu_2959_p1, ap_condition_4360, ap_condition_4424)
    begin
        if ((ap_const_boolean_1 = ap_condition_4360)) then
            if ((icmp_ln1336_reg_5090_pp0_iter16_reg = ap_const_lv1_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_4424)) then 
                vBarSel_loc_1_out_o <= zext_ln1348_fu_2959_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1027_reg_5041_pp0_iter16_reg, icmp_ln1336_reg_5090_pp0_iter16_reg, and_ln1341_reg_5135_pp0_iter16_reg)
    begin
        if ((((icmp_ln1027_reg_5041_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1341_reg_5135_pp0_iter16_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1336_reg_5090_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4968 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1336_reg_5090_pp0_iter16_reg = ap_const_lv1_1)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_1_address0 <= zext_ln1459_fu_3400_p1(2 - 1 downto 0);

    whiYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_1_ce0 <= ap_const_logic_1;
        else 
            whiYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1183_fu_3458_p1(2 - 1 downto 0);

    whiYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_ce0 <= ap_const_logic_1;
        else 
            whiYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1713_fu_2770_p2 <= (trunc_ln520_8_fu_2766_p1 xor ap_const_lv1_1);
    xor_ln1794_fu_3833_p2 <= (trunc_ln1793_fu_3811_p1 xor tmp_23_fu_3815_p3);
    xor_ln1801_fu_3879_p2 <= (trunc_ln1800_fu_3857_p1 xor tmp_24_fu_3861_p3);
    xor_ln1808_fu_3925_p2 <= (trunc_ln1807_fu_3903_p1 xor tmp_25_fu_3907_p3);
    xor_ln520_1_fu_4366_p2 <= (trunc_ln520_reg_5013_pp0_iter19_reg xor ap_const_lv1_1);
    xor_ln520_2_fu_4051_p2 <= (trunc_ln520_reg_5013_pp0_iter19_reg xor ap_const_lv1_1);
    xor_ln520_fu_4501_p2 <= (trunc_ln520_reg_5013_pp0_iter19_reg xor ap_const_lv1_1);
    zext_ln1032_cast_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1032),16));
    zext_ln1056_fu_3497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1056_fu_3491_p2),16));
    zext_ln1099_fu_3478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490),64));
    zext_ln1120_fu_3473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1479),64));
    zext_ln1141_fu_3468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1468),64));
    zext_ln1162_fu_3463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1457),64));
    zext_ln1183_fu_3458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1446),64));
    zext_ln1205_fu_2196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_0),12));
    zext_ln1212_fu_3214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1212_fu_3208_p2),8));
    zext_ln1215_fu_3448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_0_loc_1_out_i),64));
    zext_ln1236_fu_2409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_2399_p4),64));
    zext_ln1240_fu_2501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_2491_p4),64));
    zext_ln1244_fu_2437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_2427_p4),64));
    zext_ln1257_1_fu_2746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1257_1_fu_2742_p1),24));
    zext_ln1257_4_fu_3284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1257_1_fu_3278_p2),25));
    zext_ln1257_6_fu_3288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4839_p3),25));
    zext_ln1257_fu_2662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1257_fu_2658_p1),23));
    zext_ln1258_fu_3315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1258_2_fu_3311_p1),25));
    zext_ln1259_1_fu_3118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1259_fu_3112_p2),25));
    zext_ln1259_fu_3108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1259_2_fu_3104_p1),24));
    zext_ln1310_fu_3017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_reg_5161_pp0_iter16_reg),64));
    zext_ln1341_fu_2128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount),11));
    zext_ln1348_fu_2959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1348_fu_2953_p2),8));
    zext_ln1367_fu_2995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1367_fu_2989_p2),8));
    zext_ln1374_1_fu_3405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1374_fu_3187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1370_fu_3181_p2),64));
    zext_ln1409_fu_2028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_2),11));
    zext_ln1459_fu_3400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1435),64));
    zext_ln1474_fu_3395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1424),64));
    zext_ln1523_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_3),11));
    zext_ln1548_fu_2918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1548_fu_2912_p2),8));
    zext_ln1555_1_fu_3262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1555_fu_3258_p1),64));
    zext_ln1555_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_3080_p2),64));
    zext_ln1713_fu_2776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1713_fu_2770_p2),8));
    zext_ln1725_fu_2860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1725_fu_2854_p2),10));
    zext_ln1730_fu_2838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1730_fu_2832_p2),8));
    zext_ln1739_1_fu_3242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1739_fu_3051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1733_fu_3045_p2),64));
    zext_ln520_1_fu_1601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_4),17));
    zext_ln520_cast_fu_1529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln520),17));
    zext_ln544_fu_4721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1039_fu_4715_p2),16));
    zext_ln648_fu_4136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1500_fu_4130_p2),16));

    zonePlateVAddr_assign_proc : process(icmp_ln1285_reg_5094_pp0_iter4_reg, and_ln1292_reg_5098_pp0_iter4_reg, add_ln1296_fu_2307_p2, shl_ln_fu_2336_p3, ap_condition_4540)
    begin
        if ((ap_const_boolean_1 = ap_condition_4540)) then
            if ((icmp_ln1285_reg_5094_pp0_iter4_reg = ap_const_lv1_1)) then 
                zonePlateVAddr <= shl_ln_fu_2336_p3;
            elsif (((ap_const_lv1_1 = and_ln1292_reg_5098_pp0_iter4_reg) and (icmp_ln1285_reg_5094_pp0_iter4_reg = ap_const_lv1_0))) then 
                zonePlateVAddr <= add_ln1296_fu_2307_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1285_reg_5094_pp0_iter4_reg, and_ln1292_reg_5098_pp0_iter4_reg)
    begin
        if ((((bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_5094_pp0_iter4_reg = ap_const_lv1_1)) or ((bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1292_reg_5098_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_5094_pp0_iter4_reg = ap_const_lv1_0)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(zonePlateVAddr_loc_1_out_i, icmp_ln1285_reg_5094_pp0_iter4_reg, and_ln1292_reg_5098_pp0_iter4_reg, add_ln1296_fu_2307_p2, shl_ln_fu_2336_p3, ap_condition_4540)
    begin
        if ((ap_const_boolean_1 = ap_condition_4540)) then
            if ((icmp_ln1285_reg_5094_pp0_iter4_reg = ap_const_lv1_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_ln_fu_2336_p3;
            elsif (((ap_const_lv1_1 = and_ln1292_reg_5098_pp0_iter4_reg) and (icmp_ln1285_reg_5094_pp0_iter4_reg = ap_const_lv1_0))) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1296_fu_2307_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4968, icmp_ln1285_reg_5094_pp0_iter4_reg, and_ln1292_reg_5098_pp0_iter4_reg)
    begin
        if ((((bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_5094_pp0_iter4_reg = ap_const_lv1_1)) or ((bckgndId_load_read_reg_4968 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1292_reg_5098_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1285_reg_5094_pp0_iter4_reg = ap_const_lv1_0)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
