#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu May  4 20:20:34 2017
# Process ID: 13776
# Current directory: F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu_zynq.runs/synth_1
# Command line: vivado.exe -log gpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gpu.tcl
# Log file: F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu_zynq.runs/synth_1/gpu.vds
# Journal file: F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu_zynq.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source gpu.tcl -notrace
Command: synth_design -top gpu -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 299.074 ; gain = 79.176
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal ramwe is not declared [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:372]
ERROR: [Synth 8-2029] formal vga_claim has no actual or default value [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:370]
INFO: [Synth 8-994] vga_claim is declared here [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:91]
INFO: [Synth 8-994] decoder_claim is declared here [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:92]
INFO: [Synth 8-994] is_init is declared here [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:93]
INFO: [Synth 8-994] decoder_write is declared here [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:95]
INFO: [Synth 8-994] draw_write is declared here [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:96]
INFO: [Synth 8-994] draw_read is declared here [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:97]
INFO: [Synth 8-994] vga_read is declared here [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:98]
ERROR: [Synth 8-2032] formal vgavsync_int is not declared [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:389]
ERROR: [Synth 8-2029] formal vga_can_access has no actual or default value [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:385]
INFO: [Synth 8-994] vga_can_access is declared here [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:68]
INFO: [Synth 8-994] asb is declared here [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:69]
INFO: [Synth 8-2810] unit structural ignored due to previous errors [F:/Users/Erwin/Documents/GitHub/pynq-z1-gpu/hw/gpu_zynq/gpu.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 338.152 ; gain = 118.254
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu May  4 20:20:42 2017...
