#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jan 22 15:43:24 2018
# Process ID: 11788
# Current directory: C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1
# Command line: vivado.exe -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/toplevel.vds
# Journal file: C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7k160tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 319.648 ; gain = 80.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:84]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_nim' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:991]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (1#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:16]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_nim' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:991]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_nim' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:991]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1000]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1010]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1010]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1010]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1010]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fu2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1010]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd1' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/synchronizer.vhd:8' bound to instance 'u_sync_fd2' of component 'synchronizer' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1030]
INFO: [Synth 8-3491] module 'FDLY' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:10' bound to instance 'u_BH2_Fixed_Delay_Inst' of component 'FDLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'FDLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'FDLY' (2#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:23]
INFO: [Synth 8-3491] module 'FDLY' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:10' bound to instance 'u_BH2_Fixed_Delay_Inst' of component 'FDLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1055]
INFO: [Synth 8-3491] module 'FDLY' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:10' bound to instance 'u_BH2_Fixed_Delay_Inst' of component 'FDLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1055]
INFO: [Synth 8-3491] module 'FDLY' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:10' bound to instance 'u_BH2_Fixed_Delay_Inst' of component 'FDLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1055]
INFO: [Synth 8-3491] module 'FDLY' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:10' bound to instance 'u_BH2_Fixed_Delay_Inst' of component 'FDLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1055]
INFO: [Synth 8-3491] module 'FDLY' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:10' bound to instance 'u_BH2_Fixed_Delay_Inst' of component 'FDLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1055]
INFO: [Synth 8-3491] module 'FDLY' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:10' bound to instance 'u_BH2_Fixed_Delay_Inst' of component 'FDLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1055]
INFO: [Synth 8-3491] module 'FDLY' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/FDLY.vhd:10' bound to instance 'u_BH2_Fixed_Delay_Inst' of component 'FDLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1055]
INFO: [Synth 8-3491] module 'Region1' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:13' bound to instance 'u_Region1_Inst' of component 'Region1' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1231]
INFO: [Synth 8-638] synthesizing module 'Region1' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:81]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH1_Beam_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:294]
INFO: [Synth 8-638] synthesizing module 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'DPWM' (3#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:25]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH1_Pi_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:307]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH1_P_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:320]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH2_Beam_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:334]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH2_Pi_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:347]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH2_P_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:360]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'SAC_K_Scat_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:374]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'TOF_K_Scat_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:387]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Lucite_K_Scat_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:400]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'TOF_HT_K_Scat_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:413]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'K_Scat_Pre_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:440]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Other4_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:454]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Other5_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:467]
INFO: [Synth 8-3491] module 'BPS_2bits' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_2bits.vhd:10' bound to instance 'Beam_BPS_Inst' of component 'BPS_2bits' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:482]
INFO: [Synth 8-638] synthesizing module 'BPS_2bits' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_2bits.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_2bits.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_2bits.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'BPS_2bits' (4#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_2bits.vhd:26]
INFO: [Synth 8-3491] module 'BPS_6bits' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_6bits.vhd:10' bound to instance 'K_Scat_BPS_Inst' of component 'BPS_6bits' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:521]
INFO: [Synth 8-638] synthesizing module 'BPS_6bits' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_6bits.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_6bits.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_6bits.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_6bits.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_6bits.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_6bits.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_6bits.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'BPS_6bits' (5#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_6bits.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Region1' (6#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:81]
INFO: [Synth 8-3491] module 'Region2_1' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:13' bound to instance 'u_Region2_1_Inst' of component 'Region2_1' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1299]
INFO: [Synth 8-638] synthesizing module 'Region2_1' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:52]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH2_Pi_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:148]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'SAC_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:161]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'TOF_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:174]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Lucite_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:187]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'TOF_High_Threshold_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:200]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Other4_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:226]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Other5_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:239]
INFO: [Synth 8-3491] module 'BPS_7bits' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:10' bound to instance 'Beam_TOF_BPS_Inst' of component 'BPS_7bits' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:254]
INFO: [Synth 8-638] synthesizing module 'BPS_7bits' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element BitPattern_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'BPS_7bits' (7#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Region2_1' (8#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:52]
INFO: [Synth 8-3491] module 'Region2_2' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:13' bound to instance 'u_Region2_2_Inst' of component 'Region2_2' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1335]
INFO: [Synth 8-638] synthesizing module 'Region2_2' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:43]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH2_Pi_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:128]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'SAC_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:141]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'TOF_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:154]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Lucite_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:167]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'TOF_High_Threshold_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:180]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Other4_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:206]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Other5_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:219]
INFO: [Synth 8-3491] module 'BPS_7bits' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:10' bound to instance 'Beam_Pi_BPS_Inst' of component 'BPS_7bits' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'Region2_2' (9#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:43]
INFO: [Synth 8-3491] module 'Region2_3' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:13' bound to instance 'u_Region2_3_Inst' of component 'Region2_3' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'Region2_3' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:43]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH2_Pi_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:128]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'SAC_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:141]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'TOF_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:154]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Lucite_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:167]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'TOF_High_Threshold_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:180]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Other4_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:206]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'Other5_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:219]
INFO: [Synth 8-3491] module 'BPS_7bits' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BPS_7bits.vhd:10' bound to instance 'Beam_P_BPS_Inst' of component 'BPS_7bits' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'Region2_3' (10#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:43]
INFO: [Synth 8-3491] module 'Region2_4' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:13' bound to instance 'u_Region2_4_Inst' of component 'Region2_4' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1389]
INFO: [Synth 8-638] synthesizing module 'Region2_4' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:52]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'BH2_Pi_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:148]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'SAC_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:161]
INFO: [Synth 8-3491] module 'DPWM' declared at 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:10' bound to instance 'TOF_or_Inst' of component 'DPWM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:174]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Region2_4' (11#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Region2_5' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Region2_5' (12#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_5.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Region2_6' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_6.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Region2_6' (13#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_6.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Region3' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region3.vhd:52]
INFO: [Synth 8-638] synthesizing module 'PS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/PS.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'PS' (14#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/PS.vhd:29]
INFO: [Synth 8-638] synthesizing module 'PWC' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/PWC.vhd:23]
INFO: [Synth 8-638] synthesizing module 'EDG' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/EDG.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'EDG' (15#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/EDG.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'PWC' (16#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/PWC.vhd:23]
INFO: [Synth 8-638] synthesizing module 'PWCbig' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/PWCbig.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'PWCbig' (17#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/PWCbig.vhd:23]
INFO: [Synth 8-638] synthesizing module 'DLY' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DLY.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'DLY' (18#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DLY.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Region3' (19#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region3.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Region4' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element gen_BH2_K_SEL[0].BH2_K_2_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element gen_BH2_K_SEL[1].BH2_K_2_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element gen_BH2_K_SEL[2].BH2_K_2_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element gen_BH2_K_SEL[3].BH2_K_2_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element gen_BH2_K_SEL[4].BH2_K_2_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element gen_BH2_K_SEL[5].BH2_K_2_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element gen_BH2_K_SEL[6].BH2_K_2_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element gen_BH2_K_SEL[7].BH2_K_2_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'Region4' (20#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:43]
INFO: [Synth 8-638] synthesizing module 'IOManager_NIM' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/IOManager_NIM.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'IOManager_NIM' (21#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/IOManager_NIM.vhd:79]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZNU_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1708]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'MZND_BUFDS_Inst_Out' to cell 'OBUFDS' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1716]
INFO: [Synth 8-638] synthesizing module 'DCR_NetAssign_Out' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DCR_NetAssign_Out.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'DCR_NetAssign_Out' (22#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DCR_NetAssign_Out.vhd:34]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/LED_Module.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/LED_Module.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/LED_Module.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (23#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/LED_Module.vhd:25]
INFO: [Synth 8-638] synthesizing module 'BusController' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BusController.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BusController.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'BusController' (24#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BusController.vhd:36]
INFO: [Synth 8-638] synthesizing module 'TCP_sender' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/TCP_sender.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'TCP_sender' (25#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/TCP_sender.vhd:29]
INFO: [Synth 8-638] synthesizing module 'WRAP_SiTCP_GMII_XC7K_32K' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/SiTCP/WRAP_SiTCP_GMII_XC7K_32K.V:22]
	Parameter TIM_PERIOD bound to: 8'b10000010 
INFO: [Synth 8-638] synthesizing module 'TIMER' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/SiTCP/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (26#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/SiTCP/TIMER.v:13]
INFO: [Synth 8-638] synthesizing module 'SiTCP_XC7K_32K_BBT_V90' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/SiTCP/SiTCP_XC7K_32K_BBT_V90.V:19]
INFO: [Synth 8-256] done synthesizing module 'SiTCP_XC7K_32K_BBT_V90' (27#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/SiTCP/SiTCP_XC7K_32K_BBT_V90.V:19]
INFO: [Synth 8-256] done synthesizing module 'WRAP_SiTCP_GMII_XC7K_32K' (28#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/SiTCP/WRAP_SiTCP_GMII_XC7K_32K.V:22]
INFO: [Synth 8-638] synthesizing module 'global_sitcp_manager' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/global_sitcp_manager.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'global_sitcp_manager' (29#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/global_sitcp_manager.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/.Xil/Vivado-11788-suharu0201/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/.Xil/Vivado-11788-suharu0201/realtime/clk_wiz_1_stub.vhdl:15]
INFO: [Synth 8-4471] merging register 'TOF_or_R2_1_reg' into 'TOF_or_R1_reg' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1126]
INFO: [Synth 8-4471] merging register 'TOF_or_R2_2_reg' into 'TOF_or_R1_reg' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1133]
INFO: [Synth 8-4471] merging register 'TOF_or_R2_3_reg' into 'TOF_or_R1_reg' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1140]
INFO: [Synth 8-4471] merging register 'TOF_or_R2_4_reg' into 'TOF_or_R1_reg' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1147]
INFO: [Synth 8-4471] merging register 'TOF_or_R2_5_reg' into 'TOF_or_R1_reg' [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1154]
WARNING: [Synth 8-6014] Unused sequential element TOF_or_R2_1_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1126]
WARNING: [Synth 8-6014] Unused sequential element TOF_or_R2_2_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1133]
WARNING: [Synth 8-6014] Unused sequential element TOF_or_R2_3_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1140]
WARNING: [Synth 8-6014] Unused sequential element TOF_or_R2_4_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1147]
WARNING: [Synth 8-6014] Unused sequential element TOF_or_R2_5_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (30#1) [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:84]
WARNING: [Synth 8-3917] design toplevel has port PHY_HPD driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port J0DC[2] driven by constant 1
WARNING: [Synth 8-3917] design toplevel has port J0DC[1] driven by constant 1
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[23]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[22]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[21]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[20]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[19]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[18]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[17]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[16]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[15]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[14]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[13]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[12]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[11]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[10]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[9]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[8]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[7]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[6]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[5]
WARNING: [Synth 8-3331] design LED_Module has unconnected port dataLocalBusIn[4]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[23]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[22]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[21]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[20]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[19]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[18]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[17]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[16]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[15]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[14]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[13]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[12]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[11]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[10]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[9]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[8]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[7]
WARNING: [Synth 8-3331] design IOManager_NIM has unconnected port dataLocalBusIn[6]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[23]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[22]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[21]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[20]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[19]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[18]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[17]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[16]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[15]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[14]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[13]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[12]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[11]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[10]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[9]
WARNING: [Synth 8-3331] design Region4 has unconnected port dataLocalBusIn[8]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[23]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[22]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[21]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[20]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[19]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[18]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[17]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[16]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[15]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[14]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[13]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[12]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[11]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[10]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[9]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[8]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[7]
WARNING: [Synth 8-3331] design Region2_6 has unconnected port dataLocalBusIn[6]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[23]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[22]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[21]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[20]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[19]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[18]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[17]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[16]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[15]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[14]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[13]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[12]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[11]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[10]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[9]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[8]
WARNING: [Synth 8-3331] design Region2_5 has unconnected port dataLocalBusIn[7]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[23]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[22]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[21]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[20]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[19]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[18]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[17]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[16]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[15]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[14]
WARNING: [Synth 8-3331] design Region2_4 has unconnected port dataLocalBusIn[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 412.859 ; gain = 173.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_DCR_NetAssign_Out:dcr_in_d[31] to constant 0 [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1725]
WARNING: [Synth 8-3295] tying undriven pin u_DCR_NetAssign_Out:dcr_in_d[30] to constant 0 [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1725]
WARNING: [Synth 8-3295] tying undriven pin u_DCR_NetAssign_Out:dcr_in_d[29] to constant 0 [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1725]
WARNING: [Synth 8-3295] tying undriven pin gen_fixed_d1[12].u_sync_fd1:DATAIN to constant 0 [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/toplevel.vhd:1020]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 412.859 ; gain = 173.688
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/.Xil/Vivado-11788-suharu0201/dcp5/clk_wiz_1_in_context.xdc] for cell 'u_ClkMan_Sys_Inst'
Finished Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/.Xil/Vivado-11788-suharu0201/dcp5/clk_wiz_1_in_context.xdc] for cell 'u_ClkMan_Sys_Inst'
Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/.Xil/Vivado-11788-suharu0201/dcp7/clk_wiz_0_in_context.xdc] for cell 'u_ClkMan_Trg_Inst'
Finished Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/.Xil/Vivado-11788-suharu0201/dcp7/clk_wiz_0_in_context.xdc] for cell 'u_ClkMan_Trg_Inst'
Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_pins.xdc]
Finished Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX14Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX16Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX17Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:12]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/BBT_SiTCP_RST/resetReq*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdReq*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orRdAct*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr*'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxEndTgl'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:21]
WARNING: [Vivado 12-508] No pins matched 'u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:45]
WARNING: [Vivado 12-508] No pins matched 'u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:46]
WARNING: [Vivado 12-508] No pins matched 'u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT2'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:48]
WARNING: [Vivado 12-646] clock 'clk_trg' not found. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:50]
WARNING: [Vivado 12-646] clock 'clk_sys' not found. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:50]
WARNING: [Vivado 12-646] clock 'clk_gtx' not found. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:50]
WARNING: [Vivado 12-646] clock 'clk_int' not found. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_trg'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_sys'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_gtx'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_int'. [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/toplevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_target.xdc]
Finished Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/constrs_1/hul_target.xdc]
Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 765.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 765.621 ; gain = 526.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 765.621 ; gain = 526.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLKOSC. (constraint file  C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/.Xil/Vivado-11788-suharu0201/dcp7/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLKOSC. (constraint file  C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/.Xil/Vivado-11788-suharu0201/dcp7/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for u_ClkMan_Sys_Inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ClkMan_Trg_Inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 765.621 ; gain = 526.449
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'Region1'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:547]
INFO: [Synth 8-5546] ROM "reg_Sel_TOF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_BH1_Beam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_BH2_Beam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_BH1_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_BH1_P" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_BH2_P" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_SAC_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Lucite_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_HT_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_K_Scat_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH1_Beam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH2_Beam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH1_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH1_P" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH2_P" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_SAC_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Lucite_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_HT_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_K_Scat_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_Beam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_coin_Beam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_coin_K_Scat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'Region2_1'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:280]
INFO: [Synth 8-5546] ROM "reg_delay_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_SAC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_LC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_HT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_SAC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_LC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_HT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_coin_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'Region2_2'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:261]
INFO: [Synth 8-5546] ROM "reg_delay_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_SAC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_LC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_HT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_SAC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_LC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_HT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_coin_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'Region2_3'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:261]
INFO: [Synth 8-5546] ROM "reg_delay_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_SAC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_LC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_HT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_SAC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_LC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_HT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_coin_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'Region2_4'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:280]
INFO: [Synth 8-5546] ROM "reg_delay_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_SAC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_LC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_HT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_SAC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_LC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_TOF_HT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_counter_Other5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_coin_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'Region2_5'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_5.vhd:261]
INFO: [Synth 8-5546] ROM "reg_delay_BH2_Pi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_SAC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_LC_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_delay_TOF_HT" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'Region2_6'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_6.vhd:239]
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/PS.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/PWC.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/PWCbig.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'Region3'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region3.vhd:567]
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'Region4'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:213]
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_lbus_reg' in module 'IOManager_NIM'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/IOManager_NIM.vhd:286]
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataLocalBusOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyLocalBus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_lbus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_bus_reg' in module 'BusController'
WARNING: [Synth 8-6014] Unused sequential element state_bus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BusController.vhd:98]
INFO: [Synth 8-5544] ROM "state_bus" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:547]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:547]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'Region1'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region1.vhd:547]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:280]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'Region2_1'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_1.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:261]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'Region2_2'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_2.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:261]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'Region2_3'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_3.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:280]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'Region2_4'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_4.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_5.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_5.vhd:261]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'Region2_5'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_5.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_6.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_6.vhd:239]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'Region2_6'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region2_6.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region3.vhd:567]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region3.vhd:567]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'Region3'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region3.vhd:567]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:213]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:213]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'Region4'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/Region4.vhd:213]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/IOManager_NIM.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/IOManager_NIM.vhd:286]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                 connect |                              010 |                              010
                   write |                              011 |                              011
                    read |                              100 |                              100
                    done |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_lbus_reg' using encoding 'sequential' in module 'IOManager_NIM'
WARNING: [Synth 8-6014] Unused sequential element state_lbus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/IOManager_NIM.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element state_bus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BusController.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element state_bus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BusController.vhd:98]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                          0000001 |                              000
                    idle |                          0000010 |                              001
                 getdest |                          0000100 |                              010
                  setbus |                          0001000 |                              011
                 connect |                          0010000 |                              100
                finalize |                          0100000 |                              101
                    done |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_bus_reg' using encoding 'one-hot' in module 'BusController'
WARNING: [Synth 8-6014] Unused sequential element state_bus_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/BusController.vhd:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 765.621 ; gain = 526.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 65    
	   2 Input      4 Bit       Adders := 12    
+---Registers : 
	               24 Bit    Registers := 10    
	               16 Bit    Registers := 75    
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 26    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 183   
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 75    
	                1 Bit    Registers := 291   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   7 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 25    
	   6 Input      8 Bit        Muxes := 11    
	   7 Input      8 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 6     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 65    
	   6 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 13    
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 10    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 496   
	  32 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 192   
	  17 Input      1 Bit        Muxes := 80    
	  15 Input      1 Bit        Muxes := 14    
	  16 Input      1 Bit        Muxes := 15    
	   7 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module toplevel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DPWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module BPS_2bits 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BPS_6bits 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Region1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 26    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 35    
Module BPS_7bits 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Region2_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 20    
Module Region2_2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 20    
Module Region2_3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 20    
Module Region2_4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 20    
Module Region2_5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 20    
Module Region2_6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 12    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 18    
Module PS 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module EDG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PWC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module PWCbig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module DLY 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Region3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 20    
Module FDLY 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Region4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 11    
Module IOManager_NIM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
Module BusController 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 11    
Module TCP_sender 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module WRAP_SiTCP_GMII_XC7K_32K 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module global_sitcp_manager 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element BH1_Beam_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element BH1_Pi_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element BH1_P_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element BH2_Beam_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element BH2_Pi_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element BH2_P_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element SAC_K_Scat_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element TOF_K_Scat_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element Lucite_K_Scat_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element TOF_HT_K_Scat_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element K_Scat_Pre_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element Other4_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element Other5_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element BH2_Pi_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element SAC_or_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element TOF_or_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element Lucite_or_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element TOF_High_Threshold_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element Other4_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element Other5_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element BH2_Pi_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element SAC_or_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element TOF_or_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element Lucite_or_Inst/counter_reg was removed.  [C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/modules/DPWM.vhd:138]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design toplevel has port PHY_HPD driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port J0DC[2] driven by constant 1
WARNING: [Synth 8-3917] design toplevel has port J0DC[1] driven by constant 1
INFO: [Synth 8-3886] merging instance 'u_Region3_Inst/Beam_dly_Inst/shiftreg_reg[2]' (FDC) to 'u_Region3_Inst/Beam_dly_Inst/synchro_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region3_Inst/Beam_dly_Inst/shiftreg_reg[3]' (FDC) to 'u_Region3_Inst/Beam_dly_Inst/synchro_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_IOM_NIM_Inst/dataLocalBusOut_reg[6]' (FDE) to 'u_IOM_NIM_Inst/dataLocalBusOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_Region2_6_Inst/dataLocalBusOut_reg[6]' (FDE) to 'u_Region2_6_Inst/dataLocalBusOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[0]' (FDC) to 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[0]' (FDC) to 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[1]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[0]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[1]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[0]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[1]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[1]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_TSD_Inst/wdTx_reg[0]' (FDC) to 'u_TSD_Inst/wdTx_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_TSD_Inst/wdTx_reg[1]' (FDC) to 'u_TSD_Inst/wdTx_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_TSD_Inst/wdTx_reg[2]' (FDC) to 'u_TSD_Inst/wdTx_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_TSD_Inst/wdTx_reg[3]' (FDC) to 'u_TSD_Inst/wdTx_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_TSD_Inst/wdTx_reg[4]' (FDC) to 'u_TSD_Inst/wdTx_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_TSD_Inst/wdTx_reg[5]' (FDC) to 'u_TSD_Inst/wdTx_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_TSD_Inst/wdTx_reg[6]' (FDC) to 'u_TSD_Inst/wdTx_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_TSD_Inst/wdTx_reg[7]' (FDC) to 'u_TSD_Inst/weTx_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_TSD_Inst/weTx_reg )
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[2]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[2]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[2]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[2]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[3]' (FDC) to 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[3]' (FDC) to 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_BCT_Inst/data_LBusBuf_reg[10][6]' (FD) to 'u_BCT_Inst/data_LBusBuf_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'u_BCT_Inst/data_LBusBuf_reg[7][6]' (FD) to 'u_BCT_Inst/data_LBusBuf_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[3]' (FDC) to 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[3]' (FDC) to 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[4]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[4]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[4]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[4]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[5]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[5]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[5]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[5]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[6]' (FDC) to 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[6]' (FDC) to 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[6]' (FDC) to 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[6]' (FDC) to 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[7]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[7]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[7]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[7]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[8]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[8]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[8]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[8]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[9]' (FDC) to 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[9]' (FDC) to 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[9]' (FDC) to 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[9]' (FDC) to 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[10]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[10]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[10]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[10]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[11]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[11]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[11]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[11]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[12]' (FDC) to 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[12]' (FDC) to 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[12]' (FDC) to 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[12]' (FDC) to 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[13]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[13]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[13]' (FDC) to 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[13]' (FDC) to 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[14]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_P_Inst/shiftreg_reg[15]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[14]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_P_Inst/shiftreg_reg[15]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[14]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH2_Pi_Inst/shiftreg_reg[15]' (FDC) to 'u_Region1_Inst/BH2_Beam_Inst/shiftreg_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[14]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_Region1_Inst/BH1_Pi_Inst/shiftreg_reg[15]' (FDC) to 'u_Region1_Inst/BH1_Beam_Inst/shiftreg_reg[15]'
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[15]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[14]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[13]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[12]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[11]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[10]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[9]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[8]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[7]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[6]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[5]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (Beam_dly_Inst/shiftreg_reg[4]) is unused and will be removed from module Region3.
WARNING: [Synth 8-3332] Sequential element (u_TSD_Inst/weTx_reg) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (u_gTCP_inst/state_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (u_gTCP_inst/state_reg[0]) is unused and will be removed from module toplevel.
INFO: [Synth 8-3886] merging instance 'u_LED_Inst/dataLocalBusOut_reg[4]' (FDE) to 'u_LED_Inst/dataLocalBusOut_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_LED_Inst/dataLocalBusOut_reg[5]' (FDE) to 'u_LED_Inst/dataLocalBusOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_LED_Inst/dataLocalBusOut_reg[6]' (FDE) to 'u_LED_Inst/dataLocalBusOut_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 765.621 ; gain = 526.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ClkMan_Sys_Inst/clk_in1' to pin 'u_ClkMan_Trg_Inst/bbstub_clk_int/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ClkMan_Sys_Inst/clk_sys' to pin 'u_ClkMan_Sys_Inst/bbstub_clk_sys/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u_ClkMan_Sys_Inst/clk_in1' to 'u_ClkMan_Trg_Inst/bbstub_clk_int/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ClkMan_Trg_Inst/clk_gtx' to pin 'u_ClkMan_Trg_Inst/bbstub_clk_gtx/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ClkMan_Trg_Inst/clk_int' to pin 'u_ClkMan_Trg_Inst/bbstub_clk_int/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ClkMan_Trg_Inst/clk_trg' to pin 'u_ClkMan_Trg_Inst/bbstub_clk_trg/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 784.301 ; gain = 545.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 842.238 ; gain = 603.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_Region2_5_Inst/TOF_High_Threshold_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/TOF_High_Threshold_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_5_Inst/Other4_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_6_Inst/Other4_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_5_Inst/SAC_or_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/SAC_or_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_5_Inst/TOF_or_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/TOF_or_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_5_Inst/Other5_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_6_Inst/Other5_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_5_Inst/Lucite_or_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/Lucite_or_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_5_Inst/BH2_Pi_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_6_Inst/BH2_Pi_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_3_Inst/TOF_High_Threshold_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/TOF_High_Threshold_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_3_Inst/Other4_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_6_Inst/Other4_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_3_Inst/SAC_or_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/SAC_or_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_3_Inst/TOF_or_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/TOF_or_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_3_Inst/Other5_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_6_Inst/Other5_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_3_Inst/Lucite_or_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/Lucite_or_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_3_Inst/BH2_Pi_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_6_Inst/BH2_Pi_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_2_Inst/TOF_High_Threshold_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/TOF_High_Threshold_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_2_Inst/Other4_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_6_Inst/Other4_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_2_Inst/SAC_or_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/SAC_or_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_2_Inst/TOF_or_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_4_Inst/TOF_or_Inst/shiftreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Region2_2_Inst/Other5_Inst/shiftreg_reg[0]' (FDC) to 'u_Region2_6_Inst/Other5_Inst/shiftreg_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 879.219 ; gain = 640.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 879.219 ; gain = 640.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 879.219 ; gain = 640.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 879.219 ; gain = 640.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 879.219 ; gain = 640.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 879.219 ; gain = 640.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 879.219 ; gain = 640.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|toplevel    | gen_fixed_u1[7].u_sync_fu1/q3_reg                            | 3      | 8     | NO           | YES                | NO                | 8      | 0       | 
|toplevel    | gen_fixed_d1[0].u_sync_fd1/q3_reg                            | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|toplevel    | gen_fixed_d2[16].u_sync_fd2/q3_reg                           | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|toplevel    | u_Region4_Inst/gen_BH2_K_FDLY[0].BH2_K_Inst/shiftreg_reg[11] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|toplevel    | gen_BH2[0].u_BH2_Fixed_Delay_Inst/shiftreg_reg[11]           | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |clk_wiz_0              |         1|
|2     |clk_wiz_1              |         1|
|3     |SiTCP_XC7K_32K_BBT_V90 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |SiTCP_XC7K_32K_BBT_V90 |     1|
|2     |clk_wiz_0_bbox         |     1|
|3     |clk_wiz_1_bbox         |     1|
|4     |CARRY4                 |    56|
|5     |LUT1                   |     4|
|6     |LUT2                   |   395|
|7     |LUT3                   |   169|
|8     |LUT4                   |   449|
|9     |LUT5                   |   532|
|10    |LUT6                   |  1323|
|11    |MUXF7                  |   167|
|12    |MUXF8                  |     2|
|13    |SRL16E                 |    48|
|14    |FDCE                   |  1446|
|15    |FDPE                   |     2|
|16    |FDRE                   |   379|
|17    |FDSE                   |   914|
|18    |IBUF                   |    68|
|19    |IOBUF                  |     1|
|20    |OBUF                   |    28|
|21    |OBUFDS                 |    64|
+------+-----------------------+------+

Report Instance Areas: 
+------+--------------------------------------+-------------------------+------+
|      |Instance                              |Module                   |Cells |
+------+--------------------------------------+-------------------------+------+
|1     |top                                   |                         |  6401|
|2     |  u_LED_Inst                          |LED_Module               |    32|
|3     |  u_DCR_NetAssign_Out                 |DCR_NetAssign_Out        |     6|
|4     |  \gen_BH2[0].u_BH2_Fixed_Delay_Inst  |FDLY                     |     5|
|5     |  \gen_BH2[1].u_BH2_Fixed_Delay_Inst  |FDLY_0                   |     4|
|6     |  \gen_BH2[2].u_BH2_Fixed_Delay_Inst  |FDLY_1                   |     4|
|7     |  \gen_BH2[3].u_BH2_Fixed_Delay_Inst  |FDLY_2                   |     4|
|8     |  \gen_BH2[4].u_BH2_Fixed_Delay_Inst  |FDLY_3                   |     4|
|9     |  \gen_BH2[5].u_BH2_Fixed_Delay_Inst  |FDLY_4                   |     4|
|10    |  \gen_BH2[6].u_BH2_Fixed_Delay_Inst  |FDLY_5                   |     5|
|11    |  \gen_BH2[7].u_BH2_Fixed_Delay_Inst  |FDLY_6                   |     4|
|12    |  \gen_fixed_d1[0].u_sync_fd1         |synchronizer             |     2|
|13    |  \gen_fixed_d1[10].u_sync_fd1        |synchronizer_7           |     3|
|14    |  \gen_fixed_d1[11].u_sync_fd1        |synchronizer_8           |     2|
|15    |  \gen_fixed_d1[1].u_sync_fd1         |synchronizer_9           |     2|
|16    |  \gen_fixed_d1[2].u_sync_fd1         |synchronizer_10          |     2|
|17    |  \gen_fixed_d1[3].u_sync_fd1         |synchronizer_11          |     2|
|18    |  \gen_fixed_d1[4].u_sync_fd1         |synchronizer_12          |     3|
|19    |  \gen_fixed_d1[5].u_sync_fd1         |synchronizer_13          |     2|
|20    |  \gen_fixed_d1[6].u_sync_fd1         |synchronizer_14          |     2|
|21    |  \gen_fixed_d1[7].u_sync_fd1         |synchronizer_15          |     2|
|22    |  \gen_fixed_d1[8].u_sync_fd1         |synchronizer_16          |     2|
|23    |  \gen_fixed_d1[9].u_sync_fd1         |synchronizer_17          |     2|
|24    |  \gen_fixed_d2[16].u_sync_fd2        |synchronizer_18          |     2|
|25    |  \gen_fixed_d2[17].u_sync_fd2        |synchronizer_19          |     2|
|26    |  \gen_fixed_d2[18].u_sync_fd2        |synchronizer_20          |     2|
|27    |  \gen_fixed_d2[19].u_sync_fd2        |synchronizer_21          |     2|
|28    |  \gen_fixed_d2[20].u_sync_fd2        |synchronizer_22          |     4|
|29    |  \gen_fixed_d2[21].u_sync_fd2        |synchronizer_23          |     2|
|30    |  \gen_fixed_d2[22].u_sync_fd2        |synchronizer_24          |     2|
|31    |  \gen_fixed_d2[23].u_sync_fd2        |synchronizer_25          |     2|
|32    |  \gen_fixed_d2[24].u_sync_fd2        |synchronizer_26          |     2|
|33    |  \gen_fixed_d2[25].u_sync_fd2        |synchronizer_27          |     2|
|34    |  \gen_fixed_d2[26].u_sync_fd2        |synchronizer_28          |     3|
|35    |  \gen_fixed_d2[27].u_sync_fd2        |synchronizer_29          |     2|
|36    |  \gen_fixed_nim[1].u_sync_nim        |synchronizer_30          |     3|
|37    |  \gen_fixed_nim[2].u_sync_nim        |synchronizer_31          |     3|
|38    |  \gen_fixed_nim[3].u_sync_nim        |synchronizer_32          |     3|
|39    |  \gen_fixed_u1[0].u_sync_fu1         |synchronizer_33          |     2|
|40    |  \gen_fixed_u1[10].u_sync_fu1        |synchronizer_34          |     3|
|41    |  \gen_fixed_u1[11].u_sync_fu1        |synchronizer_35          |     3|
|42    |  \gen_fixed_u1[1].u_sync_fu1         |synchronizer_36          |     2|
|43    |  \gen_fixed_u1[2].u_sync_fu1         |synchronizer_37          |     2|
|44    |  \gen_fixed_u1[3].u_sync_fu1         |synchronizer_38          |     2|
|45    |  \gen_fixed_u1[4].u_sync_fu1         |synchronizer_39          |     2|
|46    |  \gen_fixed_u1[5].u_sync_fu1         |synchronizer_40          |     2|
|47    |  \gen_fixed_u1[6].u_sync_fu1         |synchronizer_41          |     2|
|48    |  \gen_fixed_u1[7].u_sync_fu1         |synchronizer_42          |     2|
|49    |  \gen_fixed_u1[8].u_sync_fu1         |synchronizer_43          |     3|
|50    |  \gen_fixed_u1[9].u_sync_fu1         |synchronizer_44          |     4|
|51    |  \gen_fixed_u2[16].u_sync_fu2        |synchronizer_45          |     3|
|52    |  \gen_fixed_u2[17].u_sync_fu2        |synchronizer_46          |     3|
|53    |  \gen_fixed_u2[18].u_sync_fu2        |synchronizer_47          |     3|
|54    |  \gen_fixed_u2[19].u_sync_fu2        |synchronizer_48          |     3|
|55    |  \gen_fixed_u2[20].u_sync_fu2        |synchronizer_49          |     3|
|56    |  u_BCT_Inst                          |BusController            |  1095|
|57    |  u_IOM_NIM_Inst                      |IOManager_NIM            |    75|
|58    |  u_Region1_Inst                      |Region1                  |   703|
|59    |    BH1_Beam_Inst                     |DPWM_147                 |    37|
|60    |    BH1_P_Inst                        |DPWM_148                 |    30|
|61    |    BH1_Pi_Inst                       |DPWM_149                 |    26|
|62    |    BH2_Beam_Inst                     |DPWM_150                 |    38|
|63    |    BH2_P_Inst                        |DPWM_151                 |    29|
|64    |    BH2_Pi_Inst                       |DPWM_152                 |    33|
|65    |    Beam_BPS_Inst                     |BPS_2bits                |     2|
|66    |    K_Scat_BPS_Inst                   |BPS_6bits_153            |     1|
|67    |    K_Scat_Pre_Inst                   |DPWM_154                 |    31|
|68    |    Lucite_K_Scat_Inst                |DPWM_155                 |    29|
|69    |    Other4_Inst                       |DPWM_156                 |    26|
|70    |    Other5_Inst                       |DPWM_157                 |    31|
|71    |    SAC_K_Scat_Inst                   |DPWM_158                 |    31|
|72    |    TOF_HT_K_Scat_Inst                |DPWM_159                 |    30|
|73    |    TOF_K_Scat_Inst                   |DPWM_160                 |    32|
|74    |  u_Region2_1_Inst                    |Region2_1                |   359|
|75    |    BH2_Pi_Inst                       |DPWM_139                 |    29|
|76    |    Beam_TOF_BPS_Inst                 |BPS_7bits_140            |     2|
|77    |    Lucite_or_Inst                    |DPWM_141                 |    31|
|78    |    Other4_Inst                       |DPWM_142                 |    35|
|79    |    Other5_Inst                       |DPWM_143                 |    37|
|80    |    SAC_or_Inst                       |DPWM_144                 |    26|
|81    |    TOF_High_Threshold_Inst           |DPWM_145                 |    26|
|82    |    TOF_or_Inst                       |DPWM_146                 |    29|
|83    |  u_Region2_2_Inst                    |Region2_2                |   364|
|84    |    BH2_Pi_Inst                       |DPWM_131                 |    33|
|85    |    Beam_Pi_BPS_Inst                  |BPS_7bits_132            |     2|
|86    |    Lucite_or_Inst                    |DPWM_133                 |    34|
|87    |    Other4_Inst                       |DPWM_134                 |    28|
|88    |    Other5_Inst                       |DPWM_135                 |    26|
|89    |    SAC_or_Inst                       |DPWM_136                 |    33|
|90    |    TOF_High_Threshold_Inst           |DPWM_137                 |    33|
|91    |    TOF_or_Inst                       |DPWM_138                 |    27|
|92    |  u_Region2_3_Inst                    |Region2_3                |   338|
|93    |    BH2_Pi_Inst                       |DPWM_123                 |    26|
|94    |    Beam_P_BPS_Inst                   |BPS_7bits_124            |     2|
|95    |    Lucite_or_Inst                    |DPWM_125                 |    27|
|96    |    Other4_Inst                       |DPWM_126                 |    28|
|97    |    Other5_Inst                       |DPWM_127                 |    26|
|98    |    SAC_or_Inst                       |DPWM_128                 |    26|
|99    |    TOF_High_Threshold_Inst           |DPWM_129                 |    26|
|100   |    TOF_or_Inst                       |DPWM_130                 |    29|
|101   |  u_Region2_4_Inst                    |Region2_4                |   334|
|102   |    BH2_Pi_Inst                       |DPWM_115                 |    26|
|103   |    Coin1_BPS_Inst                    |BPS_7bits_116            |     2|
|104   |    Lucite_or_Inst                    |DPWM_117                 |    26|
|105   |    Other4_Inst                       |DPWM_118                 |    28|
|106   |    Other5_Inst                       |DPWM_119                 |    26|
|107   |    SAC_or_Inst                       |DPWM_120                 |    25|
|108   |    TOF_High_Threshold_Inst           |DPWM_121                 |    29|
|109   |    TOF_or_Inst                       |DPWM_122                 |    28|
|110   |  u_Region2_5_Inst                    |Region2_5                |   347|
|111   |    BH2_Pi_Inst                       |DPWM_108                 |    27|
|112   |    Coin2_BPS_Inst                    |BPS_7bits                |     2|
|113   |    Lucite_or_Inst                    |DPWM_109                 |    28|
|114   |    Other4_Inst                       |DPWM_110                 |    30|
|115   |    Other5_Inst                       |DPWM_111                 |    28|
|116   |    SAC_or_Inst                       |DPWM_112                 |    27|
|117   |    TOF_High_Threshold_Inst           |DPWM_113                 |    27|
|118   |    TOF_or_Inst                       |DPWM_114                 |    30|
|119   |  u_Region2_6_Inst                    |Region2_6                |   343|
|120   |    BH2_Pi_Inst                       |DPWM_102                 |    25|
|121   |    K_Scat_BPS_Inst                   |BPS_6bits                |     2|
|122   |    Other1_Inst                       |DPWM_103                 |    51|
|123   |    Other2_Inst                       |DPWM_104                 |    41|
|124   |    Other3_Inst                       |DPWM_105                 |    42|
|125   |    Other4_Inst                       |DPWM_106                 |    26|
|126   |    Other5_Inst                       |DPWM_107                 |    31|
|127   |  u_Region3_Inst                      |Region3                  |   996|
|128   |    BH2_Pi_PS_Inst                    |PS                       |    71|
|129   |    BH2_Pi_PS_PWC_Inst                |PWC                      |    14|
|130   |      PWM_EDG                         |EDG_101                  |     7|
|131   |    Beam_P_PS_Inst                    |PS_79                    |    71|
|132   |    Beam_P_PS_PWC_Inst                |PWC_80                   |    14|
|133   |      PWM_EDG                         |EDG_100                  |     7|
|134   |    Beam_Pi_PS_Inst                   |PS_81                    |    71|
|135   |    Beam_Pi_PS_PWC_Inst               |PWC_82                   |    14|
|136   |      PWM_EDG                         |EDG_99                   |     7|
|137   |    Beam_TOF_PS_Inst                  |PS_83                    |    71|
|138   |    Beam_TOF_PS_PWC_Inst              |PWC_84                   |    14|
|139   |      PWM_EDG                         |EDG_98                   |     7|
|140   |    Beam_dly_Inst                     |DPWM_85                  |    19|
|141   |    Coin1_PS_Inst                     |PS_86                    |    71|
|142   |    Coin1_PS_PWC_Inst                 |PWC_87                   |    16|
|143   |      PWM_EDG                         |EDG_97                   |     7|
|144   |    Coin2_PS_Inst                     |PS_88                    |    71|
|145   |    Coin2_PS_PWC_Inst                 |PWCbig                   |    22|
|146   |      PWM_EDG                         |EDG_96                   |    11|
|147   |    Else_OR_Delay_Inst                |DLY_89                   |    24|
|148   |    Else_OR_Inst                      |DPWM_90                  |    44|
|149   |    For_E03_PS_Inst                   |PS_91                    |    71|
|150   |    For_E03_PS_PWC_Inst               |PWC_92                   |    15|
|151   |      PWM_EDG                         |EDG_95                   |     7|
|152   |    K_Scat_Pre_Inst                   |DPWM_93                  |    37|
|153   |    PS_OR_Else_OR_Inst                |DLY_94                   |    28|
|154   |  u_Region4_Inst                      |Region4                  |   652|
|155   |    \gen_BH2_EDG[0].BH2_EDG_Inst      |EDG                      |     3|
|156   |    \gen_BH2_EDG[1].BH2_EDG_Inst      |EDG_50                   |     3|
|157   |    \gen_BH2_EDG[2].BH2_EDG_Inst      |EDG_51                   |     3|
|158   |    \gen_BH2_EDG[3].BH2_EDG_Inst      |EDG_52                   |     3|
|159   |    \gen_BH2_EDG[4].BH2_EDG_Inst      |EDG_53                   |     3|
|160   |    \gen_BH2_EDG[5].BH2_EDG_Inst      |EDG_54                   |     3|
|161   |    \gen_BH2_EDG[6].BH2_EDG_Inst      |EDG_55                   |     3|
|162   |    \gen_BH2_EDG[7].BH2_EDG_Inst      |EDG_56                   |     3|
|163   |    \gen_BH2_K_DLY[0].BH2_K_Inst      |DLY                      |    23|
|164   |    \gen_BH2_K_DLY[1].BH2_K_Inst      |DLY_57                   |    23|
|165   |    \gen_BH2_K_DLY[2].BH2_K_Inst      |DLY_58                   |    23|
|166   |    \gen_BH2_K_DLY[3].BH2_K_Inst      |DLY_59                   |    23|
|167   |    \gen_BH2_K_DLY[4].BH2_K_Inst      |DLY_60                   |    23|
|168   |    \gen_BH2_K_DLY[5].BH2_K_Inst      |DLY_61                   |    23|
|169   |    \gen_BH2_K_DLY[6].BH2_K_Inst      |DLY_62                   |    23|
|170   |    \gen_BH2_K_DLY[7].BH2_K_Inst      |DLY_63                   |    23|
|171   |    \gen_BH2_K_DPWM[0].BH2_K_Inst     |DPWM                     |    43|
|172   |    \gen_BH2_K_DPWM[1].BH2_K_Inst     |DPWM_64                  |    44|
|173   |    \gen_BH2_K_DPWM[2].BH2_K_Inst     |DPWM_65                  |    42|
|174   |    \gen_BH2_K_DPWM[3].BH2_K_Inst     |DPWM_66                  |    43|
|175   |    \gen_BH2_K_DPWM[4].BH2_K_Inst     |DPWM_67                  |    44|
|176   |    \gen_BH2_K_DPWM[5].BH2_K_Inst     |DPWM_68                  |    42|
|177   |    \gen_BH2_K_DPWM[6].BH2_K_Inst     |DPWM_69                  |    42|
|178   |    \gen_BH2_K_DPWM[7].BH2_K_Inst     |DPWM_70                  |    43|
|179   |    \gen_BH2_K_FDLY[0].BH2_K_Inst     |FDLY_71                  |     3|
|180   |    \gen_BH2_K_FDLY[1].BH2_K_Inst     |FDLY_72                  |     7|
|181   |    \gen_BH2_K_FDLY[2].BH2_K_Inst     |FDLY_73                  |     3|
|182   |    \gen_BH2_K_FDLY[3].BH2_K_Inst     |FDLY_74                  |     3|
|183   |    \gen_BH2_K_FDLY[4].BH2_K_Inst     |FDLY_75                  |     3|
|184   |    \gen_BH2_K_FDLY[5].BH2_K_Inst     |FDLY_76                  |     7|
|185   |    \gen_BH2_K_FDLY[6].BH2_K_Inst     |FDLY_77                  |     3|
|186   |    \gen_BH2_K_FDLY[7].BH2_K_Inst     |FDLY_78                  |     3|
|187   |  u_SiTCP_Inst                        |WRAP_SiTCP_GMII_XC7K_32K |   441|
|188   |    TIMER                             |TIMER                    |    90|
|189   |  u_gTCP_inst                         |global_sitcp_manager     |     3|
+------+--------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 879.219 ; gain = 640.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 332 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 879.219 ; gain = 287.285
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 879.219 ; gain = 640.047
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20170511 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SiTCP_XC7K_32K_BBT_V90.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SiTCP_XC7K_32K_BBT_V90.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/rcvdCode[4 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_PRE/udpProcStartDly[8 : 1]
   on block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus GMII/GMII_RXCNT/muxFlowMac[7 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus GMII/GMII_TXBUF/prmblData[3 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/tcpProcStartDly[15 :
   0] on block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP/TCP/TCP_MNGR/preDataDlyA[7]_GND_21_o_mux_19_OUT[7 : 0] on block
   SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/preCmpValDly[2 : 0]
   on block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/irPreCode[4 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/payStart[3 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/txStart[3 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/memRdPrmLd[4 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_RX/irTxEcifAck[2 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_LOC/preSoHd[2 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_TX/ipHdTim[9 : 0] on block
   SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[31 : 0] on
   block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/SiTCP_INT_REG/muxData[31 : 0]
   on block SiTCP_XC7K_32K_BBT_V90 is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file SiTCP_XC7K_32K_BBT_V90.edif ...
ngc2edif: Total memory usage is 138476 kilobytes

Reading core file 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.srcs/sources_1/SiTCP/SiTCP_XC7K_32K_BBT_V90.ngc' for (cell view 'SiTCP_XC7K_32K_BBT_V90', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7K_32K_BBT_V90_ngc_bbfe7e22.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7K_32K_BBT_V90_ngc_bbfe7e22.edif]
INFO: [Netlist 29-17] Analyzing 5384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20170511
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3561 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 272 instances
  FD => FDRE: 1501 instances
  FDC => FDCE: 223 instances
  FDE => FDRE: 1048 instances
  FDP => FDPE: 6 instances
  FDR => FDRE: 291 instances
  FDS => FDSE: 21 instances
  INV => LUT1: 190 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

517 Infos, 251 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 879.219 ; gain = 646.617
INFO: [Common 17-1381] The checkpoint 'C:/Users/suharu/Desktop/FPGA/HUL_Trigger_IOM1234_extraline/HUL_Trigger_IOM1234_extraline.runs/synth_1/toplevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 879.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 15:45:19 2018...
