{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 08:57:43 2020 " "Info: Processing started: Mon Sep 14 08:57:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pmw1 -c pmw1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pmw1 -c pmw1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter_PWM\[0\] counter_PWM\[6\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"counter_PWM\[0\]\" and destination register \"counter_PWM\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.037 ns + Longest register register " "Info: + Longest register to register delay is 2.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_PWM\[0\] 1 REG LCFF_X78_Y23_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y23_N13; Fanout = 3; REG Node = 'counter_PWM\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_PWM[0] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.438 ns) 0.768 ns LessThan0~1 2 COMB LCCOMB_X78_Y23_N4 1 " "Info: 2: + IC(0.330 ns) + CELL(0.438 ns) = 0.768 ns; Loc. = LCCOMB_X78_Y23_N4; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { counter_PWM[0] LessThan0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 1.294 ns LessThan0~2 3 COMB LCCOMB_X78_Y23_N6 8 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 1.294 ns; Loc. = LCCOMB_X78_Y23_N6; Fanout = 8; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { LessThan0~1 LessThan0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.510 ns) 2.037 ns counter_PWM\[6\] 4 REG LCFF_X78_Y23_N25 4 " "Info: 4: + IC(0.233 ns) + CELL(0.510 ns) = 2.037 ns; Loc. = LCFF_X78_Y23_N25; Fanout = 4; REG Node = 'counter_PWM\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { LessThan0~2 counter_PWM[6] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 59.84 % ) " "Info: Total cell delay = 1.219 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.818 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { counter_PWM[0] LessThan0~1 LessThan0~2 counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.037 ns" { counter_PWM[0] {} LessThan0~1 {} LessThan0~2 {} counter_PWM[6] {} } { 0.000ns 0.330ns 0.255ns 0.233ns } { 0.000ns 0.438ns 0.271ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.785 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.537 ns) 2.785 ns counter_PWM\[6\] 3 REG LCFF_X78_Y23_N25 4 " "Info: 3: + IC(1.142 ns) + CELL(0.537 ns) = 2.785 ns; Loc. = LCFF_X78_Y23_N25; Fanout = 4; REG Node = 'counter_PWM\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { clk~clkctrl counter_PWM[6] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.79 % ) " "Info: Total cell delay = 1.526 ns ( 54.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.259 ns ( 45.21 % ) " "Info: Total interconnect delay = 1.259 ns ( 45.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[6] {} } { 0.000ns 0.000ns 0.117ns 1.142ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.785 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.537 ns) 2.785 ns counter_PWM\[0\] 3 REG LCFF_X78_Y23_N13 3 " "Info: 3: + IC(1.142 ns) + CELL(0.537 ns) = 2.785 ns; Loc. = LCFF_X78_Y23_N13; Fanout = 3; REG Node = 'counter_PWM\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { clk~clkctrl counter_PWM[0] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.79 % ) " "Info: Total cell delay = 1.526 ns ( 54.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.259 ns ( 45.21 % ) " "Info: Total interconnect delay = 1.259 ns ( 45.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl counter_PWM[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[0] {} } { 0.000ns 0.000ns 0.117ns 1.142ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[6] {} } { 0.000ns 0.000ns 0.117ns 1.142ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl counter_PWM[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[0] {} } { 0.000ns 0.000ns 0.117ns 1.142ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { counter_PWM[0] LessThan0~1 LessThan0~2 counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.037 ns" { counter_PWM[0] {} LessThan0~1 {} LessThan0~2 {} counter_PWM[6] {} } { 0.000ns 0.330ns 0.255ns 0.233ns } { 0.000ns 0.438ns 0.271ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[6] {} } { 0.000ns 0.000ns 0.117ns 1.142ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl counter_PWM[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[0] {} } { 0.000ns 0.000ns 0.117ns 1.142ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { counter_PWM[6] {} } {  } {  } "" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk PWMOut counter_PWM\[2\] 10.338 ns register " "Info: tco from clock \"clk\" to destination pin \"PWMOut\" through register \"counter_PWM\[2\]\" is 10.338 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.785 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.537 ns) 2.785 ns counter_PWM\[2\] 3 REG LCFF_X78_Y23_N17 4 " "Info: 3: + IC(1.142 ns) + CELL(0.537 ns) = 2.785 ns; Loc. = LCFF_X78_Y23_N17; Fanout = 4; REG Node = 'counter_PWM\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { clk~clkctrl counter_PWM[2] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.79 % ) " "Info: Total cell delay = 1.526 ns ( 54.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.259 ns ( 45.21 % ) " "Info: Total interconnect delay = 1.259 ns ( 45.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl counter_PWM[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[2] {} } { 0.000ns 0.000ns 0.117ns 1.142ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.303 ns + Longest register pin " "Info: + Longest register to pin delay is 7.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_PWM\[2\] 1 REG LCFF_X78_Y23_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y23_N17; Fanout = 4; REG Node = 'counter_PWM\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_PWM[2] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.414 ns) 1.117 ns LessThan1~3 2 COMB LCCOMB_X79_Y23_N10 1 " "Info: 2: + IC(0.703 ns) + CELL(0.414 ns) = 1.117 ns; Loc. = LCCOMB_X79_Y23_N10; Fanout = 1; COMB Node = 'LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { counter_PWM[2] LessThan1~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.188 ns LessThan1~5 3 COMB LCCOMB_X79_Y23_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.188 ns; Loc. = LCCOMB_X79_Y23_N12; Fanout = 1; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~3 LessThan1~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.347 ns LessThan1~7 4 COMB LCCOMB_X79_Y23_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.347 ns; Loc. = LCCOMB_X79_Y23_N14; Fanout = 1; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan1~5 LessThan1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.418 ns LessThan1~9 5 COMB LCCOMB_X79_Y23_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.418 ns; Loc. = LCCOMB_X79_Y23_N16; Fanout = 1; COMB Node = 'LessThan1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~7 LessThan1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.828 ns LessThan1~10 6 COMB LCCOMB_X79_Y23_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.828 ns; Loc. = LCCOMB_X79_Y23_N18; Fanout = 1; COMB Node = 'LessThan1~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan1~9 LessThan1~10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.275 ns) 2.765 ns LessThan1~12 7 COMB LCCOMB_X78_Y23_N0 1 " "Info: 7: + IC(0.662 ns) + CELL(0.275 ns) = 2.765 ns; Loc. = LCCOMB_X78_Y23_N0; Fanout = 1; COMB Node = 'LessThan1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { LessThan1~10 LessThan1~12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(2.662 ns) 7.303 ns PWMOut 8 PIN PIN_D25 0 " "Info: 8: + IC(1.876 ns) + CELL(2.662 ns) = 7.303 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'PWMOut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.538 ns" { LessThan1~12 PWMOut } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.062 ns ( 55.62 % ) " "Info: Total cell delay = 4.062 ns ( 55.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.241 ns ( 44.38 % ) " "Info: Total interconnect delay = 3.241 ns ( 44.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.303 ns" { counter_PWM[2] LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~10 LessThan1~12 PWMOut } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.303 ns" { counter_PWM[2] {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~10 {} LessThan1~12 {} PWMOut {} } { 0.000ns 0.703ns 0.000ns 0.000ns 0.000ns 0.000ns 0.662ns 1.876ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl counter_PWM[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[2] {} } { 0.000ns 0.000ns 0.117ns 1.142ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.303 ns" { counter_PWM[2] LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~10 LessThan1~12 PWMOut } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.303 ns" { counter_PWM[2] {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~10 {} LessThan1~12 {} PWMOut {} } { 0.000ns 0.703ns 0.000ns 0.000ns 0.000ns 0.000ns 0.662ns 1.876ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rapport_Cyclique_SWs\[0\] PWMOut 10.703 ns Longest " "Info: Longest tpd from source pin \"rapport_Cyclique_SWs\[0\]\" to destination pin \"PWMOut\" is 10.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rapport_Cyclique_SWs\[0\] 1 PIN PIN_AE14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AE14; Fanout = 6; PIN Node = 'rapport_Cyclique_SWs\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rapport_Cyclique_SWs[0] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.395 ns) + CELL(0.420 ns) 3.804 ns rapport_Cyclique\[1\]~53 2 COMB LCCOMB_X79_Y23_N30 1 " "Info: 2: + IC(2.395 ns) + CELL(0.420 ns) = 3.804 ns; Loc. = LCCOMB_X79_Y23_N30; Fanout = 1; COMB Node = 'rapport_Cyclique\[1\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { rapport_Cyclique_SWs[0] rapport_Cyclique[1]~53 } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 4.446 ns LessThan1~1 3 COMB LCCOMB_X79_Y23_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.393 ns) = 4.446 ns; Loc. = LCCOMB_X79_Y23_N8; Fanout = 1; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { rapport_Cyclique[1]~53 LessThan1~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.517 ns LessThan1~3 4 COMB LCCOMB_X79_Y23_N10 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.517 ns; Loc. = LCCOMB_X79_Y23_N10; Fanout = 1; COMB Node = 'LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~1 LessThan1~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.588 ns LessThan1~5 5 COMB LCCOMB_X79_Y23_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.588 ns; Loc. = LCCOMB_X79_Y23_N12; Fanout = 1; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~3 LessThan1~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.747 ns LessThan1~7 6 COMB LCCOMB_X79_Y23_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 4.747 ns; Loc. = LCCOMB_X79_Y23_N14; Fanout = 1; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan1~5 LessThan1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.818 ns LessThan1~9 7 COMB LCCOMB_X79_Y23_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.818 ns; Loc. = LCCOMB_X79_Y23_N16; Fanout = 1; COMB Node = 'LessThan1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~7 LessThan1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.228 ns LessThan1~10 8 COMB LCCOMB_X79_Y23_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 5.228 ns; Loc. = LCCOMB_X79_Y23_N18; Fanout = 1; COMB Node = 'LessThan1~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan1~9 LessThan1~10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.275 ns) 6.165 ns LessThan1~12 9 COMB LCCOMB_X78_Y23_N0 1 " "Info: 9: + IC(0.662 ns) + CELL(0.275 ns) = 6.165 ns; Loc. = LCCOMB_X78_Y23_N0; Fanout = 1; COMB Node = 'LessThan1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { LessThan1~10 LessThan1~12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(2.662 ns) 10.703 ns PWMOut 10 PIN PIN_D25 0 " "Info: 10: + IC(1.876 ns) + CELL(2.662 ns) = 10.703 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'PWMOut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.538 ns" { LessThan1~12 PWMOut } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.521 ns ( 51.58 % ) " "Info: Total cell delay = 5.521 ns ( 51.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.182 ns ( 48.42 % ) " "Info: Total interconnect delay = 5.182 ns ( 48.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.703 ns" { rapport_Cyclique_SWs[0] rapport_Cyclique[1]~53 LessThan1~1 LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~10 LessThan1~12 PWMOut } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.703 ns" { rapport_Cyclique_SWs[0] {} rapport_Cyclique_SWs[0]~combout {} rapport_Cyclique[1]~53 {} LessThan1~1 {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~10 {} LessThan1~12 {} PWMOut {} } { 0.000ns 0.000ns 2.395ns 0.249ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.662ns 1.876ns } { 0.000ns 0.989ns 0.420ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 08:57:43 2020 " "Info: Processing ended: Mon Sep 14 08:57:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
