#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug  5 15:56:03 2019
# Process ID: 50160
# Current directory: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18856 E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.xpr
# Log file: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/vivado.log
# Journal file: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado/hls_lab/edge_detector'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 880.594 ; gain = 258.914
update_compile_order -fileset sources_1
open_bd_design {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_0 
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_1 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:ax_pwm:1.0 - ax_pwm_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Successfully read diagram <system> from BD file <E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1430.895 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:edge_detector:1.0 edge_detector_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
endgroup
set_property location {7 2141 1056} [get_bd_cells edge_detector_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins edge_detector_0/src]
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/dst] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
delete_bd_objs [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M06_AXI] [get_bd_intf_pins edge_detector_0/s_axi_AXILiteS]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclk] [get_bd_pins rst_processing_system7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins rst_processing_system7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_dynclk_0/s00_axi_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins rst_processing_system7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins rst_processing_system7_0_100M/slowest_sync_clk]
set_property location {5 1666 1049} [get_bd_cells util_ds_buf_0]
set_property location {3 1287 1042} [get_bd_cells util_ds_buf_1]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_0]
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins util_ds_buf_1/BUFG_I]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins util_ds_buf_0/BUFG_I]
connect_bd_net [get_bd_pins util_ds_buf_1/BUFG_O] [get_bd_pins rst_processing_system7_0_150M/slowest_sync_clk]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_O] [get_bd_pins rst_processing_system7_0_100M/slowest_sync_clk]
save_bd_design
Wrote  : <E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
save_bd_design
Wrote  : <E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
connect_bd_net [get_bd_pins v_tc_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_dynclk_0/s00_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins alinx_ov5640_0/m_axis_video_aclk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins axi_vdma_1/axi_resetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins edge_detector_0/ap_clk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins edge_detector_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins ax_pwm_0/s00_axi_aclk] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins ax_pwm_0/s00_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins cmos_rst/s_axi_aclk] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins cmos_rst/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
save_bd_design
Wrote  : <E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M04_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M05_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M04_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
startgroup
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] -boundary_type upper
endgroup
delete_bd_objs [get_bd_nets M02_ARESETN_1]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M05_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
regenerate_bd_layout -routing
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/processing_system7_0_axi_periph/M00_ACLK' (interface '/processing_system7_0_axi_periph/M00_AXI') and '/axi_vdma_0/s_axi_lite_aclk' (interface '/axi_vdma_0/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/processing_system7_0_axi_periph/M03_ACLK' (interface '/processing_system7_0_axi_periph/M03_AXI') and '/axi_vdma_1/s_axi_lite_aclk' (interface '/axi_vdma_1/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_vdma_0/S_AXI_LITE(100000000) and /processing_system7_0_axi_periph/m00_couplers/auto_cc/M_AXI(142857132)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_vdma_0/S_AXI_LITE(system_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0_axi_periph/m00_couplers/auto_cc/M_AXI(system_processing_system7_0_0_FCLK_CLK1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_vdma_1/S_AXI_LITE(100000000) and /processing_system7_0_axi_periph/m03_couplers/auto_cc/M_AXI(142857132)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_vdma_1/S_AXI_LITE(system_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0_axi_periph/m03_couplers/auto_cc/M_AXI(system_processing_system7_0_0_FCLK_CLK1)
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1430.895 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]'
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/processing_system7_0_axi_periph/M00_ARESETN
/processing_system7_0_axi_periph/M03_ARESETN

validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.895 ; gain = 0.000
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.895 ; gain = 0.000
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]'
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/processing_system7_0_axi_periph/M06_ACLK' (interface '/processing_system7_0_axi_periph/M06_AXI') and '/edge_detector_0/ap_clk' (interface '/edge_detector_0/s_axi_AXILiteS') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /edge_detector_0/s_axi_AXILiteS(142857132) and /processing_system7_0_axi_periph/xbar/M06_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /edge_detector_0/s_axi_AXILiteS(system_processing_system7_0_0_FCLK_CLK1) and /processing_system7_0_axi_periph/xbar/M06_AXI(system_processing_system7_0_0_FCLK_CLK0)
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1430.895 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]'
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.895 ; gain = 0.000
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]'
save_bd_design
Wrote  : <E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 16:44:44 2019...
