// Seed: 452452046
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    output wire id_5,
    output wand id_6,
    input tri id_7,
    input wire id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output wor id_12,
    input wire id_13,
    input wand id_14,
    input tri0 id_15,
    input wand id_16,
    output tri0 id_17,
    output tri id_18,
    input tri id_19,
    output wire id_20,
    output uwire id_21,
    input wor id_22
);
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1
);
  assign id_0 = 1;
  module_0(
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
