set ::env(PROJECT_NAME) crcahb
set ::env(DESIGN_TOP) crc_ip
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/crcahb/rtl/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/crcahb/rtl/rtl/crc_ip.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
