#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Jan 13 14:06:34 2018
# Process ID: 14739
# Current directory: /home/sean/vivado_workspace/amber_simple/amber_simple.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/amber_simple/amber_simple.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/amber_simple/amber_simple.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/amber_simple/amber_simple.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 84 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 61 instances

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1386.559 ; gain = 69.031 ; free physical = 9561 ; free virtual = 33038
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a2b0845c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5a38ff86

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1807.988 ; gain = 0.000 ; free physical = 9170 ; free virtual = 32658

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 11 cells.
Phase 2 Constant Propagation | Checksum: 727a9af7

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1807.988 ; gain = 0.000 ; free physical = 9169 ; free virtual = 32657

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 479 unconnected nets.
INFO: [Opt 31-11] Eliminated 2 unconnected cells.
Phase 3 Sweep | Checksum: 17e8bc537

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1807.988 ; gain = 0.000 ; free physical = 9169 ; free virtual = 32657

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1807.988 ; gain = 0.000 ; free physical = 9169 ; free virtual = 32657
Ending Logic Optimization Task | Checksum: 17e8bc537

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1807.988 ; gain = 0.000 ; free physical = 9169 ; free virtual = 32657

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 17e8bc537

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8963 ; free virtual = 32451
Ending Power Optimization Task | Checksum: 17e8bc537

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2176.184 ; gain = 368.195 ; free physical = 8963 ; free virtual = 32451
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2176.184 ; gain = 858.656 ; free physical = 8963 ; free virtual = 32451
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8962 ; free virtual = 32451
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/amber_simple/amber_simple.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 4ca94a57

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 4ca94a57

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.6 ClockRegionPlacementChecker

Phase 1.1.1.5 DSPChecker
Phase 1.1.1.5 DSPChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.4 IOLockPlacementChecker
Phase 1.1.1.6 ClockRegionPlacementChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.9 CheckerForUnsupportedConstraints
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.10 DisallowedInsts
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.11 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.10 DisallowedInsts | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.12 Laguna PBlock Checker
Phase 1.1.1.12 Laguna PBlock Checker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.13 ShapePlacementValidityChecker
Phase 1.1.1.9 CheckerForUnsupportedConstraints | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.14 ShapesExcludeCompatibilityChecker
Phase 1.1.1.11 CheckerForMandatoryPrePlacedCells | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.15 CascadeElementConstraintsChecker
Phase 1.1.1.14 ShapesExcludeCompatibilityChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446

Phase 1.1.1.16 IOStdCompatabilityChecker
Phase 1.1.1.15 CascadeElementConstraintsChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446
Phase 1.1.1.16 IOStdCompatabilityChecker | Checksum: 4ca94a57

Phase 1.1.1.17 HdioRelatedChecker

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446
Phase 1.1.1.17 HdioRelatedChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446
Phase 1.1.1.13 ShapePlacementValidityChecker | Checksum: 4ca94a57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8957 ; free virtual = 32446
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 4ca94a57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8956 ; free virtual = 32445
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 4ca94a57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8956 ; free virtual = 32445

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 4ca94a57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8956 ; free virtual = 32445

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 4df591cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8956 ; free virtual = 32445
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 4df591cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8956 ; free virtual = 32445
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101531e0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8956 ; free virtual = 32445

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 14c5fcb9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8956 ; free virtual = 32445

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 14c5fcb9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8956 ; free virtual = 32445
Phase 1.2.1 Place Init Design | Checksum: 1150e717b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8955 ; free virtual = 32444
Phase 1.2 Build Placer Netlist Model | Checksum: 1150e717b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8955 ; free virtual = 32444

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1150e717b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8955 ; free virtual = 32444
Phase 1 Placer Initialization | Checksum: 1150e717b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8955 ; free virtual = 32444

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15d030f81

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8948 ; free virtual = 32437

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15d030f81

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8948 ; free virtual = 32437

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1198f2550

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8948 ; free virtual = 32437

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1acc1e853

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8948 ; free virtual = 32437

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1acc1e853

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8948 ; free virtual = 32437

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12bc87828

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8948 ; free virtual = 32437

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: e6bfb153

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8947 ; free virtual = 32436

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1cb280c44

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16a93723c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16a93723c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c214c6cc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8949 ; free virtual = 32438
Phase 3 Detail Placement | Checksum: 1c214c6cc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8949 ; free virtual = 32438

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1ae1578d7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.061. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1b69182ad

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439
Phase 4.1 Post Commit Optimization | Checksum: 1b69182ad

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1b69182ad

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1b69182ad

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1b69182ad

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1b69182ad

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 12728b7cf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12728b7cf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439
Ending Placer Task | Checksum: aa536451

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8950 ; free virtual = 32439
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8941 ; free virtual = 32439
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8947 ; free virtual = 32438
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8947 ; free virtual = 32438
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8946 ; free virtual = 32437
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7b4e98bd ConstDB: 0 ShapeSum: 2f04cb94 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f9a25890

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8941 ; free virtual = 32432

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f9a25890

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8941 ; free virtual = 32432

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f9a25890

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8935 ; free virtual = 32426

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f9a25890

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8935 ; free virtual = 32426
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1987a5a4f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8912 ; free virtual = 32403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.777 | TNS=-536.151| WHS=-0.246 | THS=-134.055|

Phase 2 Router Initialization | Checksum: 143327694

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8912 ; free virtual = 32403

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 231d5246f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1569
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 161c7a091

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8830 ; free virtual = 32321
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.466 | TNS=-6249.927| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1d2fa1ed2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8830 ; free virtual = 32321

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 198cd40ed

Time (s): cpu = 00:01:13 ; elapsed = 00:00:29 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8830 ; free virtual = 32321
Phase 4.1.2 GlobIterForTiming | Checksum: 1c8aa6eaa

Time (s): cpu = 00:01:13 ; elapsed = 00:00:29 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8830 ; free virtual = 32321
Phase 4.1 Global Iteration 0 | Checksum: 1c8aa6eaa

Time (s): cpu = 00:01:13 ; elapsed = 00:00:29 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8830 ; free virtual = 32321

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 114726d6c

Time (s): cpu = 00:01:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8830 ; free virtual = 32321
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.830 | TNS=-4622.206| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 708a9c02

Time (s): cpu = 00:01:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8830 ; free virtual = 32321

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 778db890

Time (s): cpu = 00:01:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8830 ; free virtual = 32321
Phase 4.2.2 GlobIterForTiming | Checksum: 182f449a1

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32320
Phase 4.2 Global Iteration 1 | Checksum: 182f449a1

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32320

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 132bb35a7

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32321
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.604 | TNS=-4081.323| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 2486b0fb5

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32321

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 1cc2d9879

Time (s): cpu = 00:01:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32321
Phase 4.3.2 GlobIterForTiming | Checksum: 174fcaa34

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32320
Phase 4.3 Global Iteration 2 | Checksum: 174fcaa34

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32320

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 1a7ab17d2

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.490 | TNS=-3822.884| WHS=N/A    | THS=N/A    |


Phase 4.4.2 GlobIterForTiming

Phase 4.4.2.1 Update Timing
Phase 4.4.2.1 Update Timing | Checksum: 145b8809a

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32320

Phase 4.4.2.2 Fast Budgeting
Phase 4.4.2.2 Fast Budgeting | Checksum: 14a0741f6

Time (s): cpu = 00:01:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32320
Phase 4.4.2 GlobIterForTiming | Checksum: 17e37f2ad

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32320
Phase 4.4 Global Iteration 3 | Checksum: 17e37f2ad

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8829 ; free virtual = 32320

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 1551f831b

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.657 | TNS=-4360.508| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 2aeec573e

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322
Phase 4 Rip-up And Reroute | Checksum: 2aeec573e

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2d5a73cd8

Time (s): cpu = 00:02:11 ; elapsed = 00:00:58 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.478 | TNS=-3667.154| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17f8b8ed8

Time (s): cpu = 00:02:12 ; elapsed = 00:00:59 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17f8b8ed8

Time (s): cpu = 00:02:12 ; elapsed = 00:00:59 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322
Phase 5 Delay and Skew Optimization | Checksum: 17f8b8ed8

Time (s): cpu = 00:02:12 ; elapsed = 00:00:59 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: db2c8505

Time (s): cpu = 00:02:13 ; elapsed = 00:00:59 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.442 | TNS=-3547.782| WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: db2c8505

Time (s): cpu = 00:02:13 ; elapsed = 00:00:59 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322
WARNING: [Route 35-468] The router encountered 7 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	amber_0/u_mem/u_dcache/rams[2].u_tag/mem_reg_0_255_7_7/F8/S
	amber_0/u_mem/u_dcache/rams[0].u_tag/mem_reg_0_255_17_17/RAMS64E_A/ADR5
	amber_0/u_mem/u_dcache/rams[0].u_tag/mem_reg_0_255_17_17/RAMS64E_B/ADR5
	amber_0/u_mem/u_dcache/rams[0].u_tag/mem_reg_0_255_17_17/RAMS64E_C/ADR5
	amber_0/u_mem/u_dcache/rams[2].u_tag/mem_reg_0_255_7_7/RAMS64E_A/ADR5
	amber_0/u_mem/u_dcache/rams[2].u_tag/mem_reg_0_255_7_7/RAMS64E_B/ADR5
	amber_0/u_mem/u_dcache/rams[2].u_tag/mem_reg_0_255_7_7/RAMS64E_C/ADR5

Phase 6 Post Hold Fix | Checksum: db2c8505

Time (s): cpu = 00:02:13 ; elapsed = 00:00:59 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.47608 %
  Global Horizontal Routing Utilization  = 3.41248 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 168d09726

Time (s): cpu = 00:02:13 ; elapsed = 00:00:59 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 168d09726

Time (s): cpu = 00:02:13 ; elapsed = 00:00:59 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e555606

Time (s): cpu = 00:02:14 ; elapsed = 00:01:00 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.442 | TNS=-3547.782| WHS=0.106  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17e555606

Time (s): cpu = 00:02:14 ; elapsed = 00:01:00 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:14 ; elapsed = 00:01:00 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 19 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:00 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8831 ; free virtual = 32322
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2176.184 ; gain = 0.000 ; free physical = 8819 ; free virtual = 32323
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/amber_simple/amber_simple.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 14:08:44 2018...
