#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15b5b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1590160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x15a8860 .functor NOT 1, L_0x15de630, C4<0>, C4<0>, C4<0>;
L_0x15dde00 .functor XOR 5, L_0x15de260, L_0x15de390, C4<00000>, C4<00000>;
L_0x15de520 .functor XOR 5, L_0x15dde00, L_0x15de480, C4<00000>, C4<00000>;
v0x15da6d0_0 .net *"_ivl_10", 4 0, L_0x15de480;  1 drivers
v0x15da7d0_0 .net *"_ivl_12", 4 0, L_0x15de520;  1 drivers
v0x15da8b0_0 .net *"_ivl_2", 4 0, L_0x15de1c0;  1 drivers
v0x15da970_0 .net *"_ivl_4", 4 0, L_0x15de260;  1 drivers
v0x15daa50_0 .net *"_ivl_6", 4 0, L_0x15de390;  1 drivers
v0x15dab80_0 .net *"_ivl_8", 4 0, L_0x15dde00;  1 drivers
v0x15dac60_0 .var "clk", 0 0;
v0x15dad00_0 .var/2u "stats1", 159 0;
v0x15dadc0_0 .var/2u "strobe", 0 0;
v0x15daf10_0 .net "sum_dut", 4 0, L_0x15dde70;  1 drivers
v0x15dafd0_0 .net "sum_ref", 4 0, L_0x15db6e0;  1 drivers
v0x15db070_0 .net "tb_match", 0 0, L_0x15de630;  1 drivers
v0x15db110_0 .net "tb_mismatch", 0 0, L_0x15a8860;  1 drivers
v0x15db1d0_0 .net "x", 3 0, v0x15d6c00_0;  1 drivers
v0x15db290_0 .net "y", 3 0, v0x15d6cc0_0;  1 drivers
L_0x15de1c0 .concat [ 5 0 0 0], L_0x15db6e0;
L_0x15de260 .concat [ 5 0 0 0], L_0x15db6e0;
L_0x15de390 .concat [ 5 0 0 0], L_0x15dde70;
L_0x15de480 .concat [ 5 0 0 0], L_0x15db6e0;
L_0x15de630 .cmp/eeq 5, L_0x15de1c0, L_0x15de520;
S_0x15b3b20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1590160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x159a4a0_0 .net *"_ivl_0", 4 0, L_0x15db3d0;  1 drivers
L_0x7f34b6ff4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b1240_0 .net *"_ivl_3", 0 0, L_0x7f34b6ff4018;  1 drivers
v0x159d7d0_0 .net *"_ivl_4", 4 0, L_0x15db560;  1 drivers
L_0x7f34b6ff4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x159a7f0_0 .net *"_ivl_7", 0 0, L_0x7f34b6ff4060;  1 drivers
v0x15d6590_0 .net "sum", 4 0, L_0x15db6e0;  alias, 1 drivers
v0x15d66c0_0 .net "x", 3 0, v0x15d6c00_0;  alias, 1 drivers
v0x15d67a0_0 .net "y", 3 0, v0x15d6cc0_0;  alias, 1 drivers
L_0x15db3d0 .concat [ 4 1 0 0], v0x15d6c00_0, L_0x7f34b6ff4018;
L_0x15db560 .concat [ 4 1 0 0], v0x15d6cc0_0, L_0x7f34b6ff4060;
L_0x15db6e0 .arith/sum 5, L_0x15db3d0, L_0x15db560;
S_0x15d6900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1590160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x15d6b20_0 .net "clk", 0 0, v0x15dac60_0;  1 drivers
v0x15d6c00_0 .var "x", 3 0;
v0x15d6cc0_0 .var "y", 3 0;
E_0x15a3c30/0 .event negedge, v0x15d6b20_0;
E_0x15a3c30/1 .event posedge, v0x15d6b20_0;
E_0x15a3c30 .event/or E_0x15a3c30/0, E_0x15a3c30/1;
S_0x15d6da0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1590160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x15d9f90_0 .net *"_ivl_45", 0 0, L_0x15de050;  1 drivers
v0x15da090_0 .net "carry", 3 0, L_0x15ddcd0;  1 drivers
v0x15da170_0 .net "sum", 4 0, L_0x15dde70;  alias, 1 drivers
v0x15da230_0 .net "x", 3 0, v0x15d6c00_0;  alias, 1 drivers
v0x15da2f0_0 .net "y", 3 0, v0x15d6cc0_0;  alias, 1 drivers
L_0x15dbde0 .part v0x15d6c00_0, 0, 1;
L_0x15dbf10 .part v0x15d6cc0_0, 0, 1;
L_0x15dc640 .part v0x15d6c00_0, 1, 1;
L_0x15dc770 .part v0x15d6cc0_0, 1, 1;
L_0x15dc8d0 .part L_0x15ddcd0, 0, 1;
L_0x15dcf70 .part v0x15d6c00_0, 2, 1;
L_0x15dd0e0 .part v0x15d6cc0_0, 2, 1;
L_0x15dd210 .part L_0x15ddcd0, 1, 1;
L_0x15dd8f0 .part v0x15d6c00_0, 3, 1;
L_0x15dda20 .part v0x15d6cc0_0, 3, 1;
L_0x15ddc30 .part L_0x15ddcd0, 2, 1;
L_0x15ddcd0 .concat8 [ 1 1 1 1], L_0x15dbcd0, L_0x15dc530, L_0x15dce60, L_0x15dd7e0;
LS_0x15dde70_0_0 .concat8 [ 1 1 1 1], L_0x15db820, L_0x15dc140, L_0x15dca70, L_0x15dd400;
LS_0x15dde70_0_4 .concat8 [ 1 0 0 0], L_0x15de050;
L_0x15dde70 .concat8 [ 4 1 0 0], LS_0x15dde70_0_0, LS_0x15dde70_0_4;
L_0x15de050 .part L_0x15ddcd0, 3, 1;
S_0x15d6f80 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x15d6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x15b7530 .functor XOR 1, L_0x15dbde0, L_0x15dbf10, C4<0>, C4<0>;
L_0x7f34b6ff40a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15db820 .functor XOR 1, L_0x15b7530, L_0x7f34b6ff40a8, C4<0>, C4<0>;
L_0x15db8e0 .functor AND 1, L_0x15dbde0, L_0x15dbf10, C4<1>, C4<1>;
L_0x15dba20 .functor AND 1, L_0x15dbde0, L_0x7f34b6ff40a8, C4<1>, C4<1>;
L_0x15dbb10 .functor OR 1, L_0x15db8e0, L_0x15dba20, C4<0>, C4<0>;
L_0x15dbc20 .functor AND 1, L_0x15dbf10, L_0x7f34b6ff40a8, C4<1>, C4<1>;
L_0x15dbcd0 .functor OR 1, L_0x15dbb10, L_0x15dbc20, C4<0>, C4<0>;
v0x15d7210_0 .net *"_ivl_0", 0 0, L_0x15b7530;  1 drivers
v0x15d7310_0 .net *"_ivl_10", 0 0, L_0x15dbc20;  1 drivers
v0x15d73f0_0 .net *"_ivl_4", 0 0, L_0x15db8e0;  1 drivers
v0x15d74e0_0 .net *"_ivl_6", 0 0, L_0x15dba20;  1 drivers
v0x15d75c0_0 .net *"_ivl_8", 0 0, L_0x15dbb10;  1 drivers
v0x15d76f0_0 .net "a", 0 0, L_0x15dbde0;  1 drivers
v0x15d77b0_0 .net "b", 0 0, L_0x15dbf10;  1 drivers
v0x15d7870_0 .net "cin", 0 0, L_0x7f34b6ff40a8;  1 drivers
v0x15d7930_0 .net "cout", 0 0, L_0x15dbcd0;  1 drivers
v0x15d79f0_0 .net "sum", 0 0, L_0x15db820;  1 drivers
S_0x15d7b50 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x15d6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x15dc0d0 .functor XOR 1, L_0x15dc640, L_0x15dc770, C4<0>, C4<0>;
L_0x15dc140 .functor XOR 1, L_0x15dc0d0, L_0x15dc8d0, C4<0>, C4<0>;
L_0x15dc1e0 .functor AND 1, L_0x15dc640, L_0x15dc770, C4<1>, C4<1>;
L_0x15dc280 .functor AND 1, L_0x15dc640, L_0x15dc8d0, C4<1>, C4<1>;
L_0x15dc370 .functor OR 1, L_0x15dc1e0, L_0x15dc280, C4<0>, C4<0>;
L_0x15dc480 .functor AND 1, L_0x15dc770, L_0x15dc8d0, C4<1>, C4<1>;
L_0x15dc530 .functor OR 1, L_0x15dc370, L_0x15dc480, C4<0>, C4<0>;
v0x15d7db0_0 .net *"_ivl_0", 0 0, L_0x15dc0d0;  1 drivers
v0x15d7e90_0 .net *"_ivl_10", 0 0, L_0x15dc480;  1 drivers
v0x15d7f70_0 .net *"_ivl_4", 0 0, L_0x15dc1e0;  1 drivers
v0x15d8060_0 .net *"_ivl_6", 0 0, L_0x15dc280;  1 drivers
v0x15d8140_0 .net *"_ivl_8", 0 0, L_0x15dc370;  1 drivers
v0x15d8270_0 .net "a", 0 0, L_0x15dc640;  1 drivers
v0x15d8330_0 .net "b", 0 0, L_0x15dc770;  1 drivers
v0x15d83f0_0 .net "cin", 0 0, L_0x15dc8d0;  1 drivers
v0x15d84b0_0 .net "cout", 0 0, L_0x15dc530;  1 drivers
v0x15d8600_0 .net "sum", 0 0, L_0x15dc140;  1 drivers
S_0x15d8760 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x15d6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x15dca00 .functor XOR 1, L_0x15dcf70, L_0x15dd0e0, C4<0>, C4<0>;
L_0x15dca70 .functor XOR 1, L_0x15dca00, L_0x15dd210, C4<0>, C4<0>;
L_0x15dcb10 .functor AND 1, L_0x15dcf70, L_0x15dd0e0, C4<1>, C4<1>;
L_0x15dcbb0 .functor AND 1, L_0x15dcf70, L_0x15dd210, C4<1>, C4<1>;
L_0x15dcca0 .functor OR 1, L_0x15dcb10, L_0x15dcbb0, C4<0>, C4<0>;
L_0x15dcdb0 .functor AND 1, L_0x15dd0e0, L_0x15dd210, C4<1>, C4<1>;
L_0x15dce60 .functor OR 1, L_0x15dcca0, L_0x15dcdb0, C4<0>, C4<0>;
v0x15d89d0_0 .net *"_ivl_0", 0 0, L_0x15dca00;  1 drivers
v0x15d8ab0_0 .net *"_ivl_10", 0 0, L_0x15dcdb0;  1 drivers
v0x15d8b90_0 .net *"_ivl_4", 0 0, L_0x15dcb10;  1 drivers
v0x15d8c80_0 .net *"_ivl_6", 0 0, L_0x15dcbb0;  1 drivers
v0x15d8d60_0 .net *"_ivl_8", 0 0, L_0x15dcca0;  1 drivers
v0x15d8e90_0 .net "a", 0 0, L_0x15dcf70;  1 drivers
v0x15d8f50_0 .net "b", 0 0, L_0x15dd0e0;  1 drivers
v0x15d9010_0 .net "cin", 0 0, L_0x15dd210;  1 drivers
v0x15d90d0_0 .net "cout", 0 0, L_0x15dce60;  1 drivers
v0x15d9220_0 .net "sum", 0 0, L_0x15dca70;  1 drivers
S_0x15d9380 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x15d6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x15dd390 .functor XOR 1, L_0x15dd8f0, L_0x15dda20, C4<0>, C4<0>;
L_0x15dd400 .functor XOR 1, L_0x15dd390, L_0x15ddc30, C4<0>, C4<0>;
L_0x15dd470 .functor AND 1, L_0x15dd8f0, L_0x15dda20, C4<1>, C4<1>;
L_0x15dd530 .functor AND 1, L_0x15dd8f0, L_0x15ddc30, C4<1>, C4<1>;
L_0x15dd620 .functor OR 1, L_0x15dd470, L_0x15dd530, C4<0>, C4<0>;
L_0x15dd730 .functor AND 1, L_0x15dda20, L_0x15ddc30, C4<1>, C4<1>;
L_0x15dd7e0 .functor OR 1, L_0x15dd620, L_0x15dd730, C4<0>, C4<0>;
v0x15d95c0_0 .net *"_ivl_0", 0 0, L_0x15dd390;  1 drivers
v0x15d96c0_0 .net *"_ivl_10", 0 0, L_0x15dd730;  1 drivers
v0x15d97a0_0 .net *"_ivl_4", 0 0, L_0x15dd470;  1 drivers
v0x15d9890_0 .net *"_ivl_6", 0 0, L_0x15dd530;  1 drivers
v0x15d9970_0 .net *"_ivl_8", 0 0, L_0x15dd620;  1 drivers
v0x15d9aa0_0 .net "a", 0 0, L_0x15dd8f0;  1 drivers
v0x15d9b60_0 .net "b", 0 0, L_0x15dda20;  1 drivers
v0x15d9c20_0 .net "cin", 0 0, L_0x15ddc30;  1 drivers
v0x15d9ce0_0 .net "cout", 0 0, L_0x15dd7e0;  1 drivers
v0x15d9e30_0 .net "sum", 0 0, L_0x15dd400;  1 drivers
S_0x15da4d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1590160;
 .timescale -12 -12;
E_0x15a40e0 .event anyedge, v0x15dadc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15dadc0_0;
    %nor/r;
    %assign/vec4 v0x15dadc0_0, 0;
    %wait E_0x15a40e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15d6900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15a3c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x15d6cc0_0, 0;
    %assign/vec4 v0x15d6c00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1590160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15dac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15dadc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1590160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x15dac60_0;
    %inv;
    %store/vec4 v0x15dac60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1590160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15d6b20_0, v0x15db110_0, v0x15db1d0_0, v0x15db290_0, v0x15dafd0_0, v0x15daf10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1590160;
T_5 ;
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1590160;
T_6 ;
    %wait E_0x15a3c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15dad00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15dad00_0, 4, 32;
    %load/vec4 v0x15db070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15dad00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15dad00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15dad00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x15dafd0_0;
    %load/vec4 v0x15dafd0_0;
    %load/vec4 v0x15daf10_0;
    %xor;
    %load/vec4 v0x15dafd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15dad00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x15dad00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15dad00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q4j/iter0/response3/top_module.sv";
