#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002e74ce86200 .scope module, "CPU" "CPU" 2 12;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
    .port_info 3 /OUTPUT 1 "rd";
    .port_info 4 /OUTPUT 1 "wr";
    .port_info 5 /OUTPUT 6 "addr";
    .port_info 6 /OUTPUT 8 "data";
    .port_info 7 /OUTPUT 2 "opcode";
    .port_info 8 /OUTPUT 1 "fetch";
    .port_info 9 /OUTPUT 6 "ir_addr";
    .port_info 10 /OUTPUT 6 "pc_addr";
v000002e74cefe110_0 .net "accum_out", 7 0, v000002e74cea3990_0;  1 drivers
v000002e74cefe1b0_0 .net "addr", 5 0, L_000002e74cf026d0;  1 drivers
v000002e74cefe750_0 .net "alu_clk", 0 0, v000002e74cea2e50_0;  1 drivers
RS_000002e74cea6078 .resolv tri, v000002e74ceff5b0_0, v000002e74ceffd30_0;
v000002e74cefe930_0 .net8 "alu_in", 7 0, RS_000002e74cea6078;  2 drivers
v000002e74cefe9d0_0 .net "alu_out", 7 0, v000002e74cea3530_0;  1 drivers
o000002e74cea6228 .functor BUFZ 1, C4<z>; HiZ drive
v000002e74cefea70_0 .net "clk", 0 0, o000002e74cea6228;  0 drivers
v000002e74cefebb0_0 .net "clk1", 0 0, L_000002e74cea23e0;  1 drivers
v000002e74cefef70_0 .net "control_ena", 0 0, v000002e74ceffa10_0;  1 drivers
v000002e74cf030d0_0 .net "data", 7 0, L_000002e74cf02630;  1 drivers
v000002e74cf029f0_0 .net "datactl_ena", 0 0, v000002e74cea3710_0;  1 drivers
v000002e74cf02310_0 .net "fetch", 0 0, v000002e74cea3c10_0;  1 drivers
v000002e74cf02770_0 .net "halt", 0 0, v000002e74cea38f0_0;  1 drivers
v000002e74cf03ad0_0 .net "inc_pc", 0 0, v000002e74cea3850_0;  1 drivers
v000002e74cf02b30_0 .net "ir_addr", 5 0, L_000002e74cf02c70;  1 drivers
v000002e74cf03c10_0 .net "load_acc", 0 0, v000002e74ceff8d0_0;  1 drivers
v000002e74cf03e90_0 .net "load_ir", 0 0, v000002e74ceff290_0;  1 drivers
v000002e74cf024f0_0 .net "load_pc", 0 0, v000002e74ceff0b0_0;  1 drivers
v000002e74cf03530_0 .net "opcode", 1 0, L_000002e74cf021d0;  1 drivers
v000002e74cf03b70_0 .net "pc_addr", 5 0, v000002e74ceffe70_0;  1 drivers
v000002e74cf02590_0 .net "rd", 0 0, v000002e74ceff970_0;  1 drivers
o000002e74cea5da8 .functor BUFZ 1, C4<z>; HiZ drive
v000002e74cf03170_0 .net "reset", 0 0, o000002e74cea5da8;  0 drivers
v000002e74cf03210_0 .net "wr", 0 0, v000002e74ceffc90_0;  1 drivers
v000002e74cf038f0_0 .net "zero", 0 0, L_000002e74cf02bd0;  1 drivers
S_000002e74ce82260 .scope module, "accum_u" "accum" 2 71, 3 1 0, S_000002e74ce86200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "accum";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "clk1";
    .port_info 4 /INPUT 1 "rst";
v000002e74cea3990_0 .var "accum", 7 0;
v000002e74cea3210_0 .net "clk1", 0 0, L_000002e74cea23e0;  alias, 1 drivers
v000002e74cea32b0_0 .net "data", 7 0, v000002e74cea3530_0;  alias, 1 drivers
v000002e74cea3a30_0 .net "ena", 0 0, v000002e74ceff8d0_0;  alias, 1 drivers
v000002e74cea3350_0 .net "rst", 0 0, o000002e74cea5da8;  alias, 0 drivers
E_000002e74ce96fa0 .event posedge, v000002e74cea3210_0;
S_000002e74ce823f0 .scope module, "addr_u" "addr" 2 94, 4 1 0, S_000002e74ce86200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "addr";
    .port_info 1 /INPUT 1 "fetch";
    .port_info 2 /INPUT 6 "ir_addr";
    .port_info 3 /INPUT 6 "pc_addr";
v000002e74cea2f90_0 .net "addr", 5 0, L_000002e74cf026d0;  alias, 1 drivers
v000002e74cea3490_0 .net "fetch", 0 0, v000002e74cea3c10_0;  alias, 1 drivers
v000002e74cea2d10_0 .net "ir_addr", 5 0, L_000002e74cf02c70;  alias, 1 drivers
v000002e74cea3ad0_0 .net "pc_addr", 5 0, v000002e74ceffe70_0;  alias, 1 drivers
L_000002e74cf026d0 .functor MUXZ 6, L_000002e74cf02c70, v000002e74ceffe70_0, v000002e74cea3c10_0, C4<>;
S_000002e74ce7d410 .scope module, "alu_u" "alu" 2 62, 5 1 0, S_000002e74ce86200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "alu_out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 8 "accum";
    .port_info 4 /INPUT 1 "alu_clk";
    .port_info 5 /INPUT 2 "opcode";
P_000002e74ce86450 .param/l "ADD" 0 5 13, C4<11>;
P_000002e74ce86488 .param/l "DEC" 0 5 12, C4<10>;
P_000002e74ce864c0 .param/l "INC" 0 5 11, C4<01>;
P_000002e74ce864f8 .param/l "JMP" 0 5 10, C4<00>;
v000002e74cea33f0_0 .net "accum", 7 0, v000002e74cea3990_0;  alias, 1 drivers
v000002e74cea2ef0_0 .net "alu_clk", 0 0, v000002e74cea2e50_0;  alias, 1 drivers
v000002e74cea3530_0 .var "alu_out", 7 0;
v000002e74cea30d0_0 .net8 "data", 7 0, RS_000002e74cea6078;  alias, 2 drivers
v000002e74cea2db0_0 .net "opcode", 1 0, L_000002e74cf021d0;  alias, 1 drivers
v000002e74cea3170_0 .net "zero", 0 0, L_000002e74cf02bd0;  alias, 1 drivers
E_000002e74ce96620 .event posedge, v000002e74cea2ef0_0;
L_000002e74cf02bd0 .reduce/nor v000002e74cea3990_0;
S_000002e74ce7d5a0 .scope module, "clk_u" "clk" 2 40, 6 2 0, S_000002e74ce86200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk1";
    .port_info 2 /OUTPUT 1 "fetch";
    .port_info 3 /OUTPUT 1 "alu_ena";
P_000002e74ce7aac0 .param/l "idle" 0 6 16, C4<00000000>;
P_000002e74ce7aaf8 .param/l "s1" 0 6 8, C4<00000001>;
P_000002e74ce7ab30 .param/l "s2" 0 6 9, C4<00000010>;
P_000002e74ce7ab68 .param/l "s3" 0 6 10, C4<00000100>;
P_000002e74ce7aba0 .param/l "s4" 0 6 11, C4<00001000>;
P_000002e74ce7abd8 .param/l "s5" 0 6 12, C4<00010000>;
P_000002e74ce7ac10 .param/l "s6" 0 6 13, C4<00100000>;
P_000002e74ce7ac48 .param/l "s7" 0 6 14, C4<01000000>;
P_000002e74ce7ac80 .param/l "s8" 0 6 15, C4<10000000>;
L_000002e74cea23e0 .functor NOT 1, o000002e74cea6228, C4<0>, C4<0>, C4<0>;
v000002e74cea2e50_0 .var "alu_ena", 0 0;
v000002e74cea35d0_0 .net "clk", 0 0, o000002e74cea6228;  alias, 0 drivers
v000002e74cea3b70_0 .net "clk1", 0 0, L_000002e74cea23e0;  alias, 1 drivers
v000002e74cea3c10_0 .var "fetch", 0 0;
v000002e74cea3670_0 .var "state", 7 0;
E_000002e74ce96ea0 .event posedge, v000002e74cea35d0_0;
S_000002e74ce7acc0 .scope module, "control_u" "control" 2 47, 7 2 0, S_000002e74ce86200;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "inc_pc";
    .port_info 1 /OUTPUT 1 "load_acc";
    .port_info 2 /OUTPUT 1 "load_pc";
    .port_info 3 /OUTPUT 1 "rd";
    .port_info 4 /OUTPUT 1 "wr";
    .port_info 5 /OUTPUT 1 "load_ir";
    .port_info 6 /OUTPUT 1 "datactl_ena";
    .port_info 7 /OUTPUT 1 "halt";
    .port_info 8 /INPUT 1 "clk1";
    .port_info 9 /INPUT 1 "zero";
    .port_info 10 /INPUT 1 "ena";
    .port_info 11 /INPUT 2 "opcode";
P_000002e74ce7ae50 .param/l "ADD" 0 7 17, C4<11>;
P_000002e74ce7ae88 .param/l "DEC" 0 7 16, C4<10>;
P_000002e74ce7aec0 .param/l "INC" 0 7 15, C4<01>;
P_000002e74ce7aef8 .param/l "JMP" 0 7 14, C4<00>;
v000002e74cea3030_0 .net "clk1", 0 0, L_000002e74cea23e0;  alias, 1 drivers
v000002e74cea3710_0 .var "datactl_ena", 0 0;
v000002e74cea37b0_0 .net "ena", 0 0, v000002e74ceffa10_0;  alias, 1 drivers
v000002e74cea38f0_0 .var "halt", 0 0;
v000002e74cea3850_0 .var "inc_pc", 0 0;
v000002e74ceff8d0_0 .var "load_acc", 0 0;
v000002e74ceff290_0 .var "load_ir", 0 0;
v000002e74ceff0b0_0 .var "load_pc", 0 0;
v000002e74cefe4d0_0 .net "opcode", 1 0, L_000002e74cf021d0;  alias, 1 drivers
v000002e74ceff970_0 .var "rd", 0 0;
v000002e74cefec50_0 .var "state", 2 0;
v000002e74ceffc90_0 .var "wr", 0 0;
v000002e74ceff150_0 .net "zero", 0 0, L_000002e74cf02bd0;  alias, 1 drivers
E_000002e74ce96460 .event negedge, v000002e74cea3210_0;
S_000002e74ce785b0 .scope module, "counter_u" "counter" 2 101, 8 1 0, S_000002e74ce86200;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 6 "pc_addr";
    .port_info 1 /INPUT 6 "ir_addr";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v000002e74ceff330_0 .net "clk", 0 0, v000002e74cea3850_0;  alias, 1 drivers
v000002e74ceff1f0_0 .net "ir_addr", 5 0, L_000002e74cf02c70;  alias, 1 drivers
v000002e74ceff3d0_0 .net "load", 0 0, v000002e74ceff0b0_0;  alias, 1 drivers
v000002e74ceffe70_0 .var "pc_addr", 5 0;
v000002e74ceffb50_0 .net "rst", 0 0, o000002e74cea5da8;  alias, 0 drivers
E_000002e74ce96fe0 .event posedge, v000002e74cea3350_0, v000002e74cea3850_0;
S_000002e74ce78740 .scope module, "datactl_u" "datactl" 2 79, 9 1 0, S_000002e74ce86200;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "data_ena";
o000002e74cea6828 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002e74cefe610_0 name=_ivl_0
v000002e74ceff470_0 .net "data", 7 0, L_000002e74cf02630;  alias, 1 drivers
v000002e74ceff830_0 .net "data_ena", 0 0, v000002e74cea3710_0;  alias, 1 drivers
v000002e74ceff010_0 .net "in", 7 0, v000002e74cea3530_0;  alias, 1 drivers
L_000002e74cf02630 .functor MUXZ 8, o000002e74cea6828, v000002e74cea3530_0, v000002e74cea3710_0, C4<>;
S_000002e74ce61450 .scope module, "machinect_u" "machinect" 2 123, 10 2 0, S_000002e74ce86200;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "ena";
    .port_info 1 /INPUT 1 "fetch";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "clk1";
v000002e74ceff510_0 .net "clk1", 0 0, L_000002e74cea23e0;  alias, 1 drivers
v000002e74ceffa10_0 .var "ena", 0 0;
v000002e74cefecf0_0 .net "fetch", 0 0, v000002e74cea3c10_0;  alias, 1 drivers
v000002e74cefeb10_0 .net "rst", 0 0, o000002e74cea5da8;  alias, 0 drivers
S_000002e74ce615e0 .scope module, "ram_u" "ram" 2 109, 11 1 0, S_000002e74ce86200;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "ena";
v000002e74cefe7f0_0 .var "R_0", 7 0;
v000002e74cefe070_0 .var "R_1", 7 0;
v000002e74cefe890_0 .var "R_2", 7 0;
v000002e74cefee30_0 .var "R_3", 7 0;
v000002e74cefe430_0 .net "addr", 5 0, L_000002e74cf026d0;  alias, 1 drivers
v000002e74ceff5b0_0 .var "data", 7 0;
o000002e74cea6a98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002e74cefe2f0_0 .net "din", 7 0, o000002e74cea6a98;  0 drivers
v000002e74ceff650_0 .net "ena", 0 0, v000002e74cea3c10_0;  alias, 1 drivers
v000002e74ceffab0_0 .net "read", 0 0, v000002e74ceff970_0;  alias, 1 drivers
o000002e74cea6ac8 .functor BUFZ 1, C4<z>; HiZ drive
v000002e74ceff6f0_0 .net "write", 0 0, o000002e74cea6ac8;  0 drivers
E_000002e74ce962a0 .event anyedge, v000002e74cea3490_0, v000002e74ceff970_0;
S_000002e74ce0d800 .scope module, "register_u" "register" 2 85, 12 1 0, S_000002e74ce86200;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "opcode";
    .port_info 1 /OUTPUT 6 "ir_addr";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "ena";
    .port_info 4 /INPUT 1 "clk1";
    .port_info 5 /INPUT 1 "rst";
v000002e74cefe250_0 .net "clk1", 0 0, L_000002e74cea23e0;  alias, 1 drivers
v000002e74cefeed0_0 .net8 "data", 7 0, RS_000002e74cea6078;  alias, 2 drivers
v000002e74cefe570_0 .net "ena", 0 0, v000002e74ceff290_0;  alias, 1 drivers
v000002e74cefe390_0 .net "ir_addr", 5 0, L_000002e74cf02c70;  alias, 1 drivers
v000002e74ceff790_0 .var "opc_iraddr", 7 0;
v000002e74cefed90_0 .net "opcode", 1 0, L_000002e74cf021d0;  alias, 1 drivers
v000002e74ceffbf0_0 .net "rst", 0 0, o000002e74cea5da8;  alias, 0 drivers
L_000002e74cf021d0 .part v000002e74ceff790_0, 6, 2;
L_000002e74cf02c70 .part v000002e74ceff790_0, 0, 6;
S_000002e74ce0d990 .scope module, "rom_u" "rom" 2 116, 13 1 0, S_000002e74ce86200;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "ena";
P_000002e74ce08a20 .param/l "ADD_accum_3" 0 13 10, C4<11000011>;
P_000002e74ce08a58 .param/l "INC_accum" 0 13 9, C4<01000011>;
v000002e74cefe6b0_0 .net "addr", 5 0, L_000002e74cf026d0;  alias, 1 drivers
v000002e74ceffd30_0 .var "data", 7 0;
v000002e74ceffdd0_0 .net "ena", 0 0, v000002e74cea3c10_0;  alias, 1 drivers
v000002e74cefff10_0 .net "read", 0 0, v000002e74ceff970_0;  alias, 1 drivers
    .scope S_000002e74ce7d5a0;
T_0 ;
    %wait E_000002e74ce96ea0;
    %load/vec4 v000002e74cea3670_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e74cea2e50_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e74cea2e50_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e74cea3c10_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e74cea3c10_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002e74cea3670_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000002e74ce7acc0;
T_1 ;
    %wait E_000002e74ce96460;
    %load/vec4 v000002e74cea37b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002e74cefec50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/x;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %jmp T_1.11;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v000002e74cefe4d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v000002e74cefe4d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
T_1.15 ;
T_1.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v000002e74cefe4d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v000002e74cefe4d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_1.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002e74cefe4d0_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_1.20;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000002e74cefe4d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
T_1.22 ;
T_1.19 ;
T_1.17 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v000002e74cefe4d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_1.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002e74cefe4d0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_1.26;
    %jmp/1 T_1.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002e74cefe4d0_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_1.25;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
T_1.24 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff8d0_0, 0;
    %assign/vec4 v000002e74cea3850_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002e74cea38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74cea3710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e74ceff290_0, 0;
    %assign/vec4 v000002e74ceffc90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002e74cefec50_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002e74ce7d410;
T_2 ;
    %wait E_000002e74ce96620;
    %load/vec4 v000002e74cea2db0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v000002e74cea3530_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000002e74cea30d0_0;
    %load/vec4 v000002e74cea33f0_0;
    %add;
    %assign/vec4 v000002e74cea3530_0, 0;
    %vpi_call 5 21 "$display", "test%h,data=%h,accum=%h", v000002e74cea3530_0, v000002e74cea30d0_0, v000002e74cea33f0_0 {0 0 0};
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000002e74cea33f0_0;
    %assign/vec4 v000002e74cea3530_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000002e74cea33f0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002e74cea3530_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000002e74cea33f0_0;
    %subi 1, 0, 8;
    %store/vec4 v000002e74cea3530_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002e74ce82260;
T_3 ;
    %wait E_000002e74ce96fa0;
    %load/vec4 v000002e74cea3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e74cea3990_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002e74cea3a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002e74cea32b0_0;
    %assign/vec4 v000002e74cea3990_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002e74ce0d800;
T_4 ;
    %wait E_000002e74ce96fa0;
    %load/vec4 v000002e74ceffbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002e74ceff790_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002e74cefe570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002e74cefeed0_0;
    %assign/vec4 v000002e74ceff790_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002e74ce785b0;
T_5 ;
    %wait E_000002e74ce96fe0;
    %load/vec4 v000002e74ceffb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002e74ceffe70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002e74ceff3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002e74ceff1f0_0;
    %assign/vec4 v000002e74ceffe70_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000002e74ceffe70_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002e74ceffe70_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002e74ce615e0;
T_6 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000002e74cefe7f0_0, 0, 8;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v000002e74cefe070_0, 0, 8;
    %pushi/vec4 242, 0, 8;
    %store/vec4 v000002e74cefe890_0, 0, 8;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v000002e74cefee30_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_000002e74ce615e0;
T_7 ;
    %wait E_000002e74ce962a0;
    %load/vec4 v000002e74ceff650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002e74ceffab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002e74cefe430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000002e74ceff5b0_0, 0;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v000002e74cefe7f0_0;
    %assign/vec4 v000002e74ceff5b0_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v000002e74cefe070_0;
    %assign/vec4 v000002e74ceff5b0_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v000002e74cefe890_0;
    %assign/vec4 v000002e74ceff5b0_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v000002e74cefee30_0;
    %assign/vec4 v000002e74ceff5b0_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000002e74ceff6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v000002e74cefe430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v000002e74cefe2f0_0;
    %assign/vec4 v000002e74cefe7f0_0, 0;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v000002e74cefe2f0_0;
    %assign/vec4 v000002e74cefe070_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %load/vec4 v000002e74cefe2f0_0;
    %assign/vec4 v000002e74cefe890_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v000002e74cefe2f0_0;
    %assign/vec4 v000002e74cefee30_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
T_7.10 ;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000002e74ceff5b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002e74ce0d990;
T_8 ;
    %wait E_000002e74ce962a0;
    %load/vec4 v000002e74cefff10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v000002e74ceffdd0_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002e74cefe6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
    %jmp T_8.12;
T_8.4 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000002e74ceffd30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002e74ce61450;
T_9 ;
    %wait E_000002e74ce96fa0;
    %load/vec4 v000002e74cefeb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e74ceffa10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002e74cefecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e74ceffa10_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./accum.v";
    "./addr.v";
    "./alu.v";
    "./clk.v";
    "./control.v";
    "./counter.v";
    "./datactl.v";
    "./machinect.v";
    "./ram.v";
    "./register.v";
    "./rom.v";
