-makelib xcelium_lib/sim_clk_gen_v1_0_2 \
  "../../../../project_cmf2508.srcs/sources_1/bd/design_RL1/ipshared/d987/hdl/sim_clk_gen_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_RL1/ip/design_RL1_sim_clk_gen_0_0/sim/design_RL1_sim_clk_gen_0_0.v" \
  "../../../bd/design_RL1/ip/design_RL1_sim_clk_gen_0_1/sim/design_RL1_sim_clk_gen_0_1.v" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_5 \
  "../../../../project_cmf2508.srcs/sources_1/bd/design_RL1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_RL1/ip/design_RL1_xlconstant_0_0/sim/design_RL1_xlconstant_0_0.v" \
  "../../../bd/design_RL1/sim/design_RL1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/vhdl/CMFRL1_fmul_32ns_cud.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/impl/verilog/CMFRL1_fmul_32ns_cud.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/vhdl/CMFRL1_fadd_32ns_bkb.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/impl/verilog/CMFRL1_fadd_32ns_bkb.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/vhdl/CMFRL1.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/impl/verilog/CMFRL1.v" \
  "../../../bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/verilog/CMFRL1_fadd_32ns_bkb.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/impl/vhdl/CMFRL1_fadd_32ns_bkb.vhd" \
  "../../../bd/design_RL1/ip/design_RL1_CMFRL1_0_1/sim/design_RL1_CMFRL1_0_1.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

