Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Sun Mar  1 14:20:10 2026
| Host             : FY-6302-09 running 64-bit major release  (build 9200)
| Command          : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
| Design           : design_2_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.443        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.333        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.9         |
| Junction Temperature (C) | 30.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |       13 |       --- |             --- |
| Slice Logic              |     0.002 |     5129 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1557 |     53200 |            2.93 |
|   Register               |    <0.001 |     2623 |    106400 |            2.47 |
|   CARRY4                 |    <0.001 |       71 |     13300 |            0.53 |
|   LUT as Distributed RAM |    <0.001 |       44 |     17400 |            0.25 |
|   LUT as Shift Register  |    <0.001 |      112 |     17400 |            0.64 |
|   F7/F8 Muxes            |    <0.001 |        3 |     53200 |           <0.01 |
|   Others                 |     0.000 |      326 |       --- |             --- |
| Signals                  |     0.002 |     3753 |       --- |             --- |
| Block RAM                |     0.003 |      4.5 |       140 |            3.21 |
| MMCM                     |     0.191 |        2 |         4 |           50.00 |
| DSPs                     |     0.000 |        2 |       220 |            0.91 |
| I/O                      |     0.120 |       33 |       200 |           16.50 |
| Static Power             |     0.110 |          |           |                 |
| Total                    |     0.443 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.037 |       0.029 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.132 |       0.121 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.036 |       0.035 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| FboutDcoClk_1                                                                              | design_2_i/ZmodScopeController_0/U0/InstDataPath/FboutDcoClk      |            10.0 |
| I_1                                                                                        | design_2_i/ZmodScopeController_0/U0/InstDataPath/I                |            10.0 |
| clk_out1_design_2_clk_wiz_0_1                                                              | design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1           |            10.0 |
| clk_out1_design_2_clk_wiz_0_1_1                                                            | design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1           |            10.0 |
| clkfbout_design_2_clk_wiz_0_1                                                              | design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_1           |             8.0 |
| clkfbout_design_2_clk_wiz_0_1_1                                                            | design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_1           |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
| sys_clk                                                                                    | sys_clk                                                           |             8.0 |
| sys_clk_pin                                                                                | sys_clk                                                           |             8.0 |
| zmod_adc_dco                                                                               | adc_dco_p                                                         |            10.0 |
| zmod_adc_dco                                                                               | design_2_i/util_ds_buf_0/U0/IBUF_OUT[0]                           |            10.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| design_2_wrapper          |     0.333 |
|   dbg_hub                 |     0.003 |
|     inst                  |     0.003 |
|       BSCANID.u_xsdbm_id  |     0.003 |
|   design_2_i              |     0.253 |
|     ZmodScopeController_0 |     0.128 |
|       U0                  |     0.128 |
|     clk_wiz_0             |     0.107 |
|       inst                |     0.107 |
|     ila_0                 |     0.012 |
|       U0                  |     0.012 |
|     util_ds_buf_0         |     0.006 |
|       U0                  |     0.006 |
+---------------------------+-----------+


