

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_0_x0'
================================================================
* Date:           Sun Sep 18 13:52:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3985|     3985|  13.282 us|  13.282 us|  3985|  3985|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                             Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2   |     3984|     3984|       166|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_7                                                 |       32|       32|         3|          2|          2|    16|       yes|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_0_x0144, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_0_x0144, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:11263]   --->   Operation 15 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln11263 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:11263]   --->   Operation 16 'specmemcore' 'specmemcore_ln11263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln11266 = br void" [./dut.cpp:11266]   --->   Operation 17 'br' 'br_ln11266' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890, void %.loopexit381"   --->   Operation 18 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten7, i5 1"   --->   Operation 19 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 20 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 21 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2_str"   --->   Operation 22 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_603"   --->   Operation 24 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln11275 = br void" [./dut.cpp:11275]   --->   Operation 25 'br' 'br_ln11275' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln11319 = ret" [./dut.cpp:11319]   --->   Operation 26 'ret' 'ret_ln11319' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split17, i8 %add_ln890_96, void %.split74"   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split17, i4 %select_ln890_64, void %.split74"   --->   Operation 28 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split17, i5 %add_ln691_978, void %.split74"   --->   Operation 29 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln890_96 = add i8 %indvar_flatten, i8 1"   --->   Operation 30 'add' 'add_ln890_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.58ns)   --->   "%icmp_ln890_926 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 31 'icmp' 'icmp_ln890_926' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_926, void %.split9, void %.preheader.preheader"   --->   Operation 32 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 33 'add' 'add_ln691' <Predicate = (!icmp_ln890_926)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.63ns)   --->   "%icmp_ln890_927 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 34 'icmp' 'icmp_ln890_927' <Predicate = (!icmp_ln890_926)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_927, i5 0, i5 %c8_V"   --->   Operation 35 'select' 'select_ln890' <Predicate = (!icmp_ln890_926)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.35ns)   --->   "%select_ln890_64 = select i1 %icmp_ln890_927, i4 %add_ln691, i4 %c7_V"   --->   Operation 36 'select' 'select_ln890_64' <Predicate = (!icmp_ln890_926)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_64, i32 2"   --->   Operation 37 'bitselect' 'tmp_547' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_64"   --->   Operation 38 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_547" [./dut.cpp:11285]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln11285 = zext i6 %tmp" [./dut.cpp:11285]   --->   Operation 40 'zext' 'zext_ln11285' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11285" [./dut.cpp:11285]   --->   Operation 41 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11285]   --->   Operation 42 'load' 'out_data_V' <Predicate = (!icmp_ln890_926)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln691_978 = add i5 %select_ln890, i5 1"   --->   Operation 43 'add' 'add_ln691_978' <Predicate = (!icmp_ln890_926)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_4_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln11277 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:11277]   --->   Operation 46 'specpipeline' 'specpipeline_ln11277' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln11277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_661" [./dut.cpp:11277]   --->   Operation 47 'specloopname' 'specloopname_ln11277' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.21ns)   --->   "%data_split_V_0_64 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_0_x0144" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'data_split_V_0_64' <Predicate = (!icmp_ln890_926)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 49 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11285]   --->   Operation 49 'load' 'out_data_V' <Predicate = (!icmp_ln890_926)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 50 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 51 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 52 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 53 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.65ns)   --->   "%switch_ln11295 = switch i2 %trunc_ln890, void %branch3, i2 0, void %.split74, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:11295]   --->   Operation 54 'switch' 'switch_ln11295' <Predicate = (!icmp_ln890_926)> <Delay = 0.65>
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln11295 = br void %.split74" [./dut.cpp:11295]   --->   Operation 55 'br' 'br_ln11295' <Predicate = (!icmp_ln890_926 & trunc_ln890 == 2)> <Delay = 0.38>
ST_4 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln11295 = br void %.split74" [./dut.cpp:11295]   --->   Operation 56 'br' 'br_ln11295' <Predicate = (!icmp_ln890_926 & trunc_ln890 == 1)> <Delay = 0.38>
ST_4 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln11295 = br void %.split74" [./dut.cpp:11295]   --->   Operation 57 'br' 'br_ln11295' <Predicate = (!icmp_ln890_926 & trunc_ln890 == 3)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0_64, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %branch1, i32 %data_split_V_3, void %.split9"   --->   Operation 58 'phi' 'v1_V' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%v2_V_1858 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_0_64, void %branch2, i32 %data_split_V_2, void %branch1, i32 %data_split_V_2, void %.split9"   --->   Operation 59 'phi' 'v2_V_1858' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%v2_V_1857 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_0_64, void %branch1, i32 %data_split_V_1, void %.split9"   --->   Operation 60 'phi' 'v2_V_1857' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_0, void %branch1, i32 %data_split_V_0_64, void %.split9"   --->   Operation 61 'phi' 'v2_V' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1858, i32 %v2_V_1857, i32 %v2_V"   --->   Operation 62 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.20ns)   --->   "%store_ln11297 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:11297]   --->   Operation 63 'store' 'store_ln11297' <Predicate = (!icmp_ln890_926)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 65 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 1.20>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_977, void %.split13, i5 0, void %.preheader.preheader"   --->   Operation 66 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln691_977 = add i5 %c5_V, i5 1"   --->   Operation 67 'add' 'add_ln691_977' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.63ns)   --->   "%icmp_ln890_928 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 68 'icmp' 'icmp_ln890_928' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln11304 = br i1 %icmp_ln890_928, void %.split13, void %.loopexit381" [./dut.cpp:11304]   --->   Operation 70 'br' 'br_ln11304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:11311]   --->   Operation 71 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_928)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln11311 = zext i6 %tmp_s" [./dut.cpp:11311]   --->   Operation 72 'zext' 'zext_ln11311' <Predicate = (!icmp_ln890_928)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%local_D_V_addr_127 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11311" [./dut.cpp:11311]   --->   Operation 73 'getelementptr' 'local_D_V_addr_127' <Predicate = (!icmp_ln890_928)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln11311 = or i6 %tmp_s, i6 1" [./dut.cpp:11311]   --->   Operation 74 'or' 'or_ln11311' <Predicate = (!icmp_ln890_928)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln11311" [./dut.cpp:11311]   --->   Operation 75 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln890_928)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%local_D_V_addr_128 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_118" [./dut.cpp:11311]   --->   Operation 76 'getelementptr' 'local_D_V_addr_128' <Predicate = (!icmp_ln890_928)> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_127" [./dut.cpp:11311]   --->   Operation 77 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_928)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_7 : Operation 78 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_128" [./dut.cpp:11311]   --->   Operation 78 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_928)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 2.41>
ST_8 : Operation 79 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_127" [./dut.cpp:11311]   --->   Operation 79 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_928)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_8 : Operation 80 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'write' 'write_ln174' <Predicate = (!icmp_ln890_928)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 81 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_128" [./dut.cpp:11311]   --->   Operation 81 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_928)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln11304 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:11304]   --->   Operation 82 'specpipeline' 'specpipeline_ln11304' <Predicate = (!icmp_ln890_928)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln11304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_459" [./dut.cpp:11304]   --->   Operation 83 'specloopname' 'specloopname_ln11304' <Predicate = (!icmp_ln890_928)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = (!icmp_ln890_928)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln890_928)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7') with incoming values : ('add_ln890') [11]  (0.387 ns)

 <State 2>: 0.707ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7') with incoming values : ('add_ln890') [11]  (0 ns)
	'add' operation ('add_ln890') [12]  (0.707 ns)

 <State 3>: 2.26ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('select_ln890_64') [22]  (0 ns)
	'add' operation ('add_ln691') [28]  (0.708 ns)
	'select' operation ('select_ln890_64') [33]  (0.351 ns)
	'getelementptr' operation ('local_D_V_addr', ./dut.cpp:11285) [38]  (0 ns)
	'load' operation ('out_data.V', ./dut.cpp:11285) on array 'local_D.V', ./dut.cpp:11263 [42]  (1.2 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_PE_3_0_x0144' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [41]  (1.22 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'phi' operation ('data_split.V[3]') with incoming values : ('data_split.V[0]', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('data_split.V[3]') [55]  (0 ns)
	'store' operation ('store_ln11297', ./dut.cpp:11297) of variable '__Result__' on array 'local_D.V', ./dut.cpp:11263 [60]  (1.2 ns)

 <State 6>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c5.V') with incoming values : ('add_ln691_977') [66]  (0.387 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_977') [66]  (0 ns)
	'getelementptr' operation ('local_D_V_addr_127', ./dut.cpp:11311) [74]  (0 ns)
	'load' operation ('local_D_V_load', ./dut.cpp:11311) on array 'local_D.V', ./dut.cpp:11263 [80]  (1.2 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_D_V_load', ./dut.cpp:11311) on array 'local_D.V', ./dut.cpp:11263 [80]  (1.2 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_0_3_x0176' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [81]  (1.22 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_0_3_x0176' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [83]  (1.22 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
