$date
	Sun Oct 23 06:29:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#555765
b1100 !
1"
#555766
b1100 &
b1100 %
1$
#555767
0"
#555770
b110 &
b110 %
#555774
b11 &
b11 %
#555778
b1010 &
b1010 %
#555782
b101 &
b101 %
#555786
b10000 &
b10000 %
#555790
b1000 &
b1000 %
#555794
b100 &
b100 %
#555798
b10 &
b10 %
#555802
b1 &
b1 %
1#
#555806
b0 &
0#
b0 %
0$
#1520855
b100 !
1"
#1520858
b100 &
b100 %
1$
#1520859
0"
#1520862
b10 &
b10 %
#1520866
b1 &
b1 %
1#
#1520870
b0 &
0#
b0 %
0$
#2550781
b10101 !
1"
#2550782
b10101 &
b10101 %
1$
#2550783
0"
#2550786
b1000000 &
b1000000 %
#2550790
b100000 &
b100000 %
#2550794
b10000 &
b10000 %
#2550798
b1000 &
b1000 %
#2550802
b100 &
b100 %
#2550806
b10 &
b10 %
#2550810
b1 &
b1 %
1#
#2550814
b0 &
0#
b0 %
0$
#4500012
