module top_module( 
    input [31:0] in,
    output [31:0] out );//

 	assign out[31:24] = in[7:0];     // Last byte becomes first
	assign out[23:16] = in[15:8];    // Third becomes second
	assign out[15:8]  = in[23:16];   // Second becomes third
	assign out[7:0]   = in[31:24];   // First becomes last

endmodule
