<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\display.sv<br>
E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\game_ctrl.sv<br>
E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\gowin_rpll\video_pll.v<br>
E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\rgb_timing.sv<br>
E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\top.sv<br>
E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\uart_rx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 05 11:06:59 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.185s, Peak memory usage = 223.418MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 223.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 223.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.224s, Peak memory usage = 223.418MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.059s, Peak memory usage = 223.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 223.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 223.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 223.418MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.123s, Peak memory usage = 223.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 223.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 223.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 5s, Peak memory usage = 223.418MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.113s, Peak memory usage = 223.418MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.217s, Peak memory usage = 223.418MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 7s, Elapsed time = 0h 0m 6s, Peak memory usage = 223.418MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>328</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>94</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>94</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>45</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1070</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>124</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>337</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>609</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>428</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>428</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROMX9</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1514(1086 LUTs, 428 ALUs) / 8640</td>
<td>18%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>328 / 6843</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6843</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>328 / 6843</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>12 / 26</td>
<td>46%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.5</td>
<td>0.000</td>
<td>40.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.3</td>
<td>0.000</td>
<td>60.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.0(MHz)</td>
<td>60.5(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube3_h_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m4/tube3_h_2_s2/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>m4/tube3_h_2_s2/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/I2</td>
</tr>
<tr>
<td>8.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/I1</td>
</tr>
<tr>
<td>9.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s3/I1</td>
</tr>
<tr>
<td>11.499</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>m2/n2076_s3/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/I1</td>
</tr>
<tr>
<td>13.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/F</td>
</tr>
<tr>
<td>13.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>m2/add_1069_s4/A1[8]</td>
</tr>
<tr>
<td>13.828</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/add_1069_s4/DOUT[10]</td>
</tr>
<tr>
<td>14.308</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3037_s57/I0</td>
</tr>
<tr>
<td>15.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3037_s57/F</td>
</tr>
<tr>
<td>15.820</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3037_s56/I0</td>
</tr>
<tr>
<td>15.969</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3037_s56/O</td>
</tr>
<tr>
<td>16.449</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3037_s4/I1</td>
</tr>
<tr>
<td>16.612</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3037_s4/O</td>
</tr>
<tr>
<td>17.092</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3059_s0/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>m2/n3059_s0/F</td>
</tr>
<tr>
<td>18.604</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[13]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.077</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.785, 59.363%; route: 6.240, 37.856%; tC2Q: 0.458, 2.781%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube3_h_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m4/tube3_h_2_s2/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>m4/tube3_h_2_s2/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/I2</td>
</tr>
<tr>
<td>8.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/I1</td>
</tr>
<tr>
<td>9.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s3/I1</td>
</tr>
<tr>
<td>11.499</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>m2/n2076_s3/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/I1</td>
</tr>
<tr>
<td>13.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/F</td>
</tr>
<tr>
<td>13.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>m2/add_1069_s4/A1[8]</td>
</tr>
<tr>
<td>13.828</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/add_1069_s4/DOUT[9]</td>
</tr>
<tr>
<td>14.308</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3038_s10/I0</td>
</tr>
<tr>
<td>15.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3038_s10/F</td>
</tr>
<tr>
<td>15.820</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3038_s9/I0</td>
</tr>
<tr>
<td>15.969</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3038_s9/O</td>
</tr>
<tr>
<td>16.449</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3038_s4/I1</td>
</tr>
<tr>
<td>16.612</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3038_s4/O</td>
</tr>
<tr>
<td>17.092</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3060_s0/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>m2/n3060_s0/F</td>
</tr>
<tr>
<td>18.604</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[12]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.077</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.785, 59.363%; route: 6.240, 37.856%; tC2Q: 0.458, 2.781%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube3_h_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m4/tube3_h_2_s2/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>m4/tube3_h_2_s2/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/I2</td>
</tr>
<tr>
<td>8.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/I1</td>
</tr>
<tr>
<td>9.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s3/I1</td>
</tr>
<tr>
<td>11.499</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>m2/n2076_s3/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/I1</td>
</tr>
<tr>
<td>13.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/F</td>
</tr>
<tr>
<td>13.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>m2/add_1069_s4/A1[8]</td>
</tr>
<tr>
<td>13.828</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/add_1069_s4/DOUT[8]</td>
</tr>
<tr>
<td>14.308</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3039_s10/I0</td>
</tr>
<tr>
<td>15.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3039_s10/F</td>
</tr>
<tr>
<td>15.820</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3039_s9/I0</td>
</tr>
<tr>
<td>15.969</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3039_s9/O</td>
</tr>
<tr>
<td>16.449</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3039_s4/I1</td>
</tr>
<tr>
<td>16.612</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3039_s4/O</td>
</tr>
<tr>
<td>17.092</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3061_s0/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>m2/n3061_s0/F</td>
</tr>
<tr>
<td>18.604</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[11]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.077</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.785, 59.363%; route: 6.240, 37.856%; tC2Q: 0.458, 2.781%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube3_h_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m4/tube3_h_2_s2/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>m4/tube3_h_2_s2/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/I2</td>
</tr>
<tr>
<td>8.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/I1</td>
</tr>
<tr>
<td>9.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s3/I1</td>
</tr>
<tr>
<td>11.499</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>m2/n2076_s3/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/I1</td>
</tr>
<tr>
<td>13.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/F</td>
</tr>
<tr>
<td>13.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>m2/add_1069_s4/A1[8]</td>
</tr>
<tr>
<td>13.828</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/add_1069_s4/DOUT[7]</td>
</tr>
<tr>
<td>14.308</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3040_s10/I0</td>
</tr>
<tr>
<td>15.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3040_s10/F</td>
</tr>
<tr>
<td>15.820</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3040_s9/I0</td>
</tr>
<tr>
<td>15.969</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3040_s9/O</td>
</tr>
<tr>
<td>16.449</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3040_s4/I1</td>
</tr>
<tr>
<td>16.612</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3040_s4/O</td>
</tr>
<tr>
<td>17.092</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3062_s0/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>m2/n3062_s0/F</td>
</tr>
<tr>
<td>18.604</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[10]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.077</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.785, 59.363%; route: 6.240, 37.856%; tC2Q: 0.458, 2.781%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube3_h_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m4/tube3_h_2_s2/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>m4/tube3_h_2_s2/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s11/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s10/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s9/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/I2</td>
</tr>
<tr>
<td>8.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/I1</td>
</tr>
<tr>
<td>9.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s6/F</td>
</tr>
<tr>
<td>10.400</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2076_s3/I1</td>
</tr>
<tr>
<td>11.499</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>m2/n2076_s3/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/I1</td>
</tr>
<tr>
<td>13.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n2068_s1/F</td>
</tr>
<tr>
<td>13.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>127</td>
<td>m2/add_1069_s4/A1[8]</td>
</tr>
<tr>
<td>13.828</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/add_1069_s4/DOUT[6]</td>
</tr>
<tr>
<td>14.308</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3041_s10/I0</td>
</tr>
<tr>
<td>15.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3041_s10/F</td>
</tr>
<tr>
<td>15.820</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3041_s9/I0</td>
</tr>
<tr>
<td>15.969</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3041_s9/O</td>
</tr>
<tr>
<td>16.449</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3041_s4/I1</td>
</tr>
<tr>
<td>16.612</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>m2/n3041_s4/O</td>
</tr>
<tr>
<td>17.092</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/n3063_s0/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>m2/n3063_s0/F</td>
</tr>
<tr>
<td>18.604</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[9]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.077</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.785, 59.363%; route: 6.240, 37.856%; tC2Q: 0.458, 2.781%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
