{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703217198705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703217198725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 11:53:18 2023 " "Processing started: Fri Dec 22 11:53:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703217198725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703217198725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703217198726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703217212058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703217212058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-main " "Found design unit 1: CPU-main" {  } { { "CPU.vhd" "" { Text "E:/microprocessor/course8/bonus/CPU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703217223266 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/microprocessor/course8/bonus/CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703217223266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703217223266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment-LogicFunc " "Found design unit 1: seven_segment-LogicFunc" {  } { { "seven_segment.vhd" "" { Text "E:/microprocessor/course8/bonus/seven_segment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703217223475 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.vhd" "" { Text "E:/microprocessor/course8/bonus/seven_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703217223475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703217223475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 course8_package " "Found design unit 1: course8_package" {  } { { "package.vhd" "" { Text "E:/microprocessor/course8/bonus/package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703217223685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703217223685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diviser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviser-main " "Found design unit 1: diviser-main" {  } { { "diviser.vhd" "" { Text "E:/microprocessor/course8/bonus/diviser.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703217223958 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviser " "Found entity 1: diviser" {  } { { "diviser.vhd" "" { Text "E:/microprocessor/course8/bonus/diviser.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703217223958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703217223958 ""}
{ "Error" "EVRFX_VHDL_CHAR_NOT_IN_TYPE" "'0' std_logic_vector CPU.vhd(52) " "VHDL error at CPU.vhd(52): character ''0'' used but not declared for type \"std_logic_vector\"" {  } { { "CPU.vhd" "" { Text "E:/microprocessor/course8/bonus/CPU.vhd" 52 0 0 } }  } 0 10316 "VHDL error at %3!s!: character '%1!s!' used but not declared for type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703217223977 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "diviser 4 CPU.vhd(52) " "VHDL Port Map Aspect error at CPU.vhd(52): too many actuals for block \"diviser\" with only 4 formals" {  } { { "CPU.vhd" "" { Text "E:/microprocessor/course8/bonus/CPU.vhd" 52 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1703217223977 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "diviser package.vhd(13) " "HDL error at package.vhd(13): see declaration for object \"diviser\"" {  } { { "package.vhd" "" { Text "E:/microprocessor/course8/bonus/package.vhd" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703217223978 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703217229900 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 22 11:53:49 2023 " "Processing ended: Fri Dec 22 11:53:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703217229900 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703217229900 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703217229900 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703217229900 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703217235858 ""}
