# Synchronous FIFO (`fifo_sync.sv`)

## Purpose
Implements a synchronous First-In-First-Out buffer for single clock domain applications. Provides configurable depth, data width, and output modes with comprehensive status signaling.

## Ports

### Input Ports
- **`clk`** - System clock
- **`rst_n`** - Active-low reset
- **`write`** - Write enable signal
- **`wr_data[DATA_WIDTH-1:0]`** - Data to write into FIFO
- **`read`** - Read enable signal

### Output Ports
- **`wr_full`** - Write domain full flag
- **`wr_almost_full`** - Write domain almost full flag
- **`rd_data[DATA_WIDTH-1:0]`** - Data read from FIFO
- **`rd_empty`** - Read domain empty flag
- **`rd_almost_empty`** - Read domain almost empty flag

### Parameters
- **`REGISTERED`** - Output mode: 0=mux mode (combinational), 1=flop mode (registered)
- **`DATA_WIDTH`** - Width of data bus (default: 4)
- **`DEPTH`** - FIFO depth in words (default: 4)
- **`ALMOST_WR_MARGIN`** - Almost full threshold (default: 1)
- **`ALMOST_RD_MARGIN`** - Almost empty threshold (default: 1)
- **`INSTANCE_NAME`** - Debug identifier (default: "DEADF1F0")

## Architecture Overview

### Core Components
1. **Binary counters** for read/write pointers
2. **Memory array** for data storage
3. **FIFO control logic** for status generation
4. **Output multiplexing** based on REGISTERED parameter

### Memory Organization
```systemverilog
logic [DW-1:0] r_mem[0:((1<<AW)-1)];  // Memory array
assign r_wr_addr = r_wr_ptr_bin[AW-1:0];  // Write address
assign r_rd_addr = r_rd_ptr_bin[AW-1:0];  // Read address
```

## Implementation Details

### Pointer Management
Uses binary counters for both read and write pointers:

```systemverilog
counter_bin #(.WIDTH(AW + 1), .MAX(D)) write_pointer_inst (
    .clk(clk),
    .rst_n(rst_n),
    .enable(write && !wr_full),
    .counter_bin_curr(r_wr_ptr_bin),
    .counter_bin_next(w_wr_ptr_bin_next)
);
```

#### Pointer Characteristics
- **Width**: `$clog2(DEPTH) + 1` bits (extra bit for wrap detection)
- **Increment**: Only when operation is valid (write && !full, read && !empty)
- **Wraparound**: Automatic modulo DEPTH counting

### Memory Operations

#### Write Operation
```systemverilog
always_ff @(posedge clk) begin
    if (write) begin
        r_mem[r_wr_addr] <= wr_data;
    end
end
```

#### Read Operation - Dual Mode
```systemverilog
generate
    if (REGISTERED != 0) begin : gen_flop_mode
        // Flop mode - registered output
        always_ff @(posedge clk or negedge rst_n) begin
            if (!rst_n)
                rd_data <= 'b0;
            else
                rd_data <= w_rd_data;
        end
    end else begin : gen_mux_mode
        // Mux mode - non-registered output
        assign rd_data = w_rd_data;
    end
endgenerate
```

### Status Flag Generation
Utilizes shared `fifo_control` module:
- **Full detection**: Based on pointer comparison with wraparound handling
- **Almost full**: When remaining space ≤ `ALMOST_WR_MARGIN`
- **Empty detection**: When read pointer equals write pointer
- **Almost empty**: When available data ≤ `ALMOST_RD_MARGIN`

## Operating Modes

### Mux Mode (REGISTERED = 0)
- **Read latency**: 0 cycles (combinational output)
- **Data availability**: Immediate after write
- **Use case**: Low-latency applications
- **Timing**: Read data changes combinationally with address

### Flop Mode (REGISTERED = 1)  
- **Read latency**: 1 cycle (registered output)
- **Data availability**: 1 cycle after read enable
- **Use case**: High-speed designs, timing closure
- **Timing**: Read data stable for full clock cycle

## Functional Behavior

### Write Operations
- **Condition**: `write && !wr_full`
- **Action**: Store data at write pointer, increment pointer
- **Blocking**: Writes ignored when FIFO is full
- **Status**: Full flags update based on new occupancy

### Read Operations
- **Condition**: `read && !rd_empty`  
- **Action**: Advance read pointer (data handling depends on mode)
- **Blocking**: Reads ignored when FIFO is empty
- **Status**: Empty flags update based on new occupancy

### Reset Behavior
- **Pointers**: Reset to 0
- **Flags**: Full flags → 0, Empty flags → 1
- **Data**: Read data cleared in flop mode
- **Memory**: Contents undefined but not critical

## Timing Diagrams

### Write Sequence
```
clk     __|‾|__|‾|__|‾|__|‾|__
write   ______|‾‾‾‾‾|_________
wr_data ======[ D0 ]=========
wr_full _____________________|‾  (when FIFO becomes full)
```

### Read Sequence - Mux Mode
```
clk     __|‾|__|‾|__|‾|__|‾|__
read    ______|‾‾‾‾‾|_________
rd_data ======[ D0 ]=========  (immediate)
```

### Read Sequence - Flop Mode  
```
clk     __|‾|__|‾|__|‾|__|‾|__
read    ______|‾‾‾‾‾|_________
rd_data ===========[ D0 ]=====  (1 cycle delay)
```

## Use Cases

### Low Latency Applications (Mux Mode)
- Data streaming with minimal delay
- Real-time processing pipelines
- Clock domain buffers

### High Speed Applications (Flop Mode)
- High-frequency designs
- Timing-critical paths
- Pipelined architectures

## Design Considerations

### Mode Selection Guidelines
- **Choose Mux Mode when**: Latency is critical, moderate clock speeds
- **Choose Flop Mode when**: High clock speeds, timing closure issues
- **Performance impact**: Flop mode adds 1 cycle latency but improves fmax

### Sizing Considerations
- **Depth**: Must accommodate worst-case burst sizes
- **Almost flags**: Set margins based on producer/consumer response times
- **Data width**: Should match datapath requirements

### Error Detection
Built-in simulation checks:
```systemverilog
always_ff @(posedge clk) begin
    if ((write && wr_full) == 1'b1) begin
        $display("Error: %s write while fifo full, %t", INSTANCE_NAME, $time);
    end
end
```

## Performance Characteristics
- **Throughput**: 1 operation per clock cycle (when not full/empty)
- **Latency**: 0 cycles (mux) or 1 cycle (flop) for read
- **Occupancy**: 0 to DEPTH words
- **Efficiency**: 100% bandwidth utilization possible

## Related Modules
- **fifo_async**: For clock domain crossing applications
- **fifo_control**: Shared status flag generation logic
- **counter_bin**: Binary counter implementation