Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/CO/ISE/ISE_Project/pipeline_mips/mips_txt_isim_beh.exe" -prj "E:/CO/ISE/ISE_Project/pipeline_mips/mips_txt_beh.prj" "work.mips_txt" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 32
Turning on mult-threading, number of parallel sub-compilation jobs: 64 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/StoreType.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/PC.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/NPC.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/MW_REG.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/MDU.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/LoadType.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/GRF.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/FD_REG.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/EXT.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/EM_REG.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/DE_REG.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/CP0.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/Controller.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/CMP.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/ALU.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/P7_standard_timer_2019.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/cpu.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/Bridge.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/mips.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/pipeline_mips/mips_tb.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_software/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/CO/ISE/ISE_Project/pipeline_mips/cpu.v" Line 195: Port GRF_enable is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/CO/ISE/ISE_Project/pipeline_mips/cpu.v" Line 335: Port NPC_sel is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/CO/ISE/ISE_Project/pipeline_mips/cpu.v" Line 484: Port NPC_sel is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/CO/ISE/ISE_Project/pipeline_mips/cpu.v" Line 609: Port NPC_sel is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module NPC
Compiling module FD_REG
Compiling module Controller
Compiling module GRF
Compiling module CMP
Compiling module EXT
Compiling module DE_REG
Compiling module ALU
Compiling module MDU
Compiling module EM_REG
Compiling module StoreType
Compiling module LoadType
Compiling module MW_REG
Compiling module CP0
Compiling module CPU
Compiling module Bridge
Compiling module TC
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 21 Verilog Units
Built simulation executable E:/CO/ISE/ISE_Project/pipeline_mips/mips_txt_isim_beh.exe
Fuse Memory Usage: 43956 KB
Fuse CPU Usage: 984 ms
