# Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 12.0.0 -fPIC -Os)

.model top
.inputs in[0] in[1] in[2] in[3]
.outputs out
.gate NOT IN=il.out OUT=out
.gate NOT IN=in[1] OUT=$techmap\il.$abc$73$new_n7_
.gate NOT IN=in[2] OUT=$techmap\il.$abc$73$new_n8_
.gate NOT IN=in[3] OUT=$techmap\il.$abc$73$new_n9_
.gate NOT IN=il.iz.out OUT=$techmap\il.$abc$73$new_n10_
.gate AND A=$techmap\il.$abc$73$new_n8_ B=$techmap\il.$abc$73$new_n9_ OUT=$techmap\il.$abc$73$new_n11_
.gate AND A=$techmap\il.$abc$73$new_n7_ B=in[0] OUT=$techmap\il.$abc$73$new_n12_
.gate AND A=$techmap\il.$abc$73$new_n11_ B=$techmap\il.$abc$73$new_n12_ OUT=$techmap\il.$abc$73$new_n13_
.gate NOT IN=$techmap\il.$abc$73$new_n13_ OUT=$techmap\il.$abc$73$new_n14_
.gate AND A=$techmap\il.$abc$73$new_n10_ B=$techmap\il.$abc$73$new_n14_ OUT=$techmap\il.$abc$73$new_n15_
.gate NOT IN=$techmap\il.$abc$73$new_n15_ OUT=il.out
.gate NOT IN=in[3] OUT=$techmap\il.iz.$abc$84$new_n6_
.gate NOT IN=in[2] OUT=$techmap\il.iz.$abc$84$new_n7_
.gate NOT IN=in[1] OUT=$techmap\il.iz.$abc$84$new_n8_
.gate NOT IN=in[0] OUT=$techmap\il.iz.$abc$84$new_n9_
.gate AND A=$techmap\il.iz.$abc$84$new_n6_ B=$techmap\il.iz.$abc$84$new_n7_ OUT=$techmap\il.iz.$abc$84$new_n10_
.gate AND A=$techmap\il.iz.$abc$84$new_n8_ B=$techmap\il.iz.$abc$84$new_n9_ OUT=$techmap\il.iz.$abc$84$new_n11_
.gate AND A=$techmap\il.iz.$abc$84$new_n10_ B=$techmap\il.iz.$abc$84$new_n11_ OUT=il.iz.out
.end
