[2021-09-09 10:02:55,566]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-09 10:02:55,566]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:02:56,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; ".

Peak memory: 14548992 bytes

[2021-09-09 10:02:56,931]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:02:57,081]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34750464 bytes

[2021-09-09 10:02:57,086]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-09 10:02:57,086]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:02:57,208]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :505
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :505
score:100
	Report mapping result:
		klut_size()     :763
		klut.num_gates():505
		max delay       :85
		max area        :505
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :210
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :295
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 11837440 bytes

[2021-09-09 10:02:57,209]mapper_test.py:220:[INFO]: area: 505 level: 85
[2021-09-09 12:02:00,578]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-09 12:02:00,578]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:01,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; ".

Peak memory: 14852096 bytes

[2021-09-09 12:02:01,915]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:02,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34783232 bytes

[2021-09-09 12:02:02,066]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-09 12:02:02,066]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:04,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :505
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :592
score:100
	Report mapping result:
		klut_size()     :850
		klut.num_gates():592
		max delay       :58
		max area        :592
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :183
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :409
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 22405120 bytes

[2021-09-09 12:02:04,428]mapper_test.py:220:[INFO]: area: 592 level: 58
[2021-09-09 13:32:02,939]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-09 13:32:02,939]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:04,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; ".

Peak memory: 14798848 bytes

[2021-09-09 13:32:04,287]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:04,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34742272 bytes

[2021-09-09 13:32:04,434]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-09 13:32:04,434]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:06,782]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :505
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:64
area :651
score:100
	Report mapping result:
		klut_size()     :909
		klut.num_gates():651
		max delay       :64
		max area        :651
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :212
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :439
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 22355968 bytes

[2021-09-09 13:32:06,783]mapper_test.py:220:[INFO]: area: 651 level: 64
[2021-09-09 15:07:03,746]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-09 15:07:03,746]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:03,746]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:03,910]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34959360 bytes

[2021-09-09 15:07:03,914]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-09 15:07:03,915]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:06,497]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :649
score:100
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 22364160 bytes

[2021-09-09 15:07:06,498]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-09 15:36:07,418]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-09 15:36:07,418]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:07,419]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:07,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 15:36:07,614]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-09 15:36:07,614]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:10,204]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :649
score:100
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 22372352 bytes

[2021-09-09 15:36:10,205]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-09 16:14:11,419]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-09 16:14:11,419]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:11,420]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:11,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 35082240 bytes

[2021-09-09 16:14:11,579]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-09 16:14:11,579]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:14,158]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :649
score:100
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 22405120 bytes

[2021-09-09 16:14:14,158]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-09 16:48:54,666]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-09 16:48:54,666]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:48:54,666]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:48:54,822]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34701312 bytes

[2021-09-09 16:48:54,825]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-09 16:48:54,825]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:48:57,395]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :649
score:100
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 22667264 bytes

[2021-09-09 16:48:57,396]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-09 17:25:15,657]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-09 17:25:15,657]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:15,658]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:15,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34824192 bytes

[2021-09-09 17:25:15,835]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-09 17:25:15,835]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:18,446]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :649
score:100
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 22376448 bytes

[2021-09-09 17:25:18,446]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-13 23:30:13,710]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-13 23:30:13,711]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:13,711]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:13,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34295808 bytes

[2021-09-13 23:30:13,900]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-13 23:30:13,900]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:16,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :649
score:100
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 21204992 bytes

[2021-09-13 23:30:16,070]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-13 23:42:26,907]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-13 23:42:26,907]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:26,907]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:27,060]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34598912 bytes

[2021-09-13 23:42:27,065]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-13 23:42:27,065]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:27,177]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 11333632 bytes

[2021-09-13 23:42:27,178]mapper_test.py:220:[INFO]: area: 423 level: 85
[2021-09-14 09:00:04,738]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-14 09:00:04,738]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:04,738]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:04,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34463744 bytes

[2021-09-14 09:00:04,884]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-14 09:00:04,884]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:07,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :649
score:100
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 22282240 bytes

[2021-09-14 09:00:07,163]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-14 09:21:25,709]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-14 09:21:25,710]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:25,710]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:25,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34525184 bytes

[2021-09-14 09:21:25,899]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-14 09:21:25,899]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:26,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 11812864 bytes

[2021-09-14 09:21:26,045]mapper_test.py:220:[INFO]: area: 423 level: 85
[2021-09-15 15:33:30,162]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-15 15:33:30,163]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:30,163]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:30,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34631680 bytes

[2021-09-15 15:33:30,301]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-15 15:33:30,302]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:32,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:88
	current map manager:
		current min nodes:1276
		current min depth:88
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:31
area :909
score:100
	Report mapping result:
		klut_size()     :1167
		klut.num_gates():909
		max delay       :31
		max area        :909
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :415
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :436
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 18407424 bytes

[2021-09-15 15:33:32,298]mapper_test.py:220:[INFO]: area: 909 level: 31
[2021-09-15 15:54:47,379]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-15 15:54:47,380]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:47,380]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:47,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34320384 bytes

[2021-09-15 15:54:47,519]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-15 15:54:47,519]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:47,671]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 9134080 bytes

[2021-09-15 15:54:47,671]mapper_test.py:220:[INFO]: area: 423 level: 85
[2021-09-18 14:03:58,506]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-18 14:03:58,507]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:03:58,507]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:03:58,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34332672 bytes

[2021-09-18 14:03:58,644]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-18 14:03:58,644]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:00,635]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :649
score:100
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 24580096 bytes

[2021-09-18 14:04:00,636]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-18 16:28:32,099]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-18 16:28:32,099]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:32,099]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:32,235]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34250752 bytes

[2021-09-18 16:28:32,240]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-18 16:28:32,241]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:34,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:58
area :649
score:100
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 16293888 bytes

[2021-09-18 16:28:34,451]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-22 08:58:58,922]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-22 08:58:58,922]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:58,922]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:59,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34516992 bytes

[2021-09-22 08:58:59,064]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-22 08:58:59,064]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:00,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	Report mapping result:
		klut_size()     :907
		klut.num_gates():649
		max delay       :58
		max area        :649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :353
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 14741504 bytes

[2021-09-22 08:59:00,120]mapper_test.py:220:[INFO]: area: 649 level: 58
[2021-09-22 11:27:12,245]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-22 11:27:12,245]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:12,245]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:12,434]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34283520 bytes

[2021-09-22 11:27:12,439]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-22 11:27:12,439]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:14,476]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 15757312 bytes

[2021-09-22 11:27:14,477]mapper_test.py:220:[INFO]: area: 879 level: 30
[2021-09-23 16:46:15,718]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-23 16:46:15,718]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:15,718]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:15,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34521088 bytes

[2021-09-23 16:46:15,853]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-23 16:46:15,853]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:17,911]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
balancing!
	current map manager:
		current min nodes:1276
		current min depth:171
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:171
balancing!
	current map manager:
		current min nodes:1276
		current min depth:89
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 16924672 bytes

[2021-09-23 16:46:17,912]mapper_test.py:220:[INFO]: area: 879 level: 30
[2021-09-23 17:09:15,051]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-23 17:09:15,051]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:15,051]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:15,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34521088 bytes

[2021-09-23 17:09:15,232]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-23 17:09:15,232]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:17,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
balancing!
	current map manager:
		current min nodes:1276
		current min depth:171
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:171
balancing!
	current map manager:
		current min nodes:1276
		current min depth:89
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 15753216 bytes

[2021-09-23 17:09:17,307]mapper_test.py:220:[INFO]: area: 879 level: 30
[2021-09-23 18:10:52,062]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-23 18:10:52,063]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:52,063]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:52,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34340864 bytes

[2021-09-23 18:10:52,201]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-23 18:10:52,201]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:54,237]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
balancing!
	current map manager:
		current min nodes:1276
		current min depth:171
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:171
balancing!
	current map manager:
		current min nodes:1276
		current min depth:89
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 16986112 bytes

[2021-09-23 18:10:54,238]mapper_test.py:220:[INFO]: area: 879 level: 30
[2021-09-27 16:37:59,042]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-27 16:37:59,042]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:37:59,042]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:37:59,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34250752 bytes

[2021-09-27 16:37:59,179]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-27 16:37:59,179]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:01,279]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
balancing!
	current map manager:
		current min nodes:1276
		current min depth:171
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:171
balancing!
	current map manager:
		current min nodes:1276
		current min depth:89
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 15884288 bytes

[2021-09-27 16:38:01,280]mapper_test.py:220:[INFO]: area: 879 level: 30
[2021-09-27 17:44:42,974]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-27 17:44:42,975]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:42,975]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:43,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34455552 bytes

[2021-09-27 17:44:43,110]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-27 17:44:43,110]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:45,153]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
balancing!
	current map manager:
		current min nodes:1276
		current min depth:171
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:171
balancing!
	current map manager:
		current min nodes:1276
		current min depth:89
rewriting!
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 16187392 bytes

[2021-09-27 17:44:45,154]mapper_test.py:220:[INFO]: area: 879 level: 30
[2021-09-28 02:10:57,621]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-28 02:10:57,621]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:10:57,621]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:10:57,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34471936 bytes

[2021-09-28 02:10:57,760]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-28 02:10:57,760]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:10:59,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 16396288 bytes

[2021-09-28 02:10:59,789]mapper_test.py:220:[INFO]: area: 879 level: 30
[2021-09-28 16:50:21,716]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-28 16:50:21,716]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:21,716]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:21,906]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34598912 bytes

[2021-09-28 16:50:21,911]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-28 16:50:21,911]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:23,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 15515648 bytes

[2021-09-28 16:50:23,948]mapper_test.py:220:[INFO]: area: 879 level: 30
[2021-09-28 17:29:24,461]mapper_test.py:79:[INFO]: run case "adder"
[2021-09-28 17:29:24,461]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:24,461]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:24,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34590720 bytes

[2021-09-28 17:29:24,603]mapper_test.py:156:[INFO]: area: 339 level: 85
[2021-09-28 17:29:24,603]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:26,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 18948096 bytes

[2021-09-28 17:29:26,624]mapper_test.py:220:[INFO]: area: 879 level: 30
[2021-10-09 10:42:41,124]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-09 10:42:41,124]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:41,125]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:41,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34275328 bytes

[2021-10-09 10:42:41,311]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-09 10:42:41,312]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:41,614]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:88
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:31
area :948
score:100
	Report mapping result:
		klut_size()     :1206
		klut.num_gates():948
		max delay       :31
		max area        :948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :359
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :492
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 10166272 bytes

[2021-10-09 10:42:41,615]mapper_test.py:224:[INFO]: area: 948 level: 31
[2021-10-09 11:25:13,702]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-09 11:25:13,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:13,703]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:13,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34291712 bytes

[2021-10-09 11:25:13,845]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-09 11:25:13,845]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:14,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:88
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:31
area :948
score:100
	Report mapping result:
		klut_size()     :1206
		klut.num_gates():948
		max delay       :31
		max area        :948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :359
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :492
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 10350592 bytes

[2021-10-09 11:25:14,137]mapper_test.py:224:[INFO]: area: 948 level: 31
[2021-10-09 16:32:54,665]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-09 16:32:54,666]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:54,666]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:54,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34422784 bytes

[2021-10-09 16:32:54,801]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-09 16:32:54,801]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:55,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 12468224 bytes

[2021-10-09 16:32:55,727]mapper_test.py:224:[INFO]: area: 423 level: 85
[2021-10-09 16:50:02,026]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-09 16:50:02,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:02,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:02,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34217984 bytes

[2021-10-09 16:50:02,209]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-09 16:50:02,209]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:03,121]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 12402688 bytes

[2021-10-09 16:50:03,122]mapper_test.py:224:[INFO]: area: 423 level: 85
[2021-10-12 11:00:42,019]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-12 11:00:42,020]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:42,020]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:42,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34344960 bytes

[2021-10-12 11:00:42,160]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-12 11:00:42,161]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:44,283]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 14974976 bytes

[2021-10-12 11:00:44,283]mapper_test.py:224:[INFO]: area: 879 level: 30
[2021-10-12 11:19:29,851]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-12 11:19:29,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:29,852]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:29,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34455552 bytes

[2021-10-12 11:19:29,999]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-12 11:19:29,999]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:30,318]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:88
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:31
area :948
score:100
	Report mapping result:
		klut_size()     :1206
		klut.num_gates():948
		max delay       :31
		max area        :948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :359
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :492
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 9801728 bytes

[2021-10-12 11:19:30,319]mapper_test.py:224:[INFO]: area: 948 level: 31
[2021-10-12 13:36:10,377]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-12 13:36:10,377]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:10,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:10,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34426880 bytes

[2021-10-12 13:36:10,539]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-12 13:36:10,539]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:12,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 14905344 bytes

[2021-10-12 13:36:12,682]mapper_test.py:224:[INFO]: area: 879 level: 30
[2021-10-12 15:06:50,794]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-12 15:06:50,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:50,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:50,975]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34488320 bytes

[2021-10-12 15:06:50,980]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-12 15:06:50,980]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:53,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 13991936 bytes

[2021-10-12 15:06:53,070]mapper_test.py:224:[INFO]: area: 879 level: 30
[2021-10-12 18:51:48,075]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-12 18:51:48,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:48,075]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:48,251]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34754560 bytes

[2021-10-12 18:51:48,256]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-12 18:51:48,256]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:50,370]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 13897728 bytes

[2021-10-12 18:51:50,371]mapper_test.py:224:[INFO]: area: 879 level: 30
[2021-10-18 11:45:20,394]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-18 11:45:20,394]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:20,394]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:20,531]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34435072 bytes

[2021-10-18 11:45:20,536]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-18 11:45:20,536]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:22,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 13799424 bytes

[2021-10-18 11:45:22,655]mapper_test.py:224:[INFO]: area: 879 level: 30
[2021-10-18 12:04:19,117]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-18 12:04:19,118]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:19,118]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:19,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34467840 bytes

[2021-10-18 12:04:19,260]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-18 12:04:19,260]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:19,332]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 7745536 bytes

[2021-10-18 12:04:19,332]mapper_test.py:224:[INFO]: area: 423 level: 85
[2021-10-19 14:12:15,941]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-19 14:12:15,941]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:15,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:16,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34570240 bytes

[2021-10-19 14:12:16,080]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-19 14:12:16,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:16,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 7802880 bytes

[2021-10-19 14:12:16,149]mapper_test.py:224:[INFO]: area: 423 level: 85
[2021-10-22 13:34:34,275]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-22 13:34:34,276]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:34,276]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:34,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34258944 bytes

[2021-10-22 13:34:34,464]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-22 13:34:34,465]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:34,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 10600448 bytes

[2021-10-22 13:34:34,719]mapper_test.py:224:[INFO]: area: 423 level: 85
[2021-10-22 13:55:27,035]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-22 13:55:27,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:27,036]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:27,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34676736 bytes

[2021-10-22 13:55:27,225]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-22 13:55:27,226]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:27,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 10645504 bytes

[2021-10-22 13:55:27,485]mapper_test.py:224:[INFO]: area: 423 level: 85
[2021-10-22 14:02:36,614]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-22 14:02:36,615]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:36,615]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:36,754]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34385920 bytes

[2021-10-22 14:02:36,760]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-22 14:02:36,760]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:36,829]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 7688192 bytes

[2021-10-22 14:02:36,830]mapper_test.py:224:[INFO]: area: 423 level: 85
[2021-10-22 14:05:57,584]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-22 14:05:57,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:57,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:57,724]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34385920 bytes

[2021-10-22 14:05:57,729]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-22 14:05:57,729]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:57,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 7962624 bytes

[2021-10-22 14:05:57,805]mapper_test.py:224:[INFO]: area: 423 level: 85
[2021-10-23 13:34:47,389]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-23 13:34:47,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:47,390]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:47,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34639872 bytes

[2021-10-23 13:34:47,529]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-23 13:34:47,529]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:49,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:44
area :760
score:100
	Report mapping result:
		klut_size()     :1018
		klut.num_gates():760
		max delay       :44
		max area        :760
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :299
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :419
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 13881344 bytes

[2021-10-23 13:34:49,580]mapper_test.py:224:[INFO]: area: 760 level: 44
[2021-10-24 17:46:27,231]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-24 17:46:27,231]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:27,231]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:27,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34160640 bytes

[2021-10-24 17:46:27,370]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-24 17:46:27,370]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:29,460]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:44
area :760
score:100
	Report mapping result:
		klut_size()     :1018
		klut.num_gates():760
		max delay       :44
		max area        :760
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :299
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :419
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 13889536 bytes

[2021-10-24 17:46:29,461]mapper_test.py:224:[INFO]: area: 760 level: 44
[2021-10-24 18:06:52,906]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-24 18:06:52,906]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:06:52,906]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:06:53,040]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34430976 bytes

[2021-10-24 18:06:53,045]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-24 18:06:53,045]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:06:55,136]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:171
	current map manager:
		current min nodes:1276
		current min depth:89
	current map manager:
		current min nodes:1276
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:85
area :423
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :879
score:100
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 13783040 bytes

[2021-10-24 18:06:55,137]mapper_test.py:224:[INFO]: area: 879 level: 30
[2021-10-26 10:25:50,436]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-26 10:25:50,436]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:50,436]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:50,571]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34734080 bytes

[2021-10-26 10:25:50,576]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-26 10:25:50,576]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:50,664]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	current map manager:
		current min nodes:1276
		current min depth:255
	Report mapping result:
		klut_size()     :724
		klut.num_gates():466
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :170
		LUT fanins:3	 numbers :170
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 7622656 bytes

[2021-10-26 10:25:50,664]mapper_test.py:224:[INFO]: area: 466 level: 85
[2021-10-26 11:04:46,196]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-26 11:04:46,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:46,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:46,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34488320 bytes

[2021-10-26 11:04:46,344]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-26 11:04:46,345]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:48,490]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :1001
		klut.num_gates():743
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :240
		LUT fanins:3	 numbers :278
		LUT fanins:4	 numbers :225
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 13561856 bytes

[2021-10-26 11:04:48,491]mapper_test.py:224:[INFO]: area: 743 level: 30
[2021-10-26 11:25:26,467]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-26 11:25:26,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:26,467]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:26,603]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34619392 bytes

[2021-10-26 11:25:26,608]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-26 11:25:26,609]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:28,675]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :1012
		klut.num_gates():754
		max delay       :44
		max area        :760
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :293
		LUT fanins:3	 numbers :251
		LUT fanins:4	 numbers :210
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 13762560 bytes

[2021-10-26 11:25:28,676]mapper_test.py:224:[INFO]: area: 754 level: 44
[2021-10-26 12:23:32,285]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-26 12:23:32,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:32,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:32,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34455552 bytes

[2021-10-26 12:23:32,433]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-26 12:23:32,434]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:34,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 13508608 bytes

[2021-10-26 12:23:34,515]mapper_test.py:224:[INFO]: area: 879 level: 30
[2021-10-26 14:13:18,809]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-26 14:13:18,809]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:18,809]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:18,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34385920 bytes

[2021-10-26 14:13:18,951]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-26 14:13:18,952]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:19,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :724
		klut.num_gates():466
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :170
		LUT fanins:3	 numbers :170
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 7561216 bytes

[2021-10-26 14:13:19,024]mapper_test.py:224:[INFO]: area: 466 level: 85
[2021-10-29 16:10:23,925]mapper_test.py:79:[INFO]: run case "adder"
[2021-10-29 16:10:23,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:23,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:24,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34279424 bytes

[2021-10-29 16:10:24,118]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-10-29 16:10:24,119]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:24,202]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :1021
		klut.num_gates():763
		max delay       :86
		max area        :763
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :383
		LUT fanins:3	 numbers :171
		LUT fanins:4	 numbers :209
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
Peak memory: 7589888 bytes

[2021-10-29 16:10:24,202]mapper_test.py:224:[INFO]: area: 763 level: 86
[2021-11-03 09:52:16,867]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-03 09:52:16,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:16,868]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:17,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34451456 bytes

[2021-11-03 09:52:17,052]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-03 09:52:17,052]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:17,231]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :1021
		klut.num_gates():763
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :383
		LUT fanins:3	 numbers :171
		LUT fanins:4	 numbers :209
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig_output.v
	Peak memory: 9039872 bytes

[2021-11-03 09:52:17,231]mapper_test.py:226:[INFO]: area: 763 level: 85
[2021-11-03 10:04:27,768]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-03 10:04:27,768]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:27,769]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:27,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34607104 bytes

[2021-11-03 10:04:27,952]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-03 10:04:27,952]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:28,095]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :979
		klut.num_gates():721
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :341
		LUT fanins:3	 numbers :171
		LUT fanins:4	 numbers :209
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig_output.v
	Peak memory: 8908800 bytes

[2021-11-03 10:04:28,096]mapper_test.py:226:[INFO]: area: 721 level: 85
[2021-11-03 13:44:27,508]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-03 13:44:27,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:27,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:27,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34369536 bytes

[2021-11-03 13:44:27,655]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-03 13:44:27,656]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:27,799]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :979
		klut.num_gates():721
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :341
		LUT fanins:3	 numbers :171
		LUT fanins:4	 numbers :209
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig_output.v
	Peak memory: 9056256 bytes

[2021-11-03 13:44:27,800]mapper_test.py:226:[INFO]: area: 721 level: 85
[2021-11-03 13:50:42,945]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-03 13:50:42,946]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:42,946]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:43,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34582528 bytes

[2021-11-03 13:50:43,089]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-03 13:50:43,089]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:43,226]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :979
		klut.num_gates():721
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :341
		LUT fanins:3	 numbers :171
		LUT fanins:4	 numbers :209
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig_output.v
	Peak memory: 9039872 bytes

[2021-11-03 13:50:43,227]mapper_test.py:226:[INFO]: area: 721 level: 85
[2021-11-04 15:57:40,055]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-04 15:57:40,055]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:40,055]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:40,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34516992 bytes

[2021-11-04 15:57:40,248]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-04 15:57:40,248]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:40,392]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :849
		klut.num_gates():591
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :295
		LUT fanins:3	 numbers :129
		LUT fanins:4	 numbers :167
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig_output.v
	Peak memory: 8671232 bytes

[2021-11-04 15:57:40,393]mapper_test.py:226:[INFO]: area: 591 level: 85
[2021-11-16 12:28:29,331]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-16 12:28:29,332]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:29,332]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:29,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34377728 bytes

[2021-11-16 12:28:29,479]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-16 12:28:29,480]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:29,560]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.017311 secs
	Report mapping result:
		klut_size()     :849
		klut.num_gates():591
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :295
		LUT fanins:3	 numbers :129
		LUT fanins:4	 numbers :167
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 7516160 bytes

[2021-11-16 12:28:29,560]mapper_test.py:228:[INFO]: area: 591 level: 85
[2021-11-16 14:17:26,762]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-16 14:17:26,762]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:26,762]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:26,901]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34537472 bytes

[2021-11-16 14:17:26,906]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-16 14:17:26,906]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:26,987]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.017087 secs
	Report mapping result:
		klut_size()     :849
		klut.num_gates():591
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :295
		LUT fanins:3	 numbers :129
		LUT fanins:4	 numbers :167
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 7659520 bytes

[2021-11-16 14:17:26,988]mapper_test.py:228:[INFO]: area: 591 level: 85
[2021-11-16 14:23:47,367]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-16 14:23:47,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:47,368]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:47,538]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34705408 bytes

[2021-11-16 14:23:47,543]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-16 14:23:47,543]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:47,625]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.016858 secs
	Report mapping result:
		klut_size()     :849
		klut.num_gates():591
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :295
		LUT fanins:3	 numbers :129
		LUT fanins:4	 numbers :167
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 7471104 bytes

[2021-11-16 14:23:47,626]mapper_test.py:228:[INFO]: area: 591 level: 85
[2021-11-17 16:36:26,233]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-17 16:36:26,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:26,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:26,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34549760 bytes

[2021-11-17 16:36:26,378]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-17 16:36:26,378]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:26,458]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.016817 secs
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 7888896 bytes

[2021-11-17 16:36:26,459]mapper_test.py:228:[INFO]: area: 423 level: 85
[2021-11-18 10:19:02,929]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-18 10:19:02,930]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:02,930]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:03,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34516992 bytes

[2021-11-18 10:19:03,071]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-18 10:19:03,072]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:03,168]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.032657 secs
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 8630272 bytes

[2021-11-18 10:19:03,168]mapper_test.py:228:[INFO]: area: 423 level: 85
[2021-11-23 16:11:53,481]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-23 16:11:53,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:53,482]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:53,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34488320 bytes

[2021-11-23 16:11:53,627]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-23 16:11:53,628]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:53,726]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.032849 secs
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 8679424 bytes

[2021-11-23 16:11:53,727]mapper_test.py:228:[INFO]: area: 423 level: 85
[2021-11-23 16:42:51,946]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-23 16:42:51,946]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:51,946]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:52,087]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34492416 bytes

[2021-11-23 16:42:52,092]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-23 16:42:52,092]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:52,194]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.032856 secs
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 8437760 bytes

[2021-11-23 16:42:52,195]mapper_test.py:228:[INFO]: area: 423 level: 85
[2021-11-24 11:39:05,175]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-24 11:39:05,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:05,176]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:05,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34402304 bytes

[2021-11-24 11:39:05,319]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-24 11:39:05,319]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:05,385]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.000759 secs
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 7880704 bytes

[2021-11-24 11:39:05,385]mapper_test.py:228:[INFO]: area: 423 level: 85
[2021-11-24 12:02:19,423]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-24 12:02:19,424]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:19,424]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:19,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34512896 bytes

[2021-11-24 12:02:19,567]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-24 12:02:19,568]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:19,635]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.000774 secs
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 7839744 bytes

[2021-11-24 12:02:19,636]mapper_test.py:228:[INFO]: area: 423 level: 85
[2021-11-24 12:06:05,638]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-24 12:06:05,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:05,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:05,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34496512 bytes

[2021-11-24 12:06:05,783]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-24 12:06:05,784]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:05,863]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.017067 secs
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 7929856 bytes

[2021-11-24 12:06:05,864]mapper_test.py:228:[INFO]: area: 423 level: 85
[2021-11-24 12:11:41,824]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-24 12:11:41,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:41,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:42,001]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34615296 bytes

[2021-11-24 12:11:42,006]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-24 12:11:42,006]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:42,077]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.00526 secs
	Report mapping result:
		klut_size()     :513
		klut.num_gates():255
		max delay       :127
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 9920512 bytes

[2021-11-24 12:11:42,078]mapper_test.py:228:[INFO]: area: 255 level: 127
[2021-11-24 12:58:04,449]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-24 12:58:04,449]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:04,450]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:04,627]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34529280 bytes

[2021-11-24 12:58:04,631]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-24 12:58:04,632]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:04,715]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.016795 secs
	Report mapping result:
		klut_size()     :681
		klut.num_gates():423
		max delay       :85
		max area        :423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 8028160 bytes

[2021-11-24 12:58:04,716]mapper_test.py:228:[INFO]: area: 423 level: 85
[2021-11-24 13:11:47,776]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-24 13:11:47,776]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:47,776]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:47,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34279424 bytes

[2021-11-24 13:11:47,951]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-24 13:11:47,951]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:50,066]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.016767 secs
Mapping time: 0.028344 secs
	Report mapping result:
		klut_size()     :989
		klut.num_gates():731
		max delay       :31
		max area        :731
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :282
		LUT fanins:3	 numbers :185
		LUT fanins:4	 numbers :264
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 13647872 bytes

[2021-11-24 13:11:50,066]mapper_test.py:228:[INFO]: area: 731 level: 31
[2021-11-24 13:34:41,021]mapper_test.py:79:[INFO]: run case "adder"
[2021-11-24 13:34:41,021]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:41,022]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:41,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1019.  Ch =     0.  Total mem =    0.19 MB. Peak cut mem =    0.00 MB.
P:  Del =   85.00.  Ar =     423.0.  Edge =     1144.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     505.0.  Edge =     1516.  Cut =     7701.  T =     0.00 sec
P:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     7869.  T =     0.00 sec
F:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     422.0.  Edge =     1267.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     380.0.  Edge =     1101.  Cut =     6338.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6338.  T =     0.00 sec
A:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
E:  Del =   85.00.  Ar =     339.0.  Edge =     1060.  Cut =     6129.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %
Peak memory: 34484224 bytes

[2021-11-24 13:34:41,159]mapper_test.py:160:[INFO]: area: 339 level: 85
[2021-11-24 13:34:41,160]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:43,231]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
Mapping time: 0.00075 secs
Mapping time: 0.001443 secs
	Report mapping result:
		klut_size()     :1137
		klut.num_gates():879
		max delay       :30
		max area        :879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :416
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :394
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v
	Peak memory: 13668352 bytes

[2021-11-24 13:34:43,232]mapper_test.py:228:[INFO]: area: 879 level: 30
