{
  "design": {
    "design_info": {
      "boundary_crc": "0xC9E1593E323E0CED",
      "device": "xc7z020clg400-1",
      "name": "SDDR_AXI_ST",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "DATA": "",
      "UTIL": "",
      "SDDR_ST_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "fifo_generator_0": "",
      "capacity_controller_0": "",
      "util_vector_logic_2": "",
      "FIFO_R_CT_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlconcat_0": "",
      "DATA_SPLITTER_0": "",
      "xlconcat_1": "",
      "util_vector_logic_3": ""
    },
    "interface_ports": {
      "ST_DATA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_tlm:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "9",
            "value_src": "const_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "ST_UTIL": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_tlm:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "9",
            "value_src": "const_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "T1": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "MCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "SDDR_AXI_ST_MCLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "SDDR_AXI_ST_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "waiting": {
        "direction": "O"
      },
      "armed": {
        "direction": "O"
      }
    },
    "components": {
      "DATA": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "SDDR_AXI_ST_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "UTIL": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "SDDR_AXI_ST_axi_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "3"
          },
          "C_GPIO_WIDTH": {
            "value": "3"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "SDDR_ST_0": {
        "vlnv": "cri.nz:user:SDDR_ST:1.0",
        "xci_name": "SDDR_AXI_ST_SDDR_ST_0_0",
        "parameters": {
          "SIG_WIDTH": {
            "value": "8"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "SDDR_AXI_ST_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "SDDR_AXI_ST_util_vector_logic_1_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "SDDR_AXI_ST_fifo_generator_0_0",
        "parameters": {
          "Data_Count": {
            "value": "true"
          },
          "Data_Count_Width": {
            "value": "11"
          },
          "Input_Data_Width": {
            "value": "48"
          },
          "Input_Depth": {
            "value": "2048"
          },
          "Output_Data_Width": {
            "value": "48"
          },
          "Valid_Flag": {
            "value": "true"
          },
          "Write_Acknowledge_Flag": {
            "value": "true"
          }
        }
      },
      "capacity_controller_0": {
        "vlnv": "xilinx.com:module_ref:capacity_controller:1.0",
        "xci_name": "SDDR_AXI_ST_capacity_controller_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "capacity_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "MCLK": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "SDDR_AXI_ST_MCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "400000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "full": {
            "direction": "I"
          },
          "empty": {
            "direction": "I"
          },
          "run": {
            "direction": "O"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "SDDR_AXI_ST_util_vector_logic_2_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "FIFO_R_CT_0": {
        "vlnv": "xilinx.com:module_ref:FIFO_R_CT:1.0",
        "xci_name": "SDDR_AXI_ST_FIFO_R_CT_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FIFO_R_CT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "MCLK": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "SDDR_AXI_ST_MCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "400000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "REQ": {
            "direction": "I"
          },
          "valid": {
            "direction": "O"
          },
          "read_en": {
            "direction": "O"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "SDDR_AXI_ST_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "3"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "SDDR_AXI_ST_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "SDDR_AXI_ST_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "SDDR_AXI_ST_xlconcat_0_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "8"
          },
          "IN2_WIDTH": {
            "value": "8"
          },
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "DATA_SPLITTER_0": {
        "vlnv": "xilinx.com:module_ref:DATA_SPLITTER:1.0",
        "xci_name": "SDDR_AXI_ST_DATA_SPLITTER_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DATA_SPLITTER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "DATA_IN": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "COARSE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FINE_TIMES": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "SDDR_AXI_ST_xlconcat_1_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "SDDR_AXI_ST_util_vector_logic_3_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "ST_DATA_1": {
        "interface_ports": [
          "ST_DATA",
          "DATA/S_AXI"
        ]
      },
      "ST_UTIL_1": {
        "interface_ports": [
          "ST_UTIL",
          "UTIL/S_AXI"
        ]
      }
    },
    "nets": {
      "aclk_1": {
        "ports": [
          "aclk",
          "UTIL/s_axi_aclk",
          "DATA/s_axi_aclk"
        ]
      },
      "aresetn_1": {
        "ports": [
          "aresetn",
          "DATA/s_axi_aresetn",
          "UTIL/s_axi_aresetn",
          "util_vector_logic_3/Op1"
        ]
      },
      "T1_1": {
        "ports": [
          "T1",
          "SDDR_ST_0/T1"
        ]
      },
      "UTIL_gpio_io_o": {
        "ports": [
          "xlslice_0/Dout",
          "util_vector_logic_0/Op1",
          "capacity_controller_0/resetn"
        ]
      },
      "SDDR_ST_0_DRDY": {
        "ports": [
          "SDDR_ST_0/DRDY",
          "util_vector_logic_1/Op1",
          "fifo_generator_0/wr_en"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_0/Op2"
        ]
      },
      "MCLK_1": {
        "ports": [
          "MCLK",
          "SDDR_ST_0/MCLK",
          "capacity_controller_0/MCLK",
          "FIFO_R_CT_0/MCLK",
          "fifo_generator_0/clk"
        ]
      },
      "SDDR_ST_0_waiting": {
        "ports": [
          "SDDR_ST_0/waiting",
          "waiting"
        ]
      },
      "SDDR_ST_0_armed": {
        "ports": [
          "SDDR_ST_0/armed",
          "armed"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_2/Op2"
        ]
      },
      "capacity_controller_0_run": {
        "ports": [
          "capacity_controller_0/run",
          "util_vector_logic_2/Op1"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "SDDR_ST_0/RESETN"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "capacity_controller_0/full",
          "xlconcat_1/In2"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "capacity_controller_0/empty",
          "xlconcat_1/In1"
        ]
      },
      "FIFO_R_CT_0_read_en": {
        "ports": [
          "FIFO_R_CT_0/read_en",
          "fifo_generator_0/rd_en"
        ]
      },
      "UTIL_gpio_io_o1": {
        "ports": [
          "UTIL/gpio_io_o",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_2/Din"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "FIFO_R_CT_0/REQ"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "FIFO_R_CT_0/resetn"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "fifo_generator_0/din"
        ]
      },
      "SDDR_ST_0_CTIME": {
        "ports": [
          "SDDR_ST_0/CTIME",
          "xlconcat_0/In0"
        ]
      },
      "SDDR_ST_0_D0": {
        "ports": [
          "SDDR_ST_0/D0",
          "xlconcat_0/In1"
        ]
      },
      "SDDR_ST_0_D1": {
        "ports": [
          "SDDR_ST_0/D1",
          "xlconcat_0/In2"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "DATA_SPLITTER_0/DATA_IN"
        ]
      },
      "DATA_SPLITTER_0_COARSE": {
        "ports": [
          "DATA_SPLITTER_0/COARSE",
          "DATA/gpio_io_i"
        ]
      },
      "DATA_SPLITTER_0_FINE_TIMES": {
        "ports": [
          "DATA_SPLITTER_0/FINE_TIMES",
          "DATA/gpio2_io_i"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "UTIL/gpio2_io_i"
        ]
      },
      "FIFO_R_CT_0_valid": {
        "ports": [
          "FIFO_R_CT_0/valid",
          "xlconcat_1/In0"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "fifo_generator_0/srst"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "ST_DATA": {
            "range": "64K",
            "width": "32"
          },
          "ST_UTIL": {
            "range": "64K",
            "width": "32"
          }
        }
      }
    }
  }
}