<stg><name>lab7_z4</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26 %store_ln8 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:27 %br_ln8 = br void %arrayidx5.0.0.063.case.0

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx5.0.0.063.case.0:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayidx5.0.0.063.case.0:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayidx5.0.0.063.case.0:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx5.0.0.063.case.0:3 %br_ln8 = br i1 %tmp, void %fpga_resource_hint.arrayidx5.0.0.063.case.0.3, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:3 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_1, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:4 %zext_ln232 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:5 %b_0_addr = getelementptr i256 %b_0, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:6 %lhs = load i5 %b_0_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:7 %c_0_addr = getelementptr i256 %c_0, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:8 %rhs = load i5 %c_0_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:15 %b_1_addr = getelementptr i256 %b_1, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:16 %lhs_1 = load i5 %b_1_addr

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:17 %c_1_addr = getelementptr i256 %c_1, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:18 %rhs_1 = load i5 %c_1_addr

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:25 %b_2_addr = getelementptr i256 %b_2, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:26 %lhs_2 = load i5 %b_2_addr

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:27 %c_2_addr = getelementptr i256 %c_2, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="c_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:28 %rhs_2 = load i5 %c_2_addr

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:35 %b_3_addr = getelementptr i256 %b_3, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:36 %lhs_3 = load i5 %b_3_addr

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:37 %c_3_addr = getelementptr i256 %c_3, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="c_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:38 %rhs_3 = load i5 %c_3_addr

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:44 %add_ln8 = add i8 %i_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:45 %store_ln8 = store i8 %add_ln8, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:6 %lhs = load i5 %b_0_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:8 %rhs = load i5 %c_0_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:9 %ret = mul i256 %rhs, i256 %lhs

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:16 %lhs_1 = load i5 %b_1_addr

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:18 %rhs_1 = load i5 %c_1_addr

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:19 %ret_1 = mul i256 %rhs_1, i256 %lhs_1

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:26 %lhs_2 = load i5 %b_2_addr

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:28 %rhs_2 = load i5 %c_2_addr

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:29 %ret_2 = mul i256 %rhs_2, i256 %lhs_2

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:36 %lhs_3 = load i5 %b_3_addr

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="256" op_0_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:38 %rhs_3 = load i5 %c_3_addr

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:39 %ret_3 = mul i256 %rhs_3, i256 %lhs_3

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:0 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:2 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:9 %ret = mul i256 %rhs, i256 %lhs

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:10 %specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret, i64 12, i64 3, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln1539"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:11 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:12 %a_0_addr = getelementptr i256 %a_0, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="256" op_1_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:13 %store_ln11 = store i256 %ret, i5 %a_0_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:14 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:19 %ret_1 = mul i256 %rhs_1, i256 %lhs_1

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:20 %specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_1, i64 12, i64 3, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln1539"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:21 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:22 %a_1_addr = getelementptr i256 %a_1, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="256" op_1_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:23 %store_ln11 = store i256 %ret_1, i5 %a_1_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:24 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:29 %ret_2 = mul i256 %rhs_2, i256 %lhs_2

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:30 %specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_2, i64 12, i64 3, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln1539"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:31 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:32 %a_2_addr = getelementptr i256 %a_2, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="256" op_1_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:33 %store_ln11 = store i256 %ret_2, i5 %a_2_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:34 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:39 %ret_3 = mul i256 %rhs_3, i256 %lhs_3

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:40 %specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_3, i64 12, i64 3, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln1539"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:41 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:42 %a_3_addr = getelementptr i256 %a_3, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="256" op_1_bw="5">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:43 %store_ln11 = store i256 %ret_3, i5 %a_3_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx5.0.0.063.case.0.3:46 %br_ln0 = br void %arrayidx5.0.0.063.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="109" name="a_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="a_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="a_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="a_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="b_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="b_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="b_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="b_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="c_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="c_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="c_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="c_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="122" from="StgValue_121" to="i" fromId="121" toId="6">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="123" toId="7">
</dataflow>
<dataflow id="126" from="empty_5" to="spectopmodule_ln0" fromId="125" toId="7">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="8">
</dataflow>
<dataflow id="129" from="a_0" to="specinterface_ln0" fromId="109" toId="8">
</dataflow>
<dataflow id="131" from="empty_3" to="specinterface_ln0" fromId="130" toId="8">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="8">
</dataflow>
<dataflow id="134" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="8">
</dataflow>
<dataflow id="136" from="empty_4" to="specinterface_ln0" fromId="135" toId="8">
</dataflow>
<dataflow id="138" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="8">
</dataflow>
<dataflow id="139" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="8">
</dataflow>
<dataflow id="140" from="empty_4" to="specinterface_ln0" fromId="135" toId="8">
</dataflow>
<dataflow id="141" from="empty_4" to="specinterface_ln0" fromId="135" toId="8">
</dataflow>
<dataflow id="142" from="empty_4" to="specinterface_ln0" fromId="135" toId="8">
</dataflow>
<dataflow id="143" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="8">
</dataflow>
<dataflow id="144" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="8">
</dataflow>
<dataflow id="145" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="8">
</dataflow>
<dataflow id="146" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="8">
</dataflow>
<dataflow id="147" from="empty_4" to="specinterface_ln0" fromId="135" toId="8">
</dataflow>
<dataflow id="148" from="empty_4" to="specinterface_ln0" fromId="135" toId="8">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="9">
</dataflow>
<dataflow id="151" from="a_0" to="specbitsmap_ln0" fromId="109" toId="9">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="10">
</dataflow>
<dataflow id="153" from="a_1" to="specinterface_ln0" fromId="110" toId="10">
</dataflow>
<dataflow id="154" from="empty_3" to="specinterface_ln0" fromId="130" toId="10">
</dataflow>
<dataflow id="155" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="10">
</dataflow>
<dataflow id="156" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="10">
</dataflow>
<dataflow id="157" from="empty_4" to="specinterface_ln0" fromId="135" toId="10">
</dataflow>
<dataflow id="158" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="10">
</dataflow>
<dataflow id="159" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="10">
</dataflow>
<dataflow id="160" from="empty_4" to="specinterface_ln0" fromId="135" toId="10">
</dataflow>
<dataflow id="161" from="empty_4" to="specinterface_ln0" fromId="135" toId="10">
</dataflow>
<dataflow id="162" from="empty_4" to="specinterface_ln0" fromId="135" toId="10">
</dataflow>
<dataflow id="163" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="10">
</dataflow>
<dataflow id="164" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="10">
</dataflow>
<dataflow id="165" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="10">
</dataflow>
<dataflow id="166" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="10">
</dataflow>
<dataflow id="167" from="empty_4" to="specinterface_ln0" fromId="135" toId="10">
</dataflow>
<dataflow id="168" from="empty_4" to="specinterface_ln0" fromId="135" toId="10">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="11">
</dataflow>
<dataflow id="170" from="a_1" to="specbitsmap_ln0" fromId="110" toId="11">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="172" from="a_2" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="173" from="empty_3" to="specinterface_ln0" fromId="130" toId="12">
</dataflow>
<dataflow id="174" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="175" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="176" from="empty_4" to="specinterface_ln0" fromId="135" toId="12">
</dataflow>
<dataflow id="177" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="12">
</dataflow>
<dataflow id="178" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="179" from="empty_4" to="specinterface_ln0" fromId="135" toId="12">
</dataflow>
<dataflow id="180" from="empty_4" to="specinterface_ln0" fromId="135" toId="12">
</dataflow>
<dataflow id="181" from="empty_4" to="specinterface_ln0" fromId="135" toId="12">
</dataflow>
<dataflow id="182" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="183" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="184" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="185" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="186" from="empty_4" to="specinterface_ln0" fromId="135" toId="12">
</dataflow>
<dataflow id="187" from="empty_4" to="specinterface_ln0" fromId="135" toId="12">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="13">
</dataflow>
<dataflow id="189" from="a_2" to="specbitsmap_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="191" from="a_3" to="specinterface_ln0" fromId="112" toId="14">
</dataflow>
<dataflow id="192" from="empty_3" to="specinterface_ln0" fromId="130" toId="14">
</dataflow>
<dataflow id="193" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="194" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="195" from="empty_4" to="specinterface_ln0" fromId="135" toId="14">
</dataflow>
<dataflow id="196" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="14">
</dataflow>
<dataflow id="197" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="198" from="empty_4" to="specinterface_ln0" fromId="135" toId="14">
</dataflow>
<dataflow id="199" from="empty_4" to="specinterface_ln0" fromId="135" toId="14">
</dataflow>
<dataflow id="200" from="empty_4" to="specinterface_ln0" fromId="135" toId="14">
</dataflow>
<dataflow id="201" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="202" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="203" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="204" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="205" from="empty_4" to="specinterface_ln0" fromId="135" toId="14">
</dataflow>
<dataflow id="206" from="empty_4" to="specinterface_ln0" fromId="135" toId="14">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="15">
</dataflow>
<dataflow id="208" from="a_3" to="specbitsmap_ln0" fromId="112" toId="15">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="210" from="b_0" to="specinterface_ln0" fromId="113" toId="16">
</dataflow>
<dataflow id="211" from="empty_3" to="specinterface_ln0" fromId="130" toId="16">
</dataflow>
<dataflow id="212" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="213" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="214" from="empty_4" to="specinterface_ln0" fromId="135" toId="16">
</dataflow>
<dataflow id="215" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="16">
</dataflow>
<dataflow id="216" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="217" from="empty_4" to="specinterface_ln0" fromId="135" toId="16">
</dataflow>
<dataflow id="218" from="empty_4" to="specinterface_ln0" fromId="135" toId="16">
</dataflow>
<dataflow id="219" from="empty_4" to="specinterface_ln0" fromId="135" toId="16">
</dataflow>
<dataflow id="220" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="221" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="222" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="223" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="224" from="empty_4" to="specinterface_ln0" fromId="135" toId="16">
</dataflow>
<dataflow id="225" from="empty_4" to="specinterface_ln0" fromId="135" toId="16">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="17">
</dataflow>
<dataflow id="227" from="b_0" to="specbitsmap_ln0" fromId="113" toId="17">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="18">
</dataflow>
<dataflow id="229" from="b_1" to="specinterface_ln0" fromId="114" toId="18">
</dataflow>
<dataflow id="230" from="empty_3" to="specinterface_ln0" fromId="130" toId="18">
</dataflow>
<dataflow id="231" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="232" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="233" from="empty_4" to="specinterface_ln0" fromId="135" toId="18">
</dataflow>
<dataflow id="234" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="235" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="236" from="empty_4" to="specinterface_ln0" fromId="135" toId="18">
</dataflow>
<dataflow id="237" from="empty_4" to="specinterface_ln0" fromId="135" toId="18">
</dataflow>
<dataflow id="238" from="empty_4" to="specinterface_ln0" fromId="135" toId="18">
</dataflow>
<dataflow id="239" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="240" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="241" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="242" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="243" from="empty_4" to="specinterface_ln0" fromId="135" toId="18">
</dataflow>
<dataflow id="244" from="empty_4" to="specinterface_ln0" fromId="135" toId="18">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="19">
</dataflow>
<dataflow id="246" from="b_1" to="specbitsmap_ln0" fromId="114" toId="19">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="20">
</dataflow>
<dataflow id="248" from="b_2" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="249" from="empty_3" to="specinterface_ln0" fromId="130" toId="20">
</dataflow>
<dataflow id="250" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="251" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="252" from="empty_4" to="specinterface_ln0" fromId="135" toId="20">
</dataflow>
<dataflow id="253" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="20">
</dataflow>
<dataflow id="254" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="255" from="empty_4" to="specinterface_ln0" fromId="135" toId="20">
</dataflow>
<dataflow id="256" from="empty_4" to="specinterface_ln0" fromId="135" toId="20">
</dataflow>
<dataflow id="257" from="empty_4" to="specinterface_ln0" fromId="135" toId="20">
</dataflow>
<dataflow id="258" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="259" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="260" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="261" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="262" from="empty_4" to="specinterface_ln0" fromId="135" toId="20">
</dataflow>
<dataflow id="263" from="empty_4" to="specinterface_ln0" fromId="135" toId="20">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="21">
</dataflow>
<dataflow id="265" from="b_2" to="specbitsmap_ln0" fromId="115" toId="21">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="267" from="b_3" to="specinterface_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="268" from="empty_3" to="specinterface_ln0" fromId="130" toId="22">
</dataflow>
<dataflow id="269" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="270" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="271" from="empty_4" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="272" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="22">
</dataflow>
<dataflow id="273" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="274" from="empty_4" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="275" from="empty_4" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="276" from="empty_4" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="277" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="278" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="279" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="280" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="281" from="empty_4" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="282" from="empty_4" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="23">
</dataflow>
<dataflow id="284" from="b_3" to="specbitsmap_ln0" fromId="116" toId="23">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="24">
</dataflow>
<dataflow id="286" from="c_0" to="specinterface_ln0" fromId="117" toId="24">
</dataflow>
<dataflow id="287" from="empty_3" to="specinterface_ln0" fromId="130" toId="24">
</dataflow>
<dataflow id="288" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="289" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="290" from="empty_4" to="specinterface_ln0" fromId="135" toId="24">
</dataflow>
<dataflow id="291" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="24">
</dataflow>
<dataflow id="292" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="293" from="empty_4" to="specinterface_ln0" fromId="135" toId="24">
</dataflow>
<dataflow id="294" from="empty_4" to="specinterface_ln0" fromId="135" toId="24">
</dataflow>
<dataflow id="295" from="empty_4" to="specinterface_ln0" fromId="135" toId="24">
</dataflow>
<dataflow id="296" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="297" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="298" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="299" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="300" from="empty_4" to="specinterface_ln0" fromId="135" toId="24">
</dataflow>
<dataflow id="301" from="empty_4" to="specinterface_ln0" fromId="135" toId="24">
</dataflow>
<dataflow id="302" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="25">
</dataflow>
<dataflow id="303" from="c_0" to="specbitsmap_ln0" fromId="117" toId="25">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="26">
</dataflow>
<dataflow id="305" from="c_1" to="specinterface_ln0" fromId="118" toId="26">
</dataflow>
<dataflow id="306" from="empty_3" to="specinterface_ln0" fromId="130" toId="26">
</dataflow>
<dataflow id="307" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="308" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="309" from="empty_4" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="310" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="26">
</dataflow>
<dataflow id="311" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="312" from="empty_4" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="313" from="empty_4" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="314" from="empty_4" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="315" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="316" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="317" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="318" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="26">
</dataflow>
<dataflow id="319" from="empty_4" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="320" from="empty_4" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="27">
</dataflow>
<dataflow id="322" from="c_1" to="specbitsmap_ln0" fromId="118" toId="27">
</dataflow>
<dataflow id="323" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="28">
</dataflow>
<dataflow id="324" from="c_2" to="specinterface_ln0" fromId="119" toId="28">
</dataflow>
<dataflow id="325" from="empty_3" to="specinterface_ln0" fromId="130" toId="28">
</dataflow>
<dataflow id="326" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="327" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="328" from="empty_4" to="specinterface_ln0" fromId="135" toId="28">
</dataflow>
<dataflow id="329" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="28">
</dataflow>
<dataflow id="330" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="331" from="empty_4" to="specinterface_ln0" fromId="135" toId="28">
</dataflow>
<dataflow id="332" from="empty_4" to="specinterface_ln0" fromId="135" toId="28">
</dataflow>
<dataflow id="333" from="empty_4" to="specinterface_ln0" fromId="135" toId="28">
</dataflow>
<dataflow id="334" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="335" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="336" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="337" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="338" from="empty_4" to="specinterface_ln0" fromId="135" toId="28">
</dataflow>
<dataflow id="339" from="empty_4" to="specinterface_ln0" fromId="135" toId="28">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="29">
</dataflow>
<dataflow id="341" from="c_2" to="specbitsmap_ln0" fromId="119" toId="29">
</dataflow>
<dataflow id="342" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="30">
</dataflow>
<dataflow id="343" from="c_3" to="specinterface_ln0" fromId="120" toId="30">
</dataflow>
<dataflow id="344" from="empty_3" to="specinterface_ln0" fromId="130" toId="30">
</dataflow>
<dataflow id="345" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="346" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="347" from="empty_4" to="specinterface_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="348" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="30">
</dataflow>
<dataflow id="349" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="350" from="empty_4" to="specinterface_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="351" from="empty_4" to="specinterface_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="352" from="empty_4" to="specinterface_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="353" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="354" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="355" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="356" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="357" from="empty_4" to="specinterface_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="358" from="empty_4" to="specinterface_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="359" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="31">
</dataflow>
<dataflow id="360" from="c_3" to="specbitsmap_ln0" fromId="120" toId="31">
</dataflow>
<dataflow id="362" from="StgValue_361" to="store_ln8" fromId="361" toId="32">
</dataflow>
<dataflow id="363" from="i" to="store_ln8" fromId="6" toId="32">
</dataflow>
<dataflow id="364" from="i" to="i_1" fromId="6" toId="34">
</dataflow>
<dataflow id="366" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="365" toId="35">
</dataflow>
<dataflow id="367" from="i_1" to="tmp" fromId="34" toId="35">
</dataflow>
<dataflow id="369" from="StgValue_368" to="tmp" fromId="368" toId="35">
</dataflow>
<dataflow id="371" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="370" toId="36">
</dataflow>
<dataflow id="373" from="StgValue_372" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="374" from="StgValue_372" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="375" from="StgValue_372" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="376" from="tmp" to="br_ln8" fromId="35" toId="37">
</dataflow>
<dataflow id="378" from="_ssdm_op_PartSelect.i5.i8.i32.i32" to="lshr_ln" fromId="377" toId="38">
</dataflow>
<dataflow id="379" from="i_1" to="lshr_ln" fromId="34" toId="38">
</dataflow>
<dataflow id="381" from="StgValue_380" to="lshr_ln" fromId="380" toId="38">
</dataflow>
<dataflow id="383" from="StgValue_382" to="lshr_ln" fromId="382" toId="38">
</dataflow>
<dataflow id="384" from="lshr_ln" to="zext_ln232" fromId="38" toId="39">
</dataflow>
<dataflow id="385" from="b_0" to="b_0_addr" fromId="113" toId="40">
</dataflow>
<dataflow id="387" from="StgValue_386" to="b_0_addr" fromId="386" toId="40">
</dataflow>
<dataflow id="388" from="zext_ln232" to="b_0_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="389" from="b_0_addr" to="lhs" fromId="40" toId="41">
</dataflow>
<dataflow id="390" from="c_0" to="c_0_addr" fromId="117" toId="42">
</dataflow>
<dataflow id="391" from="StgValue_386" to="c_0_addr" fromId="386" toId="42">
</dataflow>
<dataflow id="392" from="zext_ln232" to="c_0_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="393" from="c_0_addr" to="rhs" fromId="42" toId="43">
</dataflow>
<dataflow id="394" from="b_1" to="b_1_addr" fromId="114" toId="44">
</dataflow>
<dataflow id="395" from="StgValue_386" to="b_1_addr" fromId="386" toId="44">
</dataflow>
<dataflow id="396" from="zext_ln232" to="b_1_addr" fromId="39" toId="44">
</dataflow>
<dataflow id="397" from="b_1_addr" to="lhs_1" fromId="44" toId="45">
</dataflow>
<dataflow id="398" from="c_1" to="c_1_addr" fromId="118" toId="46">
</dataflow>
<dataflow id="399" from="StgValue_386" to="c_1_addr" fromId="386" toId="46">
</dataflow>
<dataflow id="400" from="zext_ln232" to="c_1_addr" fromId="39" toId="46">
</dataflow>
<dataflow id="401" from="c_1_addr" to="rhs_1" fromId="46" toId="47">
</dataflow>
<dataflow id="402" from="b_2" to="b_2_addr" fromId="115" toId="48">
</dataflow>
<dataflow id="403" from="StgValue_386" to="b_2_addr" fromId="386" toId="48">
</dataflow>
<dataflow id="404" from="zext_ln232" to="b_2_addr" fromId="39" toId="48">
</dataflow>
<dataflow id="405" from="b_2_addr" to="lhs_2" fromId="48" toId="49">
</dataflow>
<dataflow id="406" from="c_2" to="c_2_addr" fromId="119" toId="50">
</dataflow>
<dataflow id="407" from="StgValue_386" to="c_2_addr" fromId="386" toId="50">
</dataflow>
<dataflow id="408" from="zext_ln232" to="c_2_addr" fromId="39" toId="50">
</dataflow>
<dataflow id="409" from="c_2_addr" to="rhs_2" fromId="50" toId="51">
</dataflow>
<dataflow id="410" from="b_3" to="b_3_addr" fromId="116" toId="52">
</dataflow>
<dataflow id="411" from="StgValue_386" to="b_3_addr" fromId="386" toId="52">
</dataflow>
<dataflow id="412" from="zext_ln232" to="b_3_addr" fromId="39" toId="52">
</dataflow>
<dataflow id="413" from="b_3_addr" to="lhs_3" fromId="52" toId="53">
</dataflow>
<dataflow id="414" from="c_3" to="c_3_addr" fromId="120" toId="54">
</dataflow>
<dataflow id="415" from="StgValue_386" to="c_3_addr" fromId="386" toId="54">
</dataflow>
<dataflow id="416" from="zext_ln232" to="c_3_addr" fromId="39" toId="54">
</dataflow>
<dataflow id="417" from="c_3_addr" to="rhs_3" fromId="54" toId="55">
</dataflow>
<dataflow id="418" from="i_1" to="add_ln8" fromId="34" toId="56">
</dataflow>
<dataflow id="420" from="StgValue_419" to="add_ln8" fromId="419" toId="56">
</dataflow>
<dataflow id="421" from="add_ln8" to="store_ln8" fromId="56" toId="57">
</dataflow>
<dataflow id="422" from="i" to="store_ln8" fromId="6" toId="57">
</dataflow>
<dataflow id="423" from="b_0_addr" to="lhs" fromId="40" toId="58">
</dataflow>
<dataflow id="424" from="c_0_addr" to="rhs" fromId="42" toId="59">
</dataflow>
<dataflow id="425" from="rhs" to="ret" fromId="59" toId="60">
</dataflow>
<dataflow id="426" from="lhs" to="ret" fromId="58" toId="60">
</dataflow>
<dataflow id="427" from="b_1_addr" to="lhs_1" fromId="44" toId="61">
</dataflow>
<dataflow id="428" from="c_1_addr" to="rhs_1" fromId="46" toId="62">
</dataflow>
<dataflow id="429" from="rhs_1" to="ret_1" fromId="62" toId="63">
</dataflow>
<dataflow id="430" from="lhs_1" to="ret_1" fromId="61" toId="63">
</dataflow>
<dataflow id="431" from="b_2_addr" to="lhs_2" fromId="48" toId="64">
</dataflow>
<dataflow id="432" from="c_2_addr" to="rhs_2" fromId="50" toId="65">
</dataflow>
<dataflow id="433" from="rhs_2" to="ret_2" fromId="65" toId="66">
</dataflow>
<dataflow id="434" from="lhs_2" to="ret_2" fromId="64" toId="66">
</dataflow>
<dataflow id="435" from="b_3_addr" to="lhs_3" fromId="52" toId="67">
</dataflow>
<dataflow id="436" from="c_3_addr" to="rhs_3" fromId="54" toId="68">
</dataflow>
<dataflow id="437" from="rhs_3" to="ret_3" fromId="68" toId="69">
</dataflow>
<dataflow id="438" from="lhs_3" to="ret_3" fromId="67" toId="69">
</dataflow>
<dataflow id="440" from="_ssdm_op_SpecPipeline" to="specpipeline_ln8" fromId="439" toId="70">
</dataflow>
<dataflow id="441" from="StgValue_137" to="specpipeline_ln8" fromId="137" toId="70">
</dataflow>
<dataflow id="442" from="StgValue_132" to="specpipeline_ln8" fromId="132" toId="70">
</dataflow>
<dataflow id="443" from="StgValue_132" to="specpipeline_ln8" fromId="132" toId="70">
</dataflow>
<dataflow id="444" from="StgValue_132" to="specpipeline_ln8" fromId="132" toId="70">
</dataflow>
<dataflow id="445" from="empty_4" to="specpipeline_ln8" fromId="135" toId="70">
</dataflow>
<dataflow id="447" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="446" toId="71">
</dataflow>
<dataflow id="449" from="empty_6" to="specloopname_ln8" fromId="448" toId="71">
</dataflow>
<dataflow id="451" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="450" toId="72">
</dataflow>
<dataflow id="453" from="empty_2" to="rbegin5" fromId="452" toId="72">
</dataflow>
<dataflow id="454" from="rhs" to="ret" fromId="59" toId="73">
</dataflow>
<dataflow id="455" from="lhs" to="ret" fromId="58" toId="73">
</dataflow>
<dataflow id="457" from="_ssdm_op_SpecFUCore" to="specfucore_ln1539" fromId="456" toId="74">
</dataflow>
<dataflow id="458" from="ret" to="specfucore_ln1539" fromId="73" toId="74">
</dataflow>
<dataflow id="460" from="StgValue_459" to="specfucore_ln1539" fromId="459" toId="74">
</dataflow>
<dataflow id="462" from="StgValue_461" to="specfucore_ln1539" fromId="461" toId="74">
</dataflow>
<dataflow id="464" from="StgValue_463" to="specfucore_ln1539" fromId="463" toId="74">
</dataflow>
<dataflow id="466" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="465" toId="75">
</dataflow>
<dataflow id="467" from="empty_2" to="rend6" fromId="452" toId="75">
</dataflow>
<dataflow id="468" from="rbegin5" to="rend6" fromId="72" toId="75">
</dataflow>
<dataflow id="469" from="a_0" to="a_0_addr" fromId="109" toId="76">
</dataflow>
<dataflow id="470" from="StgValue_386" to="a_0_addr" fromId="386" toId="76">
</dataflow>
<dataflow id="471" from="zext_ln232" to="a_0_addr" fromId="39" toId="76">
</dataflow>
<dataflow id="472" from="ret" to="store_ln11" fromId="73" toId="77">
</dataflow>
<dataflow id="473" from="a_0_addr" to="store_ln11" fromId="76" toId="77">
</dataflow>
<dataflow id="474" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="450" toId="78">
</dataflow>
<dataflow id="476" from="empty_1" to="rbegin3" fromId="475" toId="78">
</dataflow>
<dataflow id="477" from="rhs_1" to="ret_1" fromId="62" toId="79">
</dataflow>
<dataflow id="478" from="lhs_1" to="ret_1" fromId="61" toId="79">
</dataflow>
<dataflow id="479" from="_ssdm_op_SpecFUCore" to="specfucore_ln1539" fromId="456" toId="80">
</dataflow>
<dataflow id="480" from="ret_1" to="specfucore_ln1539" fromId="79" toId="80">
</dataflow>
<dataflow id="481" from="StgValue_459" to="specfucore_ln1539" fromId="459" toId="80">
</dataflow>
<dataflow id="482" from="StgValue_461" to="specfucore_ln1539" fromId="461" toId="80">
</dataflow>
<dataflow id="483" from="StgValue_463" to="specfucore_ln1539" fromId="463" toId="80">
</dataflow>
<dataflow id="484" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="465" toId="81">
</dataflow>
<dataflow id="485" from="empty_1" to="rend4" fromId="475" toId="81">
</dataflow>
<dataflow id="486" from="rbegin3" to="rend4" fromId="78" toId="81">
</dataflow>
<dataflow id="487" from="a_1" to="a_1_addr" fromId="110" toId="82">
</dataflow>
<dataflow id="488" from="StgValue_386" to="a_1_addr" fromId="386" toId="82">
</dataflow>
<dataflow id="489" from="zext_ln232" to="a_1_addr" fromId="39" toId="82">
</dataflow>
<dataflow id="490" from="ret_1" to="store_ln11" fromId="79" toId="83">
</dataflow>
<dataflow id="491" from="a_1_addr" to="store_ln11" fromId="82" toId="83">
</dataflow>
<dataflow id="492" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="450" toId="84">
</dataflow>
<dataflow id="494" from="empty_0" to="rbegin1" fromId="493" toId="84">
</dataflow>
<dataflow id="495" from="rhs_2" to="ret_2" fromId="65" toId="85">
</dataflow>
<dataflow id="496" from="lhs_2" to="ret_2" fromId="64" toId="85">
</dataflow>
<dataflow id="497" from="_ssdm_op_SpecFUCore" to="specfucore_ln1539" fromId="456" toId="86">
</dataflow>
<dataflow id="498" from="ret_2" to="specfucore_ln1539" fromId="85" toId="86">
</dataflow>
<dataflow id="499" from="StgValue_459" to="specfucore_ln1539" fromId="459" toId="86">
</dataflow>
<dataflow id="500" from="StgValue_461" to="specfucore_ln1539" fromId="461" toId="86">
</dataflow>
<dataflow id="501" from="StgValue_463" to="specfucore_ln1539" fromId="463" toId="86">
</dataflow>
<dataflow id="502" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="465" toId="87">
</dataflow>
<dataflow id="503" from="empty_0" to="rend2" fromId="493" toId="87">
</dataflow>
<dataflow id="504" from="rbegin1" to="rend2" fromId="84" toId="87">
</dataflow>
<dataflow id="505" from="a_2" to="a_2_addr" fromId="111" toId="88">
</dataflow>
<dataflow id="506" from="StgValue_386" to="a_2_addr" fromId="386" toId="88">
</dataflow>
<dataflow id="507" from="zext_ln232" to="a_2_addr" fromId="39" toId="88">
</dataflow>
<dataflow id="508" from="ret_2" to="store_ln11" fromId="85" toId="89">
</dataflow>
<dataflow id="509" from="a_2_addr" to="store_ln11" fromId="88" toId="89">
</dataflow>
<dataflow id="510" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="450" toId="90">
</dataflow>
<dataflow id="512" from="empty" to="rbegin" fromId="511" toId="90">
</dataflow>
<dataflow id="513" from="rhs_3" to="ret_3" fromId="68" toId="91">
</dataflow>
<dataflow id="514" from="lhs_3" to="ret_3" fromId="67" toId="91">
</dataflow>
<dataflow id="515" from="_ssdm_op_SpecFUCore" to="specfucore_ln1539" fromId="456" toId="92">
</dataflow>
<dataflow id="516" from="ret_3" to="specfucore_ln1539" fromId="91" toId="92">
</dataflow>
<dataflow id="517" from="StgValue_459" to="specfucore_ln1539" fromId="459" toId="92">
</dataflow>
<dataflow id="518" from="StgValue_461" to="specfucore_ln1539" fromId="461" toId="92">
</dataflow>
<dataflow id="519" from="StgValue_463" to="specfucore_ln1539" fromId="463" toId="92">
</dataflow>
<dataflow id="520" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="465" toId="93">
</dataflow>
<dataflow id="521" from="empty" to="rend" fromId="511" toId="93">
</dataflow>
<dataflow id="522" from="rbegin" to="rend" fromId="90" toId="93">
</dataflow>
<dataflow id="523" from="a_3" to="a_3_addr" fromId="112" toId="94">
</dataflow>
<dataflow id="524" from="StgValue_386" to="a_3_addr" fromId="386" toId="94">
</dataflow>
<dataflow id="525" from="zext_ln232" to="a_3_addr" fromId="39" toId="94">
</dataflow>
<dataflow id="526" from="ret_3" to="store_ln11" fromId="91" toId="95">
</dataflow>
<dataflow id="527" from="a_3_addr" to="store_ln11" fromId="94" toId="95">
</dataflow>
<dataflow id="528" from="tmp" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="529" from="tmp" to="StgValue_3" fromId="35" toId="3">
</dataflow>
</dataflows>


</stg>
