<?xml version="1.0" encoding="UTF-8"?>
<project name="kernel">
  <platform vendor="avnet.com" boardid="u96v2_sbc_base" name="u96v2_sbc_base" featureRomTime="0">
    <version major="1" minor="0"/>
    <description/>
    <board name="avnet.com:ultra96v2:1.2" vendor="avnet.com" fpga="xczu3eg-sbva484-1-i">
      <interfaces/>
      <images>
        <image name="ultra96v2_top.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="zynquplus:xczu3eg:sbva484:-1:i" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="300.000000MHz"/>
          <clock port="DATA_CLK" frequency="150.000000MHz"/>
        </kernelClocks>
        <kernel name="hardware_encoding" language="c" vlnv="xilinx.com:hls:hardware_encoding:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="hardware_encoding">
            <module name="assoc_lookup" instName="grp_assoc_lookup_fu_570" type="NonDataflowHS">
              <rtlPort name="mem_upper_key_mem_q0" object="mem_upper_key_mem" protocol="ap_memory"/>
              <rtlPort name="mem_middle_key_mem_q0" object="mem_middle_key_mem" protocol="ap_memory"/>
              <rtlPort name="mem_lower_key_mem_q0" object="mem_lower_key_mem" protocol="ap_memory"/>
              <rtlPort name="mem_value_q0" object="mem_value" protocol="ap_memory"/>
              <rtlPort name="key" object="key" protocol="ap_none"/>
            </module>
          </module>
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="s1" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="length_r" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="out_code" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x8" offset="0x24" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="header" addressQualifier="1" id="3" port="M_AXI_GMEM" size="0x8" offset="0x30" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="out_len" addressQualifier="1" id="4" port="M_AXI_GMEM" size="0x8" offset="0x3C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="hardware_encoding_1">
            <addrRemap base="0x00B0000000" port="S_AXI_CONTROL"/>
          </instance>
          <FIFOInformation/>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" dstType="kernel" dstInst="hardware_encoding_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" dstType="kernel" dstInst="hardware_encoding_1" dstPort="M_AXI_GMEM"/>
      </core>
    </device>
  </platform>
</project>
