;redcode
;assert 1
	SPL 0, -8
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 12, @410
	CMP @15, 0
	ADD 150, 0
	MOV -201, -220
	SUB @15, 0
	SUB @0, @2
	SUB 5, @20
	ADD 210, 61
	ADD 210, 61
	ADD 210, 61
	SLT @0, @2
	DJN -1, @-20
	SUB 0, <-2
	ADD 210, 61
	SUB @127, 106
	ADD 270, 60
	MOV 210, 60
	CMP @15, 0
	ADD @15, 803
	SUB @1, <20
	DAT #210, #61
	SUB 5, @20
	SUB 5, @20
	CMP @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SLT #10, <2
	CMP @-127, 100
	JMP <15
	SUB @0, @6
	SUB @0, @6
	CMP @-127, 100
	SPL 0, -8
	SUB 12, @10
	MOV 210, 60
	MOV 210, 60
	JMP @72, #200
	SUB -207, <-120
	CMP -207, <-120
	CMP @-127, 100
	SUB 210, 60
	SUB 210, 60
	SPL 0, -8
	DJN 601, @-20
	DJN 601, @-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
