/* Automatically generated from DX_L2.xlsx
 * by Deepx Neural Network Generator v1.0
 */
#pragma once

#include <stdint.h>
#include "DX_L2/NpuRegSystem.h"
#include "DX_L2/NpuRegDma.h"
#include "DX_L2/NpuRegNpu0.h"
#include "DX_L2/NpuRegDebug.h"
#include "dxrt/common.h"

namespace dxrt {
struct NpuReg;
struct NpuMemMap;

/* Register index */

enum NpuRegIndex_DX_L2
{
    INDEX_DX_L2_SYSTEM_ID = 0,
    INDEX_DX_L2_SYSTEM_ID_DEVICE_ID = 1,
    INDEX_DX_L2_SYSTEM_STATUS = 2,
    INDEX_DX_L2_SYSTEM_STATUS_IRQ_STEP = 3,
    INDEX_DX_L2_SYSTEM_STATUS_IRQ_INF = 4,
    INDEX_DX_L2_SYSTEM_STATUS_BUSY = 5,
    INDEX_DX_L2_SYSTEM_STATUS_RESERVED0 = 6,
    INDEX_DX_L2_SYSTEM_STATUS_ARGMAX_ID = 7,
    INDEX_DX_L2_SYSTEM_MODE = 8,
    INDEX_DX_L2_SYSTEM_MODE_LAST_CMD_NUM = 9,
    INDEX_DX_L2_SYSTEM_MODE_RESERVED0 = 10,
    INDEX_DX_L2_SYSTEM_MODE_AUTORUN_EN = 11,
    INDEX_DX_L2_SYSTEM_MODE_IRQ_STEP_EN = 12,
    INDEX_DX_L2_SYSTEM_MODE_IRQ_INF_EN = 13,
    INDEX_DX_L2_SYSTEM_CMD = 14,
    INDEX_DX_L2_SYSTEM_CMD_START = 15,
    INDEX_DX_L2_SYSTEM_CMD_RESERVED0 = 16,
    INDEX_DX_L2_SYSTEM_SWREG0 = 17,
    INDEX_DX_L2_SYSTEM_SWREG0_SWREG0 = 18,
    INDEX_DX_L2_SYSTEM_SWREG1 = 19,
    INDEX_DX_L2_SYSTEM_SWREG1_SWREG1 = 20,
    INDEX_DX_L2_SYSTEM_SWREG2 = 21,
    INDEX_DX_L2_SYSTEM_SWREG2_SWREG2 = 22,
    INDEX_DX_L2_SYSTEM_SWREG3 = 23,
    INDEX_DX_L2_SYSTEM_SWREG3_SWREG3 = 24,
    INDEX_DX_L2_DEBUG_STAMP0 = 25,
    INDEX_DX_L2_DEBUG_STAMP0_LAYER_IDX = 26,
    INDEX_DX_L2_DEBUG_STAMP0_RESERVED0 = 27,
    INDEX_DX_L2_DEBUG_STAMP0_STAMP_EN = 28,
    INDEX_DX_L2_DEBUG_STAMP1 = 29,
    INDEX_DX_L2_DEBUG_STAMP1_CLK_CNT = 30,
    INDEX_DX_L2_DEBUG_STAMP2 = 31,
    INDEX_DX_L2_DEBUG_STAMP2_DDR_RD_CNT_IN = 32,
    INDEX_DX_L2_DEBUG_STAMP3 = 33,
    INDEX_DX_L2_DEBUG_STAMP3_DDR_RD_CNT_W = 34,
    INDEX_DX_L2_DEBUG_STAMP4 = 35,
    INDEX_DX_L2_DEBUG_STAMP4_DDR_WR_CNT_OUT = 36,
    INDEX_DX_L2_DEBUG_STAMP5 = 37,
    INDEX_DX_L2_DEBUG_STAMP5_CONV_CNT = 38,
    INDEX_DX_L2_DEBUG_STAMP6 = 39,
    INDEX_DX_L2_DEBUG_STAMP6_IDLE_CNT = 40,
    INDEX_DX_L2_DEBUG_STAMP7 = 41,
    INDEX_DX_L2_DEBUG_STAMP7_WAIT_CNT = 42,
    INDEX_DX_L2_DEBUG_STAMP8 = 43,
    INDEX_DX_L2_DEBUG_STAMP8_BN_CNT = 44,
    INDEX_DX_L2_DEBUG_STAMP9 = 45,
    INDEX_DX_L2_DEBUG_STAMP9_BIAS_CNT = 46,
    INDEX_DX_L2_DEBUG_STAMP10 = 47,
    INDEX_DX_L2_DEBUG_STAMP10_MUL_CNT = 48,
    INDEX_DX_L2_DEBUG_STAMP11 = 49,
    INDEX_DX_L2_DEBUG_STAMP11_ELEMENT_ADD_CNT = 50,
    INDEX_DX_L2_DEBUG_STAMP12 = 51,
    INDEX_DX_L2_DEBUG_STAMP12_CLK_CNT_SEL = 52,
    INDEX_DX_L2_DEBUG_STAMP12_RESERVED0 = 53,
    INDEX_DX_L2_DEBUG_STAMP13 = 54,
    INDEX_DX_L2_DEBUG_STAMP13_DDR_RD_CNT_IN_SEL = 55,
    INDEX_DX_L2_DEBUG_STAMP13_RESERVED0 = 56,
    INDEX_DX_L2_DEBUG_STAMP14 = 57,
    INDEX_DX_L2_DEBUG_STAMP14_DDR_RD_CNT_W_SEL = 58,
    INDEX_DX_L2_DEBUG_STAMP14_RESERVED0 = 59,
    INDEX_DX_L2_DEBUG_STAMP15 = 60,
    INDEX_DX_L2_DEBUG_STAMP15_DDR_WR_CNT_OUT_SEL = 61,
    INDEX_DX_L2_DEBUG_STAMP15_RESERVED0 = 62,
    INDEX_DX_L2_DEBUG_STAMP16 = 63,
    INDEX_DX_L2_DEBUG_STAMP16_CONV_CNT_SEL = 64,
    INDEX_DX_L2_DEBUG_STAMP16_RESERVED0 = 65,
    INDEX_DX_L2_DEBUG_STAMP17 = 66,
    INDEX_DX_L2_DEBUG_STAMP17_IDLE_CNT_SEL = 67,
    INDEX_DX_L2_DEBUG_STAMP17_RESERVED0 = 68,
    INDEX_DX_L2_DEBUG_STAMP18 = 69,
    INDEX_DX_L2_DEBUG_STAMP18_WAIT_CNT_SEL = 70,
    INDEX_DX_L2_DEBUG_STAMP18_RESERVED0 = 71,
    INDEX_DX_L2_DEBUG_STAMP19 = 72,
    INDEX_DX_L2_DEBUG_STAMP19_BN_CNT_SEL = 73,
    INDEX_DX_L2_DEBUG_STAMP19_RESERVED0 = 74,
    INDEX_DX_L2_DEBUG_STAMP20 = 75,
    INDEX_DX_L2_DEBUG_STAMP20_BIAS_CNT_SEL = 76,
    INDEX_DX_L2_DEBUG_STAMP20_RESERVED0 = 77,
    INDEX_DX_L2_DEBUG_STAMP21 = 78,
    INDEX_DX_L2_DEBUG_STAMP21_MUL_CNT_SEL = 79,
    INDEX_DX_L2_DEBUG_STAMP21_RESERVED0 = 80,
    INDEX_DX_L2_DEBUG_STAMP22 = 81,
    INDEX_DX_L2_DEBUG_STAMP22_ELEMENT_ADD_CNT_SEL = 82,
    INDEX_DX_L2_DEBUG_STAMP22_RESERVED0 = 83,
    INDEX_DX_L2_DEBUG_STAMP23 = 84,
    INDEX_DX_L2_DEBUG_STAMP23_DMA_RD_WR_CNT = 85,
    INDEX_DX_L2_DEBUG_STAMP24 = 86,
    INDEX_DX_L2_DEBUG_STAMP24_DMA_RD_ONLY_CNT = 87,
    INDEX_DX_L2_DEBUG_STAMP25 = 88,
    INDEX_DX_L2_DEBUG_STAMP25_DMA_WR_ONLY_CNT = 89,
    INDEX_DX_L2_DEBUG_STAMP26 = 90,
    INDEX_DX_L2_DEBUG_STAMP26_DMA_RD_WR_CNT_SEL = 91,
    INDEX_DX_L2_DEBUG_STAMP26_RESERVED0 = 92,
    INDEX_DX_L2_DEBUG_STAMP27 = 93,
    INDEX_DX_L2_DEBUG_STAMP27_DMA_RD_ONLY_CNT_SEL = 94,
    INDEX_DX_L2_DEBUG_STAMP27_RESERVED0 = 95,
    INDEX_DX_L2_DEBUG_STAMP28 = 96,
    INDEX_DX_L2_DEBUG_STAMP28_DMA_WR_ONLY_CNT_SEL = 97,
    INDEX_DX_L2_DEBUG_STAMP28_RESERVED0 = 98,
    INDEX_DX_L2_DEBUG_CKSUM0 = 99,
    INDEX_DX_L2_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN = 100,
    INDEX_DX_L2_DEBUG_CKSUM1 = 101,
    INDEX_DX_L2_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN = 102,
    INDEX_DX_L2_DEBUG_CKSUM2 = 103,
    INDEX_DX_L2_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT = 104,
    INDEX_DX_L2_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT = 105,
    INDEX_DX_L2_DEBUG_CKSUM2_RESERVED0 = 106,
    INDEX_DX_L2_DEBUG_CKSUM3 = 107,
    INDEX_DX_L2_DEBUG_CKSUM3_RESERVED0 = 108,
    INDEX_DX_L2_DEBUG_CKSUM3_CKSUM_ACC_RST = 109,
    INDEX_DX_L2_DEBUG_CKSUM3_CKSUM_EN = 110,
    INDEX_DX_L2_DEBUG_CKSUM4 = 111,
    INDEX_DX_L2_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC = 112,
    INDEX_DX_L2_DEBUG_CKSUM5 = 113,
    INDEX_DX_L2_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC = 114,
    INDEX_DX_L2_DEBUG_CKSUM6 = 115,
    INDEX_DX_L2_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC = 116,
    INDEX_DX_L2_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC = 117,
    INDEX_DX_L2_DEBUG_CKSUM6_RESERVED0 = 118,
    INDEX_DX_L2_DMA_AXI_BASE_ADDR_LOW = 119,
    INDEX_DX_L2_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW = 120,
    INDEX_DX_L2_DMA_AXI_BASE_ADDR_HIGH = 121,
    INDEX_DX_L2_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH = 122,
    INDEX_DX_L2_DMA_DMA0_AXI4_RADDR = 123,
    INDEX_DX_L2_DMA_DMA0_AXI4_RADDR_DMA0_AXI4_RADDR = 124,
    INDEX_DX_L2_DMA_DMA0_AXI4_WADDR = 125,
    INDEX_DX_L2_DMA_DMA0_AXI4_WADDR_DMA0_AXI4_WADDR = 126,
    INDEX_DX_L2_DMA_DMA1_AXI4_RADDR = 127,
    INDEX_DX_L2_DMA_DMA1_AXI4_RADDR_DMA1_AXI4_RADDR = 128,
    INDEX_DX_L2_DMA_DMA1_AXI4_WADDR = 129,
    INDEX_DX_L2_DMA_DMA1_AXI4_WADDR_DMA1_AXI4_WADDR = 130,
    INDEX_DX_L2_DMA_DMA0_SRAM_DST_ADDR0 = 131,
    INDEX_DX_L2_DMA_DMA0_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0 = 132,
    INDEX_DX_L2_DMA_DMA0_SRAM_DST_ADDR1 = 133,
    INDEX_DX_L2_DMA_DMA0_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1 = 134,
    INDEX_DX_L2_DMA_DMA0_SRAM_SRC_ADDR = 135,
    INDEX_DX_L2_DMA_DMA0_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR = 136,
    INDEX_DX_L2_DMA_DMA0_READ_SIZE = 137,
    INDEX_DX_L2_DMA_DMA0_READ_SIZE_RESERVED1 = 138,
    INDEX_DX_L2_DMA_DMA0_READ_SIZE_DMA0_READ_SIZE = 139,
    INDEX_DX_L2_DMA_DMA0_READ_SIZE_RESERVED0 = 140,
    INDEX_DX_L2_DMA_DMA0_WRITE_SIZE = 141,
    INDEX_DX_L2_DMA_DMA0_WRITE_SIZE_RESERVED1 = 142,
    INDEX_DX_L2_DMA_DMA0_WRITE_SIZE_DMA0_WRITE_SIZE = 143,
    INDEX_DX_L2_DMA_DMA0_WRITE_SIZE_RESERVED0 = 144,
    INDEX_DX_L2_DMA_DMA1_SRAM_DST_ADDR0 = 145,
    INDEX_DX_L2_DMA_DMA1_SRAM_DST_ADDR0_DMA1_SRAM_DST_ADDR0 = 146,
    INDEX_DX_L2_DMA_DMA1_SRAM_DST_ADDR1 = 147,
    INDEX_DX_L2_DMA_DMA1_SRAM_DST_ADDR1_DMA1_SRAM_DST_ADDR1 = 148,
    INDEX_DX_L2_DMA_DMA1_SRAM_SRC_ADDR = 149,
    INDEX_DX_L2_DMA_DMA1_SRAM_SRC_ADDR_DMA1_SRAM_SRC_ADDR = 150,
    INDEX_DX_L2_DMA_DMA1_READ_SIZE = 151,
    INDEX_DX_L2_DMA_DMA1_READ_SIZE_RESERVED1 = 152,
    INDEX_DX_L2_DMA_DMA1_READ_SIZE_DMA1_READ_SIZE = 153,
    INDEX_DX_L2_DMA_DMA1_READ_SIZE_RESERVED0 = 154,
    INDEX_DX_L2_DMA_DMA1_WRITE_SIZE = 155,
    INDEX_DX_L2_DMA_DMA1_WRITE_SIZE_RESERVED1 = 156,
    INDEX_DX_L2_DMA_DMA1_WRITE_SIZE_DMA1_WRITE_SIZE = 157,
    INDEX_DX_L2_DMA_DMA1_WRITE_SIZE_RESERVED0 = 158,
    INDEX_DX_L2_DMA_DMA_CMD = 159,
    INDEX_DX_L2_DMA_DMA_CMD_DMA_START_CMD = 160,
    INDEX_DX_L2_DMA_DMA_CMD_RESERVED0 = 161,
    INDEX_DX_L2_DMA_DMA_STATUS = 162,
    INDEX_DX_L2_DMA_DMA_STATUS_DMA_DONE_STATUS = 163,
    INDEX_DX_L2_DMA_DMA_STATUS_RESERVED0 = 164,
    INDEX_DX_L2_DMA_SFR_BASE_ADDR_LOW = 165,
    INDEX_DX_L2_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW = 166,
    INDEX_DX_L2_DMA_SFR_BASE_ADDR_HIGH = 167,
    INDEX_DX_L2_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH = 168,
    INDEX_DX_L2_DMA_SFR_ADDR_OFFS = 169,
    INDEX_DX_L2_DMA_SFR_ADDR_OFFS_RESERVED0 = 170,
    INDEX_DX_L2_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS = 171,
    INDEX_DX_L2_DMA_SFR_START_ADDR = 172,
    INDEX_DX_L2_DMA_SFR_START_ADDR_SFR_START_ADDR = 173,
    INDEX_DX_L2_DMA_SFR_START_ADDR_RESERVED0 = 174,
    INDEX_DX_L2_DMA_SFR_MOVE_CNT = 175,
    INDEX_DX_L2_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT = 176,
    INDEX_DX_L2_DMA_SFR_MOVE_CNT_RESERVED0 = 177,
    INDEX_DX_L2_DMA_SFR_ID = 178,
    INDEX_DX_L2_DMA_SFR_ID_SFR_ID = 179,
    INDEX_DX_L2_DMA_SFR_ID_RESERVED0 = 180,
    INDEX_DX_L2_DMA_SFR_DMA_STATUS = 181,
    INDEX_DX_L2_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS = 182,
    INDEX_DX_L2_DMA_SFR_DMA_STATUS_RESERVED0 = 183,
    INDEX_DX_L2_DMA_MISC = 184,
    INDEX_DX_L2_DMA_MISC_FLUSH_ENABLE = 185,
    INDEX_DX_L2_DMA_MISC_NPU_OP_HALT = 186,
    INDEX_DX_L2_DMA_MISC_RESERVED0 = 187,
    INDEX_DX_L2_DMA_FLUSH_STATUS = 188,
    INDEX_DX_L2_DMA_FLUSH_STATUS_FLUSH_STATUS = 189,
    INDEX_DX_L2_DMA_FLUSH_STATUS_RESERVED0 = 190,
    INDEX_DX_L2_DMA_AXI_CFG0 = 191,
    INDEX_DX_L2_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH = 192,
    INDEX_DX_L2_DMA_AXI_CFG0_RESERVED0 = 193,
    INDEX_DX_L2_DMA_AXI_CFG1 = 194,
    INDEX_DX_L2_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH = 195,
    INDEX_DX_L2_DMA_AXI_CFG1_RESERVED0 = 196,
    INDEX_DX_L2_DMA_AXI_CFG2 = 197,
    INDEX_DX_L2_DMA_AXI_CFG2_AXI_RDMA_MO = 198,
    INDEX_DX_L2_DMA_AXI_CFG2_RESERVED0 = 199,
    INDEX_DX_L2_DMA_AXI_CFG3 = 200,
    INDEX_DX_L2_DMA_AXI_CFG3_AXI_WDMA_MO = 201,
    INDEX_DX_L2_DMA_AXI_CFG3_RESERVED0 = 202,
    INDEX_DX_L2_DMA_AXI_CFG4 = 203,
    INDEX_DX_L2_DMA_AXI_CFG4_AXI_4KB_BOUNDARY = 204,
    INDEX_DX_L2_DMA_AXI_CFG4_RESERVED0 = 205,

  
    INDEX_DX_L2_NPU0_DATA_CFG0 = 206,
    INDEX_DX_L2_NPU0_DATA_CFG0_FEATURE_BIT_WIDTH = 207,
    INDEX_DX_L2_NPU0_DATA_CFG0_RESERVED0 = 208,
    INDEX_DX_L2_NPU0_DATA_CFG0_FEATURE_DATA_TYPE = 209,
    INDEX_DX_L2_NPU0_DATA_CFG1 = 210,
    INDEX_DX_L2_NPU0_DATA_CFG1_WEIGHT_BIT_WIDTH = 211,
    INDEX_DX_L2_NPU0_DATA_CFG1_BIAS_BIT_WIDTH = 212,
    INDEX_DX_L2_NPU0_DATA_CFG1_BN_COEFF_BIT_WIDTH = 213,
    INDEX_DX_L2_NPU0_DATA_CFG1_W_FEATURE_BIT_WIDTH = 214,
    INDEX_DX_L2_NPU0_IM2COL = 215,
    INDEX_DX_L2_NPU0_IM2COL_GLB2RF_RF_WSIZE = 216,
    INDEX_DX_L2_NPU0_IM2COL_RESERVED0 = 217,
    INDEX_DX_L2_NPU0_IM2COL_GLB2RF_WRITE = 218,
    INDEX_DX_L2_NPU0_IM2COL_GLB2RF_START = 219,
    INDEX_DX_L2_NPU0_IM2COL_IMG2COL_EN = 220,
    INDEX_DX_L2_NPU0_CTRL = 221,
    INDEX_DX_L2_NPU0_CTRL_WINOGRAD_EN = 222,
    INDEX_DX_L2_NPU0_CTRL_FEATURE_COMPRESS_EN = 223,
    INDEX_DX_L2_NPU0_CTRL_WEIGHT_COMPRESS_EN = 224,
    INDEX_DX_L2_NPU0_CTRL_SKIP_CONNECTION_EN = 225,
    INDEX_DX_L2_NPU0_CTRL_SKIP_CONNECTION_TYPE = 226,
    INDEX_DX_L2_NPU0_CTRL_RESIZE = 227,
    INDEX_DX_L2_NPU0_CTRL_RESERVED0 = 228,
    INDEX_DX_L2_NPU0_MISC = 229,
    INDEX_DX_L2_NPU0_MISC_TILE_NUM = 230,
    INDEX_DX_L2_NPU0_MISC_LAYER_NUM = 231,
    INDEX_DX_L2_NPU0_ACTIVE = 232,
    INDEX_DX_L2_NPU0_ACTIVE_ACTIVE_CNT = 233,
    INDEX_DX_L2_NPU0_ACTIVE_ACTIVE_PERIOD = 234,
    INDEX_DX_L2_NPU0_ACTIVE_RESERVED0 = 235,
    INDEX_DX_L2_NPU0_RSVD0 = 236,
    INDEX_DX_L2_NPU0_RSVD0_RESERVED0 = 237,
    INDEX_DX_L2_NPU0_SFU_CTRL = 238,
    INDEX_DX_L2_NPU0_SFU_CTRL_PRE_ACT_MODE = 239,
    INDEX_DX_L2_NPU0_SFU_CTRL_PRE_MULT_COEFF_SEL = 240,
    INDEX_DX_L2_NPU0_SFU_CTRL_ACT_MODE = 241,
    INDEX_DX_L2_NPU0_SFU_CTRL_ACT_INOUT_CTRL = 242,
    INDEX_DX_L2_NPU0_SFU_CTRL_POST_ACT_MODE = 243,
    INDEX_DX_L2_NPU0_SFU_CTRL_SKIP_IN_TYPE = 244,
    INDEX_DX_L2_NPU0_SFU_CTRL_FLOAT2INT_MODE = 245,
    INDEX_DX_L2_NPU0_SFU_CTRL_POOL_MODE = 246,
    INDEX_DX_L2_NPU0_SFU_CTRL_POOL_WINSIZE = 247,
    INDEX_DX_L2_NPU0_SFU_CTRL_PRE_ADD_COEFF_SEL = 248,
    INDEX_DX_L2_NPU0_SFU_CTRL_SE_EN = 249,
    INDEX_DX_L2_NPU0_SFU_CTRL_SE_WRITE = 250,
    INDEX_DX_L2_NPU0_SFU_CTRL_ARG_MAX_EN = 251,
    INDEX_DX_L2_NPU0_SFU_CTRL_ARG_CLASS_NUM = 252,
    INDEX_DX_L2_NPU0_SFU_CLIP_MAX = 253,
    INDEX_DX_L2_NPU0_SFU_CLIP_MAX_CLIP_MAX = 254,
    INDEX_DX_L2_NPU0_SFU_CLIP_MIN = 255,
    INDEX_DX_L2_NPU0_SFU_CLIP_MIN_CLIP_MIN = 256,
    INDEX_DX_L2_NPU0_SFU_COEFF0 = 257,
    INDEX_DX_L2_NPU0_SFU_COEFF0_RESERVED0 = 258,
    INDEX_DX_L2_NPU0_SFU_COEFF1 = 259,
    INDEX_DX_L2_NPU0_SFU_COEFF1_PRE_ACT_MULT_COEFF = 260,
    INDEX_DX_L2_NPU0_SFU_COEFF2 = 261,
    INDEX_DX_L2_NPU0_SFU_COEFF2_PRE_ACT_ADD_COEFF = 262,
    INDEX_DX_L2_NPU0_SFU_COEFF3 = 263,
    INDEX_DX_L2_NPU0_SFU_COEFF3_AVG_POOL_MULT_COEFF = 264,
    INDEX_DX_L2_NPU0_SFU_COEFF4 = 265,
    INDEX_DX_L2_NPU0_SFU_COEFF4_ACT_OFFSET_VAL = 266,
    INDEX_DX_L2_NPU0_SFU_COEFF5 = 267,
    INDEX_DX_L2_NPU0_SFU_COEFF5_SKIP_SCALE = 268,
    INDEX_DX_L2_NPU0_SFU_COEFF6 = 269,
    INDEX_DX_L2_NPU0_SFU_COEFF6_LEAKY_RELU_SLOPE = 270,
    INDEX_DX_L2_NPU0_SFU_COEFF7 = 271,
    INDEX_DX_L2_NPU0_SFU_COEFF7_RELU6_CLIP_MAX = 272,
    INDEX_DX_L2_NPU0_SFU_COEFF8 = 273,
    INDEX_DX_L2_NPU0_SFU_COEFF8_PAF_BOUNDARY0 = 274,
    INDEX_DX_L2_NPU0_SFU_COEFF9 = 275,
    INDEX_DX_L2_NPU0_SFU_COEFF9_PAF_BOUNDARY1 = 276,
    INDEX_DX_L2_NPU0_SFU_COEFF10 = 277,
    INDEX_DX_L2_NPU0_SFU_COEFF10_PAF_BOUNDARY2 = 278,
    INDEX_DX_L2_NPU0_SFU_COEFF11 = 279,
    INDEX_DX_L2_NPU0_SFU_COEFF11_PAF_BOUNDARY3 = 280,
    INDEX_DX_L2_NPU0_SFU_COEFF12 = 281,
    INDEX_DX_L2_NPU0_SFU_COEFF12_PAF_BOUNDARY4 = 282,
    INDEX_DX_L2_NPU0_SFU_COEFF13 = 283,
    INDEX_DX_L2_NPU0_SFU_COEFF13_PAF_BOUNDARY5 = 284,
    INDEX_DX_L2_NPU0_SFU_COEFF14 = 285,
    INDEX_DX_L2_NPU0_SFU_COEFF14_PAF_BOUNDARY6 = 286,
    INDEX_DX_L2_NPU0_SFU_COEFF15 = 287,
    INDEX_DX_L2_NPU0_SFU_COEFF15_PAF_BOUNDARY7 = 288,
    INDEX_DX_L2_NPU0_SFU_COEFF16 = 289,
    INDEX_DX_L2_NPU0_SFU_COEFF16_PAF_BOUNDARY8 = 290,
    INDEX_DX_L2_NPU0_SFU_COEFF17 = 291,
    INDEX_DX_L2_NPU0_SFU_COEFF17_PAF_BOUNDARY9 = 292,
    INDEX_DX_L2_NPU0_SFU_COEFF18 = 293,
    INDEX_DX_L2_NPU0_SFU_COEFF18_PAF_BOUNDARY10 = 294,
    INDEX_DX_L2_NPU0_SFU_COEFF19 = 295,
    INDEX_DX_L2_NPU0_SFU_COEFF19_PAF_BOUNDARY11 = 296,
    INDEX_DX_L2_NPU0_SFU_COEFF20 = 297,
    INDEX_DX_L2_NPU0_SFU_COEFF20_PAF_BOUNDARY12 = 298,
    INDEX_DX_L2_NPU0_SFU_COEFF21 = 299,
    INDEX_DX_L2_NPU0_SFU_COEFF21_PAF_BOUNDARY13 = 300,
    INDEX_DX_L2_NPU0_SFU_COEFF22 = 301,
    INDEX_DX_L2_NPU0_SFU_COEFF22_PAF_BOUNDARY14 = 302,
    INDEX_DX_L2_NPU0_SFU_COEFF23 = 303,
    INDEX_DX_L2_NPU0_SFU_COEFF23_PAF_MULT_COEFF0 = 304,
    INDEX_DX_L2_NPU0_SFU_COEFF24 = 305,
    INDEX_DX_L2_NPU0_SFU_COEFF24_PAF_MULT_COEFF1 = 306,
    INDEX_DX_L2_NPU0_SFU_COEFF25 = 307,
    INDEX_DX_L2_NPU0_SFU_COEFF25_PAF_MULT_COEFF2 = 308,
    INDEX_DX_L2_NPU0_SFU_COEFF26 = 309,
    INDEX_DX_L2_NPU0_SFU_COEFF26_PAF_MULT_COEFF3 = 310,
    INDEX_DX_L2_NPU0_SFU_COEFF27 = 311,
    INDEX_DX_L2_NPU0_SFU_COEFF27_PAF_MULT_COEFF4 = 312,
    INDEX_DX_L2_NPU0_SFU_COEFF28 = 313,
    INDEX_DX_L2_NPU0_SFU_COEFF28_PAF_MULT_COEFF5 = 314,
    INDEX_DX_L2_NPU0_SFU_COEFF29 = 315,
    INDEX_DX_L2_NPU0_SFU_COEFF29_PAF_MULT_COEFF6 = 316,
    INDEX_DX_L2_NPU0_SFU_COEFF30 = 317,
    INDEX_DX_L2_NPU0_SFU_COEFF30_PAF_MULT_COEFF7 = 318,
    INDEX_DX_L2_NPU0_SFU_COEFF31 = 319,
    INDEX_DX_L2_NPU0_SFU_COEFF31_PAF_MULT_COEFF8 = 320,
    INDEX_DX_L2_NPU0_SFU_COEFF32 = 321,
    INDEX_DX_L2_NPU0_SFU_COEFF32_PAF_MULT_COEFF9 = 322,
    INDEX_DX_L2_NPU0_SFU_COEFF33 = 323,
    INDEX_DX_L2_NPU0_SFU_COEFF33_PAF_MULT_COEFF10 = 324,
    INDEX_DX_L2_NPU0_SFU_COEFF34 = 325,
    INDEX_DX_L2_NPU0_SFU_COEFF34_PAF_MULT_COEFF11 = 326,
    INDEX_DX_L2_NPU0_SFU_COEFF35 = 327,
    INDEX_DX_L2_NPU0_SFU_COEFF35_PAF_MULT_COEFF12 = 328,
    INDEX_DX_L2_NPU0_SFU_COEFF36 = 329,
    INDEX_DX_L2_NPU0_SFU_COEFF36_PAF_MULT_COEFF13 = 330,
    INDEX_DX_L2_NPU0_SFU_COEFF37 = 331,
    INDEX_DX_L2_NPU0_SFU_COEFF37_PAF_MULT_COEFF14 = 332,
    INDEX_DX_L2_NPU0_SFU_COEFF38 = 333,
    INDEX_DX_L2_NPU0_SFU_COEFF38_PAF_MULT_COEFF15 = 334,
    INDEX_DX_L2_NPU0_SFU_COEFF39 = 335,
    INDEX_DX_L2_NPU0_SFU_COEFF39_PAF_ADD_COEFF0 = 336,
    INDEX_DX_L2_NPU0_SFU_COEFF40 = 337,
    INDEX_DX_L2_NPU0_SFU_COEFF40_PAF_ADD_COEFF1 = 338,
    INDEX_DX_L2_NPU0_SFU_COEFF41 = 339,
    INDEX_DX_L2_NPU0_SFU_COEFF41_PAF_ADD_COEFF2 = 340,
    INDEX_DX_L2_NPU0_SFU_COEFF42 = 341,
    INDEX_DX_L2_NPU0_SFU_COEFF42_PAF_ADD_COEFF3 = 342,
    INDEX_DX_L2_NPU0_SFU_COEFF43 = 343,
    INDEX_DX_L2_NPU0_SFU_COEFF43_PAF_ADD_COEFF4 = 344,
    INDEX_DX_L2_NPU0_SFU_COEFF44 = 345,
    INDEX_DX_L2_NPU0_SFU_COEFF44_PAF_ADD_COEFF5 = 346,
    INDEX_DX_L2_NPU0_SFU_COEFF45 = 347,
    INDEX_DX_L2_NPU0_SFU_COEFF45_PAF_ADD_COEFF6 = 348,
    INDEX_DX_L2_NPU0_SFU_COEFF46 = 349,
    INDEX_DX_L2_NPU0_SFU_COEFF46_PAF_ADD_COEFF7 = 350,
    INDEX_DX_L2_NPU0_SFU_COEFF47 = 351,
    INDEX_DX_L2_NPU0_SFU_COEFF47_PAF_ADD_COEFF8 = 352,
    INDEX_DX_L2_NPU0_SFU_COEFF48 = 353,
    INDEX_DX_L2_NPU0_SFU_COEFF48_PAF_ADD_COEFF9 = 354,
    INDEX_DX_L2_NPU0_SFU_COEFF49 = 355,
    INDEX_DX_L2_NPU0_SFU_COEFF49_PAF_ADD_COEFF10 = 356,
    INDEX_DX_L2_NPU0_SFU_COEFF50 = 357,
    INDEX_DX_L2_NPU0_SFU_COEFF50_PAF_ADD_COEFF11 = 358,
    INDEX_DX_L2_NPU0_SFU_COEFF51 = 359,
    INDEX_DX_L2_NPU0_SFU_COEFF51_PAF_ADD_COEFF12 = 360,
    INDEX_DX_L2_NPU0_SFU_COEFF52 = 361,
    INDEX_DX_L2_NPU0_SFU_COEFF52_PAF_ADD_COEFF13 = 362,
    INDEX_DX_L2_NPU0_SFU_COEFF53 = 363,
    INDEX_DX_L2_NPU0_SFU_COEFF53_PAF_ADD_COEFF14 = 364,
    INDEX_DX_L2_NPU0_SFU_COEFF54 = 365,
    INDEX_DX_L2_NPU0_SFU_COEFF54_PAF_ADD_COEFF15 = 366,
    INDEX_DX_L2_NPU0_RSVD1 = 367,
    INDEX_DX_L2_NPU0_RSVD1_RESERVED3 = 368,
    INDEX_DX_L2_NPU0_RSVD1_RESERVED2 = 369,
    INDEX_DX_L2_NPU0_RSVD1_RESERVED1 = 370,
    INDEX_DX_L2_NPU0_RSVD1_RESERVED0 = 371,
    INDEX_DX_L2_NPU0_RSVD2 = 372,
    INDEX_DX_L2_NPU0_RSVD2_RESERVED3 = 373,
    INDEX_DX_L2_NPU0_RSVD2_RESERVED2 = 374,
    INDEX_DX_L2_NPU0_RSVD2_RESERVED1 = 375,
    INDEX_DX_L2_NPU0_RSVD2_RESERVED0 = 376,
    INDEX_DX_L2_NPU0_PE0_IMG2COL0 = 377,
    INDEX_DX_L2_NPU0_PE0_IMG2COL0_PE0_IMG2COL_CH_OFFSET = 378,
    INDEX_DX_L2_NPU0_PE0_IMG2COL0_PE0_IMG2COL_LINE_OFFSET = 379,
    INDEX_DX_L2_NPU0_PE0_IMG2COL0_RESERVED0 = 380,
    INDEX_DX_L2_NPU0_PE0_IMG2COL0_PE0_IMG2COL_EN = 381,
    INDEX_DX_L2_NPU0_PE0_IMG2COL1 = 382,
    INDEX_DX_L2_NPU0_PE0_IMG2COL1_PE0_IMG2COL_OUT_FEATURE_WIDTH = 383,
    INDEX_DX_L2_NPU0_PE0_IMG2COL1_RESERVED0 = 384,
    INDEX_DX_L2_NPU0_PE0_IMG2COL1_PE0_IMG2COL_OHEIGHT_OFFSET = 385,
    INDEX_DX_L2_NPU0_PE0_FMT = 386,
    INDEX_DX_L2_NPU0_PE0_FMT_PE0_FMT_FIRST_LINE_OPT = 387,
    INDEX_DX_L2_NPU0_PE0_FMT_PE0_FMT_FIRST_VALID_NUM = 388,
    INDEX_DX_L2_NPU0_PE0_FMT_RESERVED0 = 389,
    INDEX_DX_L2_NPU0_PE0_FMT_PE0_FMT_ENABLE = 390,
    INDEX_DX_L2_NPU0_PE0_FMT_CFG0 = 391,
    INDEX_DX_L2_NPU0_PE0_FMT_CFG0_PE0_FMT_READ_BASE_ADDR = 392,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN0 = 393,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 394,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN0_RESERVED0 = 395,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN1 = 396,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR = 397,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN2 = 398,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN2_PE0_BN_ADDR_GEN_MODE = 399,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN2_RESERVED0 = 400,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN3 = 401,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN3_PE0_BN_ADDR_GEN_MODE1_OFFSET = 402,
    INDEX_DX_L2_NPU0_PE0_ADDR_GEN3_PE0_BN_ADDR_GEN_MODE1_MAX_NUM = 403,
    INDEX_DX_L2_NPU0_PE0_CTRL = 404,
    INDEX_DX_L2_NPU0_PE0_CTRL_PE0_CONV_TYPE = 405,
    INDEX_DX_L2_NPU0_PE0_CTRL_PE0_CONV_EN = 406,
    INDEX_DX_L2_NPU0_PE0_CTRL_RESERVED0 = 407,
    INDEX_DX_L2_NPU0_PE0_CTRL_PE0_SYSTOLIC_DEPTH = 408,
    INDEX_DX_L2_NPU0_PE0_CTRL_PE0_SYSTOLIC_EN = 409,
    INDEX_DX_L2_NPU0_PE0_CTRL_PE0_SFUIN_VALID_NUM = 410,
    INDEX_DX_L2_NPU0_PE0_CFG0 = 411,
    INDEX_DX_L2_NPU0_PE0_CFG0_PE0_LAST_CONV_NUM = 412,
    INDEX_DX_L2_NPU0_PE0_CFG0_PE0_LAST_CONV_MOD = 413,
    INDEX_DX_L2_NPU0_PE0_CFG0_RESERVED0 = 414,
    INDEX_DX_L2_NPU0_PE0_CFG1 = 415,
    INDEX_DX_L2_NPU0_PE0_CFG1_PE0_OFEATURE_CHANNEL = 416,
    INDEX_DX_L2_NPU0_PE0_CFG1_PE0_OFEATURE_NUMBER = 417,
    INDEX_DX_L2_NPU0_PE0_CFG1_PE0_OFEATURE_DISABLE = 418,
    INDEX_DX_L2_NPU0_PE0_CFG2 = 419,
    INDEX_DX_L2_NPU0_PE0_CFG2_PE0_OFEATURE_WIDTH = 420,
    INDEX_DX_L2_NPU0_PE0_CFG2_PE0_OFEATURE_HEIGHT = 421,
    INDEX_DX_L2_NPU0_PE0_CFG2_RESERVED0 = 422,
    INDEX_DX_L2_NPU0_PE0_CFG3 = 423,
    INDEX_DX_L2_NPU0_PE0_CFG3_PE0_FEATURE_CHANNEL = 424,
    INDEX_DX_L2_NPU0_PE0_CFG3_RESERVED0 = 425,
    INDEX_DX_L2_NPU0_PE0_CFG4 = 426,
    INDEX_DX_L2_NPU0_PE0_CFG4_PE0_FEATURE_WIDTH = 427,
    INDEX_DX_L2_NPU0_PE0_CFG4_PE0_FEATURE_HEIGHT = 428,
    INDEX_DX_L2_NPU0_PE0_CFG4_RESERVED0 = 429,
    INDEX_DX_L2_NPU0_PE0_CFG5 = 430,
    INDEX_DX_L2_NPU0_PE0_CFG5_PE0_FILTER_CHANNEL = 431,
    INDEX_DX_L2_NPU0_PE0_CFG5_PE0_FILTER_NUMBER = 432,
    INDEX_DX_L2_NPU0_PE0_CFG6 = 433,
    INDEX_DX_L2_NPU0_PE0_CFG6_PE0_FILTER_WIDTH = 434,
    INDEX_DX_L2_NPU0_PE0_CFG6_PE0_FILTER_HEIGHT = 435,
    INDEX_DX_L2_NPU0_PE0_CFG6_RESERVED0 = 436,
    INDEX_DX_L2_NPU0_PE0_CFG7 = 437,
    INDEX_DX_L2_NPU0_PE0_CFG7_PE0_PAD_TOP_SIZE = 438,
    INDEX_DX_L2_NPU0_PE0_CFG7_PE0_PAD_BOTTOM_SIZE = 439,
    INDEX_DX_L2_NPU0_PE0_CFG7_PE0_PAD_LEFT_SIZE = 440,
    INDEX_DX_L2_NPU0_PE0_CFG7_PE0_PAD_RIGHT_SIZE = 441,
    INDEX_DX_L2_NPU0_PE0_CFG7_PE0_PAD_VALUE = 442,
    INDEX_DX_L2_NPU0_PE0_CFG7_RESERVED0 = 443,
    INDEX_DX_L2_NPU0_PE0_CFG8 = 444,
    INDEX_DX_L2_NPU0_PE0_CFG8_PE0_STRIDE_X = 445,
    INDEX_DX_L2_NPU0_PE0_CFG8_PE0_STRIDE_Y = 446,
    INDEX_DX_L2_NPU0_PE0_CFG8_PE0_DILATION_X = 447,
    INDEX_DX_L2_NPU0_PE0_CFG8_PE0_DILATION_Y = 448,
    INDEX_DX_L2_NPU0_PE0_CFG8_PE0_CHANNEL_OFFSET = 449,
    INDEX_DX_L2_NPU0_PE0_CFG9 = 450,
    INDEX_DX_L2_NPU0_PE0_CFG9_PE0_READ_FEATURE_BASE_ADDR = 451,
    INDEX_DX_L2_NPU0_PE0_CFG10 = 452,
    INDEX_DX_L2_NPU0_PE0_CFG10_PE0_WRITE_FEATURE_BASE_ADDR = 453,
    INDEX_DX_L2_NPU0_PE0_CFG11 = 454,
    INDEX_DX_L2_NPU0_PE0_CFG11_PE0_READ_WEIGHT_BASE_ADDR = 455,
    INDEX_DX_L2_NPU0_PE0_CFG12 = 456,
    INDEX_DX_L2_NPU0_PE0_CFG12_PE0_BN_COEFF_READ_BASE_ADDR = 457,
    INDEX_DX_L2_NPU0_PE0_CFG13 = 458,
    INDEX_DX_L2_NPU0_PE0_CFG13_PE0_BIAS_READ_BASE_ADDR = 459,
    INDEX_DX_L2_NPU0_PE0_CFG14 = 460,
    INDEX_DX_L2_NPU0_PE0_CFG14_PE0_MUL_READ_BASE_ADDR = 461,
    INDEX_DX_L2_NPU0_PE0_CFG15 = 462,
    INDEX_DX_L2_NPU0_PE0_CFG15_PE0_ELEM_READ_BASE_ADDR = 463,
    INDEX_DX_L2_NPU0_PE0_CFG16 = 464,
    INDEX_DX_L2_NPU0_PE0_CFG16_PE0_ELEM_CHANNEL_OFFSET = 465,
    INDEX_DX_L2_NPU0_PE0_CFG16_RESERVED0 = 466,
    INDEX_DX_L2_NPU0_PE0_CFG17 = 467,
    INDEX_DX_L2_NPU0_PE0_CFG17_PE0_WF_ADDR_MODE1_LINE_SIZE = 468,
    INDEX_DX_L2_NPU0_PE0_CFG17_RESERVED0 = 469,
    INDEX_DX_L2_NPU0_PE0_CFG17_PE0_WF_ADDR_GEN_MODE = 470,
    INDEX_DX_L2_NPU0_PE0_CFG18 = 471,
    INDEX_DX_L2_NPU0_PE0_CFG18_PE0_WF_ADDR_MODE1_LINE_STRIDE = 472,
    INDEX_DX_L2_NPU0_PE0_CFG19 = 473,
    INDEX_DX_L2_NPU0_PE0_CFG19_PE0_WF_ADDR_LINE_STRIDE = 474,
    INDEX_DX_L2_NPU0_PE0_CFG19_PE0_WF_ADDR_SURFACE_STRIDE = 475,
    INDEX_DX_L2_NPU0_PE0_CFG20 = 476,
    INDEX_DX_L2_NPU0_PE0_CFG20_PE0_WF_WRITE_CNT = 477,
    INDEX_DX_L2_NPU0_PE0_CFG20_RESERVED0 = 478,
    INDEX_DX_L2_NPU0_PE0_CFG20_PE0_WF_RF2RF_TIME = 479,
    INDEX_DX_L2_NPU0_PE0_CFG21 = 480,
    INDEX_DX_L2_NPU0_PE0_CFG21_PE0_WF_RF2RF_SIZE = 481,
    INDEX_DX_L2_NPU0_PE0_CFG21_PE0_WF_RF2RF_ADDR_STRIDE = 482,
    INDEX_DX_L2_NPU0_PE0_CFG22 = 483,
    INDEX_DX_L2_NPU0_PE0_CFG22_PE0_WF_RF2RF_SRC_ADDR = 484,
    INDEX_DX_L2_NPU0_PE0_CFG23 = 485,
    INDEX_DX_L2_NPU0_PE0_CFG23_PE0_WF_RF2RF_DST_ADDR = 486,
    INDEX_DX_L2_NPU0_PE0_CFG24 = 487,
    INDEX_DX_L2_NPU0_PE0_CFG24_PE0_SFU_OUT_DATA_VALID_NUM = 488,
    INDEX_DX_L2_NPU0_PE0_CFG24_RESERVED1 = 489,
    INDEX_DX_L2_NPU0_PE0_CFG24_PE0_ST_ADDR_GEN_SHIFT_LEN = 490,
    INDEX_DX_L2_NPU0_PE0_CFG24_RESERVED0 = 491,
    INDEX_DX_L2_NPU0_PE0_CFG25 = 492,
    INDEX_DX_L2_NPU0_PE0_CFG25_PE0_ST_ADDR_GEN_MUL = 493,
    INDEX_DX_L2_NPU0_PE0_CFG25_RESERVED0 = 494,
    INDEX_DX_L2_NPU0_PE0_VMEM_CFG0 = 495,
    INDEX_DX_L2_NPU0_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF = 496,
    INDEX_DX_L2_NPU0_PE0_VMEM_CFG0_RESERVED3 = 497,
    INDEX_DX_L2_NPU0_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF = 498,
    INDEX_DX_L2_NPU0_PE0_VMEM_CFG0_RESERVED2 = 499,
    INDEX_DX_L2_NPU0_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF = 500,
    INDEX_DX_L2_NPU0_PE0_VMEM_CFG0_RESERVED1 = 501,
    INDEX_DX_L2_NPU0_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF = 502,
    INDEX_DX_L2_NPU0_PE0_VMEM_CFG0_RESERVED0 = 503,
    INDEX_DX_L2_NPU0_PE0_SMEM_CFG0 = 504,
    INDEX_DX_L2_NPU0_PE0_SMEM_CFG0_PE0_BN_BUFF_SEL = 505,
    INDEX_DX_L2_NPU0_PE0_SMEM_CFG0_PE0_B_BUFF_SEL = 506,
    INDEX_DX_L2_NPU0_PE0_SMEM_CFG0_PE0_MUL_BUFF_SEL = 507,
    INDEX_DX_L2_NPU0_PE0_SMEM_CFG0_RESERVED0 = 508,
    INDEX_DX_L2_NPU0_PE1_IMG2COL0 = 509,
    INDEX_DX_L2_NPU0_PE1_IMG2COL0_PE1_IMG2COL_CH_OFFSET = 510,
    INDEX_DX_L2_NPU0_PE1_IMG2COL0_PE1_IMG2COL_LINE_OFFSET = 511,
    INDEX_DX_L2_NPU0_PE1_IMG2COL0_RESERVED0 = 512,
    INDEX_DX_L2_NPU0_PE1_IMG2COL0_PE1_IMG2COL_EN = 513,
    INDEX_DX_L2_NPU0_PE1_IMG2COL1 = 514,
    INDEX_DX_L2_NPU0_PE1_IMG2COL1_PE1_IMG2COL_OUT_FEATURE_WIDTH = 515,
    INDEX_DX_L2_NPU0_PE1_IMG2COL1_RESERVED0 = 516,
    INDEX_DX_L2_NPU0_PE1_IMG2COL1_PE1_IMG2COL_OHEIGHT_OFFSET = 517,
    INDEX_DX_L2_NPU0_PE1_FMT = 518,
    INDEX_DX_L2_NPU0_PE1_FMT_PE1_FMT_FIRST_LINE_OPT = 519,
    INDEX_DX_L2_NPU0_PE1_FMT_PE1_FMT_FIRST_VALID_NUM = 520,
    INDEX_DX_L2_NPU0_PE1_FMT_RESERVED0 = 521,
    INDEX_DX_L2_NPU0_PE1_FMT_PE1_FMT_ENABLE = 522,
    INDEX_DX_L2_NPU0_PE1_FMT_CFG0 = 523,
    INDEX_DX_L2_NPU0_PE1_FMT_CFG0_PE1_FMT_READ_BASE_ADDR = 524,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN0 = 525,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 526,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN0_RESERVED0 = 527,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN1 = 528,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR = 529,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN2 = 530,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN2_PE1_BN_ADDR_GEN_MODE = 531,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN2_RESERVED0 = 532,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN3 = 533,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN3_PE1_BN_ADDR_GEN_MODE1_OFFSET = 534,
    INDEX_DX_L2_NPU0_PE1_ADDR_GEN3_PE1_BN_ADDR_GEN_MODE1_MAX_NUM = 535,
    INDEX_DX_L2_NPU0_PE1_CTRL = 536,
    INDEX_DX_L2_NPU0_PE1_CTRL_PE1_CONV_TYPE = 537,
    INDEX_DX_L2_NPU0_PE1_CTRL_PE1_CONV_EN = 538,
    INDEX_DX_L2_NPU0_PE1_CTRL_RESERVED0 = 539,
    INDEX_DX_L2_NPU0_PE1_CTRL_PE1_SYSTOLIC_DEPTH = 540,
    INDEX_DX_L2_NPU0_PE1_CTRL_PE1_SYSTOLIC_EN = 541,
    INDEX_DX_L2_NPU0_PE1_CTRL_PE1_SFUIN_VALID_NUM = 542,
    INDEX_DX_L2_NPU0_PE1_CFG0 = 543,
    INDEX_DX_L2_NPU0_PE1_CFG0_PE1_LAST_CONV_NUM = 544,
    INDEX_DX_L2_NPU0_PE1_CFG0_PE1_LAST_CONV_MOD = 545,
    INDEX_DX_L2_NPU0_PE1_CFG0_RESERVED0 = 546,
    INDEX_DX_L2_NPU0_PE1_CFG1 = 547,
    INDEX_DX_L2_NPU0_PE1_CFG1_PE1_OFEATURE_CHANNEL = 548,
    INDEX_DX_L2_NPU0_PE1_CFG1_PE1_OFEATURE_NUMBER = 549,
    INDEX_DX_L2_NPU0_PE1_CFG1_PE1_OFEATURE_DISABLE = 550,
    INDEX_DX_L2_NPU0_PE1_CFG2 = 551,
    INDEX_DX_L2_NPU0_PE1_CFG2_PE1_OFEATURE_WIDTH = 552,
    INDEX_DX_L2_NPU0_PE1_CFG2_PE1_OFEATURE_HEIGHT = 553,
    INDEX_DX_L2_NPU0_PE1_CFG2_RESERVED0 = 554,
    INDEX_DX_L2_NPU0_PE1_CFG3 = 555,
    INDEX_DX_L2_NPU0_PE1_CFG3_PE1_FEATURE_CHANNEL = 556,
    INDEX_DX_L2_NPU0_PE1_CFG3_RESERVED0 = 557,
    INDEX_DX_L2_NPU0_PE1_CFG4 = 558,
    INDEX_DX_L2_NPU0_PE1_CFG4_PE1_FEATURE_WIDTH = 559,
    INDEX_DX_L2_NPU0_PE1_CFG4_PE1_FEATURE_HEIGHT = 560,
    INDEX_DX_L2_NPU0_PE1_CFG4_RESERVED0 = 561,
    INDEX_DX_L2_NPU0_PE1_CFG5 = 562,
    INDEX_DX_L2_NPU0_PE1_CFG5_PE1_FILTER_CHANNEL = 563,
    INDEX_DX_L2_NPU0_PE1_CFG5_PE1_FILTER_NUMBER = 564,
    INDEX_DX_L2_NPU0_PE1_CFG6 = 565,
    INDEX_DX_L2_NPU0_PE1_CFG6_PE1_FILTER_WIDTH = 566,
    INDEX_DX_L2_NPU0_PE1_CFG6_PE1_FILTER_HEIGHT = 567,
    INDEX_DX_L2_NPU0_PE1_CFG6_RESERVED0 = 568,
    INDEX_DX_L2_NPU0_PE1_CFG7 = 569,
    INDEX_DX_L2_NPU0_PE1_CFG7_PE1_PAD_TOP_SIZE = 570,
    INDEX_DX_L2_NPU0_PE1_CFG7_PE1_PAD_BOTTOM_SIZE = 571,
    INDEX_DX_L2_NPU0_PE1_CFG7_PE1_PAD_LEFT_SIZE = 572,
    INDEX_DX_L2_NPU0_PE1_CFG7_PE1_PAD_RIGHT_SIZE = 573,
    INDEX_DX_L2_NPU0_PE1_CFG7_PE1_PAD_VALUE = 574,
    INDEX_DX_L2_NPU0_PE1_CFG7_RESERVED0 = 575,
    INDEX_DX_L2_NPU0_PE1_CFG8 = 576,
    INDEX_DX_L2_NPU0_PE1_CFG8_PE1_STRIDE_X = 577,
    INDEX_DX_L2_NPU0_PE1_CFG8_PE1_STRIDE_Y = 578,
    INDEX_DX_L2_NPU0_PE1_CFG8_PE1_DILATION_X = 579,
    INDEX_DX_L2_NPU0_PE1_CFG8_PE1_DILATION_Y = 580,
    INDEX_DX_L2_NPU0_PE1_CFG8_PE1_CHANNEL_OFFSET = 581,
    INDEX_DX_L2_NPU0_PE1_CFG9 = 582,
    INDEX_DX_L2_NPU0_PE1_CFG9_PE1_READ_FEATURE_BASE_ADDR = 583,
    INDEX_DX_L2_NPU0_PE1_CFG10 = 584,
    INDEX_DX_L2_NPU0_PE1_CFG10_PE1_WRITE_FEATURE_BASE_ADDR = 585,
    INDEX_DX_L2_NPU0_PE1_CFG11 = 586,
    INDEX_DX_L2_NPU0_PE1_CFG11_PE1_READ_WEIGHT_BASE_ADDR = 587,
    INDEX_DX_L2_NPU0_PE1_CFG12 = 588,
    INDEX_DX_L2_NPU0_PE1_CFG12_PE1_BN_COEFF_READ_BASE_ADDR = 589,
    INDEX_DX_L2_NPU0_PE1_CFG13 = 590,
    INDEX_DX_L2_NPU0_PE1_CFG13_PE1_BIAS_READ_BASE_ADDR = 591,
    INDEX_DX_L2_NPU0_PE1_CFG14 = 592,
    INDEX_DX_L2_NPU0_PE1_CFG14_PE1_MUL_READ_BASE_ADDR = 593,
    INDEX_DX_L2_NPU0_PE1_CFG15 = 594,
    INDEX_DX_L2_NPU0_PE1_CFG15_PE1_ELEM_READ_BASE_ADDR = 595,
    INDEX_DX_L2_NPU0_PE1_CFG16 = 596,
    INDEX_DX_L2_NPU0_PE1_CFG16_PE1_ELEM_CHANNEL_OFFSET = 597,
    INDEX_DX_L2_NPU0_PE1_CFG16_RESERVED0 = 598,
    INDEX_DX_L2_NPU0_PE1_CFG17 = 599,
    INDEX_DX_L2_NPU0_PE1_CFG17_PE1_WF_ADDR_MODE1_LINE_SIZE = 600,
    INDEX_DX_L2_NPU0_PE1_CFG17_RESERVED0 = 601,
    INDEX_DX_L2_NPU0_PE1_CFG17_PE1_WF_ADDR_GEN_MODE = 602,
    INDEX_DX_L2_NPU0_PE1_CFG18 = 603,
    INDEX_DX_L2_NPU0_PE1_CFG18_PE1_WF_ADDR_MODE1_LINE_STRIDE = 604,
    INDEX_DX_L2_NPU0_PE1_CFG19 = 605,
    INDEX_DX_L2_NPU0_PE1_CFG19_PE1_WF_ADDR_LINE_STRIDE = 606,
    INDEX_DX_L2_NPU0_PE1_CFG19_PE1_WF_ADDR_SURFACE_STRIDE = 607,
    INDEX_DX_L2_NPU0_PE1_CFG20 = 608,
    INDEX_DX_L2_NPU0_PE1_CFG20_PE1_WF_WRITE_CNT = 609,
    INDEX_DX_L2_NPU0_PE1_CFG20_RESERVED0 = 610,
    INDEX_DX_L2_NPU0_PE1_CFG20_PE1_WF_RF2RF_TIME = 611,
    INDEX_DX_L2_NPU0_PE1_CFG21 = 612,
    INDEX_DX_L2_NPU0_PE1_CFG21_PE1_WF_RF2RF_SIZE = 613,
    INDEX_DX_L2_NPU0_PE1_CFG21_PE1_WF_RF2RF_ADDR_STRIDE = 614,
    INDEX_DX_L2_NPU0_PE1_CFG22 = 615,
    INDEX_DX_L2_NPU0_PE1_CFG22_PE1_WF_RF2RF_SRC_ADDR = 616,
    INDEX_DX_L2_NPU0_PE1_CFG23 = 617,
    INDEX_DX_L2_NPU0_PE1_CFG23_PE1_WF_RF2RF_DST_ADDR = 618,
    INDEX_DX_L2_NPU0_PE1_CFG24 = 619,
    INDEX_DX_L2_NPU0_PE1_CFG24_PE1_SFU_OUT_DATA_VALID_NUM = 620,
    INDEX_DX_L2_NPU0_PE1_CFG24_RESERVED1 = 621,
    INDEX_DX_L2_NPU0_PE1_CFG24_PE1_ST_ADDR_GEN_SHIFT_LEN = 622,
    INDEX_DX_L2_NPU0_PE1_CFG24_RESERVED0 = 623,
    INDEX_DX_L2_NPU0_PE1_CFG25 = 624,
    INDEX_DX_L2_NPU0_PE1_CFG25_PE1_ST_ADDR_GEN_MUL = 625,
    INDEX_DX_L2_NPU0_PE1_CFG25_RESERVED0 = 626,
    INDEX_DX_L2_NPU0_PE1_VMEM_CFG0 = 627,
    INDEX_DX_L2_NPU0_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF = 628,
    INDEX_DX_L2_NPU0_PE1_VMEM_CFG0_RESERVED3 = 629,
    INDEX_DX_L2_NPU0_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF = 630,
    INDEX_DX_L2_NPU0_PE1_VMEM_CFG0_RESERVED2 = 631,
    INDEX_DX_L2_NPU0_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF = 632,
    INDEX_DX_L2_NPU0_PE1_VMEM_CFG0_RESERVED1 = 633,
    INDEX_DX_L2_NPU0_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF = 634,
    INDEX_DX_L2_NPU0_PE1_VMEM_CFG0_RESERVED0 = 635,
    INDEX_DX_L2_NPU0_PE1_SMEM_CFG0 = 636,
    INDEX_DX_L2_NPU0_PE1_SMEM_CFG0_PE1_BN_BUFF_SEL = 637,
    INDEX_DX_L2_NPU0_PE1_SMEM_CFG0_PE1_B_BUFF_SEL = 638,
    INDEX_DX_L2_NPU0_PE1_SMEM_CFG0_PE1_MUL_BUFF_SEL = 639,
    INDEX_DX_L2_NPU0_PE1_SMEM_CFG0_RESERVED0 = 640,
    INDEX_DX_L2_NPU0_PE0_DMA_CTRL = 641,
    INDEX_DX_L2_NPU0_PE0_DMA_CTRL_PE0_START_OP_EN = 642,
    INDEX_DX_L2_NPU0_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE = 643,
    INDEX_DX_L2_NPU0_PE0_DMA_CTRL_RESERVED0 = 644,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG0 = 645,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG0_PE0_RD_BN_TIME = 646,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG0_PE0_RD_BN_MODE = 647,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG0_PE0_RD_BN_SEL = 648,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG0_PE0_RD_BN_EN = 649,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG0_RESERVED0 = 650,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG1 = 651,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG1_PE0_RD_BN_STRIDE = 652,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG1_PE0_RD_BN_SIZE = 653,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG1_RESERVED0 = 654,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG2 = 655,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG2_PE0_RD_BN_BASE_ADDR = 656,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG3 = 657,
    INDEX_DX_L2_NPU0_PE0_DMA_BN_CFG3_PE0_WT_BN_BASE_ADDR = 658,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG0 = 659,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG0_PE0_RD_B_TIME = 660,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG0_PE0_RD_B_MODE = 661,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG0_PE0_RD_B_SEL = 662,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG0_PE0_RD_B_EN = 663,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG0_RESERVED0 = 664,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG1 = 665,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG1_PE0_RD_B_STRIDE = 666,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG1_PE0_RD_B_SIZE = 667,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG1_RESERVED0 = 668,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG2 = 669,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG2_PE0_RD_B_BASE_ADDR = 670,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG3 = 671,
    INDEX_DX_L2_NPU0_PE0_DMA_B_CFG3_PE0_WT_B_BASE_ADDR = 672,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG0 = 673,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG0_PE0_RD_MUL_TIME = 674,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG0_PE0_RD_MUL_MODE = 675,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG0_PE0_RD_MUL_SEL = 676,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG0_PE0_RD_MUL_EN = 677,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG0_RESERVED0 = 678,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG1 = 679,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG1_PE0_RD_MUL_STRIDE = 680,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG1_PE0_RD_MUL_SIZE = 681,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG1_RESERVED0 = 682,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG2 = 683,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG2_PE0_RD_MUL_BASE_ADDR = 684,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG3 = 685,
    INDEX_DX_L2_NPU0_PE0_DMA_MUL_CFG3_PE0_WT_MUL_BASE_ADDR = 686,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG0 = 687,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE = 688,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME = 689,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE = 690,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN = 691,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG0_RESERVED0 = 692,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG1 = 693,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE = 694,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG2 = 695,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR = 696,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG3 = 697,
    INDEX_DX_L2_NPU0_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR = 698,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG0 = 699,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_TIME = 700,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_MODE = 701,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_EN = 702,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG0_RESERVED0 = 703,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG1 = 704,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE = 705,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_SIZE = 706,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG2 = 707,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR = 708,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG3 = 709,
    INDEX_DX_L2_NPU0_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR = 710,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG0 = 711,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE = 712,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME = 713,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE = 714,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_EN = 715,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG0_RESERVED0 = 716,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG1 = 717,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE = 718,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG2 = 719,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR = 720,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG3 = 721,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE = 722,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG4 = 723,
    INDEX_DX_L2_NPU0_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR = 724,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG0 = 725,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE = 726,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME = 727,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG0_RESERVED1 = 728,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN = 729,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG0_RESERVED0 = 730,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG1 = 731,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE = 732,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG2 = 733,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR = 734,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG3 = 735,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE = 736,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG4 = 737,
    INDEX_DX_L2_NPU0_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR = 738,
    INDEX_DX_L2_NPU0_RSVD5 = 739,
    INDEX_DX_L2_NPU0_RSVD5_RESERVED3 = 740,
    INDEX_DX_L2_NPU0_RSVD5_RESERVED2 = 741,
    INDEX_DX_L2_NPU0_RSVD5_RESERVED1 = 742,
    INDEX_DX_L2_NPU0_RSVD5_RESERVED0 = 743,
    INDEX_DX_L2_NPU0_RSVD6 = 744,
    INDEX_DX_L2_NPU0_RSVD6_RESERVED3 = 745,
    INDEX_DX_L2_NPU0_RSVD6_RESERVED2 = 746,
    INDEX_DX_L2_NPU0_RSVD6_RESERVED1 = 747,
    INDEX_DX_L2_NPU0_RSVD6_RESERVED0 = 748,
    INDEX_DX_L2_NPU0_PE1_DMA_CTRL = 749,
    INDEX_DX_L2_NPU0_PE1_DMA_CTRL_PE1_START_OP_EN = 750,
    INDEX_DX_L2_NPU0_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE = 751,
    INDEX_DX_L2_NPU0_PE1_DMA_CTRL_RESERVED0 = 752,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG0 = 753,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG0_PE1_RD_BN_TIME = 754,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG0_PE1_RD_BN_MODE = 755,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG0_PE1_RD_BN_SEL = 756,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG0_PE1_RD_BN_EN = 757,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG0_RESERVED0 = 758,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG1 = 759,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG1_PE1_RD_BN_STRIDE = 760,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG1_PE1_RD_BN_SIZE = 761,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG1_RESERVED0 = 762,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG2 = 763,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG2_PE1_RD_BN_BASE_ADDR = 764,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG3 = 765,
    INDEX_DX_L2_NPU0_PE1_DMA_BN_CFG3_PE1_WT_BN_BASE_ADDR = 766,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG0 = 767,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG0_PE1_RD_B_TIME = 768,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG0_PE1_RD_B_MODE = 769,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG0_PE1_RD_B_SEL = 770,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG0_PE1_RD_B_EN = 771,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG0_RESERVED0 = 772,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG1 = 773,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG1_PE1_RD_B_STRIDE = 774,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG1_PE1_RD_B_SIZE = 775,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG1_RESERVED0 = 776,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG2 = 777,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG2_PE1_RD_B_BASE_ADDR = 778,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG3 = 779,
    INDEX_DX_L2_NPU0_PE1_DMA_B_CFG3_PE1_WT_B_BASE_ADDR = 780,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG0 = 781,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG0_PE1_RD_MUL_TIME = 782,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG0_PE1_RD_MUL_MODE = 783,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG0_PE1_RD_MUL_SEL = 784,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG0_PE1_RD_MUL_EN = 785,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG0_RESERVED0 = 786,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG1 = 787,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG1_PE1_RD_MUL_STRIDE = 788,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG1_PE1_RD_MUL_SIZE = 789,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG1_RESERVED0 = 790,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG2 = 791,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG2_PE1_RD_MUL_BASE_ADDR = 792,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG3 = 793,
    INDEX_DX_L2_NPU0_PE1_DMA_MUL_CFG3_PE1_WT_MUL_BASE_ADDR = 794,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG0 = 795,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE = 796,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME = 797,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE = 798,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN = 799,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG0_RESERVED0 = 800,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG1 = 801,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE = 802,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG2 = 803,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR = 804,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG3 = 805,
    INDEX_DX_L2_NPU0_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR = 806,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG0 = 807,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_TIME = 808,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_MODE = 809,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_EN = 810,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG0_RESERVED0 = 811,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG1 = 812,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE = 813,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_SIZE = 814,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG2 = 815,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR = 816,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG3 = 817,
    INDEX_DX_L2_NPU0_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR = 818,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG0 = 819,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE = 820,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME = 821,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE = 822,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_EN = 823,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG0_RESERVED0 = 824,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG1 = 825,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE = 826,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG2 = 827,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR = 828,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG3 = 829,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE = 830,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG4 = 831,
    INDEX_DX_L2_NPU0_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR = 832,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG0 = 833,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE = 834,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME = 835,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG0_RESERVED1 = 836,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN = 837,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG0_RESERVED0 = 838,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG1 = 839,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE = 840,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG2 = 841,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR = 842,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG3 = 843,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE = 844,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG4 = 845,
    INDEX_DX_L2_NPU0_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR = 846,
    INDEX_DX_L2_NPU0_RSVD7 = 847,
    INDEX_DX_L2_NPU0_RSVD7_RESERVED3 = 848,
    INDEX_DX_L2_NPU0_RSVD7_RESERVED2 = 849,
    INDEX_DX_L2_NPU0_RSVD7_RESERVED1 = 850,
    INDEX_DX_L2_NPU0_RSVD7_RESERVED0 = 851,
    INDEX_DX_L2_NPU0_RSVD8 = 852,
    INDEX_DX_L2_NPU0_RSVD8_RESERVED3 = 853,
    INDEX_DX_L2_NPU0_RSVD8_RESERVED2 = 854,
    INDEX_DX_L2_NPU0_RSVD8_RESERVED1 = 855,
    INDEX_DX_L2_NPU0_RSVD8_RESERVED0 = 856,
};

/* Register access API */
/* DX_L2_SYSTEM.ID (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Id(void* base);
void Write_Dx_l2_system_Id(void* base, uint32_t val);
/* DX_L2_SYSTEM.ID.DEVICE_ID (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Id_DEVICE_ID(void* base);
void Write_Dx_l2_system_Id_DEVICE_ID(void* base, uint32_t val);

/* DX_L2_SYSTEM.STATUS (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Status(void* base);
void Write_Dx_l2_system_Status(void* base, uint32_t val);
/* DX_L2_SYSTEM.STATUS.IRQ_STEP (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Status_IRQ_STEP(void* base);
void Write_Dx_l2_system_Status_IRQ_STEP(void* base, uint32_t val);

/* DX_L2_SYSTEM.STATUS.IRQ_INF (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Status_IRQ_INF(void* base);
void Write_Dx_l2_system_Status_IRQ_INF(void* base, uint32_t val);

/* DX_L2_SYSTEM.STATUS.BUSY (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Status_BUSY(void* base);
void Write_Dx_l2_system_Status_BUSY(void* base, uint32_t val);

/* DX_L2_SYSTEM.STATUS.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Status_RESERVED0(void* base);
void Write_Dx_l2_system_Status_RESERVED0(void* base, uint32_t val);

/* DX_L2_SYSTEM.STATUS.ARGMAX_ID (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Status_ARGMAX_ID(void* base);
void Write_Dx_l2_system_Status_ARGMAX_ID(void* base, uint32_t val);

/* DX_L2_SYSTEM.MODE (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Mode(void* base);
void Write_Dx_l2_system_Mode(void* base, uint32_t val);
/* DX_L2_SYSTEM.MODE.LAST_CMD_NUM (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Mode_LAST_CMD_NUM(void* base);
void Write_Dx_l2_system_Mode_LAST_CMD_NUM(void* base, uint32_t val);

/* DX_L2_SYSTEM.MODE.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Mode_RESERVED0(void* base);
void Write_Dx_l2_system_Mode_RESERVED0(void* base, uint32_t val);

/* DX_L2_SYSTEM.MODE.AUTORUN_EN (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Mode_AUTORUN_EN(void* base);
void Write_Dx_l2_system_Mode_AUTORUN_EN(void* base, uint32_t val);

/* DX_L2_SYSTEM.MODE.IRQ_STEP_EN (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Mode_IRQ_STEP_EN(void* base);
void Write_Dx_l2_system_Mode_IRQ_STEP_EN(void* base, uint32_t val);

/* DX_L2_SYSTEM.MODE.IRQ_INF_EN (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Mode_IRQ_INF_EN(void* base);
void Write_Dx_l2_system_Mode_IRQ_INF_EN(void* base, uint32_t val);

/* DX_L2_SYSTEM.CMD (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Cmd(void* base);
void Write_Dx_l2_system_Cmd(void* base, uint32_t val);
/* DX_L2_SYSTEM.CMD.START (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Cmd_START(void* base);
void Write_Dx_l2_system_Cmd_START(void* base, uint32_t val);

/* DX_L2_SYSTEM.CMD.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Cmd_RESERVED0(void* base);
void Write_Dx_l2_system_Cmd_RESERVED0(void* base, uint32_t val);

/* DX_L2_SYSTEM.SWREG0 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Swreg0(void* base);
void Write_Dx_l2_system_Swreg0(void* base, uint32_t val);
/* DX_L2_SYSTEM.SWREG0.SWREG0 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Swreg0_SWREG0(void* base);
void Write_Dx_l2_system_Swreg0_SWREG0(void* base, uint32_t val);

/* DX_L2_SYSTEM.SWREG1 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Swreg1(void* base);
void Write_Dx_l2_system_Swreg1(void* base, uint32_t val);
/* DX_L2_SYSTEM.SWREG1.SWREG1 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Swreg1_SWREG1(void* base);
void Write_Dx_l2_system_Swreg1_SWREG1(void* base, uint32_t val);

/* DX_L2_SYSTEM.SWREG2 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Swreg2(void* base);
void Write_Dx_l2_system_Swreg2(void* base, uint32_t val);
/* DX_L2_SYSTEM.SWREG2.SWREG2 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Swreg2_SWREG2(void* base);
void Write_Dx_l2_system_Swreg2_SWREG2(void* base, uint32_t val);

/* DX_L2_SYSTEM.SWREG3 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Swreg3(void* base);
void Write_Dx_l2_system_Swreg3(void* base, uint32_t val);
/* DX_L2_SYSTEM.SWREG3.SWREG3 (Category: SYSTEM) */
uint32_t Read_Dx_l2_system_Swreg3_SWREG3(void* base);
void Write_Dx_l2_system_Swreg3_SWREG3(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp0(void* base);
void Write_Dx_l2_debug_Stamp0(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP0.LAYER_IDX (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp0_LAYER_IDX(void* base);
void Write_Dx_l2_debug_Stamp0_LAYER_IDX(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP0.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp0_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp0_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP0.STAMP_EN (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp0_STAMP_EN(void* base);
void Write_Dx_l2_debug_Stamp0_STAMP_EN(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP1 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp1(void* base);
void Write_Dx_l2_debug_Stamp1(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP1.CLK_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp1_CLK_CNT(void* base);
void Write_Dx_l2_debug_Stamp1_CLK_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP2 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp2(void* base);
void Write_Dx_l2_debug_Stamp2(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP2.DDR_RD_CNT_IN (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp2_DDR_RD_CNT_IN(void* base);
void Write_Dx_l2_debug_Stamp2_DDR_RD_CNT_IN(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP3 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp3(void* base);
void Write_Dx_l2_debug_Stamp3(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP3.DDR_RD_CNT_W (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp3_DDR_RD_CNT_W(void* base);
void Write_Dx_l2_debug_Stamp3_DDR_RD_CNT_W(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP4 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp4(void* base);
void Write_Dx_l2_debug_Stamp4(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP4.DDR_WR_CNT_OUT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp4_DDR_WR_CNT_OUT(void* base);
void Write_Dx_l2_debug_Stamp4_DDR_WR_CNT_OUT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP5 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp5(void* base);
void Write_Dx_l2_debug_Stamp5(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP5.CONV_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp5_CONV_CNT(void* base);
void Write_Dx_l2_debug_Stamp5_CONV_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP6 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp6(void* base);
void Write_Dx_l2_debug_Stamp6(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP6.IDLE_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp6_IDLE_CNT(void* base);
void Write_Dx_l2_debug_Stamp6_IDLE_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP7 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp7(void* base);
void Write_Dx_l2_debug_Stamp7(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP7.WAIT_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp7_WAIT_CNT(void* base);
void Write_Dx_l2_debug_Stamp7_WAIT_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP8 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp8(void* base);
void Write_Dx_l2_debug_Stamp8(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP8.BN_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp8_BN_CNT(void* base);
void Write_Dx_l2_debug_Stamp8_BN_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP9 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp9(void* base);
void Write_Dx_l2_debug_Stamp9(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP9.BIAS_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp9_BIAS_CNT(void* base);
void Write_Dx_l2_debug_Stamp9_BIAS_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP10 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp10(void* base);
void Write_Dx_l2_debug_Stamp10(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP10.MUL_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp10_MUL_CNT(void* base);
void Write_Dx_l2_debug_Stamp10_MUL_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP11 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp11(void* base);
void Write_Dx_l2_debug_Stamp11(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP11.ELEMENT_ADD_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp11_ELEMENT_ADD_CNT(void* base);
void Write_Dx_l2_debug_Stamp11_ELEMENT_ADD_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP12 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp12(void* base);
void Write_Dx_l2_debug_Stamp12(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP12.CLK_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp12_CLK_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp12_CLK_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP12.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp12_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp12_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP13 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp13(void* base);
void Write_Dx_l2_debug_Stamp13(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP13.DDR_RD_CNT_IN_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp13_DDR_RD_CNT_IN_SEL(void* base);
void Write_Dx_l2_debug_Stamp13_DDR_RD_CNT_IN_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP13.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp13_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp13_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP14 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp14(void* base);
void Write_Dx_l2_debug_Stamp14(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP14.DDR_RD_CNT_W_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp14_DDR_RD_CNT_W_SEL(void* base);
void Write_Dx_l2_debug_Stamp14_DDR_RD_CNT_W_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP14.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp14_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp14_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP15 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp15(void* base);
void Write_Dx_l2_debug_Stamp15(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP15.DDR_WR_CNT_OUT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp15_DDR_WR_CNT_OUT_SEL(void* base);
void Write_Dx_l2_debug_Stamp15_DDR_WR_CNT_OUT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP15.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp15_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp15_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP16 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp16(void* base);
void Write_Dx_l2_debug_Stamp16(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP16.CONV_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp16_CONV_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp16_CONV_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP16.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp16_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp16_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP17 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp17(void* base);
void Write_Dx_l2_debug_Stamp17(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP17.IDLE_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp17_IDLE_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp17_IDLE_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP17.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp17_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp17_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP18 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp18(void* base);
void Write_Dx_l2_debug_Stamp18(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP18.WAIT_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp18_WAIT_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp18_WAIT_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP18.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp18_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp18_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP19 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp19(void* base);
void Write_Dx_l2_debug_Stamp19(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP19.BN_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp19_BN_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp19_BN_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP19.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp19_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp19_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP20 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp20(void* base);
void Write_Dx_l2_debug_Stamp20(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP20.BIAS_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp20_BIAS_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp20_BIAS_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP20.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp20_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp20_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP21 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp21(void* base);
void Write_Dx_l2_debug_Stamp21(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP21.MUL_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp21_MUL_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp21_MUL_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP21.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp21_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp21_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP22 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp22(void* base);
void Write_Dx_l2_debug_Stamp22(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP22.ELEMENT_ADD_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp22_ELEMENT_ADD_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp22_ELEMENT_ADD_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP22.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp22_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp22_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP23 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp23(void* base);
void Write_Dx_l2_debug_Stamp23(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP23.DMA_RD_WR_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp23_DMA_RD_WR_CNT(void* base);
void Write_Dx_l2_debug_Stamp23_DMA_RD_WR_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP24 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp24(void* base);
void Write_Dx_l2_debug_Stamp24(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP24.DMA_RD_ONLY_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp24_DMA_RD_ONLY_CNT(void* base);
void Write_Dx_l2_debug_Stamp24_DMA_RD_ONLY_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP25 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp25(void* base);
void Write_Dx_l2_debug_Stamp25(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP25.DMA_WR_ONLY_CNT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp25_DMA_WR_ONLY_CNT(void* base);
void Write_Dx_l2_debug_Stamp25_DMA_WR_ONLY_CNT(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP26 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp26(void* base);
void Write_Dx_l2_debug_Stamp26(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP26.DMA_RD_WR_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp26_DMA_RD_WR_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp26_DMA_RD_WR_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP26.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp26_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp26_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP27 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp27(void* base);
void Write_Dx_l2_debug_Stamp27(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP27.DMA_RD_ONLY_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp27_DMA_RD_ONLY_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp27_DMA_RD_ONLY_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP27.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp27_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp27_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP28 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp28(void* base);
void Write_Dx_l2_debug_Stamp28(void* base, uint32_t val);
/* DX_L2_DEBUG.STAMP28.DMA_WR_ONLY_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp28_DMA_WR_ONLY_CNT_SEL(void* base);
void Write_Dx_l2_debug_Stamp28_DMA_WR_ONLY_CNT_SEL(void* base, uint32_t val);

/* DX_L2_DEBUG.STAMP28.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Stamp28_RESERVED0(void* base);
void Write_Dx_l2_debug_Stamp28_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum0(void* base);
void Write_Dx_l2_debug_Cksum0(void* base, uint32_t val);
/* DX_L2_DEBUG.CKSUM0.CKSUM_PE0_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum0_CKSUM_PE0_SFU_IN(void* base);
void Write_Dx_l2_debug_Cksum0_CKSUM_PE0_SFU_IN(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM1 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum1(void* base);
void Write_Dx_l2_debug_Cksum1(void* base, uint32_t val);
/* DX_L2_DEBUG.CKSUM1.CKSUM_PE1_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum1_CKSUM_PE1_SFU_IN(void* base);
void Write_Dx_l2_debug_Cksum1_CKSUM_PE1_SFU_IN(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM2 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum2(void* base);
void Write_Dx_l2_debug_Cksum2(void* base, uint32_t val);
/* DX_L2_DEBUG.CKSUM2.CKSUM_PE1_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum2_CKSUM_PE1_SFU_OUT(void* base);
void Write_Dx_l2_debug_Cksum2_CKSUM_PE1_SFU_OUT(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM2.CKSUM_PE0_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum2_CKSUM_PE0_SFU_OUT(void* base);
void Write_Dx_l2_debug_Cksum2_CKSUM_PE0_SFU_OUT(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM2.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum2_RESERVED0(void* base);
void Write_Dx_l2_debug_Cksum2_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM3 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum3(void* base);
void Write_Dx_l2_debug_Cksum3(void* base, uint32_t val);
/* DX_L2_DEBUG.CKSUM3.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum3_RESERVED0(void* base);
void Write_Dx_l2_debug_Cksum3_RESERVED0(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM3.CKSUM_ACC_RST (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum3_CKSUM_ACC_RST(void* base);
void Write_Dx_l2_debug_Cksum3_CKSUM_ACC_RST(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM3.CKSUM_EN (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum3_CKSUM_EN(void* base);
void Write_Dx_l2_debug_Cksum3_CKSUM_EN(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM4 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum4(void* base);
void Write_Dx_l2_debug_Cksum4(void* base, uint32_t val);
/* DX_L2_DEBUG.CKSUM4.CKSUM_PE0_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC(void* base);
void Write_Dx_l2_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM5 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum5(void* base);
void Write_Dx_l2_debug_Cksum5(void* base, uint32_t val);
/* DX_L2_DEBUG.CKSUM5.CKSUM_PE1_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC(void* base);
void Write_Dx_l2_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM6 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum6(void* base);
void Write_Dx_l2_debug_Cksum6(void* base, uint32_t val);
/* DX_L2_DEBUG.CKSUM6.CKSUM_PE1_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC(void* base);
void Write_Dx_l2_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM6.CKSUM_PE0_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC(void* base);
void Write_Dx_l2_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC(void* base, uint32_t val);

/* DX_L2_DEBUG.CKSUM6.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_l2_debug_Cksum6_RESERVED0(void* base);
void Write_Dx_l2_debug_Cksum6_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.AXI_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_base_addr_low(void* base);
void Write_Dx_l2_dma_Axi_base_addr_low(void* base, uint32_t val);
/* DX_L2_DMA.AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW(void* base);
void Write_Dx_l2_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW(void* base, uint32_t val);

/* DX_L2_DMA.AXI_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_base_addr_high(void* base);
void Write_Dx_l2_dma_Axi_base_addr_high(void* base, uint32_t val);
/* DX_L2_DMA.AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH(void* base);
void Write_Dx_l2_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_axi4_raddr(void* base);
void Write_Dx_l2_dma_Dma0_axi4_raddr(void* base, uint32_t val);
/* DX_L2_DMA.DMA0_AXI4_RADDR.DMA0_AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_axi4_raddr_DMA0_AXI4_RADDR(void* base);
void Write_Dx_l2_dma_Dma0_axi4_raddr_DMA0_AXI4_RADDR(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_axi4_waddr(void* base);
void Write_Dx_l2_dma_Dma0_axi4_waddr(void* base, uint32_t val);
/* DX_L2_DMA.DMA0_AXI4_WADDR.DMA0_AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_axi4_waddr_DMA0_AXI4_WADDR(void* base);
void Write_Dx_l2_dma_Dma0_axi4_waddr_DMA0_AXI4_WADDR(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_axi4_raddr(void* base);
void Write_Dx_l2_dma_Dma1_axi4_raddr(void* base, uint32_t val);
/* DX_L2_DMA.DMA1_AXI4_RADDR.DMA1_AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_axi4_raddr_DMA1_AXI4_RADDR(void* base);
void Write_Dx_l2_dma_Dma1_axi4_raddr_DMA1_AXI4_RADDR(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_axi4_waddr(void* base);
void Write_Dx_l2_dma_Dma1_axi4_waddr(void* base, uint32_t val);
/* DX_L2_DMA.DMA1_AXI4_WADDR.DMA1_AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_axi4_waddr_DMA1_AXI4_WADDR(void* base);
void Write_Dx_l2_dma_Dma1_axi4_waddr_DMA1_AXI4_WADDR(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_sram_dst_addr0(void* base);
void Write_Dx_l2_dma_Dma0_sram_dst_addr0(void* base, uint32_t val);
/* DX_L2_DMA.DMA0_SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_sram_dst_addr0_DMA0_SRAM_DST_ADDR0(void* base);
void Write_Dx_l2_dma_Dma0_sram_dst_addr0_DMA0_SRAM_DST_ADDR0(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_sram_dst_addr1(void* base);
void Write_Dx_l2_dma_Dma0_sram_dst_addr1(void* base, uint32_t val);
/* DX_L2_DMA.DMA0_SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_sram_dst_addr1_DMA0_SRAM_DST_ADDR1(void* base);
void Write_Dx_l2_dma_Dma0_sram_dst_addr1_DMA0_SRAM_DST_ADDR1(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_sram_src_addr(void* base);
void Write_Dx_l2_dma_Dma0_sram_src_addr(void* base, uint32_t val);
/* DX_L2_DMA.DMA0_SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_sram_src_addr_DMA0_SRAM_SRC_ADDR(void* base);
void Write_Dx_l2_dma_Dma0_sram_src_addr_DMA0_SRAM_SRC_ADDR(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_READ_SIZE (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_read_size(void* base);
void Write_Dx_l2_dma_Dma0_read_size(void* base, uint32_t val);
/* DX_L2_DMA.DMA0_READ_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_read_size_RESERVED1(void* base);
void Write_Dx_l2_dma_Dma0_read_size_RESERVED1(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_READ_SIZE.DMA0_READ_SIZE (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_read_size_DMA0_READ_SIZE(void* base);
void Write_Dx_l2_dma_Dma0_read_size_DMA0_READ_SIZE(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_READ_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_read_size_RESERVED0(void* base);
void Write_Dx_l2_dma_Dma0_read_size_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_write_size(void* base);
void Write_Dx_l2_dma_Dma0_write_size(void* base, uint32_t val);
/* DX_L2_DMA.DMA0_WRITE_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_write_size_RESERVED1(void* base);
void Write_Dx_l2_dma_Dma0_write_size_RESERVED1(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_WRITE_SIZE.DMA0_WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_write_size_DMA0_WRITE_SIZE(void* base);
void Write_Dx_l2_dma_Dma0_write_size_DMA0_WRITE_SIZE(void* base, uint32_t val);

/* DX_L2_DMA.DMA0_WRITE_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma0_write_size_RESERVED0(void* base);
void Write_Dx_l2_dma_Dma0_write_size_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_sram_dst_addr0(void* base);
void Write_Dx_l2_dma_Dma1_sram_dst_addr0(void* base, uint32_t val);
/* DX_L2_DMA.DMA1_SRAM_DST_ADDR0.DMA1_SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_sram_dst_addr0_DMA1_SRAM_DST_ADDR0(void* base);
void Write_Dx_l2_dma_Dma1_sram_dst_addr0_DMA1_SRAM_DST_ADDR0(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_sram_dst_addr1(void* base);
void Write_Dx_l2_dma_Dma1_sram_dst_addr1(void* base, uint32_t val);
/* DX_L2_DMA.DMA1_SRAM_DST_ADDR1.DMA1_SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_sram_dst_addr1_DMA1_SRAM_DST_ADDR1(void* base);
void Write_Dx_l2_dma_Dma1_sram_dst_addr1_DMA1_SRAM_DST_ADDR1(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_sram_src_addr(void* base);
void Write_Dx_l2_dma_Dma1_sram_src_addr(void* base, uint32_t val);
/* DX_L2_DMA.DMA1_SRAM_SRC_ADDR.DMA1_SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_sram_src_addr_DMA1_SRAM_SRC_ADDR(void* base);
void Write_Dx_l2_dma_Dma1_sram_src_addr_DMA1_SRAM_SRC_ADDR(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_READ_SIZE (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_read_size(void* base);
void Write_Dx_l2_dma_Dma1_read_size(void* base, uint32_t val);
/* DX_L2_DMA.DMA1_READ_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_read_size_RESERVED1(void* base);
void Write_Dx_l2_dma_Dma1_read_size_RESERVED1(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_READ_SIZE.DMA1_READ_SIZE (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_read_size_DMA1_READ_SIZE(void* base);
void Write_Dx_l2_dma_Dma1_read_size_DMA1_READ_SIZE(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_READ_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_read_size_RESERVED0(void* base);
void Write_Dx_l2_dma_Dma1_read_size_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_write_size(void* base);
void Write_Dx_l2_dma_Dma1_write_size(void* base, uint32_t val);
/* DX_L2_DMA.DMA1_WRITE_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_write_size_RESERVED1(void* base);
void Write_Dx_l2_dma_Dma1_write_size_RESERVED1(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_WRITE_SIZE.DMA1_WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_write_size_DMA1_WRITE_SIZE(void* base);
void Write_Dx_l2_dma_Dma1_write_size_DMA1_WRITE_SIZE(void* base, uint32_t val);

/* DX_L2_DMA.DMA1_WRITE_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma1_write_size_RESERVED0(void* base);
void Write_Dx_l2_dma_Dma1_write_size_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.DMA_CMD (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma_cmd(void* base);
void Write_Dx_l2_dma_Dma_cmd(void* base, uint32_t val);
/* DX_L2_DMA.DMA_CMD.DMA_START_CMD (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma_cmd_DMA_START_CMD(void* base);
void Write_Dx_l2_dma_Dma_cmd_DMA_START_CMD(void* base, uint32_t val);

/* DX_L2_DMA.DMA_CMD.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma_cmd_RESERVED0(void* base);
void Write_Dx_l2_dma_Dma_cmd_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.DMA_STATUS (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma_status(void* base);
void Write_Dx_l2_dma_Dma_status(void* base, uint32_t val);
/* DX_L2_DMA.DMA_STATUS.DMA_DONE_STATUS (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma_status_DMA_DONE_STATUS(void* base);
void Write_Dx_l2_dma_Dma_status_DMA_DONE_STATUS(void* base, uint32_t val);

/* DX_L2_DMA.DMA_STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Dma_status_RESERVED0(void* base);
void Write_Dx_l2_dma_Dma_status_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.SFR_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_base_addr_low(void* base);
void Write_Dx_l2_dma_Sfr_base_addr_low(void* base, uint32_t val);
/* DX_L2_DMA.SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW(void* base);
void Write_Dx_l2_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW(void* base, uint32_t val);

/* DX_L2_DMA.SFR_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_base_addr_high(void* base);
void Write_Dx_l2_dma_Sfr_base_addr_high(void* base, uint32_t val);
/* DX_L2_DMA.SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH(void* base);
void Write_Dx_l2_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH(void* base, uint32_t val);

/* DX_L2_DMA.SFR_ADDR_OFFS (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_addr_offs(void* base);
void Write_Dx_l2_dma_Sfr_addr_offs(void* base, uint32_t val);
/* DX_L2_DMA.SFR_ADDR_OFFS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_addr_offs_RESERVED0(void* base);
void Write_Dx_l2_dma_Sfr_addr_offs_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.SFR_ADDR_OFFS.SFR_ADDR_OFFS (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_addr_offs_SFR_ADDR_OFFS(void* base);
void Write_Dx_l2_dma_Sfr_addr_offs_SFR_ADDR_OFFS(void* base, uint32_t val);

/* DX_L2_DMA.SFR_START_ADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_start_addr(void* base);
void Write_Dx_l2_dma_Sfr_start_addr(void* base, uint32_t val);
/* DX_L2_DMA.SFR_START_ADDR.SFR_START_ADDR (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_start_addr_SFR_START_ADDR(void* base);
void Write_Dx_l2_dma_Sfr_start_addr_SFR_START_ADDR(void* base, uint32_t val);

/* DX_L2_DMA.SFR_START_ADDR.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_start_addr_RESERVED0(void* base);
void Write_Dx_l2_dma_Sfr_start_addr_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.SFR_MOVE_CNT (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_move_cnt(void* base);
void Write_Dx_l2_dma_Sfr_move_cnt(void* base, uint32_t val);
/* DX_L2_DMA.SFR_MOVE_CNT.SFR_MOVE_CNT (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_move_cnt_SFR_MOVE_CNT(void* base);
void Write_Dx_l2_dma_Sfr_move_cnt_SFR_MOVE_CNT(void* base, uint32_t val);

/* DX_L2_DMA.SFR_MOVE_CNT.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_move_cnt_RESERVED0(void* base);
void Write_Dx_l2_dma_Sfr_move_cnt_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.SFR_ID (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_id(void* base);
void Write_Dx_l2_dma_Sfr_id(void* base, uint32_t val);
/* DX_L2_DMA.SFR_ID.SFR_ID (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_id_SFR_ID(void* base);
void Write_Dx_l2_dma_Sfr_id_SFR_ID(void* base, uint32_t val);

/* DX_L2_DMA.SFR_ID.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_id_RESERVED0(void* base);
void Write_Dx_l2_dma_Sfr_id_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.SFR_DMA_STATUS (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_dma_status(void* base);
void Write_Dx_l2_dma_Sfr_dma_status(void* base, uint32_t val);
/* DX_L2_DMA.SFR_DMA_STATUS.SFR_DMA_DONE_STATUS (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS(void* base);
void Write_Dx_l2_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS(void* base, uint32_t val);

/* DX_L2_DMA.SFR_DMA_STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Sfr_dma_status_RESERVED0(void* base);
void Write_Dx_l2_dma_Sfr_dma_status_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.MISC (Category: DMA) */
uint32_t Read_Dx_l2_dma_Misc(void* base);
void Write_Dx_l2_dma_Misc(void* base, uint32_t val);
/* DX_L2_DMA.MISC.FLUSH_ENABLE (Category: DMA) */
uint32_t Read_Dx_l2_dma_Misc_FLUSH_ENABLE(void* base);
void Write_Dx_l2_dma_Misc_FLUSH_ENABLE(void* base, uint32_t val);

/* DX_L2_DMA.MISC.NPU_OP_HALT (Category: DMA) */
uint32_t Read_Dx_l2_dma_Misc_NPU_OP_HALT(void* base);
void Write_Dx_l2_dma_Misc_NPU_OP_HALT(void* base, uint32_t val);

/* DX_L2_DMA.MISC.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Misc_RESERVED0(void* base);
void Write_Dx_l2_dma_Misc_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.FLUSH_STATUS (Category: DMA) */
uint32_t Read_Dx_l2_dma_Flush_status(void* base);
void Write_Dx_l2_dma_Flush_status(void* base, uint32_t val);
/* DX_L2_DMA.FLUSH_STATUS.FLUSH_STATUS (Category: DMA) */
uint32_t Read_Dx_l2_dma_Flush_status_FLUSH_STATUS(void* base);
void Write_Dx_l2_dma_Flush_status_FLUSH_STATUS(void* base, uint32_t val);

/* DX_L2_DMA.FLUSH_STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Flush_status_RESERVED0(void* base);
void Write_Dx_l2_dma_Flush_status_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg0(void* base);
void Write_Dx_l2_dma_Axi_cfg0(void* base, uint32_t val);
/* DX_L2_DMA.AXI_CFG0.AXI_RDMA_BURST_LENGTH (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH(void* base);
void Write_Dx_l2_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG0.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg0_RESERVED0(void* base);
void Write_Dx_l2_dma_Axi_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG1 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg1(void* base);
void Write_Dx_l2_dma_Axi_cfg1(void* base, uint32_t val);
/* DX_L2_DMA.AXI_CFG1.AXI_WDMA_BURST_LENGTH (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH(void* base);
void Write_Dx_l2_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG1.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg1_RESERVED0(void* base);
void Write_Dx_l2_dma_Axi_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG2 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg2(void* base);
void Write_Dx_l2_dma_Axi_cfg2(void* base, uint32_t val);
/* DX_L2_DMA.AXI_CFG2.AXI_RDMA_MO (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg2_AXI_RDMA_MO(void* base);
void Write_Dx_l2_dma_Axi_cfg2_AXI_RDMA_MO(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG2.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg2_RESERVED0(void* base);
void Write_Dx_l2_dma_Axi_cfg2_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG3 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg3(void* base);
void Write_Dx_l2_dma_Axi_cfg3(void* base, uint32_t val);
/* DX_L2_DMA.AXI_CFG3.AXI_WDMA_MO (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg3_AXI_WDMA_MO(void* base);
void Write_Dx_l2_dma_Axi_cfg3_AXI_WDMA_MO(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG3.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg3_RESERVED0(void* base);
void Write_Dx_l2_dma_Axi_cfg3_RESERVED0(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG4 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg4(void* base);
void Write_Dx_l2_dma_Axi_cfg4(void* base, uint32_t val);
/* DX_L2_DMA.AXI_CFG4.AXI_4KB_BOUNDARY (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg4_AXI_4KB_BOUNDARY(void* base);
void Write_Dx_l2_dma_Axi_cfg4_AXI_4KB_BOUNDARY(void* base, uint32_t val);

/* DX_L2_DMA.AXI_CFG4.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_l2_dma_Axi_cfg4_RESERVED0(void* base);
void Write_Dx_l2_dma_Axi_cfg4_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.DATA_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Data_cfg0(void* base);
void Write_Dx_l2_npu0_Data_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.DATA_CFG0.FEATURE_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Data_cfg0_FEATURE_BIT_WIDTH(void* base);
void Write_Dx_l2_npu0_Data_cfg0_FEATURE_BIT_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.DATA_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Data_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Data_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.DATA_CFG0.FEATURE_DATA_TYPE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Data_cfg0_FEATURE_DATA_TYPE(void* base);
void Write_Dx_l2_npu0_Data_cfg0_FEATURE_DATA_TYPE(void* base, uint32_t val);

/* DX_L2_NPU0.DATA_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Data_cfg1(void* base);
void Write_Dx_l2_npu0_Data_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.DATA_CFG1.WEIGHT_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Data_cfg1_WEIGHT_BIT_WIDTH(void* base);
void Write_Dx_l2_npu0_Data_cfg1_WEIGHT_BIT_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.DATA_CFG1.BIAS_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Data_cfg1_BIAS_BIT_WIDTH(void* base);
void Write_Dx_l2_npu0_Data_cfg1_BIAS_BIT_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.DATA_CFG1.BN_COEFF_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Data_cfg1_BN_COEFF_BIT_WIDTH(void* base);
void Write_Dx_l2_npu0_Data_cfg1_BN_COEFF_BIT_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.DATA_CFG1.W_FEATURE_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Data_cfg1_W_FEATURE_BIT_WIDTH(void* base);
void Write_Dx_l2_npu0_Data_cfg1_W_FEATURE_BIT_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.IM2COL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Im2col(void* base);
void Write_Dx_l2_npu0_Im2col(void* base, uint32_t val);
/* DX_L2_NPU0.IM2COL.GLB2RF_RF_WSIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Im2col_GLB2RF_RF_WSIZE(void* base);
void Write_Dx_l2_npu0_Im2col_GLB2RF_RF_WSIZE(void* base, uint32_t val);

/* DX_L2_NPU0.IM2COL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Im2col_RESERVED0(void* base);
void Write_Dx_l2_npu0_Im2col_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.IM2COL.GLB2RF_WRITE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Im2col_GLB2RF_WRITE(void* base);
void Write_Dx_l2_npu0_Im2col_GLB2RF_WRITE(void* base, uint32_t val);

/* DX_L2_NPU0.IM2COL.GLB2RF_START (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Im2col_GLB2RF_START(void* base);
void Write_Dx_l2_npu0_Im2col_GLB2RF_START(void* base, uint32_t val);

/* DX_L2_NPU0.IM2COL.IMG2COL_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Im2col_IMG2COL_EN(void* base);
void Write_Dx_l2_npu0_Im2col_IMG2COL_EN(void* base, uint32_t val);

/* DX_L2_NPU0.CTRL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Ctrl(void* base);
void Write_Dx_l2_npu0_Ctrl(void* base, uint32_t val);
/* DX_L2_NPU0.CTRL.WINOGRAD_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Ctrl_WINOGRAD_EN(void* base);
void Write_Dx_l2_npu0_Ctrl_WINOGRAD_EN(void* base, uint32_t val);

/* DX_L2_NPU0.CTRL.FEATURE_COMPRESS_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Ctrl_FEATURE_COMPRESS_EN(void* base);
void Write_Dx_l2_npu0_Ctrl_FEATURE_COMPRESS_EN(void* base, uint32_t val);

/* DX_L2_NPU0.CTRL.WEIGHT_COMPRESS_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Ctrl_WEIGHT_COMPRESS_EN(void* base);
void Write_Dx_l2_npu0_Ctrl_WEIGHT_COMPRESS_EN(void* base, uint32_t val);

/* DX_L2_NPU0.CTRL.SKIP_CONNECTION_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Ctrl_SKIP_CONNECTION_EN(void* base);
void Write_Dx_l2_npu0_Ctrl_SKIP_CONNECTION_EN(void* base, uint32_t val);

/* DX_L2_NPU0.CTRL.SKIP_CONNECTION_TYPE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Ctrl_SKIP_CONNECTION_TYPE(void* base);
void Write_Dx_l2_npu0_Ctrl_SKIP_CONNECTION_TYPE(void* base, uint32_t val);

/* DX_L2_NPU0.CTRL.RESIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Ctrl_RESIZE(void* base);
void Write_Dx_l2_npu0_Ctrl_RESIZE(void* base, uint32_t val);

/* DX_L2_NPU0.CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Ctrl_RESERVED0(void* base);
void Write_Dx_l2_npu0_Ctrl_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.MISC (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Misc(void* base);
void Write_Dx_l2_npu0_Misc(void* base, uint32_t val);
/* DX_L2_NPU0.MISC.TILE_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Misc_TILE_NUM(void* base);
void Write_Dx_l2_npu0_Misc_TILE_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.MISC.LAYER_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Misc_LAYER_NUM(void* base);
void Write_Dx_l2_npu0_Misc_LAYER_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.ACTIVE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Active(void* base);
void Write_Dx_l2_npu0_Active(void* base, uint32_t val);
/* DX_L2_NPU0.ACTIVE.ACTIVE_CNT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Active_ACTIVE_CNT(void* base);
void Write_Dx_l2_npu0_Active_ACTIVE_CNT(void* base, uint32_t val);

/* DX_L2_NPU0.ACTIVE.ACTIVE_PERIOD (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Active_ACTIVE_PERIOD(void* base);
void Write_Dx_l2_npu0_Active_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_L2_NPU0.ACTIVE.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Active_RESERVED0(void* base);
void Write_Dx_l2_npu0_Active_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd0(void* base);
void Write_Dx_l2_npu0_Rsvd0(void* base, uint32_t val);
/* DX_L2_NPU0.RSVD0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Rsvd0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_CTRL.PRE_ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_PRE_ACT_MODE(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_PRE_ACT_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.PRE_MULT_COEFF_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_PRE_MULT_COEFF_SEL(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_PRE_MULT_COEFF_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_ACT_MODE(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_ACT_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.ACT_INOUT_CTRL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_ACT_INOUT_CTRL(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_ACT_INOUT_CTRL(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.POST_ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_POST_ACT_MODE(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_POST_ACT_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.SKIP_IN_TYPE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_SKIP_IN_TYPE(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_SKIP_IN_TYPE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.FLOAT2INT_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_FLOAT2INT_MODE(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_FLOAT2INT_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.POOL_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_POOL_MODE(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_POOL_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.POOL_WINSIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_POOL_WINSIZE(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_POOL_WINSIZE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.PRE_ADD_COEFF_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_PRE_ADD_COEFF_SEL(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_PRE_ADD_COEFF_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.SE_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_SE_EN(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_SE_EN(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.SE_WRITE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_SE_WRITE(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_SE_WRITE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.ARG_MAX_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_ARG_MAX_EN(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_ARG_MAX_EN(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CTRL.ARG_CLASS_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_ctrl_ARG_CLASS_NUM(void* base);
void Write_Dx_l2_npu0_Sfu_ctrl_ARG_CLASS_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_clip_max(void* base);
void Write_Dx_l2_npu0_Sfu_clip_max(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_CLIP_MAX.CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_clip_max_CLIP_MAX(void* base);
void Write_Dx_l2_npu0_Sfu_clip_max_CLIP_MAX(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_CLIP_MIN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_clip_min(void* base);
void Write_Dx_l2_npu0_Sfu_clip_min(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_CLIP_MIN.CLIP_MIN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_clip_min_CLIP_MIN(void* base);
void Write_Dx_l2_npu0_Sfu_clip_min_CLIP_MIN(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff0(void* base);
void Write_Dx_l2_npu0_Sfu_coeff0(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Sfu_coeff0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff1(void* base);
void Write_Dx_l2_npu0_Sfu_coeff1(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF1.PRE_ACT_MULT_COEFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base);
void Write_Dx_l2_npu0_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff2(void* base);
void Write_Dx_l2_npu0_Sfu_coeff2(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF2.PRE_ACT_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base);
void Write_Dx_l2_npu0_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff3(void* base);
void Write_Dx_l2_npu0_Sfu_coeff3(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF3.AVG_POOL_MULT_COEFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base);
void Write_Dx_l2_npu0_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff4(void* base);
void Write_Dx_l2_npu0_Sfu_coeff4(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF4.ACT_OFFSET_VAL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff4_ACT_OFFSET_VAL(void* base);
void Write_Dx_l2_npu0_Sfu_coeff4_ACT_OFFSET_VAL(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff5(void* base);
void Write_Dx_l2_npu0_Sfu_coeff5(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF5.SKIP_SCALE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff5_SKIP_SCALE(void* base);
void Write_Dx_l2_npu0_Sfu_coeff5_SKIP_SCALE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff6(void* base);
void Write_Dx_l2_npu0_Sfu_coeff6(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF6.LEAKY_RELU_SLOPE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff6_LEAKY_RELU_SLOPE(void* base);
void Write_Dx_l2_npu0_Sfu_coeff6_LEAKY_RELU_SLOPE(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff7(void* base);
void Write_Dx_l2_npu0_Sfu_coeff7(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF7.RELU6_CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff7_RELU6_CLIP_MAX(void* base);
void Write_Dx_l2_npu0_Sfu_coeff7_RELU6_CLIP_MAX(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff8(void* base);
void Write_Dx_l2_npu0_Sfu_coeff8(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF8.PAF_BOUNDARY0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff8_PAF_BOUNDARY0(void* base);
void Write_Dx_l2_npu0_Sfu_coeff8_PAF_BOUNDARY0(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff9(void* base);
void Write_Dx_l2_npu0_Sfu_coeff9(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF9.PAF_BOUNDARY1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff9_PAF_BOUNDARY1(void* base);
void Write_Dx_l2_npu0_Sfu_coeff9_PAF_BOUNDARY1(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff10(void* base);
void Write_Dx_l2_npu0_Sfu_coeff10(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF10.PAF_BOUNDARY2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff10_PAF_BOUNDARY2(void* base);
void Write_Dx_l2_npu0_Sfu_coeff10_PAF_BOUNDARY2(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff11(void* base);
void Write_Dx_l2_npu0_Sfu_coeff11(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF11.PAF_BOUNDARY3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff11_PAF_BOUNDARY3(void* base);
void Write_Dx_l2_npu0_Sfu_coeff11_PAF_BOUNDARY3(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff12(void* base);
void Write_Dx_l2_npu0_Sfu_coeff12(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF12.PAF_BOUNDARY4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff12_PAF_BOUNDARY4(void* base);
void Write_Dx_l2_npu0_Sfu_coeff12_PAF_BOUNDARY4(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff13(void* base);
void Write_Dx_l2_npu0_Sfu_coeff13(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF13.PAF_BOUNDARY5 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff13_PAF_BOUNDARY5(void* base);
void Write_Dx_l2_npu0_Sfu_coeff13_PAF_BOUNDARY5(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff14(void* base);
void Write_Dx_l2_npu0_Sfu_coeff14(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF14.PAF_BOUNDARY6 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff14_PAF_BOUNDARY6(void* base);
void Write_Dx_l2_npu0_Sfu_coeff14_PAF_BOUNDARY6(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff15(void* base);
void Write_Dx_l2_npu0_Sfu_coeff15(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF15.PAF_BOUNDARY7 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff15_PAF_BOUNDARY7(void* base);
void Write_Dx_l2_npu0_Sfu_coeff15_PAF_BOUNDARY7(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF16 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff16(void* base);
void Write_Dx_l2_npu0_Sfu_coeff16(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF16.PAF_BOUNDARY8 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff16_PAF_BOUNDARY8(void* base);
void Write_Dx_l2_npu0_Sfu_coeff16_PAF_BOUNDARY8(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF17 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff17(void* base);
void Write_Dx_l2_npu0_Sfu_coeff17(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF17.PAF_BOUNDARY9 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff17_PAF_BOUNDARY9(void* base);
void Write_Dx_l2_npu0_Sfu_coeff17_PAF_BOUNDARY9(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF18 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff18(void* base);
void Write_Dx_l2_npu0_Sfu_coeff18(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF18.PAF_BOUNDARY10 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff18_PAF_BOUNDARY10(void* base);
void Write_Dx_l2_npu0_Sfu_coeff18_PAF_BOUNDARY10(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF19 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff19(void* base);
void Write_Dx_l2_npu0_Sfu_coeff19(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF19.PAF_BOUNDARY11 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff19_PAF_BOUNDARY11(void* base);
void Write_Dx_l2_npu0_Sfu_coeff19_PAF_BOUNDARY11(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF20 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff20(void* base);
void Write_Dx_l2_npu0_Sfu_coeff20(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF20.PAF_BOUNDARY12 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff20_PAF_BOUNDARY12(void* base);
void Write_Dx_l2_npu0_Sfu_coeff20_PAF_BOUNDARY12(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF21 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff21(void* base);
void Write_Dx_l2_npu0_Sfu_coeff21(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF21.PAF_BOUNDARY13 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff21_PAF_BOUNDARY13(void* base);
void Write_Dx_l2_npu0_Sfu_coeff21_PAF_BOUNDARY13(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF22 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff22(void* base);
void Write_Dx_l2_npu0_Sfu_coeff22(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF22.PAF_BOUNDARY14 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff22_PAF_BOUNDARY14(void* base);
void Write_Dx_l2_npu0_Sfu_coeff22_PAF_BOUNDARY14(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF23 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff23(void* base);
void Write_Dx_l2_npu0_Sfu_coeff23(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF23.PAF_MULT_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff23_PAF_MULT_COEFF0(void* base);
void Write_Dx_l2_npu0_Sfu_coeff23_PAF_MULT_COEFF0(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF24 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff24(void* base);
void Write_Dx_l2_npu0_Sfu_coeff24(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF24.PAF_MULT_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff24_PAF_MULT_COEFF1(void* base);
void Write_Dx_l2_npu0_Sfu_coeff24_PAF_MULT_COEFF1(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF25 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff25(void* base);
void Write_Dx_l2_npu0_Sfu_coeff25(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF25.PAF_MULT_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff25_PAF_MULT_COEFF2(void* base);
void Write_Dx_l2_npu0_Sfu_coeff25_PAF_MULT_COEFF2(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF26 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff26(void* base);
void Write_Dx_l2_npu0_Sfu_coeff26(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF26.PAF_MULT_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff26_PAF_MULT_COEFF3(void* base);
void Write_Dx_l2_npu0_Sfu_coeff26_PAF_MULT_COEFF3(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF27 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff27(void* base);
void Write_Dx_l2_npu0_Sfu_coeff27(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF27.PAF_MULT_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff27_PAF_MULT_COEFF4(void* base);
void Write_Dx_l2_npu0_Sfu_coeff27_PAF_MULT_COEFF4(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF28 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff28(void* base);
void Write_Dx_l2_npu0_Sfu_coeff28(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF28.PAF_MULT_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff28_PAF_MULT_COEFF5(void* base);
void Write_Dx_l2_npu0_Sfu_coeff28_PAF_MULT_COEFF5(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF29 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff29(void* base);
void Write_Dx_l2_npu0_Sfu_coeff29(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF29.PAF_MULT_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff29_PAF_MULT_COEFF6(void* base);
void Write_Dx_l2_npu0_Sfu_coeff29_PAF_MULT_COEFF6(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF30 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff30(void* base);
void Write_Dx_l2_npu0_Sfu_coeff30(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF30.PAF_MULT_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff30_PAF_MULT_COEFF7(void* base);
void Write_Dx_l2_npu0_Sfu_coeff30_PAF_MULT_COEFF7(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF31 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff31(void* base);
void Write_Dx_l2_npu0_Sfu_coeff31(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF31.PAF_MULT_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff31_PAF_MULT_COEFF8(void* base);
void Write_Dx_l2_npu0_Sfu_coeff31_PAF_MULT_COEFF8(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF32 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff32(void* base);
void Write_Dx_l2_npu0_Sfu_coeff32(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF32.PAF_MULT_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff32_PAF_MULT_COEFF9(void* base);
void Write_Dx_l2_npu0_Sfu_coeff32_PAF_MULT_COEFF9(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF33 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff33(void* base);
void Write_Dx_l2_npu0_Sfu_coeff33(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF33.PAF_MULT_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff33_PAF_MULT_COEFF10(void* base);
void Write_Dx_l2_npu0_Sfu_coeff33_PAF_MULT_COEFF10(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF34 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff34(void* base);
void Write_Dx_l2_npu0_Sfu_coeff34(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF34.PAF_MULT_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff34_PAF_MULT_COEFF11(void* base);
void Write_Dx_l2_npu0_Sfu_coeff34_PAF_MULT_COEFF11(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF35 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff35(void* base);
void Write_Dx_l2_npu0_Sfu_coeff35(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF35.PAF_MULT_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff35_PAF_MULT_COEFF12(void* base);
void Write_Dx_l2_npu0_Sfu_coeff35_PAF_MULT_COEFF12(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF36 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff36(void* base);
void Write_Dx_l2_npu0_Sfu_coeff36(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF36.PAF_MULT_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff36_PAF_MULT_COEFF13(void* base);
void Write_Dx_l2_npu0_Sfu_coeff36_PAF_MULT_COEFF13(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF37 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff37(void* base);
void Write_Dx_l2_npu0_Sfu_coeff37(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF37.PAF_MULT_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff37_PAF_MULT_COEFF14(void* base);
void Write_Dx_l2_npu0_Sfu_coeff37_PAF_MULT_COEFF14(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF38 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff38(void* base);
void Write_Dx_l2_npu0_Sfu_coeff38(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF38.PAF_MULT_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff38_PAF_MULT_COEFF15(void* base);
void Write_Dx_l2_npu0_Sfu_coeff38_PAF_MULT_COEFF15(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF39 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff39(void* base);
void Write_Dx_l2_npu0_Sfu_coeff39(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF39.PAF_ADD_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff39_PAF_ADD_COEFF0(void* base);
void Write_Dx_l2_npu0_Sfu_coeff39_PAF_ADD_COEFF0(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF40 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff40(void* base);
void Write_Dx_l2_npu0_Sfu_coeff40(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF40.PAF_ADD_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff40_PAF_ADD_COEFF1(void* base);
void Write_Dx_l2_npu0_Sfu_coeff40_PAF_ADD_COEFF1(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF41 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff41(void* base);
void Write_Dx_l2_npu0_Sfu_coeff41(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF41.PAF_ADD_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff41_PAF_ADD_COEFF2(void* base);
void Write_Dx_l2_npu0_Sfu_coeff41_PAF_ADD_COEFF2(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF42 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff42(void* base);
void Write_Dx_l2_npu0_Sfu_coeff42(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF42.PAF_ADD_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff42_PAF_ADD_COEFF3(void* base);
void Write_Dx_l2_npu0_Sfu_coeff42_PAF_ADD_COEFF3(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF43 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff43(void* base);
void Write_Dx_l2_npu0_Sfu_coeff43(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF43.PAF_ADD_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff43_PAF_ADD_COEFF4(void* base);
void Write_Dx_l2_npu0_Sfu_coeff43_PAF_ADD_COEFF4(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF44 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff44(void* base);
void Write_Dx_l2_npu0_Sfu_coeff44(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF44.PAF_ADD_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff44_PAF_ADD_COEFF5(void* base);
void Write_Dx_l2_npu0_Sfu_coeff44_PAF_ADD_COEFF5(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF45 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff45(void* base);
void Write_Dx_l2_npu0_Sfu_coeff45(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF45.PAF_ADD_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff45_PAF_ADD_COEFF6(void* base);
void Write_Dx_l2_npu0_Sfu_coeff45_PAF_ADD_COEFF6(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF46 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff46(void* base);
void Write_Dx_l2_npu0_Sfu_coeff46(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF46.PAF_ADD_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff46_PAF_ADD_COEFF7(void* base);
void Write_Dx_l2_npu0_Sfu_coeff46_PAF_ADD_COEFF7(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF47 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff47(void* base);
void Write_Dx_l2_npu0_Sfu_coeff47(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF47.PAF_ADD_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff47_PAF_ADD_COEFF8(void* base);
void Write_Dx_l2_npu0_Sfu_coeff47_PAF_ADD_COEFF8(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF48 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff48(void* base);
void Write_Dx_l2_npu0_Sfu_coeff48(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF48.PAF_ADD_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff48_PAF_ADD_COEFF9(void* base);
void Write_Dx_l2_npu0_Sfu_coeff48_PAF_ADD_COEFF9(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF49 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff49(void* base);
void Write_Dx_l2_npu0_Sfu_coeff49(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF49.PAF_ADD_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff49_PAF_ADD_COEFF10(void* base);
void Write_Dx_l2_npu0_Sfu_coeff49_PAF_ADD_COEFF10(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF50 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff50(void* base);
void Write_Dx_l2_npu0_Sfu_coeff50(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF50.PAF_ADD_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff50_PAF_ADD_COEFF11(void* base);
void Write_Dx_l2_npu0_Sfu_coeff50_PAF_ADD_COEFF11(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF51 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff51(void* base);
void Write_Dx_l2_npu0_Sfu_coeff51(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF51.PAF_ADD_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff51_PAF_ADD_COEFF12(void* base);
void Write_Dx_l2_npu0_Sfu_coeff51_PAF_ADD_COEFF12(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF52 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff52(void* base);
void Write_Dx_l2_npu0_Sfu_coeff52(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF52.PAF_ADD_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff52_PAF_ADD_COEFF13(void* base);
void Write_Dx_l2_npu0_Sfu_coeff52_PAF_ADD_COEFF13(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF53 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff53(void* base);
void Write_Dx_l2_npu0_Sfu_coeff53(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF53.PAF_ADD_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff53_PAF_ADD_COEFF14(void* base);
void Write_Dx_l2_npu0_Sfu_coeff53_PAF_ADD_COEFF14(void* base, uint32_t val);

/* DX_L2_NPU0.SFU_COEFF54 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff54(void* base);
void Write_Dx_l2_npu0_Sfu_coeff54(void* base, uint32_t val);
/* DX_L2_NPU0.SFU_COEFF54.PAF_ADD_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Sfu_coeff54_PAF_ADD_COEFF15(void* base);
void Write_Dx_l2_npu0_Sfu_coeff54_PAF_ADD_COEFF15(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd1(void* base);
void Write_Dx_l2_npu0_Rsvd1(void* base, uint32_t val);
/* DX_L2_NPU0.RSVD1.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd1_RESERVED3(void* base);
void Write_Dx_l2_npu0_Rsvd1_RESERVED3(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD1.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd1_RESERVED2(void* base);
void Write_Dx_l2_npu0_Rsvd1_RESERVED2(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD1.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd1_RESERVED1(void* base);
void Write_Dx_l2_npu0_Rsvd1_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd1_RESERVED0(void* base);
void Write_Dx_l2_npu0_Rsvd1_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd2(void* base);
void Write_Dx_l2_npu0_Rsvd2(void* base, uint32_t val);
/* DX_L2_NPU0.RSVD2.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd2_RESERVED3(void* base);
void Write_Dx_l2_npu0_Rsvd2_RESERVED3(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD2.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd2_RESERVED2(void* base);
void Write_Dx_l2_npu0_Rsvd2_RESERVED2(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD2.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd2_RESERVED1(void* base);
void Write_Dx_l2_npu0_Rsvd2_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD2.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd2_RESERVED0(void* base);
void Write_Dx_l2_npu0_Rsvd2_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_IMG2COL0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_img2col0(void* base);
void Write_Dx_l2_npu0_Pe0_img2col0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_IMG2COL0.PE0_IMG2COL_CH_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_img2col0_PE0_IMG2COL_CH_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe0_img2col0_PE0_IMG2COL_CH_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_IMG2COL0.PE0_IMG2COL_LINE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_img2col0_PE0_IMG2COL_LINE_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe0_img2col0_PE0_IMG2COL_LINE_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_IMG2COL0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_img2col0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_img2col0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_IMG2COL0.PE0_IMG2COL_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_img2col0_PE0_IMG2COL_EN(void* base);
void Write_Dx_l2_npu0_Pe0_img2col0_PE0_IMG2COL_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_IMG2COL1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_img2col1(void* base);
void Write_Dx_l2_npu0_Pe0_img2col1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_IMG2COL1.PE0_IMG2COL_OUT_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_img2col1_PE0_IMG2COL_OUT_FEATURE_WIDTH(void* base);
void Write_Dx_l2_npu0_Pe0_img2col1_PE0_IMG2COL_OUT_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_IMG2COL1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_img2col1_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_img2col1_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_IMG2COL1.PE0_IMG2COL_OHEIGHT_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_img2col1_PE0_IMG2COL_OHEIGHT_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe0_img2col1_PE0_IMG2COL_OHEIGHT_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_FMT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_fmt(void* base);
void Write_Dx_l2_npu0_Pe0_fmt(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_FMT.PE0_FMT_FIRST_LINE_OPT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_fmt_PE0_FMT_FIRST_LINE_OPT(void* base);
void Write_Dx_l2_npu0_Pe0_fmt_PE0_FMT_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_FMT.PE0_FMT_FIRST_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_fmt_PE0_FMT_FIRST_VALID_NUM(void* base);
void Write_Dx_l2_npu0_Pe0_fmt_PE0_FMT_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_FMT.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_fmt_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_fmt_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_FMT.PE0_FMT_ENABLE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_fmt_PE0_FMT_ENABLE(void* base);
void Write_Dx_l2_npu0_Pe0_fmt_PE0_FMT_ENABLE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_FMT_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_fmt_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_fmt_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_FMT_CFG0.PE0_FMT_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_fmt_cfg0_PE0_FMT_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_fmt_cfg0_PE0_FMT_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_ADDR_GEN0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen0(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_ADDR_GEN0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_ADDR_GEN1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen1(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_ADDR_GEN2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen2(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen2(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_ADDR_GEN2.PE0_BN_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen2_PE0_BN_ADDR_GEN_MODE(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen2_PE0_BN_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_ADDR_GEN2.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen2_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen2_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_ADDR_GEN3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen3(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen3(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_ADDR_GEN3.PE0_BN_ADDR_GEN_MODE1_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen3_PE0_BN_ADDR_GEN_MODE1_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen3_PE0_BN_ADDR_GEN_MODE1_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_ADDR_GEN3.PE0_BN_ADDR_GEN_MODE1_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_addr_gen3_PE0_BN_ADDR_GEN_MODE1_MAX_NUM(void* base);
void Write_Dx_l2_npu0_Pe0_addr_gen3_PE0_BN_ADDR_GEN_MODE1_MAX_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CTRL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_ctrl(void* base);
void Write_Dx_l2_npu0_Pe0_ctrl(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CTRL.PE0_CONV_TYPE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_ctrl_PE0_CONV_TYPE(void* base);
void Write_Dx_l2_npu0_Pe0_ctrl_PE0_CONV_TYPE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CTRL.PE0_CONV_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_ctrl_PE0_CONV_EN(void* base);
void Write_Dx_l2_npu0_Pe0_ctrl_PE0_CONV_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_ctrl_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CTRL.PE0_SYSTOLIC_DEPTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base);
void Write_Dx_l2_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CTRL.PE0_SYSTOLIC_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base);
void Write_Dx_l2_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CTRL.PE0_SFUIN_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base);
void Write_Dx_l2_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG0.PE0_LAST_CONV_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base);
void Write_Dx_l2_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG0.PE0_LAST_CONV_MOD (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base);
void Write_Dx_l2_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg1(void* base);
void Write_Dx_l2_npu0_Pe0_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG1.PE0_OFEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base);
void Write_Dx_l2_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG1.PE0_OFEATURE_NUMBER (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base);
void Write_Dx_l2_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG1.PE0_OFEATURE_DISABLE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg1_PE0_OFEATURE_DISABLE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg1_PE0_OFEATURE_DISABLE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg2(void* base);
void Write_Dx_l2_npu0_Pe0_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG2.PE0_OFEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base);
void Write_Dx_l2_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG2.PE0_OFEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base);
void Write_Dx_l2_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG2.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg2_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg2_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg3(void* base);
void Write_Dx_l2_npu0_Pe0_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG3.PE0_FEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg3_PE0_FEATURE_CHANNEL(void* base);
void Write_Dx_l2_npu0_Pe0_cfg3_PE0_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG3.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg3_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg3_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg4(void* base);
void Write_Dx_l2_npu0_Pe0_cfg4(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG4.PE0_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg4_PE0_FEATURE_WIDTH(void* base);
void Write_Dx_l2_npu0_Pe0_cfg4_PE0_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG4.PE0_FEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base);
void Write_Dx_l2_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG4.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg4_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg4_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG5 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg5(void* base);
void Write_Dx_l2_npu0_Pe0_cfg5(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG5.PE0_FILTER_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg5_PE0_FILTER_CHANNEL(void* base);
void Write_Dx_l2_npu0_Pe0_cfg5_PE0_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG5.PE0_FILTER_NUMBER (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg5_PE0_FILTER_NUMBER(void* base);
void Write_Dx_l2_npu0_Pe0_cfg5_PE0_FILTER_NUMBER(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG6 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg6(void* base);
void Write_Dx_l2_npu0_Pe0_cfg6(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG6.PE0_FILTER_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg6_PE0_FILTER_WIDTH(void* base);
void Write_Dx_l2_npu0_Pe0_cfg6_PE0_FILTER_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG6.PE0_FILTER_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base);
void Write_Dx_l2_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg6_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG7 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg7(void* base);
void Write_Dx_l2_npu0_Pe0_cfg7(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG7.PE0_PAD_TOP_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG7.PE0_PAD_BOTTOM_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG7.PE0_PAD_LEFT_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG7.PE0_PAD_RIGHT_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG7.PE0_PAD_VALUE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_VALUE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg7_PE0_PAD_VALUE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG7.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg7_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg7_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG8 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg8(void* base);
void Write_Dx_l2_npu0_Pe0_cfg8(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG8.PE0_STRIDE_X (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg8_PE0_STRIDE_X(void* base);
void Write_Dx_l2_npu0_Pe0_cfg8_PE0_STRIDE_X(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG8.PE0_STRIDE_Y (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg8_PE0_STRIDE_Y(void* base);
void Write_Dx_l2_npu0_Pe0_cfg8_PE0_STRIDE_Y(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG8.PE0_DILATION_X (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg8_PE0_DILATION_X(void* base);
void Write_Dx_l2_npu0_Pe0_cfg8_PE0_DILATION_X(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG8.PE0_DILATION_Y (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg8_PE0_DILATION_Y(void* base);
void Write_Dx_l2_npu0_Pe0_cfg8_PE0_DILATION_Y(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG8.PE0_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG9 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg9(void* base);
void Write_Dx_l2_npu0_Pe0_cfg9(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG9.PE0_READ_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg9_PE0_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_cfg9_PE0_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG10 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg10(void* base);
void Write_Dx_l2_npu0_Pe0_cfg10(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG10.PE0_WRITE_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg10_PE0_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_cfg10_PE0_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG11 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg11(void* base);
void Write_Dx_l2_npu0_Pe0_cfg11(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG11.PE0_READ_WEIGHT_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg11_PE0_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_cfg11_PE0_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG12 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg12(void* base);
void Write_Dx_l2_npu0_Pe0_cfg12(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG12.PE0_BN_COEFF_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg12_PE0_BN_COEFF_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_cfg12_PE0_BN_COEFF_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG13 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg13(void* base);
void Write_Dx_l2_npu0_Pe0_cfg13(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG13.PE0_BIAS_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg13_PE0_BIAS_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_cfg13_PE0_BIAS_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG14 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg14(void* base);
void Write_Dx_l2_npu0_Pe0_cfg14(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG14.PE0_MUL_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg14_PE0_MUL_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_cfg14_PE0_MUL_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG15 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg15(void* base);
void Write_Dx_l2_npu0_Pe0_cfg15(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG15.PE0_ELEM_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg15_PE0_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_cfg15_PE0_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG16 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg16(void* base);
void Write_Dx_l2_npu0_Pe0_cfg16(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG16.PE0_ELEM_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg16_PE0_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe0_cfg16_PE0_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG16.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg16_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg16_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG17 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg17(void* base);
void Write_Dx_l2_npu0_Pe0_cfg17(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG17.PE0_WF_ADDR_MODE1_LINE_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg17_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg17_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG17.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg17_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg17_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG17.PE0_WF_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg17_PE0_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg17_PE0_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG18 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg18(void* base);
void Write_Dx_l2_npu0_Pe0_cfg18(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG18.PE0_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg18_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg18_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG19 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg19(void* base);
void Write_Dx_l2_npu0_Pe0_cfg19(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG19.PE0_WF_ADDR_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg19_PE0_WF_ADDR_LINE_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg19_PE0_WF_ADDR_LINE_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG19.PE0_WF_ADDR_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg19_PE0_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg19_PE0_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG20 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg20(void* base);
void Write_Dx_l2_npu0_Pe0_cfg20(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG20.PE0_WF_WRITE_CNT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg20_PE0_WF_WRITE_CNT(void* base);
void Write_Dx_l2_npu0_Pe0_cfg20_PE0_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG20.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg20_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG20.PE0_WF_RF2RF_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg20_PE0_WF_RF2RF_TIME(void* base);
void Write_Dx_l2_npu0_Pe0_cfg20_PE0_WF_RF2RF_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG21 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg21(void* base);
void Write_Dx_l2_npu0_Pe0_cfg21(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG21.PE0_WF_RF2RF_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg21_PE0_WF_RF2RF_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg21_PE0_WF_RF2RF_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG21.PE0_WF_RF2RF_ADDR_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg21_PE0_WF_RF2RF_ADDR_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_cfg21_PE0_WF_RF2RF_ADDR_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG22 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg22(void* base);
void Write_Dx_l2_npu0_Pe0_cfg22(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG22.PE0_WF_RF2RF_SRC_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg22_PE0_WF_RF2RF_SRC_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_cfg22_PE0_WF_RF2RF_SRC_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG23 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg23(void* base);
void Write_Dx_l2_npu0_Pe0_cfg23(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG23.PE0_WF_RF2RF_DST_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg23_PE0_WF_RF2RF_DST_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_cfg23_PE0_WF_RF2RF_DST_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG24 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg24(void* base);
void Write_Dx_l2_npu0_Pe0_cfg24(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG24.PE0_SFU_OUT_DATA_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg24_PE0_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_l2_npu0_Pe0_cfg24_PE0_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG24.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg24_RESERVED1(void* base);
void Write_Dx_l2_npu0_Pe0_cfg24_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG24.PE0_ST_ADDR_GEN_SHIFT_LEN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg24_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_l2_npu0_Pe0_cfg24_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG24.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg24_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg24_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG25 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg25(void* base);
void Write_Dx_l2_npu0_Pe0_cfg25(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_CFG25.PE0_ST_ADDR_GEN_MUL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_l2_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_CFG25.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_cfg25_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_VMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_vmem_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_vmem_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base);
void Write_Dx_l2_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_VMEM_CFG0.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_l2_npu0_Pe0_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_l2_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_VMEM_CFG0.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_l2_npu0_Pe0_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base);
void Write_Dx_l2_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_VMEM_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_l2_npu0_Pe0_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base);
void Write_Dx_l2_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_VMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_SMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_smem_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_smem_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_SMEM_CFG0.PE0_BN_BUFF_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_smem_cfg0_PE0_BN_BUFF_SEL(void* base);
void Write_Dx_l2_npu0_Pe0_smem_cfg0_PE0_BN_BUFF_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_SMEM_CFG0.PE0_B_BUFF_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_smem_cfg0_PE0_B_BUFF_SEL(void* base);
void Write_Dx_l2_npu0_Pe0_smem_cfg0_PE0_B_BUFF_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_SMEM_CFG0.PE0_MUL_BUFF_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_smem_cfg0_PE0_MUL_BUFF_SEL(void* base);
void Write_Dx_l2_npu0_Pe0_smem_cfg0_PE0_MUL_BUFF_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_SMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_smem_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_smem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_IMG2COL0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_img2col0(void* base);
void Write_Dx_l2_npu0_Pe1_img2col0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_IMG2COL0.PE1_IMG2COL_CH_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_img2col0_PE1_IMG2COL_CH_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe1_img2col0_PE1_IMG2COL_CH_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_IMG2COL0.PE1_IMG2COL_LINE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_img2col0_PE1_IMG2COL_LINE_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe1_img2col0_PE1_IMG2COL_LINE_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_IMG2COL0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_img2col0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_img2col0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_IMG2COL0.PE1_IMG2COL_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_img2col0_PE1_IMG2COL_EN(void* base);
void Write_Dx_l2_npu0_Pe1_img2col0_PE1_IMG2COL_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_IMG2COL1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_img2col1(void* base);
void Write_Dx_l2_npu0_Pe1_img2col1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_IMG2COL1.PE1_IMG2COL_OUT_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_img2col1_PE1_IMG2COL_OUT_FEATURE_WIDTH(void* base);
void Write_Dx_l2_npu0_Pe1_img2col1_PE1_IMG2COL_OUT_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_IMG2COL1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_img2col1_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_img2col1_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_IMG2COL1.PE1_IMG2COL_OHEIGHT_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_img2col1_PE1_IMG2COL_OHEIGHT_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe1_img2col1_PE1_IMG2COL_OHEIGHT_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_FMT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_fmt(void* base);
void Write_Dx_l2_npu0_Pe1_fmt(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_FMT.PE1_FMT_FIRST_LINE_OPT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_fmt_PE1_FMT_FIRST_LINE_OPT(void* base);
void Write_Dx_l2_npu0_Pe1_fmt_PE1_FMT_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_FMT.PE1_FMT_FIRST_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_fmt_PE1_FMT_FIRST_VALID_NUM(void* base);
void Write_Dx_l2_npu0_Pe1_fmt_PE1_FMT_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_FMT.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_fmt_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_fmt_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_FMT.PE1_FMT_ENABLE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_fmt_PE1_FMT_ENABLE(void* base);
void Write_Dx_l2_npu0_Pe1_fmt_PE1_FMT_ENABLE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_FMT_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_fmt_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_fmt_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_FMT_CFG0.PE1_FMT_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_fmt_cfg0_PE1_FMT_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_fmt_cfg0_PE1_FMT_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_ADDR_GEN0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen0(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_ADDR_GEN0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_ADDR_GEN1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen1(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_ADDR_GEN2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen2(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen2(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_ADDR_GEN2.PE1_BN_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen2_PE1_BN_ADDR_GEN_MODE(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen2_PE1_BN_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_ADDR_GEN2.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen2_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen2_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_ADDR_GEN3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen3(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen3(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_ADDR_GEN3.PE1_BN_ADDR_GEN_MODE1_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen3_PE1_BN_ADDR_GEN_MODE1_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen3_PE1_BN_ADDR_GEN_MODE1_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_ADDR_GEN3.PE1_BN_ADDR_GEN_MODE1_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_addr_gen3_PE1_BN_ADDR_GEN_MODE1_MAX_NUM(void* base);
void Write_Dx_l2_npu0_Pe1_addr_gen3_PE1_BN_ADDR_GEN_MODE1_MAX_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CTRL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_ctrl(void* base);
void Write_Dx_l2_npu0_Pe1_ctrl(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CTRL.PE1_CONV_TYPE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_ctrl_PE1_CONV_TYPE(void* base);
void Write_Dx_l2_npu0_Pe1_ctrl_PE1_CONV_TYPE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CTRL.PE1_CONV_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_ctrl_PE1_CONV_EN(void* base);
void Write_Dx_l2_npu0_Pe1_ctrl_PE1_CONV_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_ctrl_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CTRL.PE1_SYSTOLIC_DEPTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base);
void Write_Dx_l2_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CTRL.PE1_SYSTOLIC_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base);
void Write_Dx_l2_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CTRL.PE1_SFUIN_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base);
void Write_Dx_l2_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG0.PE1_LAST_CONV_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base);
void Write_Dx_l2_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG0.PE1_LAST_CONV_MOD (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base);
void Write_Dx_l2_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg1(void* base);
void Write_Dx_l2_npu0_Pe1_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG1.PE1_OFEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base);
void Write_Dx_l2_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG1.PE1_OFEATURE_NUMBER (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base);
void Write_Dx_l2_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG1.PE1_OFEATURE_DISABLE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg1_PE1_OFEATURE_DISABLE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg1_PE1_OFEATURE_DISABLE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg2(void* base);
void Write_Dx_l2_npu0_Pe1_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG2.PE1_OFEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base);
void Write_Dx_l2_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG2.PE1_OFEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base);
void Write_Dx_l2_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG2.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg2_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg2_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg3(void* base);
void Write_Dx_l2_npu0_Pe1_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG3.PE1_FEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg3_PE1_FEATURE_CHANNEL(void* base);
void Write_Dx_l2_npu0_Pe1_cfg3_PE1_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG3.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg3_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg3_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg4(void* base);
void Write_Dx_l2_npu0_Pe1_cfg4(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG4.PE1_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg4_PE1_FEATURE_WIDTH(void* base);
void Write_Dx_l2_npu0_Pe1_cfg4_PE1_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG4.PE1_FEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base);
void Write_Dx_l2_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG4.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg4_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg4_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG5 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg5(void* base);
void Write_Dx_l2_npu0_Pe1_cfg5(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG5.PE1_FILTER_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg5_PE1_FILTER_CHANNEL(void* base);
void Write_Dx_l2_npu0_Pe1_cfg5_PE1_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG5.PE1_FILTER_NUMBER (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg5_PE1_FILTER_NUMBER(void* base);
void Write_Dx_l2_npu0_Pe1_cfg5_PE1_FILTER_NUMBER(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG6 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg6(void* base);
void Write_Dx_l2_npu0_Pe1_cfg6(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG6.PE1_FILTER_WIDTH (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg6_PE1_FILTER_WIDTH(void* base);
void Write_Dx_l2_npu0_Pe1_cfg6_PE1_FILTER_WIDTH(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG6.PE1_FILTER_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base);
void Write_Dx_l2_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg6_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG7 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg7(void* base);
void Write_Dx_l2_npu0_Pe1_cfg7(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG7.PE1_PAD_TOP_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG7.PE1_PAD_BOTTOM_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG7.PE1_PAD_LEFT_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG7.PE1_PAD_RIGHT_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG7.PE1_PAD_VALUE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_VALUE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg7_PE1_PAD_VALUE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG7.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg7_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg7_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG8 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg8(void* base);
void Write_Dx_l2_npu0_Pe1_cfg8(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG8.PE1_STRIDE_X (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg8_PE1_STRIDE_X(void* base);
void Write_Dx_l2_npu0_Pe1_cfg8_PE1_STRIDE_X(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG8.PE1_STRIDE_Y (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg8_PE1_STRIDE_Y(void* base);
void Write_Dx_l2_npu0_Pe1_cfg8_PE1_STRIDE_Y(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG8.PE1_DILATION_X (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg8_PE1_DILATION_X(void* base);
void Write_Dx_l2_npu0_Pe1_cfg8_PE1_DILATION_X(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG8.PE1_DILATION_Y (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg8_PE1_DILATION_Y(void* base);
void Write_Dx_l2_npu0_Pe1_cfg8_PE1_DILATION_Y(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG8.PE1_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG9 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg9(void* base);
void Write_Dx_l2_npu0_Pe1_cfg9(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG9.PE1_READ_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg9_PE1_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_cfg9_PE1_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG10 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg10(void* base);
void Write_Dx_l2_npu0_Pe1_cfg10(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG10.PE1_WRITE_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg10_PE1_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_cfg10_PE1_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG11 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg11(void* base);
void Write_Dx_l2_npu0_Pe1_cfg11(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG11.PE1_READ_WEIGHT_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg11_PE1_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_cfg11_PE1_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG12 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg12(void* base);
void Write_Dx_l2_npu0_Pe1_cfg12(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG12.PE1_BN_COEFF_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg12_PE1_BN_COEFF_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_cfg12_PE1_BN_COEFF_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG13 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg13(void* base);
void Write_Dx_l2_npu0_Pe1_cfg13(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG13.PE1_BIAS_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg13_PE1_BIAS_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_cfg13_PE1_BIAS_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG14 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg14(void* base);
void Write_Dx_l2_npu0_Pe1_cfg14(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG14.PE1_MUL_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg14_PE1_MUL_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_cfg14_PE1_MUL_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG15 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg15(void* base);
void Write_Dx_l2_npu0_Pe1_cfg15(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG15.PE1_ELEM_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg15_PE1_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_cfg15_PE1_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG16 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg16(void* base);
void Write_Dx_l2_npu0_Pe1_cfg16(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG16.PE1_ELEM_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg16_PE1_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_l2_npu0_Pe1_cfg16_PE1_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG16.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg16_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg16_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG17 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg17(void* base);
void Write_Dx_l2_npu0_Pe1_cfg17(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG17.PE1_WF_ADDR_MODE1_LINE_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg17_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg17_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG17.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg17_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg17_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG17.PE1_WF_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg17_PE1_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg17_PE1_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG18 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg18(void* base);
void Write_Dx_l2_npu0_Pe1_cfg18(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG18.PE1_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg18_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg18_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG19 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg19(void* base);
void Write_Dx_l2_npu0_Pe1_cfg19(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG19.PE1_WF_ADDR_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg19_PE1_WF_ADDR_LINE_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg19_PE1_WF_ADDR_LINE_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG19.PE1_WF_ADDR_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg19_PE1_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg19_PE1_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG20 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg20(void* base);
void Write_Dx_l2_npu0_Pe1_cfg20(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG20.PE1_WF_WRITE_CNT (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg20_PE1_WF_WRITE_CNT(void* base);
void Write_Dx_l2_npu0_Pe1_cfg20_PE1_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG20.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg20_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG20.PE1_WF_RF2RF_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg20_PE1_WF_RF2RF_TIME(void* base);
void Write_Dx_l2_npu0_Pe1_cfg20_PE1_WF_RF2RF_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG21 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg21(void* base);
void Write_Dx_l2_npu0_Pe1_cfg21(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG21.PE1_WF_RF2RF_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg21_PE1_WF_RF2RF_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg21_PE1_WF_RF2RF_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG21.PE1_WF_RF2RF_ADDR_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg21_PE1_WF_RF2RF_ADDR_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_cfg21_PE1_WF_RF2RF_ADDR_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG22 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg22(void* base);
void Write_Dx_l2_npu0_Pe1_cfg22(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG22.PE1_WF_RF2RF_SRC_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg22_PE1_WF_RF2RF_SRC_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_cfg22_PE1_WF_RF2RF_SRC_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG23 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg23(void* base);
void Write_Dx_l2_npu0_Pe1_cfg23(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG23.PE1_WF_RF2RF_DST_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg23_PE1_WF_RF2RF_DST_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_cfg23_PE1_WF_RF2RF_DST_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG24 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg24(void* base);
void Write_Dx_l2_npu0_Pe1_cfg24(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG24.PE1_SFU_OUT_DATA_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg24_PE1_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_l2_npu0_Pe1_cfg24_PE1_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG24.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg24_RESERVED1(void* base);
void Write_Dx_l2_npu0_Pe1_cfg24_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG24.PE1_ST_ADDR_GEN_SHIFT_LEN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg24_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_l2_npu0_Pe1_cfg24_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG24.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg24_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg24_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG25 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg25(void* base);
void Write_Dx_l2_npu0_Pe1_cfg25(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_CFG25.PE1_ST_ADDR_GEN_MUL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_l2_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_CFG25.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_cfg25_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_VMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_vmem_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_vmem_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base);
void Write_Dx_l2_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_VMEM_CFG0.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_l2_npu0_Pe1_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_l2_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_VMEM_CFG0.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_l2_npu0_Pe1_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base);
void Write_Dx_l2_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_VMEM_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_l2_npu0_Pe1_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base);
void Write_Dx_l2_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_VMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_SMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_smem_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_smem_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_SMEM_CFG0.PE1_BN_BUFF_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_smem_cfg0_PE1_BN_BUFF_SEL(void* base);
void Write_Dx_l2_npu0_Pe1_smem_cfg0_PE1_BN_BUFF_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_SMEM_CFG0.PE1_B_BUFF_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_smem_cfg0_PE1_B_BUFF_SEL(void* base);
void Write_Dx_l2_npu0_Pe1_smem_cfg0_PE1_B_BUFF_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_SMEM_CFG0.PE1_MUL_BUFF_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_smem_cfg0_PE1_MUL_BUFF_SEL(void* base);
void Write_Dx_l2_npu0_Pe1_smem_cfg0_PE1_MUL_BUFF_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_SMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_smem_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_smem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_CTRL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_ctrl(void* base);
void Write_Dx_l2_npu0_Pe0_dma_ctrl(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_CTRL.PE0_START_OP_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_ctrl_PE0_START_OP_EN(void* base);
void Write_Dx_l2_npu0_Pe0_dma_ctrl_PE0_START_OP_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_ctrl_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_BN_CFG0.PE0_RD_BN_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg0_PE0_RD_BN_TIME(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg0_PE0_RD_BN_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG0.PE0_RD_BN_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg0_PE0_RD_BN_MODE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg0_PE0_RD_BN_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG0.PE0_RD_BN_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg0_PE0_RD_BN_SEL(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg0_PE0_RD_BN_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG0.PE0_RD_BN_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg0_PE0_RD_BN_EN(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg0_PE0_RD_BN_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg1(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_BN_CFG1.PE0_RD_BN_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg1_PE0_RD_BN_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg1_PE0_RD_BN_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG1.PE0_RD_BN_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg1_PE0_RD_BN_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg1_PE0_RD_BN_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg1_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg2(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_BN_CFG2.PE0_RD_BN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg2_PE0_RD_BN_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg2_PE0_RD_BN_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_BN_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg3(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_BN_CFG3.PE0_WT_BN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_bn_cfg3_PE0_WT_BN_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_bn_cfg3_PE0_WT_BN_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_B_CFG0.PE0_RD_B_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg0_PE0_RD_B_TIME(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg0_PE0_RD_B_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG0.PE0_RD_B_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg0_PE0_RD_B_MODE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg0_PE0_RD_B_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG0.PE0_RD_B_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg0_PE0_RD_B_SEL(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg0_PE0_RD_B_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG0.PE0_RD_B_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg0_PE0_RD_B_EN(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg0_PE0_RD_B_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg1(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_B_CFG1.PE0_RD_B_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg1_PE0_RD_B_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg1_PE0_RD_B_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG1.PE0_RD_B_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg1_PE0_RD_B_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg1_PE0_RD_B_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg1_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg2(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_B_CFG2.PE0_RD_B_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg2_PE0_RD_B_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg2_PE0_RD_B_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_B_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg3(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_B_CFG3.PE0_WT_B_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_b_cfg3_PE0_WT_B_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_b_cfg3_PE0_WT_B_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_MUL_CFG0.PE0_RD_MUL_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg0_PE0_RD_MUL_TIME(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg0_PE0_RD_MUL_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG0.PE0_RD_MUL_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg0_PE0_RD_MUL_MODE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg0_PE0_RD_MUL_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG0.PE0_RD_MUL_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg0_PE0_RD_MUL_SEL(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg0_PE0_RD_MUL_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG0.PE0_RD_MUL_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg0_PE0_RD_MUL_EN(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg0_PE0_RD_MUL_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg1(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_MUL_CFG1.PE0_RD_MUL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg1_PE0_RD_MUL_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg1_PE0_RD_MUL_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG1.PE0_RD_MUL_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg1_PE0_RD_MUL_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg1_PE0_RD_MUL_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg1_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg2(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_MUL_CFG2.PE0_RD_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg2_PE0_RD_MUL_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg2_PE0_RD_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_MUL_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg3(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_MUL_CFG3.PE0_WT_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_mul_cfg3_PE0_WT_MUL_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_mul_cfg3_PE0_WT_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_ELEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_ELEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_ELEM_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg1(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_ELEM_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg2(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_ELEM_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg3(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_W_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_W_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_W_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg1(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_W_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg2(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_W_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg3(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_INF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_INF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_INF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg1(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_INF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg2(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_INF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg3(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_INF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg4(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg4(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_OUTF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_OUTF_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_OUTF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_OUTF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg1(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_OUTF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg2(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_OUTF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg3(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE0_DMA_OUTF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg4(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg4(void* base, uint32_t val);
/* DX_L2_NPU0.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD5 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd5(void* base);
void Write_Dx_l2_npu0_Rsvd5(void* base, uint32_t val);
/* DX_L2_NPU0.RSVD5.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd5_RESERVED3(void* base);
void Write_Dx_l2_npu0_Rsvd5_RESERVED3(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD5.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd5_RESERVED2(void* base);
void Write_Dx_l2_npu0_Rsvd5_RESERVED2(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD5.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd5_RESERVED1(void* base);
void Write_Dx_l2_npu0_Rsvd5_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD5.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd5_RESERVED0(void* base);
void Write_Dx_l2_npu0_Rsvd5_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD6 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd6(void* base);
void Write_Dx_l2_npu0_Rsvd6(void* base, uint32_t val);
/* DX_L2_NPU0.RSVD6.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd6_RESERVED3(void* base);
void Write_Dx_l2_npu0_Rsvd6_RESERVED3(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD6.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd6_RESERVED2(void* base);
void Write_Dx_l2_npu0_Rsvd6_RESERVED2(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD6.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd6_RESERVED1(void* base);
void Write_Dx_l2_npu0_Rsvd6_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd6_RESERVED0(void* base);
void Write_Dx_l2_npu0_Rsvd6_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_CTRL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_ctrl(void* base);
void Write_Dx_l2_npu0_Pe1_dma_ctrl(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_CTRL.PE1_START_OP_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_ctrl_PE1_START_OP_EN(void* base);
void Write_Dx_l2_npu0_Pe1_dma_ctrl_PE1_START_OP_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_ctrl_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_BN_CFG0.PE1_RD_BN_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg0_PE1_RD_BN_TIME(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg0_PE1_RD_BN_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG0.PE1_RD_BN_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg0_PE1_RD_BN_MODE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg0_PE1_RD_BN_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG0.PE1_RD_BN_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg0_PE1_RD_BN_SEL(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg0_PE1_RD_BN_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG0.PE1_RD_BN_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg0_PE1_RD_BN_EN(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg0_PE1_RD_BN_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg1(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_BN_CFG1.PE1_RD_BN_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg1_PE1_RD_BN_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg1_PE1_RD_BN_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG1.PE1_RD_BN_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg1_PE1_RD_BN_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg1_PE1_RD_BN_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg1_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg2(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_BN_CFG2.PE1_RD_BN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg2_PE1_RD_BN_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg2_PE1_RD_BN_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_BN_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg3(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_BN_CFG3.PE1_WT_BN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_bn_cfg3_PE1_WT_BN_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_bn_cfg3_PE1_WT_BN_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_B_CFG0.PE1_RD_B_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg0_PE1_RD_B_TIME(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg0_PE1_RD_B_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG0.PE1_RD_B_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg0_PE1_RD_B_MODE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg0_PE1_RD_B_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG0.PE1_RD_B_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg0_PE1_RD_B_SEL(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg0_PE1_RD_B_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG0.PE1_RD_B_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg0_PE1_RD_B_EN(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg0_PE1_RD_B_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg1(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_B_CFG1.PE1_RD_B_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg1_PE1_RD_B_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg1_PE1_RD_B_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG1.PE1_RD_B_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg1_PE1_RD_B_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg1_PE1_RD_B_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg1_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg2(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_B_CFG2.PE1_RD_B_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg2_PE1_RD_B_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg2_PE1_RD_B_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_B_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg3(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_B_CFG3.PE1_WT_B_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_b_cfg3_PE1_WT_B_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_b_cfg3_PE1_WT_B_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_MUL_CFG0.PE1_RD_MUL_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg0_PE1_RD_MUL_TIME(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg0_PE1_RD_MUL_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG0.PE1_RD_MUL_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg0_PE1_RD_MUL_MODE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg0_PE1_RD_MUL_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG0.PE1_RD_MUL_SEL (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg0_PE1_RD_MUL_SEL(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg0_PE1_RD_MUL_SEL(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG0.PE1_RD_MUL_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg0_PE1_RD_MUL_EN(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg0_PE1_RD_MUL_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg1(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_MUL_CFG1.PE1_RD_MUL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg1_PE1_RD_MUL_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg1_PE1_RD_MUL_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG1.PE1_RD_MUL_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg1_PE1_RD_MUL_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg1_PE1_RD_MUL_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg1_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg2(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_MUL_CFG2.PE1_RD_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg2_PE1_RD_MUL_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg2_PE1_RD_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_MUL_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg3(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_MUL_CFG3.PE1_WT_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_mul_cfg3_PE1_WT_MUL_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_mul_cfg3_PE1_WT_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_ELEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_ELEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_ELEM_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg1(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_ELEM_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg2(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_ELEM_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg3(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_W_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_W_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_W_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg1(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_W_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg2(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_W_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg3(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_INF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_INF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_INF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg1(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_INF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg2(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_INF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg3(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_INF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg4(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg4(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_OUTF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg0(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_OUTF_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_OUTF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_OUTF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg1(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg1(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_OUTF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg2(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg2(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_OUTF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg3(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg3(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_L2_NPU0.PE1_DMA_OUTF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg4(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg4(void* base, uint32_t val);
/* DX_L2_NPU0.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_l2_npu0_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD7 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd7(void* base);
void Write_Dx_l2_npu0_Rsvd7(void* base, uint32_t val);
/* DX_L2_NPU0.RSVD7.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd7_RESERVED3(void* base);
void Write_Dx_l2_npu0_Rsvd7_RESERVED3(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD7.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd7_RESERVED2(void* base);
void Write_Dx_l2_npu0_Rsvd7_RESERVED2(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD7.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd7_RESERVED1(void* base);
void Write_Dx_l2_npu0_Rsvd7_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD7.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd7_RESERVED0(void* base);
void Write_Dx_l2_npu0_Rsvd7_RESERVED0(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD8 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd8(void* base);
void Write_Dx_l2_npu0_Rsvd8(void* base, uint32_t val);
/* DX_L2_NPU0.RSVD8.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd8_RESERVED3(void* base);
void Write_Dx_l2_npu0_Rsvd8_RESERVED3(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD8.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd8_RESERVED2(void* base);
void Write_Dx_l2_npu0_Rsvd8_RESERVED2(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD8.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd8_RESERVED1(void* base);
void Write_Dx_l2_npu0_Rsvd8_RESERVED1(void* base, uint32_t val);

/* DX_L2_NPU0.RSVD8.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_l2_npu0_Rsvd8_RESERVED0(void* base);
void Write_Dx_l2_npu0_Rsvd8_RESERVED0(void* base, uint32_t val);


extern std::vector<NpuReg> gNpuRegs_DX_L2[1];
extern std::vector<NpuReg> gNpuRmapRegs_DX_L2[1];
extern std::vector<NpuMemMap> gNpuMemMaps_DX_L2[1];

int DX_L2_VerifyGeneratedStruct(void);

} /* namespace dxrt */