--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SPI_top.twx SPI_top.ncd -o SPI_top.twr SPI_top.pcf -ucf
mojo2.ucf

Design file:              SPI_top.ncd
Physical constraint file: SPI_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 601 paths analyzed, 355 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.867ns.
--------------------------------------------------------------------------------

Paths for end point AVR/spi_slave/bit_ct_q_2 (SLICE_X8Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/cclk_detector/ready_q (FF)
  Destination:          AVR/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.850ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.547 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/cclk_detector/ready_q to AVR/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.391   AVR/cclk_detector/ready_q
                                                       AVR/cclk_detector/ready_q
    SLICE_X7Y10.A3       net (fanout=2)        1.765   AVR/cclk_detector/ready_q
    SLICE_X7Y10.AMUX     Tilo                  0.313   AVR/ready_spi_ss_AND_3_o_inv
                                                       AVR/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X8Y16.SR       net (fanout=1)        0.939   AVR/spi_slave/Mcount_bit_ct_q_val
    SLICE_X8Y16.CLK      Tsrck                 0.442   AVR/spi_slave/bit_ct_q<2>
                                                       AVR/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (1.146ns logic, 2.704ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/spi_slave/ss_q (FF)
  Destination:          AVR/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.854ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.547 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/spi_slave/ss_q to AVR/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.AQ       Tcko                  0.408   AVR/spi_slave/ss_q
                                                       AVR/spi_slave/ss_q
    SLICE_X7Y10.A5       net (fanout=4)        0.752   AVR/spi_slave/ss_q
    SLICE_X7Y10.AMUX     Tilo                  0.313   AVR/ready_spi_ss_AND_3_o_inv
                                                       AVR/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X8Y16.SR       net (fanout=1)        0.939   AVR/spi_slave/Mcount_bit_ct_q_val
    SLICE_X8Y16.CLK      Tsrck                 0.442   AVR/spi_slave/bit_ct_q<2>
                                                       AVR/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (1.163ns logic, 1.691ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point AVR/spi_slave/bit_ct_q_0 (SLICE_X8Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/cclk_detector/ready_q (FF)
  Destination:          AVR/spi_slave/bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.547 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/cclk_detector/ready_q to AVR/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.391   AVR/cclk_detector/ready_q
                                                       AVR/cclk_detector/ready_q
    SLICE_X7Y10.A3       net (fanout=2)        1.765   AVR/cclk_detector/ready_q
    SLICE_X7Y10.AMUX     Tilo                  0.313   AVR/ready_spi_ss_AND_3_o_inv
                                                       AVR/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X8Y16.SR       net (fanout=1)        0.939   AVR/spi_slave/Mcount_bit_ct_q_val
    SLICE_X8Y16.CLK      Tsrck                 0.425   AVR/spi_slave/bit_ct_q<2>
                                                       AVR/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.129ns logic, 2.704ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/spi_slave/ss_q (FF)
  Destination:          AVR/spi_slave/bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.547 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/spi_slave/ss_q to AVR/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.AQ       Tcko                  0.408   AVR/spi_slave/ss_q
                                                       AVR/spi_slave/ss_q
    SLICE_X7Y10.A5       net (fanout=4)        0.752   AVR/spi_slave/ss_q
    SLICE_X7Y10.AMUX     Tilo                  0.313   AVR/ready_spi_ss_AND_3_o_inv
                                                       AVR/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X8Y16.SR       net (fanout=1)        0.939   AVR/spi_slave/Mcount_bit_ct_q_val
    SLICE_X8Y16.CLK      Tsrck                 0.425   AVR/spi_slave/bit_ct_q<2>
                                                       AVR/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (1.146ns logic, 1.691ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point AVR/spi_slave/bit_ct_q_1 (SLICE_X8Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/cclk_detector/ready_q (FF)
  Destination:          AVR/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.547 - 0.529)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/cclk_detector/ready_q to AVR/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.391   AVR/cclk_detector/ready_q
                                                       AVR/cclk_detector/ready_q
    SLICE_X7Y10.A3       net (fanout=2)        1.765   AVR/cclk_detector/ready_q
    SLICE_X7Y10.AMUX     Tilo                  0.313   AVR/ready_spi_ss_AND_3_o_inv
                                                       AVR/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X8Y16.SR       net (fanout=1)        0.939   AVR/spi_slave/Mcount_bit_ct_q_val
    SLICE_X8Y16.CLK      Tsrck                 0.416   AVR/spi_slave/bit_ct_q<2>
                                                       AVR/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (1.120ns logic, 2.704ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/spi_slave/ss_q (FF)
  Destination:          AVR/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.828ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.547 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/spi_slave/ss_q to AVR/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.AQ       Tcko                  0.408   AVR/spi_slave/ss_q
                                                       AVR/spi_slave/ss_q
    SLICE_X7Y10.A5       net (fanout=4)        0.752   AVR/spi_slave/ss_q
    SLICE_X7Y10.AMUX     Tilo                  0.313   AVR/ready_spi_ss_AND_3_o_inv
                                                       AVR/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X8Y16.SR       net (fanout=1)        0.939   AVR/spi_slave/Mcount_bit_ct_q_val
    SLICE_X8Y16.CLK      Tsrck                 0.416   AVR/spi_slave/bit_ct_q<2>
                                                       AVR/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (1.137ns logic, 1.691ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAM/Mram_memory8 (SLICE_X12Y51.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addr_1 (FF)
  Destination:          RAM/Mram_memory8 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.040 - 0.039)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: addr_1 to RAM/Mram_memory8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.BQ      Tcko                  0.234   addr<3>
                                                       addr_1
    SLICE_X12Y51.D3      net (fanout=6)        0.271   addr<1>
    SLICE_X12Y51.CLK     Tah         (-Th)     0.172   led_2_OBUF
                                                       RAM/Mram_memory8
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.062ns logic, 0.271ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point RAM/Mram_memory7 (SLICE_X12Y51.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addr_1 (FF)
  Destination:          RAM/Mram_memory7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.040 - 0.039)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: addr_1 to RAM/Mram_memory7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.BQ      Tcko                  0.234   addr<3>
                                                       addr_1
    SLICE_X12Y51.D3      net (fanout=6)        0.271   addr<1>
    SLICE_X12Y51.CLK     Tah         (-Th)     0.172   led_2_OBUF
                                                       RAM/Mram_memory7
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.062ns logic, 0.271ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point RAM/Mram_memory5 (SLICE_X12Y51.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addr_1 (FF)
  Destination:          RAM/Mram_memory5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.040 - 0.039)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: addr_1 to RAM/Mram_memory5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.BQ      Tcko                  0.234   addr<3>
                                                       addr_1
    SLICE_X12Y51.D3      net (fanout=6)        0.271   addr<1>
    SLICE_X12Y51.CLK     Tah         (-Th)     0.172   led_2_OBUF
                                                       RAM/Mram_memory5
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.062ns logic, 0.271ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: led_2_OBUF/CLK
  Logical resource: RAM/Mram_memory8/CLK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: led_2_OBUF/CLK
  Logical resource: RAM/Mram_memory7/CLK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.867|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 601 paths, 0 nets, and 361 connections

Design statistics:
   Minimum period:   3.867ns{1}   (Maximum frequency: 258.598MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 13 12:28:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



