/*
 * Author: Jakub Standarski
 * Email: jstand.jakub.standarski@gmail.com
 *
 * Date: 20.09.2020
 *
 */

#ifndef STM32F407XX_H
    #define STM32F407XX_H

/*****************************************************************************/
/* HEADERS */
/*****************************************************************************/





/*****************************************************************************/
/* MEMORY MAP */
/*****************************************************************************/

#define APB1_BASE_ADDRESS 0x40000000U
#define APB2_BASE_ADDRESS 0x40010000U
#define AHB1_BASE_ADDRESS 0x40020000U
#define AHB2_BASE_ADDRESS 0x50000000U
#define AHB3_BASE_ADDRESS 0xA0000000U


#define TIM2_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x0000U)
#define TIM3_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x0400U) 
#define TIM4_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x0800U)
#define TIM5_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x0C00U)
#define TIM6_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x1000U)
#define TIM7_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x1400U)
#define TIM12_BASE_ADDRESS   (APB1_BASE_ADDRESS + 0x1800U)
#define TIM13_BASE_ADDRESS   (APB1_BASE_ADDRESS + 0x1C00U)
#define TIM14_BASE_ADDRESS   (APB1_BASE_ADDRESS + 0x2000U)
#define RTC_BASE_ADDRESS     (APB1_BASE_ADDRESS + 0x2800U)
#define WWDG_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x2C00U)
#define IWDG_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x3000U)
#define I2S2EXT_BASE_ADDRESS (APB1_BASE_ADDRESS + 0x3400U)
#define SPI2_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x3800U)
#define SPI3_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x3C00U)
#define I2S3EXT_BASE_ADDRESS (APB1_BASE_ADDRESS + 0x4000U)
#define USART2_BASE_ADDRESS  (APB1_BASE_ADDRESS + 0x4400U)
#define USART3_BASE_ADDRESS  (APB1_BASE_ADDRESS + 0x4800U)
#define UART4_BASE_ADDRESS   (APB1_BASE_ADDRESS + 0x4C00U)
#define UART5_BASE_ADDRESS   (APB1_BASE_ADDRESS + 0x5000U)
#define I2C1_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x5400U)
#define I2C2_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x5800U)
#define I2C3_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x5C00U)
#define CAN1_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x6400U)
#define CAN2_BASE_ADDRESS    (APB1_BASE_ADDRESS + 0x6800U)
#define PWR_BASE_ADDRESS     (APB1_BASE_ADDRESS + 0x7000U)
#define DAC_BASE_ADDRESS     (APB1_BASE_ADDRESS + 0x7400U)
#define UART7_BASE_ADDRESS   (APB1_BASE_ADDRESS + 0x7800U)
#define UART8_BASE_ADDRESS   (APB1_BASE_ADDRESS + 0x7C00U)


#define TIM1_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x0000U)
#define TIM8_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x0400U)
#define USART1_BASE_ADDRESS  (APB2_BASE_ADDRESS + 0x1000U)
#define USART6_BASE_ADDRESS  (APB2_BASE_ADDRESS + 0x1400U)
#define ADC1_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x2000U + 0x000U)
#define ADC2_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x2000U + 0x100U)
#define ADC3_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x2000U + 0x200U)
#define SDIO_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x2C00U)
#define SPI1_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x3000U)
#define SPI4_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x3400U)
#define SYSCFG_BASE_ADDRESS  (APB2_BASE_ADDRESS + 0x3800U)
#define EXTI_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x3C00U)
#define TIM9_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x4000U)
#define TIM10_BASE_ADDRESS   (APB2_BASE_ADDRESS + 0x4400U)
#define TIM11_BASE_ADDRESS   (APB2_BASE_ADDRESS + 0x4800U)
#define SPI5_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x5000U)
#define SPI6_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x5400U)
#define SAI1_BASE_ADDRESS    (APB2_BASE_ADDRESS + 0x5800U)
#define LCDTFT_BASE_ADDRESS  (APB2_BASE_ADDRESS + 0x6800U)


#define GPIOA_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x0000U)
#define GPIOB_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x0400U)
#define GPIOC_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x0800U)
#define GPIOD_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x0C00U)
#define GPIOE_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x1000U)
#define GPIOF_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x1400U)
#define GPIOG_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x1800U)
#define GPIOH_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x1C00U)
#define GPIOI_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x2000U)
#define GPIOJ_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x2400U)
#define GPIOK_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0x2800U)
#define CRC_BASE_ADDRESS     (AHB1_BASE_ADDRESS + 0x3000U)
#define RCC_BASE_ADDRESS     (AHB1_BASE_ADDRESS + 0x3800U)
#define FLASH_INTERFACE_BASE_ADDRESS (AHB1_BASE_ADDRESS + 0x3C00U)
#define BKPSRAM_BASE_ADDRESS (AHB1_BASE_ADDRESS + 0x4000U)
#define DMA1_BASE_ADDRESS    (AHB1_BASE_ADDRESS + 0x6000U)
#define DMA2_BASE_ADDRESS    (AHB1_BASE_ADDRESS + 0x6400U)
#define ETHERNET_BASE_ADDRESS (AHB1_BASE_ADDRESS + 0x8000U)
#define DMA2D_BASE_ADDRESS   (AHB1_BASE_ADDRESS + 0xB000U)
#define USB_OTG_HS_BASE_ADDRESS (AHB1_BASE_ADDRESS + 0x00020000U)


#define USB_OTG_FS_BASE_ADDRESS (AHB2_BASE_ADDRESS + 0x0000U)
#define DCMI_BASE_ADDRESS   (AHB2_BASE_ADDRESS + 0x00050000U)
#define CRYP_BASE_ADDRESS   (AHB2_BASE_ADDRESS + 0x00060000U)
#define HASH_BASE_ADDRESS   (AHB2_BASE_ADDRESS + 0x00060400U)
#define RNG_BASE_ADDRESS    (AHB2_BASE_ADDRESS + 0x00060800U)


#define FSMC_BASE_ADDRESS   (AHB3_BASE_ADDRESS + 0x0000U)



#endif /* STM32F407XX_H */

