#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561b678009e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x561b678204e0_0 .var/i "__vunit_check_count", 31 0;
v0x561b67813110_0 .var/str "__vunit_current_test";
v0x561b67814c20_0 .var/i "__vunit_fail_count", 31 0;
v0x561b67814f70_0 .var/i "__vunit_test_done", 31 0;
S_0x561b67808710 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x561b678009e0;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x561b678204e0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x561b67814c20_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x561b67814c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x561b67809780 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x561b678009e0;
 .timescale 0 0;
v0x561b6781f8f0_0 .var/i "failed", 31 0;
v0x561b67820130_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x561b67820130_0, 0, 32;
    %load/vec4 v0x561b67820130_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x561b6781f8f0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x561b67820130_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x561b67820130_0 {0 0 0};
T_1.2 ;
    %end;
S_0x561b67808ef0 .scope module, "async_fifo_random_traffic_tb" "async_fifo_random_traffic_tb" 4 14;
 .timescale -12 -12;
P_0x561b6780f7b0 .param/l "ADDR_WIDTH" 1 4 18, +C4<00000000000000000000000000000100>;
P_0x561b6780f7f0 .param/l "DATA_WIDTH" 1 4 17, +C4<00000000000000000000000000001000>;
P_0x561b6780f830 .param/l "DEPTH" 1 4 19, +C4<00000000000000000000000000010000>;
P_0x561b6780f870 .param/l "TRANSACTIONS" 1 4 22, +C4<00000000000000000001001110001000>;
v0x561b6786cf10_0 .net "empty", 0 0, L_0x561b6786e5c0;  1 drivers
v0x561b6786cfd0_0 .var/i "error_count", 31 0;
v0x561b6786d090 .array "expected_queue", 16 0, 7 0;
v0x561b6786d160_0 .net "full", 0 0, L_0x561b6787fc30;  1 drivers
v0x561b6786d230_0 .net "has_data", 0 0, L_0x561b6786e8d0;  1 drivers
v0x561b6786d320_0 .var "lfsr_data", 15 0;
v0x561b6786d3c0_0 .var "lfsr_rd", 15 0;
v0x561b6786d4a0_0 .var "lfsr_wr", 15 0;
v0x561b6786d580_0 .var/i "queue_count", 31 0;
v0x561b6786d6f0_0 .var/i "queue_head", 31 0;
v0x561b6786d7d0_0 .var/i "queue_tail", 31 0;
v0x561b6786d8b0_0 .var "rd_clk", 0 0;
v0x561b6786d950_0 .net "rd_data", 7 0, v0x561b67869920_0;  1 drivers
v0x561b6786da10_0 .var "rd_en", 0 0;
v0x561b6786dae0_0 .var/i "read_count", 31 0;
v0x561b6786db80_0 .var "read_val", 7 0;
v0x561b6786dc60_0 .var "rst", 0 0;
v0x561b6786dd00_0 .var "wr_clk", 0 0;
v0x561b6786ddf0_0 .var "wr_data", 7 0;
v0x561b6786deb0_0 .var "wr_en", 0 0;
v0x561b6786df80_0 .var/i "write_count", 31 0;
S_0x561b67854af0 .scope begin, "$unm_blk_40" "$unm_blk_40" 4 129, 4 129 0, S_0x561b67808ef0;
 .timescale -12 -12;
v0x561b678157b0_0 .var/i "threshold", 31 0;
E_0x561b677a2aa0 .event posedge, v0x561b67855e90_0;
E_0x561b677a4570 .event posedge, v0x561b67856830_0;
S_0x561b67854db0 .scope begin, "$unm_blk_55" "$unm_blk_55" 4 204, 4 204 0, S_0x561b67808ef0;
 .timescale -12 -12;
v0x561b67854fb0_0 .var/i "rd_threshold", 31 0;
v0x561b67855090_0 .var/i "wr_threshold", 31 0;
S_0x561b67855170 .scope begin, "$unm_blk_70" "$unm_blk_70" 4 281, 4 281 0, S_0x561b67808ef0;
 .timescale -12 -12;
v0x561b67855380_0 .var/i "rd_threshold", 31 0;
v0x561b67855460_0 .var/i "wr_threshold", 31 0;
S_0x561b67855540 .scope module, "DUT" "async_fifo" 4 59, 5 11 0, S_0x561b67808ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x561b67818040 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x561b67818080 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x561b678180c0 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x561b67818100 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x561b67818140 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x561b67820380 .functor NOT 1, v0x561b6786a180_0, C4<0>, C4<0>, C4<0>;
L_0x561b6787f020 .functor XOR 1, L_0x561b6787f560, L_0x561b6787f600, C4<0>, C4<0>;
L_0x561b678128a0 .functor AND 1, L_0x561b6787f390, L_0x561b6787f020, C4<1>, C4<1>;
L_0x561b67814a80 .functor OR 1, v0x561b678591b0_0, v0x561b6786af30_0, C4<0>, C4<0>;
L_0x561b67814e10 .functor NOT 1, L_0x561b6787f830, C4<0>, C4<0>, C4<0>;
L_0x561b67815650 .functor AND 1, v0x561b6786deb0_0, L_0x561b67814e10, C4<1>, C4<1>;
L_0x561b678800a0 .functor AND 1, v0x561b6786da10_0, L_0x561b67880000, C4<1>, C4<1>;
L_0x7fe48cacf018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b67857750_0 .net/2u *"_ivl_10", 0 0, L_0x7fe48cacf018;  1 drivers
v0x561b67857850_0 .net *"_ivl_14", 0 0, L_0x561b6786e790;  1 drivers
L_0x7fe48cacf060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b67857910_0 .net/2u *"_ivl_16", 0 0, L_0x7fe48cacf060;  1 drivers
v0x561b67857a00_0 .net *"_ivl_18", 0 0, L_0x561b67820380;  1 drivers
L_0x7fe48cacf0a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x561b67857ae0_0 .net/2u *"_ivl_24", 31 0, L_0x7fe48cacf0a8;  1 drivers
L_0x7fe48cacf0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b67857c10_0 .net/2u *"_ivl_26", 0 0, L_0x7fe48cacf0f0;  1 drivers
v0x561b67857cf0_0 .net *"_ivl_28", 5 0, L_0x561b6787ec00;  1 drivers
v0x561b67857dd0_0 .net *"_ivl_30", 31 0, L_0x561b6787eda0;  1 drivers
L_0x7fe48cacf138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b67857eb0_0 .net *"_ivl_33", 25 0, L_0x7fe48cacf138;  1 drivers
v0x561b67857f90_0 .net *"_ivl_34", 31 0, L_0x561b6787eee0;  1 drivers
v0x561b67858070_0 .net *"_ivl_39", 3 0, L_0x561b6787f180;  1 drivers
v0x561b67858150_0 .net *"_ivl_41", 3 0, L_0x561b6787f2a0;  1 drivers
v0x561b67858230_0 .net *"_ivl_42", 0 0, L_0x561b6787f390;  1 drivers
v0x561b678582f0_0 .net *"_ivl_45", 0 0, L_0x561b6787f560;  1 drivers
v0x561b678583d0_0 .net *"_ivl_47", 0 0, L_0x561b6787f600;  1 drivers
v0x561b678584b0_0 .net *"_ivl_48", 0 0, L_0x561b6787f020;  1 drivers
v0x561b67858570_0 .net *"_ivl_51", 0 0, L_0x561b678128a0;  1 drivers
L_0x7fe48cacf180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b67858630_0 .net/2u *"_ivl_52", 0 0, L_0x7fe48cacf180;  1 drivers
L_0x7fe48cacf1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b67858710_0 .net/2u *"_ivl_54", 0 0, L_0x7fe48cacf1c8;  1 drivers
v0x561b678587f0_0 .net *"_ivl_58", 31 0, L_0x561b6787f9c0;  1 drivers
L_0x7fe48cacf210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b678588d0_0 .net *"_ivl_61", 25 0, L_0x7fe48cacf210;  1 drivers
L_0x7fe48cacf258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b678589b0_0 .net/2u *"_ivl_62", 31 0, L_0x7fe48cacf258;  1 drivers
v0x561b67858a90_0 .net *"_ivl_64", 0 0, L_0x561b6787f6a0;  1 drivers
L_0x7fe48cacf2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b67858b50_0 .net/2u *"_ivl_66", 0 0, L_0x7fe48cacf2a0;  1 drivers
v0x561b67858c30_0 .net *"_ivl_68", 0 0, L_0x561b67814a80;  1 drivers
v0x561b67858d10_0 .net *"_ivl_72", 0 0, L_0x561b67814e10;  1 drivers
v0x561b67858df0_0 .net *"_ivl_77", 0 0, L_0x561b67880000;  1 drivers
v0x561b67858eb0_0 .net *"_ivl_8", 0 0, L_0x561b6786e470;  1 drivers
v0x561b67858f70_0 .net "empty", 0 0, L_0x561b6786e5c0;  alias, 1 drivers
v0x561b67859030_0 .net "full", 0 0, L_0x561b6787fc30;  alias, 1 drivers
v0x561b678590f0_0 .net "full_i", 0 0, L_0x561b6787f830;  1 drivers
v0x561b678591b0_0 .var "full_reg", 0 0;
v0x561b67859270_0 .net "has_data", 0 0, L_0x561b6786e8d0;  alias, 1 drivers
v0x561b67859540_0 .net "occup", 4 0, L_0x561b6786eb00;  1 drivers
v0x561b67859620 .array "ram", 0 15, 7 0;
v0x561b67869880_0 .net "rd_clk", 0 0, v0x561b6786d8b0_0;  1 drivers
v0x561b67869920_0 .var "rd_data", 7 0;
v0x561b678699e0_0 .net "rd_en", 0 0, v0x561b6786da10_0;  1 drivers
v0x561b67869aa0_0 .net "rd_en_i", 0 0, L_0x561b678800a0;  1 drivers
v0x561b67869b60_0 .var "rd_ptr", 4 0;
v0x561b67869c40_0 .net "rd_ptr_dec", 4 0, L_0x561b6786e340;  1 drivers
v0x561b67869d20_0 .net "rd_ptr_gray", 4 0, L_0x561b6786e140;  1 drivers
v0x561b67869e00_0 .var "rd_ptr_gray_r", 4 0;
v0x561b67869ee0_0 .var "rd_ptr_s1", 4 0;
v0x561b67869fc0_0 .var "rd_ptr_s2", 4 0;
v0x561b6786a0a0_0 .var "rd_ptr_sync", 4 0;
v0x561b6786a180_0 .var "rd_rst", 0 0;
v0x561b6786a240_0 .var "rd_rst_cnt", 2 0;
v0x561b6786a320_0 .net "rst", 0 0, v0x561b6786dc60_0;  1 drivers
v0x561b6786a3c0_0 .net "rst_sr", 0 0, v0x561b67856050_0;  1 drivers
v0x561b6786a490_0 .net "rst_sw", 0 0, v0x561b67856a20_0;  1 drivers
v0x561b6786a560_0 .net "space", 5 0, L_0x561b6787f090;  1 drivers
v0x561b6786a600_0 .net "wr_clk", 0 0, v0x561b6786dd00_0;  1 drivers
v0x561b6786a6d0_0 .net "wr_data", 7 0, v0x561b6786ddf0_0;  1 drivers
v0x561b6786a790_0 .net "wr_en", 0 0, v0x561b6786deb0_0;  1 drivers
v0x561b6786a850_0 .net "wr_en_i", 0 0, L_0x561b67815650;  1 drivers
v0x561b6786a910_0 .var "wr_ptr", 4 0;
v0x561b6786a9f0_0 .net "wr_ptr_dec", 4 0, L_0x561b6786e240;  1 drivers
v0x561b6786aad0_0 .net "wr_ptr_gray", 4 0, L_0x561b6786e020;  1 drivers
v0x561b6786abb0_0 .var "wr_ptr_gray_r", 4 0;
v0x561b6786ac90_0 .var "wr_ptr_s1", 4 0;
v0x561b6786ad70_0 .var "wr_ptr_s2", 4 0;
v0x561b6786ae50_0 .var "wr_ptr_sync", 4 0;
v0x561b6786af30_0 .var "wr_rst", 0 0;
v0x561b6786aff0_0 .var "wr_rst_cnt", 2 0;
L_0x561b6786e020 .ufunc/vec4 TD_async_fifo_random_traffic_tb.DUT.binary2gray, 5, v0x561b6786a910_0 (v0x561b678571b0_0) S_0x561b67856e10;
L_0x561b6786e140 .ufunc/vec4 TD_async_fifo_random_traffic_tb.DUT.binary2gray, 5, v0x561b67869b60_0 (v0x561b678571b0_0) S_0x561b67856e10;
L_0x561b6786e240 .ufunc/vec4 TD_async_fifo_random_traffic_tb.DUT.gray2binary, 5, v0x561b6786ad70_0 (v0x561b67857660_0) S_0x561b678572a0;
L_0x561b6786e340 .ufunc/vec4 TD_async_fifo_random_traffic_tb.DUT.gray2binary, 5, v0x561b67869fc0_0 (v0x561b67857660_0) S_0x561b678572a0;
L_0x561b6786e470 .cmp/eq 5, v0x561b67869b60_0, v0x561b6786ae50_0;
L_0x561b6786e5c0 .functor MUXZ 1, v0x561b6786a180_0, L_0x7fe48cacf018, L_0x561b6786e470, C4<>;
L_0x561b6786e790 .cmp/eq 5, v0x561b67869b60_0, v0x561b6786ae50_0;
L_0x561b6786e8d0 .functor MUXZ 1, L_0x561b67820380, L_0x7fe48cacf060, L_0x561b6786e790, C4<>;
L_0x561b6786eb00 .arith/sub 5, v0x561b6786a910_0, v0x561b6786a0a0_0;
L_0x561b6787ec00 .concat [ 5 1 0 0], L_0x561b6786eb00, L_0x7fe48cacf0f0;
L_0x561b6787eda0 .concat [ 6 26 0 0], L_0x561b6787ec00, L_0x7fe48cacf138;
L_0x561b6787eee0 .arith/sub 32, L_0x7fe48cacf0a8, L_0x561b6787eda0;
L_0x561b6787f090 .part L_0x561b6787eee0, 0, 6;
L_0x561b6787f180 .part v0x561b6786a910_0, 0, 4;
L_0x561b6787f2a0 .part v0x561b6786a0a0_0, 0, 4;
L_0x561b6787f390 .cmp/eq 4, L_0x561b6787f180, L_0x561b6787f2a0;
L_0x561b6787f560 .part v0x561b6786a910_0, 4, 1;
L_0x561b6787f600 .part v0x561b6786a0a0_0, 4, 1;
L_0x561b6787f830 .functor MUXZ 1, L_0x7fe48cacf1c8, L_0x7fe48cacf180, L_0x561b678128a0, C4<>;
L_0x561b6787f9c0 .concat [ 6 26 0 0], L_0x561b6787f090, L_0x7fe48cacf210;
L_0x561b6787f6a0 .cmp/ge 32, L_0x7fe48cacf258, L_0x561b6787f9c0;
L_0x561b6787fc30 .functor MUXZ 1, L_0x561b67814a80, L_0x7fe48cacf2a0, L_0x561b6787f6a0, C4<>;
L_0x561b67880000 .reduce/nor L_0x561b6786e5c0;
S_0x561b67855a90 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x561b67855540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x561b67831f40 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x561b67831f80 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x561b67855e90_0 .net "clk", 0 0, v0x561b6786d8b0_0;  alias, 1 drivers
v0x561b67855f70_0 .net "din", 0 0, v0x561b6786dc60_0;  alias, 1 drivers
v0x561b67856050_0 .var "dout", 0 0;
v0x561b67856140_0 .net "rst", 0 0, v0x561b6786dc60_0;  alias, 1 drivers
v0x561b67856210_0 .var "sync_r1", 0 0;
v0x561b67856320_0 .var "sync_r2", 0 0;
E_0x561b677a3fe0 .event posedge, v0x561b67855f70_0, v0x561b67855e90_0;
S_0x561b67856480 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x561b67855540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x561b67855ce0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x561b67855d20 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x561b67856830_0 .net "clk", 0 0, v0x561b6786dd00_0;  alias, 1 drivers
v0x561b67856910_0 .net "din", 0 0, v0x561b6786dc60_0;  alias, 1 drivers
v0x561b67856a20_0 .var "dout", 0 0;
v0x561b67856ae0_0 .net "rst", 0 0, v0x561b6786dc60_0;  alias, 1 drivers
v0x561b67856b80_0 .var "sync_r1", 0 0;
v0x561b67856cb0_0 .var "sync_r2", 0 0;
E_0x561b677a4fd0 .event posedge, v0x561b67855f70_0, v0x561b67856830_0;
S_0x561b67856e10 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x561b67855540;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x561b67856e10
v0x561b678570d0_0 .var/i "i", 31 0;
v0x561b678571b0_0 .var "input_value", 4 0;
TD_async_fifo_random_traffic_tb.DUT.binary2gray ;
    %load/vec4 v0x561b678571b0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b678570d0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x561b678570d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x561b678571b0_0;
    %load/vec4 v0x561b678570d0_0;
    %part/s 1;
    %load/vec4 v0x561b678571b0_0;
    %load/vec4 v0x561b678570d0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x561b678570d0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x561b678570d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b678570d0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x561b678572a0 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x561b67855540;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x561b678572a0
v0x561b67857580_0 .var/i "i", 31 0;
v0x561b67857660_0 .var "input_value", 4 0;
TD_async_fifo_random_traffic_tb.DUT.gray2binary ;
    %load/vec4 v0x561b67857660_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561b67857580_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x561b67857580_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x561b67857660_0;
    %load/vec4 v0x561b67857580_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x561b67857580_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x561b67857580_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x561b67857580_0;
    %subi 1, 0, 32;
    %store/vec4 v0x561b67857580_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x561b6786b680 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 429, 4 429 0, S_0x561b67808ef0;
 .timescale -12 -12;
S_0x561b6786b810 .scope begin, "completion_thread" "completion_thread" 4 444, 4 444 0, S_0x561b6786b680;
 .timescale -12 -12;
E_0x561b677a6ba0 .event anyedge, v0x561b67814f70_0;
S_0x561b6786ba50 .scope begin, "timeout_thread" "timeout_thread" 4 431, 4 431 0, S_0x561b6786b680;
 .timescale -12 -12;
S_0x561b6786bc50 .scope autotask, "lfsr_step_data" "lfsr_step_data" 4 91, 4 91 0, S_0x561b67808ef0;
 .timescale -12 -12;
v0x561b6786be30_0 .var "feedback", 0 0;
TD_async_fifo_random_traffic_tb.lfsr_step_data ;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 1, 14, 5;
    %xor;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 1, 12, 5;
    %xor;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 1, 3, 3;
    %xor;
    %store/vec4 v0x561b6786be30_0, 0, 1;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x561b6786be30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b6786d320_0, 0;
    %end;
S_0x561b6786bef0 .scope autotask, "lfsr_step_rd" "lfsr_step_rd" 4 85, 4 85 0, S_0x561b67808ef0;
 .timescale -12 -12;
v0x561b6786c0d0_0 .var "feedback", 0 0;
TD_async_fifo_random_traffic_tb.lfsr_step_rd ;
    %load/vec4 v0x561b6786d3c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x561b6786d3c0_0;
    %parti/s 1, 14, 5;
    %xor;
    %load/vec4 v0x561b6786d3c0_0;
    %parti/s 1, 12, 5;
    %xor;
    %load/vec4 v0x561b6786d3c0_0;
    %parti/s 1, 3, 3;
    %xor;
    %store/vec4 v0x561b6786c0d0_0, 0, 1;
    %load/vec4 v0x561b6786d3c0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x561b6786c0d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b6786d3c0_0, 0;
    %end;
S_0x561b6786c1b0 .scope autotask, "lfsr_step_wr" "lfsr_step_wr" 4 79, 4 79 0, S_0x561b67808ef0;
 .timescale -12 -12;
v0x561b6786c390_0 .var "feedback", 0 0;
TD_async_fifo_random_traffic_tb.lfsr_step_wr ;
    %load/vec4 v0x561b6786d4a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x561b6786d4a0_0;
    %parti/s 1, 14, 5;
    %xor;
    %load/vec4 v0x561b6786d4a0_0;
    %parti/s 1, 12, 5;
    %xor;
    %load/vec4 v0x561b6786d4a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %store/vec4 v0x561b6786c390_0, 0, 1;
    %load/vec4 v0x561b6786d4a0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x561b6786c390_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b6786d4a0_0, 0;
    %end;
S_0x561b6786c470 .scope autotask, "queue_init" "queue_init" 4 98, 4 98 0, S_0x561b67808ef0;
 .timescale -12 -12;
TD_async_fifo_random_traffic_tb.queue_init ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786d6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786d7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786d580_0, 0, 32;
    %end;
S_0x561b6786c6e0 .scope autofunction.vec4.s8, "queue_pop" "queue_pop" 4 110, 4 110 0, S_0x561b67808ef0;
 .timescale -12 -12;
v0x561b6786c870_0 .var "data", 7 0;
; Variable queue_pop is vec4 return value of scope S_0x561b6786c6e0
TD_async_fifo_random_traffic_tb.queue_pop ;
    %ix/getv/s 4, v0x561b6786d6f0_0;
    %load/vec4a v0x561b6786d090, 4;
    %store/vec4 v0x561b6786c870_0, 0, 8;
    %load/vec4 v0x561b6786d6f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 17, 0, 32;
    %mod/s;
    %store/vec4 v0x561b6786d6f0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x561b6786d580_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x561b6786d580_0, 0, 32;
    %load/vec4 v0x561b6786c870_0;
    %ret/vec4 0, 0, 8;  Assign to queue_pop (store_vec4_to_lval)
    %disable/flow S_0x561b6786c6e0;
    %end;
S_0x561b6786ca50 .scope autotask, "queue_push" "queue_push" 4 104, 4 104 0, S_0x561b67808ef0;
 .timescale -12 -12;
v0x561b6786cc30_0 .var "data", 7 0;
TD_async_fifo_random_traffic_tb.queue_push ;
    %load/vec4 v0x561b6786cc30_0;
    %ix/getv/s 4, v0x561b6786d7d0_0;
    %store/vec4a v0x561b6786d090, 4, 0;
    %load/vec4 v0x561b6786d7d0_0;
    %addi 1, 0, 32;
    %pushi/vec4 17, 0, 32;
    %mod/s;
    %store/vec4 v0x561b6786d7d0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786d580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786d580_0, 0, 32;
    %end;
S_0x561b6786cd30 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 119, 4 119 0, S_0x561b67808ef0;
 .timescale -12 -12;
TD_async_fifo_random_traffic_tb.wait_reset_complete ;
T_10.10 ;
    %load/vec4 v0x561b6786af30_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.12, 8;
    %load/vec4 v0x561b6786a180_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.12;
    %jmp/0xz T_10.11, 8;
    %wait E_0x561b677a4570;
    %jmp T_10.10;
T_10.11 ;
    %pushi/vec4 5, 0, 32;
T_10.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.14, 5;
    %jmp/1 T_10.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b677a4570;
    %jmp T_10.13;
T_10.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x561b678009e0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b678204e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b67814c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b67814f70_0, 0, 32;
    %pushi/str "";
    %store/str v0x561b67813110_0;
    %end;
    .thread T_11, $init;
    .scope S_0x561b67856480;
T_12 ;
    %wait E_0x561b677a4fd0;
    %load/vec4 v0x561b67856ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b67856b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b67856cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b67856a20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561b67856910_0;
    %assign/vec4 v0x561b67856b80_0, 0;
    %load/vec4 v0x561b67856b80_0;
    %assign/vec4 v0x561b67856cb0_0, 0;
    %load/vec4 v0x561b67856cb0_0;
    %assign/vec4 v0x561b67856a20_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561b67855a90;
T_13 ;
    %wait E_0x561b677a3fe0;
    %load/vec4 v0x561b67856140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b67856210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b67856320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b67856050_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x561b67855f70_0;
    %assign/vec4 v0x561b67856210_0, 0;
    %load/vec4 v0x561b67856210_0;
    %assign/vec4 v0x561b67856320_0, 0;
    %load/vec4 v0x561b67856320_0;
    %assign/vec4 v0x561b67856050_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561b67855540;
T_14 ;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b6786ac90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b6786ad70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b6786ae50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b67869e00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x561b67869d20_0;
    %assign/vec4 v0x561b67869e00_0, 0;
    %load/vec4 v0x561b6786abb0_0;
    %assign/vec4 v0x561b6786ac90_0, 0;
    %load/vec4 v0x561b6786ac90_0;
    %assign/vec4 v0x561b6786ad70_0, 0;
    %load/vec4 v0x561b6786a9f0_0;
    %assign/vec4 v0x561b6786ae50_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561b67855540;
T_15 ;
    %wait E_0x561b677a4570;
    %load/vec4 v0x561b6786af30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b67869ee0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b67869fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b6786a0a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b6786abb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x561b6786aad0_0;
    %assign/vec4 v0x561b6786abb0_0, 0;
    %load/vec4 v0x561b67869e00_0;
    %assign/vec4 v0x561b67869ee0_0, 0;
    %load/vec4 v0x561b67869ee0_0;
    %assign/vec4 v0x561b67869fc0_0, 0;
    %load/vec4 v0x561b67869c40_0;
    %assign/vec4 v0x561b6786a0a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561b67855540;
T_16 ;
    %wait E_0x561b677a4570;
    %load/vec4 v0x561b6786af30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b678591b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b678591b0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561b67855540;
T_17 ;
    %wait E_0x561b677a4570;
    %load/vec4 v0x561b6786a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x561b6786aff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786af30_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x561b6786aff0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x561b6786aff0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x561b6786aff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786af30_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786af30_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x561b67855540;
T_18 ;
    %wait E_0x561b677a4570;
    %load/vec4 v0x561b6786af30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b6786a910_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x561b6786a790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0x561b678590f0_0;
    %nor/r;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x561b6786a910_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561b6786a910_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x561b67855540;
T_19 ;
    %wait E_0x561b677a4570;
    %load/vec4 v0x561b6786a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x561b6786a6d0_0;
    %load/vec4 v0x561b6786a910_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b67859620, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561b67855540;
T_20 ;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786a3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x561b6786a240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786a180_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x561b6786a240_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x561b6786a240_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x561b6786a240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786a180_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786a180_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x561b67855540;
T_21 ;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b67869b60_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x561b678699e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0x561b67858f70_0;
    %nor/r;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x561b67869b60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561b67869b60_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x561b67855540;
T_22 ;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b67869aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x561b67869b60_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561b67859620, 4;
    %assign/vec4 v0x561b67869920_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x561b67808ef0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b6786dd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b6786d8b0_0, 0, 1;
    %pushi/vec4 44257, 0, 16;
    %store/vec4 v0x561b6786d4a0_0, 0, 16;
    %pushi/vec4 23130, 0, 16;
    %store/vec4 v0x561b6786d3c0_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x561b6786d320_0, 0, 16;
    %end;
    .thread T_23, $init;
    .scope S_0x561b67808ef0;
T_24 ;
    %delay 10000, 0;
    %load/vec4 v0x561b6786dd00_0;
    %nor/r;
    %assign/vec4 v0x561b6786dd00_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x561b67808ef0;
T_25 ;
    %delay 10500, 0;
    %load/vec4 v0x561b6786d8b0_0;
    %nor/r;
    %assign/vec4 v0x561b6786d8b0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x561b67808ef0;
T_26 ;
    %vpi_call/w 4 74 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 75 "$dumpvars" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x561b67854af0;
T_27 ;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v0x561b678157b0_0, 0, 32;
    %end;
    .thread T_27, $init;
    .scope S_0x561b67854db0;
T_28 ;
    %pushi/vec4 52428, 0, 32;
    %store/vec4 v0x561b67855090_0, 0, 32;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v0x561b67854fb0_0, 0, 32;
    %end;
    .thread T_28, $init;
    .scope S_0x561b67855170;
T_29 ;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v0x561b67855460_0, 0, 32;
    %pushi/vec4 52428, 0, 32;
    %store/vec4 v0x561b67855380_0, 0, 32;
    %end;
    .thread T_29, $init;
    .scope S_0x561b67808ef0;
T_30 ;
    %pushi/str "Random-Balanced";
    %store/str v0x561b67813110_0;
    %vpi_call/w 4 131 "$display", "\000" {0 0 0};
    %vpi_call/w 4 132 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 133 "$display", "  TEST CASE: %s", "Random-Balanced" {0 0 0};
    %vpi_call/w 4 134 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 135 "$display", "\000" {0 0 0};
    %fork t_1, S_0x561b67854af0;
    %jmp t_0;
    .scope S_0x561b67854af0;
t_1 ;
    %vpi_call/w 4 132 "$display", "Testing: Balanced random traffic (P_wr=0.5, P_rd=0.5)" {0 0 0};
    %vpi_call/w 4 133 "$display", "  Transactions: %0d", P_0x561b6780f870 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786df80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786dae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786cfd0_0, 0, 32;
    %alloc S_0x561b6786c470;
    %fork TD_async_fifo_random_traffic_tb.queue_init, S_0x561b6786c470;
    %join;
    %free S_0x561b6786c470;
    %pushi/vec4 20, 0, 32;
T_30.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.1, 5;
    %jmp/1 T_30.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b677a4570;
    %jmp T_30.0;
T_30.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786dc60_0, 0;
    %alloc S_0x561b6786cd30;
    %fork TD_async_fifo_random_traffic_tb.wait_reset_complete, S_0x561b6786cd30;
    %join;
    %free S_0x561b6786cd30;
    %fork t_3, S_0x561b67854af0;
    %fork t_4, S_0x561b67854af0;
    %join;
    %join;
    %jmp t_2;
t_3 ;
T_30.2 ;
    %load/vec4 v0x561b6786df80_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_30.3, 5;
    %wait E_0x561b677a4570;
    %alloc S_0x561b6786c1b0;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_wr, S_0x561b6786c1b0;
    %join;
    %free S_0x561b6786c1b0;
    %alloc S_0x561b6786bc50;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_data, S_0x561b6786bc50;
    %join;
    %free S_0x561b6786bc50;
    %load/vec4 v0x561b6786d4a0_0;
    %pad/u 32;
    %load/vec4 v0x561b678157b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_30.6, 5;
    %load/vec4 v0x561b6786d160_0;
    %nor/r;
    %and;
T_30.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x561b6786ddf0_0, 0;
    %alloc S_0x561b6786ca50;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561b6786cc30_0, 0, 8;
    %fork TD_async_fifo_random_traffic_tb.queue_push, S_0x561b6786ca50;
    %join;
    %free S_0x561b6786ca50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786df80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786df80_0, 0, 32;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
T_30.5 ;
    %jmp T_30.2;
T_30.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %end;
t_4 ;
    %pushi/vec4 5, 0, 32;
T_30.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.8, 5;
    %jmp/1 T_30.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b677a2aa0;
    %jmp T_30.7;
T_30.8 ;
    %pop/vec4 1;
T_30.9 ;
    %load/vec4 v0x561b6786dae0_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_30.10, 5;
    %wait E_0x561b677a2aa0;
    %alloc S_0x561b6786bef0;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_rd, S_0x561b6786bef0;
    %join;
    %free S_0x561b6786bef0;
    %load/vec4 v0x561b6786d3c0_0;
    %pad/u 32;
    %load/vec4 v0x561b678157b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_30.13, 5;
    %load/vec4 v0x561b6786cf10_0;
    %nor/r;
    %and;
T_30.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %jmp T_30.12;
T_30.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
T_30.12 ;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786d950_0;
    %store/vec4 v0x561b6786db80_0, 0, 8;
    %load/vec4 v0x561b6786d580_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.16, 5;
    %load/vec4 v0x561b6786db80_0;
    %alloc S_0x561b6786c6e0;
    %callf/vec4 TD_async_fifo_random_traffic_tb.queue_pop, S_0x561b6786c6e0;
    %free S_0x561b6786c6e0;
    %cmp/ne;
    %jmp/0xz  T_30.18, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786cfd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786cfd0_0, 0, 32;
    %load/vec4 v0x561b6786cfd0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_30.20, 5;
    %vpi_call/w 4 187 "$display", "  ERROR at read %0d", v0x561b6786dae0_0 {0 0 0};
T_30.20 ;
T_30.18 ;
T_30.16 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786dae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786dae0_0, 0, 32;
T_30.14 ;
    %jmp T_30.9;
T_30.10 ;
    %end;
    .scope S_0x561b67854af0;
t_2 ;
    %vpi_call/w 4 196 "$display", "  Writes: %0d, Reads: %0d, Errors: %0d", v0x561b6786df80_0, v0x561b6786dae0_0, v0x561b6786cfd0_0 {0 0 0};
    %load/vec4 v0x561b678204e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b678204e0_0, 0, 32;
    %load/vec4 v0x561b6786cfd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.22, 6;
    %vpi_call/w 4 201 "$display", "\000" {0 0 0};
    %vpi_call/w 4 202 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 203 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/random_traffic/async_fifo_random_traffic_tb.sv", 32'sb00000000000000000000000011000101 {0 0 0};
    %vpi_call/w 4 204 "$display", "  Test: %s", v0x561b67813110_0 {0 0 0};
    %vpi_call/w 4 205 "$display", "  Expected: %0d (0x%0h)", v0x561b6786cfd0_0, v0x561b6786cfd0_0 {0 0 0};
    %vpi_call/w 4 206 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 207 "$display", "\000" {0 0 0};
    %load/vec4 v0x561b67814c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b67814c20_0, 0, 32;
T_30.22 ;
    %vpi_call/w 4 198 "$display", "  PASS: Balanced random traffic" {0 0 0};
    %end;
    .scope S_0x561b67808ef0;
t_0 %join;
    %pushi/str "Random-Write-Heavy";
    %store/str v0x561b67813110_0;
    %vpi_call/w 4 206 "$display", "\000" {0 0 0};
    %vpi_call/w 4 207 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 208 "$display", "  TEST CASE: %s", "Random-Write-Heavy" {0 0 0};
    %vpi_call/w 4 209 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 210 "$display", "\000" {0 0 0};
    %fork t_6, S_0x561b67854db0;
    %jmp t_5;
    .scope S_0x561b67854db0;
t_6 ;
    %vpi_call/w 4 208 "$display", "Testing: Write-heavy random traffic (P_wr=0.8, P_rd=0.5)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786df80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786dae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786cfd0_0, 0, 32;
    %alloc S_0x561b6786c470;
    %fork TD_async_fifo_random_traffic_tb.queue_init, S_0x561b6786c470;
    %join;
    %free S_0x561b6786c470;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v0x561b6786d4a0_0, 0, 16;
    %pushi/vec4 51966, 0, 16;
    %store/vec4 v0x561b6786d3c0_0, 0, 16;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v0x561b6786d320_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_30.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.25, 5;
    %jmp/1 T_30.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b677a4570;
    %jmp T_30.24;
T_30.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786dc60_0, 0;
    %alloc S_0x561b6786cd30;
    %fork TD_async_fifo_random_traffic_tb.wait_reset_complete, S_0x561b6786cd30;
    %join;
    %free S_0x561b6786cd30;
    %fork t_8, S_0x561b67854db0;
    %fork t_9, S_0x561b67854db0;
    %join;
    %join;
    %jmp t_7;
t_8 ;
T_30.26 ;
    %load/vec4 v0x561b6786df80_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_30.27, 5;
    %wait E_0x561b677a4570;
    %alloc S_0x561b6786c1b0;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_wr, S_0x561b6786c1b0;
    %join;
    %free S_0x561b6786c1b0;
    %alloc S_0x561b6786bc50;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_data, S_0x561b6786bc50;
    %join;
    %free S_0x561b6786bc50;
    %load/vec4 v0x561b6786d4a0_0;
    %pad/u 32;
    %load/vec4 v0x561b67855090_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_30.30, 5;
    %load/vec4 v0x561b6786d160_0;
    %nor/r;
    %and;
T_30.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x561b6786ddf0_0, 0;
    %alloc S_0x561b6786ca50;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561b6786cc30_0, 0, 8;
    %fork TD_async_fifo_random_traffic_tb.queue_push, S_0x561b6786ca50;
    %join;
    %free S_0x561b6786ca50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786df80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786df80_0, 0, 32;
    %jmp T_30.29;
T_30.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
T_30.29 ;
    %jmp T_30.26;
T_30.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %end;
t_9 ;
    %pushi/vec4 5, 0, 32;
T_30.31 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.32, 5;
    %jmp/1 T_30.32, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b677a2aa0;
    %jmp T_30.31;
T_30.32 ;
    %pop/vec4 1;
T_30.33 ;
    %load/vec4 v0x561b6786dae0_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_30.34, 5;
    %wait E_0x561b677a2aa0;
    %alloc S_0x561b6786bef0;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_rd, S_0x561b6786bef0;
    %join;
    %free S_0x561b6786bef0;
    %load/vec4 v0x561b6786d3c0_0;
    %pad/u 32;
    %load/vec4 v0x561b67854fb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_30.37, 5;
    %load/vec4 v0x561b6786cf10_0;
    %nor/r;
    %and;
T_30.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %jmp T_30.36;
T_30.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
T_30.36 ;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786d950_0;
    %store/vec4 v0x561b6786db80_0, 0, 8;
    %load/vec4 v0x561b6786d580_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.40, 5;
    %load/vec4 v0x561b6786db80_0;
    %alloc S_0x561b6786c6e0;
    %callf/vec4 TD_async_fifo_random_traffic_tb.queue_pop, S_0x561b6786c6e0;
    %free S_0x561b6786c6e0;
    %cmp/ne;
    %jmp/0xz  T_30.42, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786cfd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786cfd0_0, 0, 32;
T_30.42 ;
T_30.40 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786dae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786dae0_0, 0, 32;
T_30.38 ;
    %jmp T_30.33;
T_30.34 ;
    %end;
    .scope S_0x561b67854db0;
t_7 ;
    %vpi_call/w 4 273 "$display", "  Writes: %0d, Reads: %0d, Errors: %0d", v0x561b6786df80_0, v0x561b6786dae0_0, v0x561b6786cfd0_0 {0 0 0};
    %load/vec4 v0x561b678204e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b678204e0_0, 0, 32;
    %load/vec4 v0x561b6786cfd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.44, 6;
    %vpi_call/w 4 278 "$display", "\000" {0 0 0};
    %vpi_call/w 4 279 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 280 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/random_traffic/async_fifo_random_traffic_tb.sv", 32'sb00000000000000000000000100010010 {0 0 0};
    %vpi_call/w 4 281 "$display", "  Test: %s", v0x561b67813110_0 {0 0 0};
    %vpi_call/w 4 282 "$display", "  Expected: %0d (0x%0h)", v0x561b6786cfd0_0, v0x561b6786cfd0_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 284 "$display", "\000" {0 0 0};
    %load/vec4 v0x561b67814c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b67814c20_0, 0, 32;
T_30.44 ;
    %vpi_call/w 4 275 "$display", "  PASS: Write-heavy random traffic" {0 0 0};
    %end;
    .scope S_0x561b67808ef0;
t_5 %join;
    %pushi/str "Random-Read-Heavy";
    %store/str v0x561b67813110_0;
    %vpi_call/w 4 283 "$display", "\000" {0 0 0};
    %vpi_call/w 4 284 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 285 "$display", "  TEST CASE: %s", "Random-Read-Heavy" {0 0 0};
    %vpi_call/w 4 286 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 287 "$display", "\000" {0 0 0};
    %fork t_11, S_0x561b67855170;
    %jmp t_10;
    .scope S_0x561b67855170;
t_11 ;
    %vpi_call/w 4 285 "$display", "Testing: Read-heavy random traffic (P_wr=0.5, P_rd=0.8)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786df80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786dae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786cfd0_0, 0, 32;
    %alloc S_0x561b6786c470;
    %fork TD_async_fifo_random_traffic_tb.queue_init, S_0x561b6786c470;
    %join;
    %free S_0x561b6786c470;
    %pushi/vec4 61453, 0, 16;
    %store/vec4 v0x561b6786d4a0_0, 0, 16;
    %pushi/vec4 47806, 0, 16;
    %store/vec4 v0x561b6786d3c0_0, 0, 16;
    %pushi/vec4 64206, 0, 16;
    %store/vec4 v0x561b6786d320_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_30.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.47, 5;
    %jmp/1 T_30.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b677a4570;
    %jmp T_30.46;
T_30.47 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786dc60_0, 0;
    %alloc S_0x561b6786cd30;
    %fork TD_async_fifo_random_traffic_tb.wait_reset_complete, S_0x561b6786cd30;
    %join;
    %free S_0x561b6786cd30;
    %fork t_13, S_0x561b67855170;
    %fork t_14, S_0x561b67855170;
    %join;
    %join;
    %jmp t_12;
t_13 ;
T_30.48 ;
    %load/vec4 v0x561b6786df80_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_30.49, 5;
    %wait E_0x561b677a4570;
    %alloc S_0x561b6786c1b0;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_wr, S_0x561b6786c1b0;
    %join;
    %free S_0x561b6786c1b0;
    %alloc S_0x561b6786bc50;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_data, S_0x561b6786bc50;
    %join;
    %free S_0x561b6786bc50;
    %load/vec4 v0x561b6786d4a0_0;
    %pad/u 32;
    %load/vec4 v0x561b67855460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_30.52, 5;
    %load/vec4 v0x561b6786d160_0;
    %nor/r;
    %and;
T_30.52;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.50, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x561b6786ddf0_0, 0;
    %alloc S_0x561b6786ca50;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561b6786cc30_0, 0, 8;
    %fork TD_async_fifo_random_traffic_tb.queue_push, S_0x561b6786ca50;
    %join;
    %free S_0x561b6786ca50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786df80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786df80_0, 0, 32;
    %jmp T_30.51;
T_30.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
T_30.51 ;
    %jmp T_30.48;
T_30.49 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %end;
t_14 ;
    %pushi/vec4 5, 0, 32;
T_30.53 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.54, 5;
    %jmp/1 T_30.54, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b677a2aa0;
    %jmp T_30.53;
T_30.54 ;
    %pop/vec4 1;
T_30.55 ;
    %load/vec4 v0x561b6786dae0_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_30.56, 5;
    %wait E_0x561b677a2aa0;
    %alloc S_0x561b6786bef0;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_rd, S_0x561b6786bef0;
    %join;
    %free S_0x561b6786bef0;
    %load/vec4 v0x561b6786d3c0_0;
    %pad/u 32;
    %load/vec4 v0x561b67855380_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_30.59, 5;
    %load/vec4 v0x561b6786cf10_0;
    %nor/r;
    %and;
T_30.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.57, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %jmp T_30.58;
T_30.57 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
T_30.58 ;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786d950_0;
    %store/vec4 v0x561b6786db80_0, 0, 8;
    %load/vec4 v0x561b6786d580_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.62, 5;
    %load/vec4 v0x561b6786db80_0;
    %alloc S_0x561b6786c6e0;
    %callf/vec4 TD_async_fifo_random_traffic_tb.queue_pop, S_0x561b6786c6e0;
    %free S_0x561b6786c6e0;
    %cmp/ne;
    %jmp/0xz  T_30.64, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786cfd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786cfd0_0, 0, 32;
T_30.64 ;
T_30.62 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786dae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786dae0_0, 0, 32;
T_30.60 ;
    %jmp T_30.55;
T_30.56 ;
    %end;
    .scope S_0x561b67855170;
t_12 ;
    %vpi_call/w 4 350 "$display", "  Writes: %0d, Reads: %0d, Errors: %0d", v0x561b6786df80_0, v0x561b6786dae0_0, v0x561b6786cfd0_0 {0 0 0};
    %load/vec4 v0x561b678204e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b678204e0_0, 0, 32;
    %load/vec4 v0x561b6786cfd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.66, 6;
    %vpi_call/w 4 355 "$display", "\000" {0 0 0};
    %vpi_call/w 4 356 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 357 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/random_traffic/async_fifo_random_traffic_tb.sv", 32'sb00000000000000000000000101011111 {0 0 0};
    %vpi_call/w 4 358 "$display", "  Test: %s", v0x561b67813110_0 {0 0 0};
    %vpi_call/w 4 359 "$display", "  Expected: %0d (0x%0h)", v0x561b6786cfd0_0, v0x561b6786cfd0_0 {0 0 0};
    %vpi_call/w 4 360 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 361 "$display", "\000" {0 0 0};
    %load/vec4 v0x561b67814c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b67814c20_0, 0, 32;
T_30.66 ;
    %vpi_call/w 4 352 "$display", "  PASS: Read-heavy random traffic" {0 0 0};
    %end;
    .scope S_0x561b67808ef0;
t_10 %join;
    %pushi/str "Random-Max-Throughput";
    %store/str v0x561b67813110_0;
    %vpi_call/w 4 360 "$display", "\000" {0 0 0};
    %vpi_call/w 4 361 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 362 "$display", "  TEST CASE: %s", "Random-Max-Throughput" {0 0 0};
    %vpi_call/w 4 363 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 364 "$display", "\000" {0 0 0};
    %vpi_call/w 4 359 "$display", "Testing: Maximum throughput (continuous read/write)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786df80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786dae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b6786cfd0_0, 0, 32;
    %alloc S_0x561b6786c470;
    %fork TD_async_fifo_random_traffic_tb.queue_init, S_0x561b6786c470;
    %join;
    %free S_0x561b6786c470;
    %pushi/vec4 39321, 0, 16;
    %store/vec4 v0x561b6786d320_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_30.68 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.69, 5;
    %jmp/1 T_30.69, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b677a4570;
    %jmp T_30.68;
T_30.69 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786dc60_0, 0;
    %alloc S_0x561b6786cd30;
    %fork TD_async_fifo_random_traffic_tb.wait_reset_complete, S_0x561b6786cd30;
    %join;
    %free S_0x561b6786cd30;
    %fork t_16, S_0x561b67808ef0;
    %fork t_17, S_0x561b67808ef0;
    %join;
    %join;
    %jmp t_15;
t_16 ;
T_30.70 ;
    %load/vec4 v0x561b6786df80_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_30.71, 5;
    %wait E_0x561b677a4570;
    %alloc S_0x561b6786bc50;
    %fork TD_async_fifo_random_traffic_tb.lfsr_step_data, S_0x561b6786bc50;
    %join;
    %free S_0x561b6786bc50;
    %load/vec4 v0x561b6786d160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.72, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x561b6786ddf0_0, 0;
    %alloc S_0x561b6786ca50;
    %load/vec4 v0x561b6786d320_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561b6786cc30_0, 0, 8;
    %fork TD_async_fifo_random_traffic_tb.queue_push, S_0x561b6786ca50;
    %join;
    %free S_0x561b6786ca50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786df80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786df80_0, 0, 32;
    %jmp T_30.73;
T_30.72 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
T_30.73 ;
    %jmp T_30.70;
T_30.71 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786deb0_0, 0;
    %end;
t_17 ;
    %pushi/vec4 5, 0, 32;
T_30.74 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.75, 5;
    %jmp/1 T_30.75, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b677a2aa0;
    %jmp T_30.74;
T_30.75 ;
    %pop/vec4 1;
T_30.76 ;
    %load/vec4 v0x561b6786dae0_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_30.77, 5;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786cf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.78, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %jmp T_30.79;
T_30.78 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
T_30.79 ;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.80, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b6786da10_0, 0;
    %wait E_0x561b677a2aa0;
    %load/vec4 v0x561b6786d950_0;
    %store/vec4 v0x561b6786db80_0, 0, 8;
    %load/vec4 v0x561b6786d580_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.82, 5;
    %load/vec4 v0x561b6786db80_0;
    %alloc S_0x561b6786c6e0;
    %callf/vec4 TD_async_fifo_random_traffic_tb.queue_pop, S_0x561b6786c6e0;
    %free S_0x561b6786c6e0;
    %cmp/ne;
    %jmp/0xz  T_30.84, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786cfd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786cfd0_0, 0, 32;
T_30.84 ;
T_30.82 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b6786dae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b6786dae0_0, 0, 32;
T_30.80 ;
    %jmp T_30.76;
T_30.77 ;
    %end;
    .scope S_0x561b67808ef0;
t_15 ;
    %vpi_call/w 4 420 "$display", "  Writes: %0d, Reads: %0d, Errors: %0d", v0x561b6786df80_0, v0x561b6786dae0_0, v0x561b6786cfd0_0 {0 0 0};
    %load/vec4 v0x561b678204e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b678204e0_0, 0, 32;
    %load/vec4 v0x561b6786cfd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.86, 6;
    %vpi_call/w 4 425 "$display", "\000" {0 0 0};
    %vpi_call/w 4 426 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 427 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/random_traffic/async_fifo_random_traffic_tb.sv", 32'sb00000000000000000000000110100101 {0 0 0};
    %vpi_call/w 4 428 "$display", "  Test: %s", v0x561b67813110_0 {0 0 0};
    %vpi_call/w 4 429 "$display", "  Expected: %0d (0x%0h)", v0x561b6786cfd0_0, v0x561b6786cfd0_0 {0 0 0};
    %vpi_call/w 4 430 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 431 "$display", "\000" {0 0 0};
    %load/vec4 v0x561b67814c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b67814c20_0, 0, 32;
T_30.86 ;
    %vpi_call/w 4 422 "$display", "  PASS: Maximum throughput" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561b67814f70_0, 0, 32;
    %end;
    .thread T_30;
    .scope S_0x561b67808ef0;
T_31 ;
    %fork t_19, S_0x561b6786b680;
    %jmp t_18;
    .scope S_0x561b6786b680;
t_19 ;
    %fork t_21, S_0x561b6786b680;
    %fork t_22, S_0x561b6786b680;
    %join;
    %join;
    %jmp t_20;
t_21 ;
    %fork t_24, S_0x561b6786ba50;
    %jmp t_23;
    .scope S_0x561b6786ba50;
t_24 ;
    %delay 2755359744, 11;
    %load/vec4 v0x561b67814f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %vpi_call/w 4 434 "$display", "\000" {0 0 0};
    %vpi_call/w 4 435 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 436 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 437 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x561b67814c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b67814c20_0, 0, 32;
    %alloc S_0x561b67808710;
    %fork TD_$unit.__vunit_print_summary, S_0x561b67808710;
    %join;
    %free S_0x561b67808710;
    %alloc S_0x561b67809780;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561b6781f8f0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x561b67809780;
    %join;
    %free S_0x561b67809780;
    %vpi_call/w 4 441 "$finish" {0 0 0};
T_31.0 ;
    %end;
    .scope S_0x561b6786b680;
t_23 %join;
    %end;
t_22 ;
    %fork t_26, S_0x561b6786b810;
    %jmp t_25;
    .scope S_0x561b6786b810;
t_26 ;
T_31.2 ;
    %load/vec4 v0x561b67814f70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_31.3, 6;
    %wait E_0x561b677a6ba0;
    %jmp T_31.2;
T_31.3 ;
    %disable S_0x561b6786ba50;
    %alloc S_0x561b67808710;
    %fork TD_$unit.__vunit_print_summary, S_0x561b67808710;
    %join;
    %free S_0x561b67808710;
    %alloc S_0x561b67809780;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x561b67814c20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x561b6781f8f0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x561b67809780;
    %join;
    %free S_0x561b67809780;
    %vpi_call/w 4 449 "$finish" {0 0 0};
    %end;
    .scope S_0x561b6786b680;
t_25 %join;
    %end;
    .scope S_0x561b6786b680;
t_20 ;
    %end;
    .scope S_0x561b67808ef0;
t_18 %join;
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/random_traffic/async_fifo_random_traffic_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
