

================================================================
== Vivado HLS Report for 'operator_sub'
================================================================
* Date:           Mon Oct 12 12:09:08 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        RayTriangleIntersection
* Solution:       BaseSolution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14| 0.140 us | 0.140 us |   14|   14|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     205|    390|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    212|    -|
|Register         |        -|      -|     367|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     572|    606|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |rayTI_fsub_32ns_3bkb_U27  |rayTI_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ap_block_state10    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_io  |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|   4|           2|           2|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |Vec3_float_x_blk_n_AR      |   9|          2|    1|          2|
    |Vec3_float_x_blk_n_R       |   9|          2|    1|          2|
    |ap_NS_fsm                  |  65|         16|    1|         16|
    |ap_return_0                |   9|          2|   32|         64|
    |ap_return_1                |   9|          2|   32|         64|
    |ap_return_2                |   9|          2|   32|         64|
    |grp_fu_150_p0              |  21|          4|   32|        128|
    |grp_fu_150_p1              |  21|          4|   32|        128|
    |m_axi_Vec3_float_x_ARADDR  |  21|          4|   32|        128|
    |m_axi_v_x_ARADDR           |  21|          4|   32|        128|
    |v_x_blk_n_AR               |   9|          2|    1|          2|
    |v_x_blk_n_R                |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 212|         46|  229|        728|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |Vec3_x_addr_6_read_reg_282  |  32|   0|   32|          0|
    |Vec3_x_addr_7_read_reg_272  |  32|   0|   32|          0|
    |Vec3_x_addr_read_reg_292    |  32|   0|   32|          0|
    |ap_CS_fsm                   |  15|   0|   15|          0|
    |ap_return_0_preg            |  32|   0|   32|          0|
    |ap_return_1_preg            |  32|   0|   32|          0|
    |ap_return_2_preg            |  32|   0|   32|          0|
    |v_x_addr_1_read_reg_287     |  32|   0|   32|          0|
    |v_x_addr_2_read_reg_277     |  32|   0|   32|          0|
    |v_x_addr_read_reg_297       |  32|   0|   32|          0|
    |xx_assign_reg_302           |  32|   0|   32|          0|
    |yy_assign_reg_307           |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 367|   0|  367|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      operator-      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      operator-      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      operator-      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      operator-      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      operator-      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      operator-      | return value |
|ap_return_0                  | out |   32| ap_ctrl_hs |      operator-      | return value |
|ap_return_1                  | out |   32| ap_ctrl_hs |      operator-      | return value |
|ap_return_2                  | out |   32| ap_ctrl_hs |      operator-      | return value |
|m_axi_Vec3_float_x_AWVALID   | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWREADY   |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWADDR    | out |   32|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWID      | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWLEN     | out |   32|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWSIZE    | out |    3|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWBURST   | out |    2|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWLOCK    | out |    2|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWCACHE   | out |    4|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWPROT    | out |    3|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWQOS     | out |    4|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWREGION  | out |    4|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_AWUSER    | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_WVALID    | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_WREADY    |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_WDATA     | out |   32|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_WSTRB     | out |    4|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_WLAST     | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_WID       | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_WUSER     | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARVALID   | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARREADY   |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARADDR    | out |   32|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARID      | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARLEN     | out |   32|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARSIZE    | out |    3|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARBURST   | out |    2|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARLOCK    | out |    2|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARCACHE   | out |    4|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARPROT    | out |    3|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARQOS     | out |    4|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARREGION  | out |    4|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_ARUSER    | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_RVALID    |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_RREADY    | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_RDATA     |  in |   32|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_RLAST     |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_RID       |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_RUSER     |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_RRESP     |  in |    2|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_BVALID    |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_BREADY    | out |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_BRESP     |  in |    2|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_BID       |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|m_axi_Vec3_float_x_BUSER     |  in |    1|    m_axi   |     Vec3_float_x    |    pointer   |
|Vec3_float_x_offset          |  in |   30|   ap_none  | Vec3_float_x_offset |    scalar    |
|Vec3_float_y_offset          |  in |   30|   ap_none  | Vec3_float_y_offset |    scalar    |
|Vec3_float_z_offset          |  in |   30|   ap_none  | Vec3_float_z_offset |    scalar    |
|m_axi_v_x_AWVALID            | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWREADY            |  in |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWADDR             | out |   32|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWID               | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWLEN              | out |   32|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWSIZE             | out |    3|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWBURST            | out |    2|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWLOCK             | out |    2|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWCACHE            | out |    4|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWPROT             | out |    3|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWQOS              | out |    4|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWREGION           | out |    4|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_AWUSER             | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_WVALID             | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_WREADY             |  in |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_WDATA              | out |   32|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_WSTRB              | out |    4|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_WLAST              | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_WID                | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_WUSER              | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARVALID            | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARREADY            |  in |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARADDR             | out |   32|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARID               | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARLEN              | out |   32|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARSIZE             | out |    3|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARBURST            | out |    2|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARLOCK             | out |    2|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARCACHE            | out |    4|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARPROT             | out |    3|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARQOS              | out |    4|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARREGION           | out |    4|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_ARUSER             | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_RVALID             |  in |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_RREADY             | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_RDATA              |  in |   32|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_RLAST              |  in |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_RID                |  in |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_RUSER              |  in |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_RRESP              |  in |    2|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_BVALID             |  in |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_BREADY             | out |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_BRESP              |  in |    2|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_BID                |  in |    1|    m_axi   |         v_x         |    pointer   |
|m_axi_v_x_BUSER              |  in |    1|    m_axi   |         v_x         |    pointer   |
|v_x_offset                   |  in |   30|   ap_none  |      v_x_offset     |    scalar    |
|v_y_offset                   |  in |   30|   ap_none  |      v_y_offset     |    scalar    |
|v_z_offset                   |  in |   30|   ap_none  |      v_z_offset     |    scalar    |
+-----------------------------+-----+-----+------------+---------------------+--------------+

