
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.70
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k rc4.v rc4_tb.v

yosys> verific -vlog2k rc4.v rc4_tb.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4.v'
VERIFIC-INFO [VERI-1328] rc4.v:22: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4.v:22: back to file 'rc4.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4_tb.v'
VERIFIC-INFO [VERI-1328] rc4_tb.v:27: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4_tb.v:27: back to file 'rc4_tb.v'

yosys> synth_rs -top rc4 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.69

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top rc4

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] rc4.v:24: compiling module 'rc4'
VERIFIC-INFO [VERI-2571] rc4.v:41: extracting RAM for identifier 'key'
VERIFIC-WARNING [VERI-1209] rc4.v:80: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1142] rc4.v:82: system task 'display' is ignored for synthesis
VERIFIC-WARNING [VERI-1209] rc4.v:96: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:121: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:141: expression size 12 truncated to fit in target size 11
VERIFIC-WARNING [VERI-1209] rc4.v:143: expression size 9 truncated to fit in target size 8
Importing module rc4.

3.4.1. Analyzing design hierarchy..
Top module:  \rc4

3.4.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~247 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 291 unused wires.
<suppressed ~17 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module rc4...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New ctrl vector for $pmux cell $verific$select_1890$rc4.v:154$1945: { $verific$n18280$17 $verific$n18281$18 $verific$n18282$19 $verific$n18283$20 $auto$opt_reduce.cc:134:opt_pmux$3277 }
    New ctrl vector for $pmux cell $verific$select_1891$rc4.v:154$1946: { $verific$n18280$17 $verific$n18281$18 $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3279 }
    New ctrl vector for $pmux cell $verific$select_5989$rc4.v:154$1950: { $verific$n18282$19 $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3281 }
    New ctrl vector for $pmux cell $verific$select_5990$rc4.v:154$1951: { $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3283 }
    New ctrl vector for $pmux cell $verific$select_5993$rc4.v:154$1954: { $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3285 }
    New ctrl vector for $pmux cell $verific$select_6012$rc4.v:154$1120: { $auto$opt_reduce.cc:134:opt_pmux$3289 $verific$n18301$24 $auto$opt_reduce.cc:134:opt_pmux$3287 }
  Optimizing cells in module \rc4.
Performed a total of 6 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $verific$mux_1882$rc4.v:149$1935 in front of them:
        $verific$add_1876$rc4.v:148$1932
        $verific$add_1880$rc4.v:149$1934


yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$output_ready_reg$rc4.v:154$1957 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$j_reg$rc4.v:154$1958 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$i_reg$rc4.v:154$1955 ($aldff) from module rc4.
Removing never-active async load on $verific$discardCount_reg$rc4.v:154$1962 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$S_reg$rc4.v:154$1960 ($aldff) from module rc4.
Removing never-active async load on $verific$K_reg$rc4.v:154$1964 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$KSState_reg$rc4.v:154$1956 ($aldff) from module rc4.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.32. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.32.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> fsm_opt

3.32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$output_ready_reg$rc4.v:154$1957 ($adff) from module rc4 (D = $verific$n22419$26, Q = \output_ready).
Adding EN signal on $verific$j_reg$rc4.v:154$1958 ($adff) from module rc4 (D = $verific$n22397$1104, Q = \j).
Adding EN signal on $verific$i_reg$rc4.v:154$1955 ($adff) from module rc4 (D = $verific$n18291$1103, Q = \i).
Adding EN signal on $verific$discardCount_reg$rc4.v:154$1962 ($dff) from module rc4 (D = $verific$n22406$1105, Q = \discardCount).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = \S[256], Q = \S[256]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2047:2040], Q = \S[0]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2039:2032], Q = \S[1]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2031:2024], Q = \S[2]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2023:2016], Q = \S[3]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2015:2008], Q = \S[4]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2007:2000], Q = \S[5]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1999:1992], Q = \S[6]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1991:1984], Q = \S[7]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1983:1976], Q = \S[8]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1975:1968], Q = \S[9]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1967:1960], Q = \S[10]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1959:1952], Q = \S[11]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1951:1944], Q = \S[12]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1943:1936], Q = \S[13]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1935:1928], Q = \S[14]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1927:1920], Q = \S[15]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1919:1912], Q = \S[16]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1911:1904], Q = \S[17]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1903:1896], Q = \S[18]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1895:1888], Q = \S[19]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1887:1880], Q = \S[20]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1879:1872], Q = \S[21]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1871:1864], Q = \S[22]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1863:1856], Q = \S[23]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1855:1848], Q = \S[24]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1847:1840], Q = \S[25]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1839:1832], Q = \S[26]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1831:1824], Q = \S[27]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1823:1816], Q = \S[28]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1815:1808], Q = \S[29]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1807:1800], Q = \S[30]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1799:1792], Q = \S[31]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1791:1784], Q = \S[32]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1783:1776], Q = \S[33]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1775:1768], Q = \S[34]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1767:1760], Q = \S[35]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1759:1752], Q = \S[36]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1751:1744], Q = \S[37]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1743:1736], Q = \S[38]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1735:1728], Q = \S[39]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1727:1720], Q = \S[40]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1719:1712], Q = \S[41]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1711:1704], Q = \S[42]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1703:1696], Q = \S[43]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1695:1688], Q = \S[44]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1687:1680], Q = \S[45]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1679:1672], Q = \S[46]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1671:1664], Q = \S[47]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1663:1656], Q = \S[48]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1655:1648], Q = \S[49]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1647:1640], Q = \S[50]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1639:1632], Q = \S[51]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1631:1624], Q = \S[52]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1623:1616], Q = \S[53]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1615:1608], Q = \S[54]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1607:1600], Q = \S[55]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1599:1592], Q = \S[56]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1591:1584], Q = \S[57]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1583:1576], Q = \S[58]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1575:1568], Q = \S[59]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1567:1560], Q = \S[60]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1559:1552], Q = \S[61]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1551:1544], Q = \S[62]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1543:1536], Q = \S[63]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1535:1528], Q = \S[64]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1527:1520], Q = \S[65]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1519:1512], Q = \S[66]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1511:1504], Q = \S[67]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1503:1496], Q = \S[68]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1495:1488], Q = \S[69]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1487:1480], Q = \S[70]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1479:1472], Q = \S[71]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1471:1464], Q = \S[72]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1463:1456], Q = \S[73]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1455:1448], Q = \S[74]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1447:1440], Q = \S[75]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1439:1432], Q = \S[76]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1431:1424], Q = \S[77]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1423:1416], Q = \S[78]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1415:1408], Q = \S[79]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1407:1400], Q = \S[80]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1399:1392], Q = \S[81]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1391:1384], Q = \S[82]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1383:1376], Q = \S[83]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1375:1368], Q = \S[84]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1367:1360], Q = \S[85]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1359:1352], Q = \S[86]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1351:1344], Q = \S[87]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1343:1336], Q = \S[88]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1335:1328], Q = \S[89]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1327:1320], Q = \S[90]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1319:1312], Q = \S[91]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1311:1304], Q = \S[92]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1303:1296], Q = \S[93]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1295:1288], Q = \S[94]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1287:1280], Q = \S[95]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1279:1272], Q = \S[96]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1271:1264], Q = \S[97]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1263:1256], Q = \S[98]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1255:1248], Q = \S[99]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1247:1240], Q = \S[100]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1239:1232], Q = \S[101]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1231:1224], Q = \S[102]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1223:1216], Q = \S[103]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1215:1208], Q = \S[104]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1207:1200], Q = \S[105]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1199:1192], Q = \S[106]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1191:1184], Q = \S[107]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1183:1176], Q = \S[108]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1175:1168], Q = \S[109]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1167:1160], Q = \S[110]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1159:1152], Q = \S[111]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1151:1144], Q = \S[112]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1143:1136], Q = \S[113]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1135:1128], Q = \S[114]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1127:1120], Q = \S[115]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1119:1112], Q = \S[116]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1111:1104], Q = \S[117]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1103:1096], Q = \S[118]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1095:1088], Q = \S[119]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1087:1080], Q = \S[120]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1079:1072], Q = \S[121]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1071:1064], Q = \S[122]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1063:1056], Q = \S[123]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1055:1048], Q = \S[124]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1047:1040], Q = \S[125]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1039:1032], Q = \S[126]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1031:1024], Q = \S[127]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1023:1016], Q = \S[128]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1015:1008], Q = \S[129]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1007:1000], Q = \S[130]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [999:992], Q = \S[131]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [991:984], Q = \S[132]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [983:976], Q = \S[133]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [975:968], Q = \S[134]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [967:960], Q = \S[135]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [959:952], Q = \S[136]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [951:944], Q = \S[137]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [943:936], Q = \S[138]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [935:928], Q = \S[139]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [927:920], Q = \S[140]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [919:912], Q = \S[141]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [911:904], Q = \S[142]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [903:896], Q = \S[143]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [895:888], Q = \S[144]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [887:880], Q = \S[145]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [879:872], Q = \S[146]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [871:864], Q = \S[147]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [863:856], Q = \S[148]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [855:848], Q = \S[149]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [847:840], Q = \S[150]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [839:832], Q = \S[151]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [831:824], Q = \S[152]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [823:816], Q = \S[153]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [815:808], Q = \S[154]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [807:800], Q = \S[155]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [799:792], Q = \S[156]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [791:784], Q = \S[157]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [783:776], Q = \S[158]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [775:768], Q = \S[159]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [767:760], Q = \S[160]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [759:752], Q = \S[161]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [751:744], Q = \S[162]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [743:736], Q = \S[163]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [735:728], Q = \S[164]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [727:720], Q = \S[165]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [719:712], Q = \S[166]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [711:704], Q = \S[167]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [703:696], Q = \S[168]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [695:688], Q = \S[169]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [687:680], Q = \S[170]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [679:672], Q = \S[171]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [671:664], Q = \S[172]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [663:656], Q = \S[173]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [655:648], Q = \S[174]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [647:640], Q = \S[175]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [639:632], Q = \S[176]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [631:624], Q = \S[177]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [623:616], Q = \S[178]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [615:608], Q = \S[179]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [607:600], Q = \S[180]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [599:592], Q = \S[181]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [591:584], Q = \S[182]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [583:576], Q = \S[183]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [575:568], Q = \S[184]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [567:560], Q = \S[185]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [559:552], Q = \S[186]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [551:544], Q = \S[187]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [543:536], Q = \S[188]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [535:528], Q = \S[189]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [527:520], Q = \S[190]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [519:512], Q = \S[191]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [511:504], Q = \S[192]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [503:496], Q = \S[193]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [495:488], Q = \S[194]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [487:480], Q = \S[195]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [479:472], Q = \S[196]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [471:464], Q = \S[197]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [463:456], Q = \S[198]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [455:448], Q = \S[199]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [447:440], Q = \S[200]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [439:432], Q = \S[201]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [431:424], Q = \S[202]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [423:416], Q = \S[203]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [415:408], Q = \S[204]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [407:400], Q = \S[205]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [399:392], Q = \S[206]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [391:384], Q = \S[207]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [383:376], Q = \S[208]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [375:368], Q = \S[209]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [367:360], Q = \S[210]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [359:352], Q = \S[211]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [351:344], Q = \S[212]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [343:336], Q = \S[213]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [335:328], Q = \S[214]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [327:320], Q = \S[215]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [319:312], Q = \S[216]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [311:304], Q = \S[217]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [303:296], Q = \S[218]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [295:288], Q = \S[219]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [287:280], Q = \S[220]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [279:272], Q = \S[221]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [271:264], Q = \S[222]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [263:256], Q = \S[223]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [255:248], Q = \S[224]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [247:240], Q = \S[225]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [239:232], Q = \S[226]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [231:224], Q = \S[227]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [223:216], Q = \S[228]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [215:208], Q = \S[229]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [207:200], Q = \S[230]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [199:192], Q = \S[231]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [191:184], Q = \S[232]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [183:176], Q = \S[233]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [175:168], Q = \S[234]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [167:160], Q = \S[235]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [159:152], Q = \S[236]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [151:144], Q = \S[237]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [143:136], Q = \S[238]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [135:128], Q = \S[239]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [127:120], Q = \S[240]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [119:112], Q = \S[241]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [111:104], Q = \S[242]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [103:96], Q = \S[243]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [95:88], Q = \S[244]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [87:80], Q = \S[245]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [79:72], Q = \S[246]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [71:64], Q = \S[247]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [63:56], Q = \S[248]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [55:48], Q = \S[249]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [47:40], Q = \S[250]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [39:32], Q = \S[251]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [31:24], Q = \S[252]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [23:16], Q = \S[253]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [15:8], Q = \S[254]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [7:0], Q = \S[255]).
Handling D = Q on $auto$ff.cc:262:slice$3323 ($adffe) from module rc4 (removing D path).
Adding EN signal on $verific$K_reg$rc4.v:154$1964 ($dff) from module rc4 (D = $verific$n22420$1106, Q = \K).
Adding EN signal on $verific$KSState_reg$rc4.v:154$1956 ($adff) from module rc4 (D = $verific$n18286$1102, Q = \KSState).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3323 ($dlatch) from module rc4.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3323 ($dlatch) from module rc4.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3323 ($dlatch) from module rc4.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3323 ($dlatch) from module rc4.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3323 ($dlatch) from module rc4.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3323 ($dlatch) from module rc4.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3323 ($dlatch) from module rc4.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3323 ($dlatch) from module rc4.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5637 ($adffe) from module rc4.

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~263 debug messages>

yosys> opt_muxtree

3.42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~777 debug messages>
Removed a total of 259 cells.

yosys> opt_share

3.45. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.46. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 260 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.56. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3413 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3339 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3384 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3438 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3449 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3476 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3483 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3485 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3492 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3494 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3501 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3503 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3510 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3512 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3519 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3521 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3528 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3530 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3537 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3539 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3555 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3557 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3564 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3566 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3573 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3575 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3330 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3332 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3341 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3348 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3350 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3357 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3359 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3366 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3368 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3375 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3377 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3386 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3393 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3411 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3420 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3422 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3429 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3431 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3440 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3447 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3456 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3458 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3465 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3467 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3474 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3546 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3548 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3395 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3402 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3404 ($ne).
Removed top 5 bits (of 8) from port B of cell rc4.$verific$equal_265$rc4.v:74$1117 ($eq).
Removed top 7 bits (of 8) from port B of cell rc4.$verific$add_268$rc4.v:80$1119 ($add).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_278$rc4.v:84$1130 ($shl).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_1068$rc4.v:111$1656 ($shl).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3591 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3582 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3584 ($ne).
Removed top 10 bits (of 11) from port B of cell rc4.$verific$add_1863$rc4.v:141$1924 ($add).
Removed top 1 bits (of 9) from port A of cell rc4.$verific$equal_1871$rc4.v:145$1930 ($eq).
Removed top 2 bits (of 3) from port B of cell rc4.$verific$equal_1885$rc4.v:89$1938 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1886$rc4.v:105$1939 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1887$rc4.v:109$1940 ($eq).
Removed top 1 bits (of 4) from mux cell rc4.$verific$select_1890$rc4.v:154$1945 ($pmux).
Removed top 1 bits (of 8) from mux cell rc4.$verific$mux_6013$rc4.v:96$1949 ($mux).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3834 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3827 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3825 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3818 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3809 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3798 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3791 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3782 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3771 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3764 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3744 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3735 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3728 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3726 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3719 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3708 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3701 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3681 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3672 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3665 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3663 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3656 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3645 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3638 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3618 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3609 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3602 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3600 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3836 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3816 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3789 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3780 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3773 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3762 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3755 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3746 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3717 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3710 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3699 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3692 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3683 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3654 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3647 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3636 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3629 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3620 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3807 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3800 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3753 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3737 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3690 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3674 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3627 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3611 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3593 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3843 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3845 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3852 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3854 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3861 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3863 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3870 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3872 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3879 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3881 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3888 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3890 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3897 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3899 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3906 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3908 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3915 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3917 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3924 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3926 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3933 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3935 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3942 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3944 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3951 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3953 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3960 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3962 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3969 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3971 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3978 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3980 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3987 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3989 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3996 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3998 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4005 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4007 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4014 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4016 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4023 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4025 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4032 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4034 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4041 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4043 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4050 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4052 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4059 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4061 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4068 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4070 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4077 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4079 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4086 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4088 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4095 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4097 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4104 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4106 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4113 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4115 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4122 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4124 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4131 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4133 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4140 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4142 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4149 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4151 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4158 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4160 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4167 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4169 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4176 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4178 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4185 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4187 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4194 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4196 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4203 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4205 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4212 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4214 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4221 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4223 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4230 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4232 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4239 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4241 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4248 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4250 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4257 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4259 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4266 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4268 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4275 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4277 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4284 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4286 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4293 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4295 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4302 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4304 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4311 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4313 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4320 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4322 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4329 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4331 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4338 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4340 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4347 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4349 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4356 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4358 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4365 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4367 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4374 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4376 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4383 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4385 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4392 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4394 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4401 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4403 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4410 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4412 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4419 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4421 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4428 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4430 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4437 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4439 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4446 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4448 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4455 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4457 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4464 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4466 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4473 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4475 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4482 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4484 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4491 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4493 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4500 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4502 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4509 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4511 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4518 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4520 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4527 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4529 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4536 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4538 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4545 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4547 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4554 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4556 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4563 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4565 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4572 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4574 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4581 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4583 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4590 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4592 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4599 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4601 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4608 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4610 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4617 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4619 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4626 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4628 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4635 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4637 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4644 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4646 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4653 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4655 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4662 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4664 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4671 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4673 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4680 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4682 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4689 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4691 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4698 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4700 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4707 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4709 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4716 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4718 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4725 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4727 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4734 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4736 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4743 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4745 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4752 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4754 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4761 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4763 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4770 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4772 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4779 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4781 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4788 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4790 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4797 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4799 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4806 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4808 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4815 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4817 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4824 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4826 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4833 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4835 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4842 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4844 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4851 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4853 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4860 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4862 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4869 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4871 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4878 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4880 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4887 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4889 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4896 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4898 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4905 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4907 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4914 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4916 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4923 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4925 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4932 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4934 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4941 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4943 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4950 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4952 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4959 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4961 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4968 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4970 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4977 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4979 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4986 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4988 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4995 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4997 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5004 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5006 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5013 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5015 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5022 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5024 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5031 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5033 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5040 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5042 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5049 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5051 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5058 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5060 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5067 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5069 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5076 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5078 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5085 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5087 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5094 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5096 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5103 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5105 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5112 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5114 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5121 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5123 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5130 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5132 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5139 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5141 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5148 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5150 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5157 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5159 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5166 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5168 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5175 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5177 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5184 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5186 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5193 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5195 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5202 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5204 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5211 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5213 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5220 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5222 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5229 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5231 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5238 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5240 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5247 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5249 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5256 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5258 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5265 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5267 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5274 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5276 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5283 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5285 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5292 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5294 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5301 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5303 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5310 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5312 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5319 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5321 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5328 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5330 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5337 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5339 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5346 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5348 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5355 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5357 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5364 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5366 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5373 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5375 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5382 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5384 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5391 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5393 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5400 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5402 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5409 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5411 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5418 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5420 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5427 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5429 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5436 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5438 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5445 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5447 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5454 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5456 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5463 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5465 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5472 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5474 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5481 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5483 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5490 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5492 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5499 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5501 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5508 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5510 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5517 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5519 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5526 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5528 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5535 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5537 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5544 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5546 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5553 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5555 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5562 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5564 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5571 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5573 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5580 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5582 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5589 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5591 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5598 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5600 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5607 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5609 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5616 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5618 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5625 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5627 ($ne).
Removed top 1 bits (of 4) from mux cell rc4.$verific$mux_274$rc4.v:83$1127 ($mux).
Removed top 1016 bits (of 2048) from wire rc4.$auto$bmuxmap.cc:58:execute$1967.
Removed top 504 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$2224.
Removed top 248 bits (of 512) from wire rc4.$auto$bmuxmap.cc:58:execute$2353.
Removed top 120 bits (of 256) from wire rc4.$auto$bmuxmap.cc:58:execute$2418.
Removed top 56 bits (of 128) from wire rc4.$auto$bmuxmap.cc:58:execute$2451.
Removed top 24 bits (of 64) from wire rc4.$auto$bmuxmap.cc:58:execute$2468.
Removed top 8 bits (of 32) from wire rc4.$auto$bmuxmap.cc:58:execute$2477.
Removed top 283 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$2487.
Removed top 34 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$2750.
Removed top 34 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$3013.
Removed top 1 bits (of 4) from wire rc4.$verific$n18286$1102.
Removed top 1 bits (of 4) from wire rc4.$verific$n2388$291.
Removed top 69 bits (of 2048) from wire rc4.$verific$n24570$1108.
Removed top 1 bits (of 4) from wire rc4.$verific$n7577$552.
Removed top 1 bits (of 4) from wire rc4.KSState.
Removed top 1 bits (of 11) from wire rc4.discardCount.

yosys> peepopt

3.57. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.59. Executing BMUXMAP pass.

yosys> demuxmap

3.60. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.61. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rc4:
  creating $macc model for $verific$add_1859$rc4.v:139$1920 ($add).
  creating $macc model for $verific$add_1863$rc4.v:141$1924 ($add).
  creating $macc model for $verific$add_1876$rc4.v:148$1932 ($add).
  creating $macc model for $verific$add_268$rc4.v:80$1119 ($add).
  creating $macc model for $verific$add_801$rc4.v:106$1391 ($add).
  creating $macc model for $verific$add_804$rc4.v:106$1394 ($add).
  creating $alu model for $macc $verific$add_804$rc4.v:106$1394.
  creating $alu model for $macc $verific$add_801$rc4.v:106$1391.
  creating $alu model for $macc $verific$add_268$rc4.v:80$1119.
  creating $alu model for $macc $verific$add_1876$rc4.v:148$1932.
  creating $alu model for $macc $verific$add_1863$rc4.v:141$1924.
  creating $alu model for $macc $verific$add_1859$rc4.v:139$1920.
  creating $alu model for $verific$LessThan_1862$rc4.v:140$1923 ($lt): new $alu
  creating $alu cell for $verific$LessThan_1862$rc4.v:140$1923: $auto$alumacc.cc:485:replace_alu$5664
  creating $alu cell for $verific$add_1859$rc4.v:139$1920: $auto$alumacc.cc:485:replace_alu$5675
  creating $alu cell for $verific$add_1863$rc4.v:141$1924: $auto$alumacc.cc:485:replace_alu$5678
  creating $alu cell for $verific$add_1876$rc4.v:148$1932: $auto$alumacc.cc:485:replace_alu$5681
  creating $alu cell for $verific$add_268$rc4.v:80$1119: $auto$alumacc.cc:485:replace_alu$5684
  creating $alu cell for $verific$add_801$rc4.v:106$1391: $auto$alumacc.cc:485:replace_alu$5687
  creating $alu cell for $verific$add_804$rc4.v:106$1394: $auto$alumacc.cc:485:replace_alu$5690
  created 7 $alu and 0 $macc cells.

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.67. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.68. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

yosys> stat

3.71. Printing statistics.

=== rc4 ===

   Number of wires:               1929
   Number of wire bits:          22908
   Number of public wires:         266
   Number of public wire bits:    2104
   Number of memories:               1
   Number of memory bits:           56
   Number of processes:              0
   Number of cells:               2901
     $adffe                        260
     $alu                            7
     $and                            1
     $dffe                           2
     $eq                             7
     $logic_not                      1
     $memrd_v2                       1
     $memwr_v2                       1
     $mod                            1
     $mux                         1810
     $ne                           517
     $not                           11
     $or                             2
     $pmux                           7
     $reduce_and                   262
     $reduce_or                      9
     $shl                            2


yosys> memory -nomap

3.72. Executing MEMORY pass.

yosys> opt_mem

3.72.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.72.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.72.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rc4.key write port 0.

yosys> memory_bmux2rom

3.72.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.72.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\key'[0] in module `\rc4': no output FF found.
Checking read port address `\key'[0] in module `\rc4': no address FF found.

yosys> opt_clean

3.72.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_share

3.72.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.72.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.72.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_collect

3.72.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.73. Printing statistics.

=== rc4 ===

   Number of wires:               1929
   Number of wire bits:          22908
   Number of public wires:         266
   Number of public wire bits:    2104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2900
     $adffe                        260
     $alu                            7
     $and                            1
     $dffe                           2
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                         1810
     $ne                           517
     $not                           11
     $or                             2
     $pmux                           7
     $reduce_and                   262
     $reduce_or                      9
     $shl                            2


yosys> muxpack

3.74. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~918 debug messages>

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> pmuxtree

3.76. Executing PMUXTREE pass.

yosys> muxpack

3.77. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~936 debug messages>

yosys> memory_map

3.78. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \key in module \rc4:
  created 7 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 7 write mux blocks.

yosys> stat

3.79. Printing statistics.

=== rc4 ===

   Number of wires:               2033
   Number of wire bits:          29515
   Number of public wires:         273
   Number of public wire bits:    2160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2982
     $adffe                        260
     $alu                            7
     $and                           19
     $dff                            7
     $dffe                           2
     $eq                            13
     $logic_not                      1
     $mod                            1
     $mux                         1849
     $ne                           517
     $not                           18
     $or                             6
     $reduce_and                   262
     $reduce_or                     18
     $shl                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.80. Executing TECHMAP pass (map to technology primitives).

3.80.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.80.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.80.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:135935dfae9f11465e573bdec8f1bbae74879dd5$paramod$1454c092ca45c604bd96f84667bfd88e7a804a87\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\_90_mod for cells of type $mod.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000001000 for cells of type $__div_mod_u.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_90_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_90_alu for cells of type $alu.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_90_alu for cells of type $alu.
Using template $paramod$faa58573f9d1592ccf4bfc12206a71a8d2733e33\_90_alu for cells of type $alu.
Using template $paramod$7fb440a4f56077cf55596eac05c516869c752d23\_90_alu for cells of type $alu.
Using template $paramod$33acca59acb78d0be1d2963f30b104550f2b2c75\_90_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
No more expansions possible.
<suppressed ~10614 debug messages>

yosys> stat

3.81. Printing statistics.

=== rc4 ===

   Number of wires:               5597
   Number of wire bits:          77613
   Number of public wires:         273
   Number of public wire bits:    2160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              29499
     $_AND_                       1480
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2060
     $_DFFE_PP_                     19
     $_DFF_P_                       56
     $_MUX_                      22274
     $_NOT_                        329
     $_OR_                        1354
     $_XOR_                       1919


yosys> opt_expr

3.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~4424 debug messages>

yosys> opt_merge -nomux

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3117 debug messages>
Removed a total of 1039 cells.

yosys> opt_muxtree

3.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.87. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.88. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 210 unused cells and 3644 unused wires.
<suppressed ~211 debug messages>

yosys> opt_expr

3.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8807 debug messages>

yosys> techmap -map +/techmap.v

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~6138 debug messages>
Removed a total of 2046 cells.

yosys> opt_muxtree

3.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 785 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

yosys> abc -dff

3.108. Executing ABC pass (technology mapping using ABC).

3.108.1. Summary of detected clock domains:
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3585, arst=\rst, srst={ }
  13 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\rst, srst={ }
  1102 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3333, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3477, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3468, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3459, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3450, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3441, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3432, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3423, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3414, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3396, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3387, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3378, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3360, arst=\rst, srst={ }
  103 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3342, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3576, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3567, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3558, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3549, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3540, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3531, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3522, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3513, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3504, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3495, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3486, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3369, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3405, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5628, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5619, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5610, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5601, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5592, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5583, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5574, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5565, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5556, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5547, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5538, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5529, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5520, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5511, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5502, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5493, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5484, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5475, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5466, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5457, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5448, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5439, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5430, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5421, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5412, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5403, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5394, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5385, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5376, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5367, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5358, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5349, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5340, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5331, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5322, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5313, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5304, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5295, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5286, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5277, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5268, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5259, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5250, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5241, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5232, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5223, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5214, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5205, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5196, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5187, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5178, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5169, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5160, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5151, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5142, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5133, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5124, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5115, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5106, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5097, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5088, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5079, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5070, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5061, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5052, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5043, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5034, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5025, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5016, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5007, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4998, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4989, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4980, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4971, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4962, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4953, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4944, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4935, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4926, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4917, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4908, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4899, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4890, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4881, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4872, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4863, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4854, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4845, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4836, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4827, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4818, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4809, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4800, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4791, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4782, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4773, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4764, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4755, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4746, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4737, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4728, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4719, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4710, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4701, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4692, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4683, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4674, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4665, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4656, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4647, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4638, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4629, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4620, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4611, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4602, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4593, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4584, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4575, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4566, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4557, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4548, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4539, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4530, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4521, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4512, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4503, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4494, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4485, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4476, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4467, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4458, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4449, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4440, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4431, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4422, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4413, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4404, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4395, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4386, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4377, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4368, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4359, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4350, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4341, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4332, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4323, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4314, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4305, arst=\rst, srst={ }
  160 cells in clk=\clk, en={ }, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4287, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4278, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4269, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4260, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4251, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4242, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4233, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4224, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4215, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4206, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4197, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4188, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4179, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4170, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4161, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4152, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4134, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4125, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4116, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4107, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4098, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4089, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4080, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4071, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4062, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4053, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4044, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4035, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4026, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4017, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4008, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3999, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3981, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3972, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3963, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3954, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3945, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3936, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3927, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3918, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3909, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3891, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3882, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3873, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3864, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3855, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3603, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3666, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3729, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3657, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3720, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3783, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3792, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3612, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3630, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3639, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3675, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3693, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3702, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3738, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3765, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3837, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3621, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3648, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3711, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3747, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3774, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3801, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3810, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3819, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3828, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3846, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5644, arst=\rst, srst={ }
  1076 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5635, arst={ }, srst={ }
  1816 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  1650 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3307, arst=\rst, srst={ }
  76 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3321, arst={ }, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3594, arst=\rst, srst={ }

3.108.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3585, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.2.1. Executing ABC.

3.108.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \rst
Extracted 13 gates and 22 wires to a netlist network with 8 inputs and 7 outputs.

3.108.3.1. Executing ABC.

3.108.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3333, asynchronously reset by \rst
Extracted 1102 gates and 2178 wires to a netlist network with 1075 inputs and 37 outputs.

3.108.4.1. Executing ABC.

3.108.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3477, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.5.1. Executing ABC.

3.108.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3468, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.6.1. Executing ABC.

3.108.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3459, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.7.1. Executing ABC.

3.108.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3450, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.8.1. Executing ABC.

3.108.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3441, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.9.1. Executing ABC.

3.108.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3432, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.10.1. Executing ABC.

3.108.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3423, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.11.1. Executing ABC.

3.108.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3414, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.12.1. Executing ABC.

3.108.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3396, asynchronously reset by \rst
Extracted 62 gates and 103 wires to a netlist network with 41 inputs and 34 outputs.

3.108.13.1. Executing ABC.

3.108.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3387, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.14.1. Executing ABC.

3.108.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3378, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.15.1. Executing ABC.

3.108.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3360, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.16.1. Executing ABC.

3.108.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3342, asynchronously reset by \rst
Extracted 103 gates and 172 wires to a netlist network with 68 inputs and 17 outputs.

3.108.17.1. Executing ABC.

3.108.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3576, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.18.1. Executing ABC.

3.108.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3567, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.19.1. Executing ABC.

3.108.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3558, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.20.1. Executing ABC.

3.108.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3549, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.21.1. Executing ABC.

3.108.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3540, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.22.1. Executing ABC.

3.108.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3531, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.23.1. Executing ABC.

3.108.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3522, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.24.1. Executing ABC.

3.108.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3513, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.25.1. Executing ABC.

3.108.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3504, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.26.1. Executing ABC.

3.108.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3495, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.27.1. Executing ABC.

3.108.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3486, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.28.1. Executing ABC.

3.108.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3369, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.29.1. Executing ABC.

3.108.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \rst
Extracted 30 gates and 60 wires to a netlist network with 30 inputs and 10 outputs.

3.108.30.1. Executing ABC.

3.108.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3405, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.31.1. Executing ABC.

3.108.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5628, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.32.1. Executing ABC.

3.108.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5619, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.33.1. Executing ABC.

3.108.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5610, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.34.1. Executing ABC.

3.108.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5601, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.35.1. Executing ABC.

3.108.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5592, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.36.1. Executing ABC.

3.108.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5583, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.37.1. Executing ABC.

3.108.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5574, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.38.1. Executing ABC.

3.108.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5565, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.39.1. Executing ABC.

3.108.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5556, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.40.1. Executing ABC.

3.108.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5547, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.41.1. Executing ABC.

3.108.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5538, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.42.1. Executing ABC.

3.108.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5529, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.43.1. Executing ABC.

3.108.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5520, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.44.1. Executing ABC.

3.108.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5511, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.45.1. Executing ABC.

3.108.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5502, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.46.1. Executing ABC.

3.108.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5493, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.47.1. Executing ABC.

3.108.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5484, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.48.1. Executing ABC.

3.108.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5475, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.49.1. Executing ABC.

3.108.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5466, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.50.1. Executing ABC.

3.108.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5457, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.51.1. Executing ABC.

3.108.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5448, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.52.1. Executing ABC.

3.108.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5439, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.53.1. Executing ABC.

3.108.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5430, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.54.1. Executing ABC.

3.108.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5421, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.55.1. Executing ABC.

3.108.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5412, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.56.1. Executing ABC.

3.108.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5403, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.57.1. Executing ABC.

3.108.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5394, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.58.1. Executing ABC.

3.108.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5385, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.59.1. Executing ABC.

3.108.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5376, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.60.1. Executing ABC.

3.108.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5367, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.61.1. Executing ABC.

3.108.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5358, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.62.1. Executing ABC.

3.108.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5349, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.63.1. Executing ABC.

3.108.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5340, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.64.1. Executing ABC.

3.108.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5331, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.65.1. Executing ABC.

3.108.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5322, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.66.1. Executing ABC.

3.108.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5313, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.67.1. Executing ABC.

3.108.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5304, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.68.1. Executing ABC.

3.108.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5295, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.69.1. Executing ABC.

3.108.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5286, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.70.1. Executing ABC.

3.108.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5277, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.71.1. Executing ABC.

3.108.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5268, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.72.1. Executing ABC.

3.108.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5259, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.73.1. Executing ABC.

3.108.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5250, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.74.1. Executing ABC.

3.108.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5241, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.75.1. Executing ABC.

3.108.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5232, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.76.1. Executing ABC.

3.108.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5223, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.77.1. Executing ABC.

3.108.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5214, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.78.1. Executing ABC.

3.108.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5205, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.79.1. Executing ABC.

3.108.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5196, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.80.1. Executing ABC.

3.108.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5187, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.81.1. Executing ABC.

3.108.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5178, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.82.1. Executing ABC.

3.108.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5169, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.83.1. Executing ABC.

3.108.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5160, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.84.1. Executing ABC.

3.108.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5151, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.85.1. Executing ABC.

3.108.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5142, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.86.1. Executing ABC.

3.108.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5133, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.87.1. Executing ABC.

3.108.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5124, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.88.1. Executing ABC.

3.108.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5115, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.89.1. Executing ABC.

3.108.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5106, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.90.1. Executing ABC.

3.108.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5097, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.91.1. Executing ABC.

3.108.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5088, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.92.1. Executing ABC.

3.108.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5079, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.93.1. Executing ABC.

3.108.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5070, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.94.1. Executing ABC.

3.108.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5061, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.95.1. Executing ABC.

3.108.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5052, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.96.1. Executing ABC.

3.108.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5043, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.97.1. Executing ABC.

3.108.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5034, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.98.1. Executing ABC.

3.108.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5025, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.99.1. Executing ABC.

3.108.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5016, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.100.1. Executing ABC.

3.108.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5007, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.101.1. Executing ABC.

3.108.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4998, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.102.1. Executing ABC.

3.108.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4989, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.103.1. Executing ABC.

3.108.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4980, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.104.1. Executing ABC.

3.108.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4971, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.105.1. Executing ABC.

3.108.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4962, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.106.1. Executing ABC.

3.108.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4953, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.107.1. Executing ABC.

3.108.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4944, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.108.1. Executing ABC.

3.108.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4935, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.109.1. Executing ABC.

3.108.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4926, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.110.1. Executing ABC.

3.108.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4917, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.111.1. Executing ABC.

3.108.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4908, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.112.1. Executing ABC.

3.108.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4899, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.113.1. Executing ABC.

3.108.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4890, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.114.1. Executing ABC.

3.108.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4881, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.115.1. Executing ABC.

3.108.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4872, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.116.1. Executing ABC.

3.108.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4863, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.117.1. Executing ABC.

3.108.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4854, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.118.1. Executing ABC.

3.108.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4845, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.119.1. Executing ABC.

3.108.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4836, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.120.1. Executing ABC.

3.108.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4827, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.121.1. Executing ABC.

3.108.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4818, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.122.1. Executing ABC.

3.108.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4809, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.123.1. Executing ABC.

3.108.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4800, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.124.1. Executing ABC.

3.108.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4791, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.125.1. Executing ABC.

3.108.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4782, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.126.1. Executing ABC.

3.108.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4773, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.127.1. Executing ABC.

3.108.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4764, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.128.1. Executing ABC.

3.108.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4755, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.129.1. Executing ABC.

3.108.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4746, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.130.1. Executing ABC.

3.108.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4737, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.131.1. Executing ABC.

3.108.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4728, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.132.1. Executing ABC.

3.108.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4719, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.133.1. Executing ABC.

3.108.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4710, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.134.1. Executing ABC.

3.108.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4701, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.135.1. Executing ABC.

3.108.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4692, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.136.1. Executing ABC.

3.108.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4683, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.137.1. Executing ABC.

3.108.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4674, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.138.1. Executing ABC.

3.108.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4665, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.139.1. Executing ABC.

3.108.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4656, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.140.1. Executing ABC.

3.108.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4647, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.141.1. Executing ABC.

3.108.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4638, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.142.1. Executing ABC.

3.108.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4629, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.143.1. Executing ABC.

3.108.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4620, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.144.1. Executing ABC.

3.108.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4611, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.145.1. Executing ABC.

3.108.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4602, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.146.1. Executing ABC.

3.108.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4593, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.147.1. Executing ABC.

3.108.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4584, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.148.1. Executing ABC.

3.108.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4575, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.149.1. Executing ABC.

3.108.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4566, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.150.1. Executing ABC.

3.108.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4557, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.151.1. Executing ABC.

3.108.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4548, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.152.1. Executing ABC.

3.108.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4539, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.153.1. Executing ABC.

3.108.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4530, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.154.1. Executing ABC.

3.108.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4521, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.155.1. Executing ABC.

3.108.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4512, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.156.1. Executing ABC.

3.108.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4503, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.157.1. Executing ABC.

3.108.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4494, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.158.1. Executing ABC.

3.108.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4485, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.159.1. Executing ABC.

3.108.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4476, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.160.1. Executing ABC.

3.108.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4467, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.161.1. Executing ABC.

3.108.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4458, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.162.1. Executing ABC.

3.108.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4449, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.163.1. Executing ABC.

3.108.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4440, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.164.1. Executing ABC.

3.108.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4431, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.165.1. Executing ABC.

3.108.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4422, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.166.1. Executing ABC.

3.108.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4413, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.167.1. Executing ABC.

3.108.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4404, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.168.1. Executing ABC.

3.108.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4395, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.169.1. Executing ABC.

3.108.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4386, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.170.1. Executing ABC.

3.108.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4377, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.171.1. Executing ABC.

3.108.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4368, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.172.1. Executing ABC.

3.108.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4359, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.173.1. Executing ABC.

3.108.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4350, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.174.1. Executing ABC.

3.108.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4341, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.175.1. Executing ABC.

3.108.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4332, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.176.1. Executing ABC.

3.108.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4323, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.177.1. Executing ABC.

3.108.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4314, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.178.1. Executing ABC.

3.108.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4305, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.179.1. Executing ABC.

3.108.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 160 gates and 185 wires to a netlist network with 24 inputs and 25 outputs.

3.108.180.1. Executing ABC.

3.108.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.181.1. Executing ABC.

3.108.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4287, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.182.1. Executing ABC.

3.108.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4278, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.183.1. Executing ABC.

3.108.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4269, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.184.1. Executing ABC.

3.108.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4260, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.185.1. Executing ABC.

3.108.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4251, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.186.1. Executing ABC.

3.108.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4242, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.187.1. Executing ABC.

3.108.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4233, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.188.1. Executing ABC.

3.108.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4224, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.189.1. Executing ABC.

3.108.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4215, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.190.1. Executing ABC.

3.108.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4206, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.191.1. Executing ABC.

3.108.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4197, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.192.1. Executing ABC.

3.108.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4188, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.193.1. Executing ABC.

3.108.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4179, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.194.1. Executing ABC.

3.108.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4170, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.195.1. Executing ABC.

3.108.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4161, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.196.1. Executing ABC.

3.108.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4152, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.197.1. Executing ABC.

3.108.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.198.1. Executing ABC.

3.108.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4134, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.199.1. Executing ABC.

3.108.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4125, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.108.200.1. Executing ABC.

3.108.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4116, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.108.201.1. Executing ABC.

yosys> abc -dff

3.109. Executing ABC pass (technology mapping using ABC).

3.109.1. Summary of detected clock domains:
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3711, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3648, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3621, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3837, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3630, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3639, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3675, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3693, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3702, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3738, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3765, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3792, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3720, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3729, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3603, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3864, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3882, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3918, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3612, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3783, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3657, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3666, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3855, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3873, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3891, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3909, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$55568$auto$opt_dff.cc:219:make_patterns_logic$4197, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$55764$auto$opt_dff.cc:219:make_patterns_logic$4161, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$55960$auto$opt_dff.cc:219:make_patterns_logic$4125, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4080, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4044, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4008, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3972, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3936, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3927, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55605$auto$opt_dff.cc:219:make_patterns_logic$4188, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55801$auto$opt_dff.cc:219:make_patterns_logic$4152, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4107, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4071, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4035, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3999, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3963, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$55470$auto$opt_dff.cc:219:make_patterns_logic$4215, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55666$auto$opt_dff.cc:219:make_patterns_logic$4179, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55862$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4098, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4062, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4026, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3954, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$55507$auto$opt_dff.cc:219:make_patterns_logic$4206, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$55703$auto$opt_dff.cc:219:make_patterns_logic$4170, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$55899$auto$opt_dff.cc:219:make_patterns_logic$4134, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4089, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4053, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4017, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3981, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3945, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$55176$auto$opt_dff.cc:219:make_patterns_logic$4269, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54664$auto$opt_dff.cc:219:make_patterns_logic$4332, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54370$auto$opt_dff.cc:219:make_patterns_logic$4386, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54076$auto$opt_dff.cc:219:make_patterns_logic$4440, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$53745$auto$opt_dff.cc:219:make_patterns_logic$4503, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$53353$auto$opt_dff.cc:219:make_patterns_logic$4575, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$52961$auto$opt_dff.cc:219:make_patterns_logic$4647, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$52569$auto$opt_dff.cc:219:make_patterns_logic$4719, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$55078$auto$opt_dff.cc:219:make_patterns_logic$4287, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$54627$auto$opt_dff.cc:219:make_patterns_logic$4341, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$54333$auto$opt_dff.cc:219:make_patterns_logic$4395, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$54039$auto$opt_dff.cc:219:make_patterns_logic$4449, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$53647$auto$opt_dff.cc:219:make_patterns_logic$4521, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$53255$auto$opt_dff.cc:219:make_patterns_logic$4593, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$52863$auto$opt_dff.cc:219:make_patterns_logic$4665, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$52471$auto$opt_dff.cc:219:make_patterns_logic$4737, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$55115$auto$opt_dff.cc:219:make_patterns_logic$4278, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$53684$auto$opt_dff.cc:219:make_patterns_logic$4512, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$53292$auto$opt_dff.cc:219:make_patterns_logic$4584, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$52900$auto$opt_dff.cc:219:make_patterns_logic$4656, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$52508$auto$opt_dff.cc:219:make_patterns_logic$4728, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$55372$auto$opt_dff.cc:219:make_patterns_logic$4233, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54529$auto$opt_dff.cc:219:make_patterns_logic$4359, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54235$auto$opt_dff.cc:219:make_patterns_logic$4413, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$53941$auto$opt_dff.cc:219:make_patterns_logic$4467, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$53549$auto$opt_dff.cc:219:make_patterns_logic$4539, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$53157$auto$opt_dff.cc:219:make_patterns_logic$4611, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$52765$auto$opt_dff.cc:219:make_patterns_logic$4683, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$55409$auto$opt_dff.cc:219:make_patterns_logic$4224, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$55017$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$54566$auto$opt_dff.cc:219:make_patterns_logic$4350, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$54272$auto$opt_dff.cc:219:make_patterns_logic$4404, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$53978$auto$opt_dff.cc:219:make_patterns_logic$4458, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$53586$auto$opt_dff.cc:219:make_patterns_logic$4530, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$53194$auto$opt_dff.cc:219:make_patterns_logic$4602, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$52802$auto$opt_dff.cc:219:make_patterns_logic$4674, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55213$auto$opt_dff.cc:219:make_patterns_logic$4260, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54725$auto$opt_dff.cc:219:make_patterns_logic$4323, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54431$auto$opt_dff.cc:219:make_patterns_logic$4377, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54137$auto$opt_dff.cc:219:make_patterns_logic$4431, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53782$auto$opt_dff.cc:219:make_patterns_logic$4494, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53390$auto$opt_dff.cc:219:make_patterns_logic$4566, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52998$auto$opt_dff.cc:219:make_patterns_logic$4638, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52606$auto$opt_dff.cc:219:make_patterns_logic$4710, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55274$auto$opt_dff.cc:219:make_patterns_logic$4251, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$54762$auto$opt_dff.cc:219:make_patterns_logic$4314, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54468$auto$opt_dff.cc:219:make_patterns_logic$4368, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54174$auto$opt_dff.cc:219:make_patterns_logic$4422, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53843$auto$opt_dff.cc:219:make_patterns_logic$4485, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53451$auto$opt_dff.cc:219:make_patterns_logic$4557, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53059$auto$opt_dff.cc:219:make_patterns_logic$4629, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52667$auto$opt_dff.cc:219:make_patterns_logic$4701, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$55311$auto$opt_dff.cc:219:make_patterns_logic$4242, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$54823$auto$opt_dff.cc:219:make_patterns_logic$4305, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$53880$auto$opt_dff.cc:219:make_patterns_logic$4476, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$53488$auto$opt_dff.cc:219:make_patterns_logic$4548, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$53096$auto$opt_dff.cc:219:make_patterns_logic$4620, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$52704$auto$opt_dff.cc:219:make_patterns_logic$4692, arst=\rst, srst={ }
  4875 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3307, arst=\rst, srst={ }
  3859 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  1076 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5635, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5644, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3819, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3846, arst=\rst, srst={ }
  77 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3321, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3810, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3801, arst=\rst, srst={ }
  156 cells in clk=\clk, en={ }, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3828, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3747, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3774, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3594, arst=\rst, srst={ }
  38 cells in clk=\clk, en=$abc$43933$auto$opt_dff.cc:219:make_patterns_logic$3585, arst=\rst, srst={ }
  9 cells in clk=\clk, en=$abc$43994$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$44008$auto$opt_dff.cc:219:make_patterns_logic$3333, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46210$auto$opt_dff.cc:219:make_patterns_logic$3477, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46271$auto$opt_dff.cc:219:make_patterns_logic$3468, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46332$auto$opt_dff.cc:219:make_patterns_logic$3459, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46369$auto$opt_dff.cc:219:make_patterns_logic$3450, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46430$auto$opt_dff.cc:219:make_patterns_logic$3441, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46467$auto$opt_dff.cc:219:make_patterns_logic$3432, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46528$auto$opt_dff.cc:219:make_patterns_logic$3423, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46565$auto$opt_dff.cc:219:make_patterns_logic$3414, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46626$auto$opt_dff.cc:219:make_patterns_logic$3396, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46688$auto$opt_dff.cc:219:make_patterns_logic$3387, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46725$auto$opt_dff.cc:219:make_patterns_logic$3378, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46786$auto$opt_dff.cc:219:make_patterns_logic$3360, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46847$auto$opt_dff.cc:219:make_patterns_logic$3342, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46969$auto$opt_dff.cc:219:make_patterns_logic$3576, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47030$auto$opt_dff.cc:219:make_patterns_logic$3567, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47067$auto$opt_dff.cc:219:make_patterns_logic$3558, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47128$auto$opt_dff.cc:219:make_patterns_logic$3549, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47165$auto$opt_dff.cc:219:make_patterns_logic$3540, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47226$auto$opt_dff.cc:219:make_patterns_logic$3531, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47263$auto$opt_dff.cc:219:make_patterns_logic$3522, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47324$auto$opt_dff.cc:219:make_patterns_logic$3513, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47361$auto$opt_dff.cc:219:make_patterns_logic$3504, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47422$auto$opt_dff.cc:219:make_patterns_logic$3495, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47459$auto$opt_dff.cc:219:make_patterns_logic$3486, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47496$auto$opt_dff.cc:219:make_patterns_logic$3369, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47533$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47571$auto$opt_dff.cc:219:make_patterns_logic$3405, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47608$auto$opt_dff.cc:219:make_patterns_logic$5628, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47669$auto$opt_dff.cc:219:make_patterns_logic$5619, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47706$auto$opt_dff.cc:219:make_patterns_logic$5610, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47767$auto$opt_dff.cc:219:make_patterns_logic$5601, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47804$auto$opt_dff.cc:219:make_patterns_logic$5592, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47865$auto$opt_dff.cc:219:make_patterns_logic$5583, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47902$auto$opt_dff.cc:219:make_patterns_logic$5574, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47963$auto$opt_dff.cc:219:make_patterns_logic$5565, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48000$auto$opt_dff.cc:219:make_patterns_logic$5556, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48061$auto$opt_dff.cc:219:make_patterns_logic$5547, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48098$auto$opt_dff.cc:219:make_patterns_logic$5538, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48159$auto$opt_dff.cc:219:make_patterns_logic$5529, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48196$auto$opt_dff.cc:219:make_patterns_logic$5520, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48257$auto$opt_dff.cc:219:make_patterns_logic$5511, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48294$auto$opt_dff.cc:219:make_patterns_logic$5502, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48355$auto$opt_dff.cc:219:make_patterns_logic$5493, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48392$auto$opt_dff.cc:219:make_patterns_logic$5484, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48453$auto$opt_dff.cc:219:make_patterns_logic$5475, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48490$auto$opt_dff.cc:219:make_patterns_logic$5466, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48551$auto$opt_dff.cc:219:make_patterns_logic$5457, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48588$auto$opt_dff.cc:219:make_patterns_logic$5448, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48649$auto$opt_dff.cc:219:make_patterns_logic$5439, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48686$auto$opt_dff.cc:219:make_patterns_logic$5430, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48747$auto$opt_dff.cc:219:make_patterns_logic$5421, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48784$auto$opt_dff.cc:219:make_patterns_logic$5412, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48845$auto$opt_dff.cc:219:make_patterns_logic$5403, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48882$auto$opt_dff.cc:219:make_patterns_logic$5394, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48943$auto$opt_dff.cc:219:make_patterns_logic$5385, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48980$auto$opt_dff.cc:219:make_patterns_logic$5376, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49041$auto$opt_dff.cc:219:make_patterns_logic$5367, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49078$auto$opt_dff.cc:219:make_patterns_logic$5358, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49139$auto$opt_dff.cc:219:make_patterns_logic$5349, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49176$auto$opt_dff.cc:219:make_patterns_logic$5340, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49237$auto$opt_dff.cc:219:make_patterns_logic$5331, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49274$auto$opt_dff.cc:219:make_patterns_logic$5322, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49335$auto$opt_dff.cc:219:make_patterns_logic$5313, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49372$auto$opt_dff.cc:219:make_patterns_logic$5304, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49433$auto$opt_dff.cc:219:make_patterns_logic$5295, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49470$auto$opt_dff.cc:219:make_patterns_logic$5286, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49531$auto$opt_dff.cc:219:make_patterns_logic$5277, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49568$auto$opt_dff.cc:219:make_patterns_logic$5268, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49629$auto$opt_dff.cc:219:make_patterns_logic$5259, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49666$auto$opt_dff.cc:219:make_patterns_logic$5250, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49727$auto$opt_dff.cc:219:make_patterns_logic$5241, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49764$auto$opt_dff.cc:219:make_patterns_logic$5232, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49825$auto$opt_dff.cc:219:make_patterns_logic$5223, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49862$auto$opt_dff.cc:219:make_patterns_logic$5214, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49923$auto$opt_dff.cc:219:make_patterns_logic$5205, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49960$auto$opt_dff.cc:219:make_patterns_logic$5196, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50021$auto$opt_dff.cc:219:make_patterns_logic$5187, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50058$auto$opt_dff.cc:219:make_patterns_logic$5178, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50119$auto$opt_dff.cc:219:make_patterns_logic$5169, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50156$auto$opt_dff.cc:219:make_patterns_logic$5160, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50217$auto$opt_dff.cc:219:make_patterns_logic$5151, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50254$auto$opt_dff.cc:219:make_patterns_logic$5142, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50315$auto$opt_dff.cc:219:make_patterns_logic$5133, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50352$auto$opt_dff.cc:219:make_patterns_logic$5124, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50413$auto$opt_dff.cc:219:make_patterns_logic$5115, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50450$auto$opt_dff.cc:219:make_patterns_logic$5106, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50511$auto$opt_dff.cc:219:make_patterns_logic$5097, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50548$auto$opt_dff.cc:219:make_patterns_logic$5088, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50609$auto$opt_dff.cc:219:make_patterns_logic$5079, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50646$auto$opt_dff.cc:219:make_patterns_logic$5070, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50707$auto$opt_dff.cc:219:make_patterns_logic$5061, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50744$auto$opt_dff.cc:219:make_patterns_logic$5052, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50805$auto$opt_dff.cc:219:make_patterns_logic$5043, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50842$auto$opt_dff.cc:219:make_patterns_logic$5034, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50903$auto$opt_dff.cc:219:make_patterns_logic$5025, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50940$auto$opt_dff.cc:219:make_patterns_logic$5016, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51001$auto$opt_dff.cc:219:make_patterns_logic$5007, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51038$auto$opt_dff.cc:219:make_patterns_logic$4998, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51099$auto$opt_dff.cc:219:make_patterns_logic$4989, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51136$auto$opt_dff.cc:219:make_patterns_logic$4980, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51197$auto$opt_dff.cc:219:make_patterns_logic$4971, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51234$auto$opt_dff.cc:219:make_patterns_logic$4962, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51295$auto$opt_dff.cc:219:make_patterns_logic$4953, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51332$auto$opt_dff.cc:219:make_patterns_logic$4944, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51393$auto$opt_dff.cc:219:make_patterns_logic$4935, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51430$auto$opt_dff.cc:219:make_patterns_logic$4926, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51491$auto$opt_dff.cc:219:make_patterns_logic$4917, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51528$auto$opt_dff.cc:219:make_patterns_logic$4908, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51589$auto$opt_dff.cc:219:make_patterns_logic$4899, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51626$auto$opt_dff.cc:219:make_patterns_logic$4890, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51687$auto$opt_dff.cc:219:make_patterns_logic$4881, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51724$auto$opt_dff.cc:219:make_patterns_logic$4872, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4863, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51822$auto$opt_dff.cc:219:make_patterns_logic$4854, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51883$auto$opt_dff.cc:219:make_patterns_logic$4845, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51920$auto$opt_dff.cc:219:make_patterns_logic$4836, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51981$auto$opt_dff.cc:219:make_patterns_logic$4827, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52018$auto$opt_dff.cc:219:make_patterns_logic$4818, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52079$auto$opt_dff.cc:219:make_patterns_logic$4809, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52116$auto$opt_dff.cc:219:make_patterns_logic$4800, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52177$auto$opt_dff.cc:219:make_patterns_logic$4791, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52214$auto$opt_dff.cc:219:make_patterns_logic$4782, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52275$auto$opt_dff.cc:219:make_patterns_logic$4773, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$52312$auto$opt_dff.cc:219:make_patterns_logic$4764, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52373$auto$opt_dff.cc:219:make_patterns_logic$4755, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$52410$auto$opt_dff.cc:219:make_patterns_logic$4746, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$55997$auto$opt_dff.cc:219:make_patterns_logic$4116, arst=\rst, srst={ }

3.109.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3711, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.2.1. Executing ABC.

3.109.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \rst
Extracted 41 gates and 82 wires to a netlist network with 41 inputs and 20 outputs.

3.109.3.1. Executing ABC.

3.109.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3648, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.4.1. Executing ABC.

3.109.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3621, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.5.1. Executing ABC.

3.109.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3837, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.6.1. Executing ABC.

3.109.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3630, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.7.1. Executing ABC.

3.109.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3639, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.8.1. Executing ABC.

3.109.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3675, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.9.1. Executing ABC.

3.109.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3693, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.10.1. Executing ABC.

3.109.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3702, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.11.1. Executing ABC.

3.109.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3738, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.12.1. Executing ABC.

3.109.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.109.13.1. Executing ABC.

3.109.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3765, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.109.14.1. Executing ABC.

3.109.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3792, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.15.1. Executing ABC.

3.109.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3720, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.16.1. Executing ABC.

3.109.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3729, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.17.1. Executing ABC.

3.109.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3603, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.18.1. Executing ABC.

3.109.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3864, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.19.1. Executing ABC.

3.109.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3882, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.20.1. Executing ABC.

3.109.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.21.1. Executing ABC.

3.109.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3918, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.22.1. Executing ABC.

3.109.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3612, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.23.1. Executing ABC.

3.109.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3783, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.24.1. Executing ABC.

3.109.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3657, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.25.1. Executing ABC.

3.109.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3666, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.26.1. Executing ABC.

3.109.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3855, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.27.1. Executing ABC.

3.109.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3873, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.28.1. Executing ABC.

3.109.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3891, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.29.1. Executing ABC.

3.109.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3909, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.30.1. Executing ABC.

3.109.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55568$auto$opt_dff.cc:219:make_patterns_logic$4197, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.31.1. Executing ABC.

3.109.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55764$auto$opt_dff.cc:219:make_patterns_logic$4161, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.32.1. Executing ABC.

3.109.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55960$auto$opt_dff.cc:219:make_patterns_logic$4125, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.33.1. Executing ABC.

3.109.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4080, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.34.1. Executing ABC.

3.109.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4044, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.35.1. Executing ABC.

3.109.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4008, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.36.1. Executing ABC.

3.109.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3972, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.37.1. Executing ABC.

3.109.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3936, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.38.1. Executing ABC.

3.109.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3927, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.39.1. Executing ABC.

3.109.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55605$auto$opt_dff.cc:219:make_patterns_logic$4188, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.40.1. Executing ABC.

3.109.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55801$auto$opt_dff.cc:219:make_patterns_logic$4152, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.41.1. Executing ABC.

3.109.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4107, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.42.1. Executing ABC.

3.109.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4071, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.43.1. Executing ABC.

3.109.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4035, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.44.1. Executing ABC.

3.109.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3999, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.45.1. Executing ABC.

3.109.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3963, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.46.1. Executing ABC.

3.109.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55470$auto$opt_dff.cc:219:make_patterns_logic$4215, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.47.1. Executing ABC.

3.109.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55666$auto$opt_dff.cc:219:make_patterns_logic$4179, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.48.1. Executing ABC.

3.109.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55862$auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.49.1. Executing ABC.

3.109.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4098, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.50.1. Executing ABC.

3.109.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4062, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.51.1. Executing ABC.

3.109.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4026, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.52.1. Executing ABC.

3.109.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.53.1. Executing ABC.

3.109.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3954, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.109.54.1. Executing ABC.

3.109.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55507$auto$opt_dff.cc:219:make_patterns_logic$4206, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.55.1. Executing ABC.

3.109.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55703$auto$opt_dff.cc:219:make_patterns_logic$4170, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.56.1. Executing ABC.

3.109.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55899$auto$opt_dff.cc:219:make_patterns_logic$4134, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.57.1. Executing ABC.

3.109.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4089, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.58.1. Executing ABC.

3.109.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4053, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.59.1. Executing ABC.

3.109.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4017, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.60.1. Executing ABC.

3.109.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3981, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.61.1. Executing ABC.

3.109.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3945, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.109.62.1. Executing ABC.

3.109.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55176$auto$opt_dff.cc:219:make_patterns_logic$4269, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.63.1. Executing ABC.

3.109.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54664$auto$opt_dff.cc:219:make_patterns_logic$4332, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.64.1. Executing ABC.

3.109.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54370$auto$opt_dff.cc:219:make_patterns_logic$4386, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.65.1. Executing ABC.

3.109.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54076$auto$opt_dff.cc:219:make_patterns_logic$4440, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.66.1. Executing ABC.

3.109.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53745$auto$opt_dff.cc:219:make_patterns_logic$4503, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.67.1. Executing ABC.

3.109.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53353$auto$opt_dff.cc:219:make_patterns_logic$4575, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.68.1. Executing ABC.

3.109.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52961$auto$opt_dff.cc:219:make_patterns_logic$4647, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.69.1. Executing ABC.

3.109.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52569$auto$opt_dff.cc:219:make_patterns_logic$4719, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.70.1. Executing ABC.

3.109.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55078$auto$opt_dff.cc:219:make_patterns_logic$4287, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.71.1. Executing ABC.

3.109.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54627$auto$opt_dff.cc:219:make_patterns_logic$4341, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.72.1. Executing ABC.

3.109.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54333$auto$opt_dff.cc:219:make_patterns_logic$4395, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.73.1. Executing ABC.

3.109.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54039$auto$opt_dff.cc:219:make_patterns_logic$4449, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.74.1. Executing ABC.

3.109.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53647$auto$opt_dff.cc:219:make_patterns_logic$4521, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.75.1. Executing ABC.

3.109.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53255$auto$opt_dff.cc:219:make_patterns_logic$4593, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.76.1. Executing ABC.

3.109.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52863$auto$opt_dff.cc:219:make_patterns_logic$4665, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.77.1. Executing ABC.

3.109.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52471$auto$opt_dff.cc:219:make_patterns_logic$4737, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.78.1. Executing ABC.

3.109.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55115$auto$opt_dff.cc:219:make_patterns_logic$4278, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.79.1. Executing ABC.

3.109.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53684$auto$opt_dff.cc:219:make_patterns_logic$4512, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.80.1. Executing ABC.

3.109.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53292$auto$opt_dff.cc:219:make_patterns_logic$4584, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.81.1. Executing ABC.

3.109.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52900$auto$opt_dff.cc:219:make_patterns_logic$4656, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.82.1. Executing ABC.

3.109.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52508$auto$opt_dff.cc:219:make_patterns_logic$4728, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.83.1. Executing ABC.

3.109.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55372$auto$opt_dff.cc:219:make_patterns_logic$4233, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.84.1. Executing ABC.

3.109.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54529$auto$opt_dff.cc:219:make_patterns_logic$4359, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.85.1. Executing ABC.

3.109.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54235$auto$opt_dff.cc:219:make_patterns_logic$4413, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.86.1. Executing ABC.

3.109.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53941$auto$opt_dff.cc:219:make_patterns_logic$4467, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.87.1. Executing ABC.

3.109.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53549$auto$opt_dff.cc:219:make_patterns_logic$4539, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.88.1. Executing ABC.

3.109.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53157$auto$opt_dff.cc:219:make_patterns_logic$4611, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.89.1. Executing ABC.

3.109.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52765$auto$opt_dff.cc:219:make_patterns_logic$4683, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.90.1. Executing ABC.

3.109.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55409$auto$opt_dff.cc:219:make_patterns_logic$4224, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.91.1. Executing ABC.

3.109.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55017$auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.92.1. Executing ABC.

3.109.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54566$auto$opt_dff.cc:219:make_patterns_logic$4350, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.93.1. Executing ABC.

3.109.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54272$auto$opt_dff.cc:219:make_patterns_logic$4404, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.94.1. Executing ABC.

3.109.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53978$auto$opt_dff.cc:219:make_patterns_logic$4458, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.95.1. Executing ABC.

3.109.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53586$auto$opt_dff.cc:219:make_patterns_logic$4530, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.96.1. Executing ABC.

3.109.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53194$auto$opt_dff.cc:219:make_patterns_logic$4602, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.97.1. Executing ABC.

3.109.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52802$auto$opt_dff.cc:219:make_patterns_logic$4674, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.98.1. Executing ABC.

3.109.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55213$auto$opt_dff.cc:219:make_patterns_logic$4260, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.99.1. Executing ABC.

3.109.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54725$auto$opt_dff.cc:219:make_patterns_logic$4323, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.100.1. Executing ABC.

3.109.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54431$auto$opt_dff.cc:219:make_patterns_logic$4377, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.101.1. Executing ABC.

3.109.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54137$auto$opt_dff.cc:219:make_patterns_logic$4431, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.102.1. Executing ABC.

3.109.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53782$auto$opt_dff.cc:219:make_patterns_logic$4494, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.103.1. Executing ABC.

3.109.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53390$auto$opt_dff.cc:219:make_patterns_logic$4566, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.104.1. Executing ABC.

3.109.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52998$auto$opt_dff.cc:219:make_patterns_logic$4638, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.105.1. Executing ABC.

3.109.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52606$auto$opt_dff.cc:219:make_patterns_logic$4710, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.106.1. Executing ABC.

3.109.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55274$auto$opt_dff.cc:219:make_patterns_logic$4251, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.107.1. Executing ABC.

3.109.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54762$auto$opt_dff.cc:219:make_patterns_logic$4314, asynchronously reset by \rst
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.109.108.1. Executing ABC.

3.109.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54468$auto$opt_dff.cc:219:make_patterns_logic$4368, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.109.1. Executing ABC.

3.109.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54174$auto$opt_dff.cc:219:make_patterns_logic$4422, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.110.1. Executing ABC.

3.109.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53843$auto$opt_dff.cc:219:make_patterns_logic$4485, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.111.1. Executing ABC.

3.109.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53451$auto$opt_dff.cc:219:make_patterns_logic$4557, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.112.1. Executing ABC.

3.109.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53059$auto$opt_dff.cc:219:make_patterns_logic$4629, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.113.1. Executing ABC.

3.109.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52667$auto$opt_dff.cc:219:make_patterns_logic$4701, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.114.1. Executing ABC.

3.109.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55311$auto$opt_dff.cc:219:make_patterns_logic$4242, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.115.1. Executing ABC.

3.109.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54823$auto$opt_dff.cc:219:make_patterns_logic$4305, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.116.1. Executing ABC.

3.109.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53880$auto$opt_dff.cc:219:make_patterns_logic$4476, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.117.1. Executing ABC.

3.109.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53488$auto$opt_dff.cc:219:make_patterns_logic$4548, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.118.1. Executing ABC.

3.109.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53096$auto$opt_dff.cc:219:make_patterns_logic$4620, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.119.1. Executing ABC.

3.109.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52704$auto$opt_dff.cc:219:make_patterns_logic$4692, asynchronously reset by \rst
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.109.120.1. Executing ABC.

3.109.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3307, asynchronously reset by \rst
Extracted 4875 gates and 8015 wires to a netlist network with 3139 inputs and 270 outputs.

3.109.121.1. Executing ABC.

3.109.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$auto$opt_reduce.cc:134:opt_pmux$3279, asynchronously reset by \rst
Extracted 3859 gates and 5916 wires to a netlist network with 2055 inputs and 1331 outputs.

3.109.122.1. Executing ABC.

3.109.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5635
Extracted 1076 gates and 2122 wires to a netlist network with 1045 inputs and 11 outputs.

3.109.123.1. Executing ABC.

3.109.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5644, asynchronously reset by \rst
Extracted 32 gates and 40 wires to a netlist network with 7 inputs and 10 outputs.

3.109.124.1. Executing ABC.

3.109.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3819, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.109.125.1. Executing ABC.

3.109.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3846, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 13 outputs.

3.109.126.1. Executing ABC.

3.109.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3321
Extracted 77 gates and 85 wires to a netlist network with 7 inputs and 6 outputs.

3.109.127.1. Executing ABC.

3.109.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3810, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.109.128.1. Executing ABC.

3.109.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3801, asynchronously reset by \rst
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 16 outputs.

3.109.129.1. Executing ABC.

3.109.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 156 gates and 180 wires to a netlist network with 24 inputs and 25 outputs.

3.109.130.1. Executing ABC.

3.109.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3828, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.109.131.1. Executing ABC.

3.109.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3747, asynchronously reset by \rst
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.109.132.1. Executing ABC.

3.109.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3774, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.109.133.1. Executing ABC.

3.109.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3594, asynchronously reset by \rst
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 11 outputs.

3.109.134.1. Executing ABC.

3.109.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43933$auto$opt_dff.cc:219:make_patterns_logic$3585, asynchronously reset by \rst
Extracted 38 gates and 78 wires to a netlist network with 40 inputs and 18 outputs.

3.109.135.1. Executing ABC.

3.109.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43994$auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \rst
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.109.136.1. Executing ABC.

3.109.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44008$auto$opt_dff.cc:219:make_patterns_logic$3333, asynchronously reset by \rst
Extracted 51 gates and 98 wires to a netlist network with 47 inputs and 27 outputs.

3.109.137.1. Executing ABC.

3.109.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46210$auto$opt_dff.cc:219:make_patterns_logic$3477, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.138.1. Executing ABC.

3.109.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46271$auto$opt_dff.cc:219:make_patterns_logic$3468, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.139.1. Executing ABC.

3.109.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46332$auto$opt_dff.cc:219:make_patterns_logic$3459, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.140.1. Executing ABC.

3.109.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46369$auto$opt_dff.cc:219:make_patterns_logic$3450, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.141.1. Executing ABC.

3.109.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46430$auto$opt_dff.cc:219:make_patterns_logic$3441, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.142.1. Executing ABC.

3.109.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46467$auto$opt_dff.cc:219:make_patterns_logic$3432, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.143.1. Executing ABC.

3.109.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46528$auto$opt_dff.cc:219:make_patterns_logic$3423, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.144.1. Executing ABC.

3.109.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46565$auto$opt_dff.cc:219:make_patterns_logic$3414, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.145.1. Executing ABC.

3.109.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46626$auto$opt_dff.cc:219:make_patterns_logic$3396, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.146.1. Executing ABC.

3.109.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46688$auto$opt_dff.cc:219:make_patterns_logic$3387, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.147.1. Executing ABC.

3.109.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46725$auto$opt_dff.cc:219:make_patterns_logic$3378, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.148.1. Executing ABC.

3.109.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46786$auto$opt_dff.cc:219:make_patterns_logic$3360, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.149.1. Executing ABC.

3.109.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46847$auto$opt_dff.cc:219:make_patterns_logic$3342, asynchronously reset by \rst
Extracted 36 gates and 67 wires to a netlist network with 31 inputs and 17 outputs.

3.109.150.1. Executing ABC.

3.109.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46969$auto$opt_dff.cc:219:make_patterns_logic$3576, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.151.1. Executing ABC.

3.109.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47030$auto$opt_dff.cc:219:make_patterns_logic$3567, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.152.1. Executing ABC.

3.109.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47067$auto$opt_dff.cc:219:make_patterns_logic$3558, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.153.1. Executing ABC.

3.109.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47128$auto$opt_dff.cc:219:make_patterns_logic$3549, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.154.1. Executing ABC.

3.109.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47165$auto$opt_dff.cc:219:make_patterns_logic$3540, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.155.1. Executing ABC.

3.109.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47226$auto$opt_dff.cc:219:make_patterns_logic$3531, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.156.1. Executing ABC.

3.109.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47263$auto$opt_dff.cc:219:make_patterns_logic$3522, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.157.1. Executing ABC.

3.109.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47324$auto$opt_dff.cc:219:make_patterns_logic$3513, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.158.1. Executing ABC.

3.109.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47361$auto$opt_dff.cc:219:make_patterns_logic$3504, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.159.1. Executing ABC.

3.109.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47422$auto$opt_dff.cc:219:make_patterns_logic$3495, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.160.1. Executing ABC.

3.109.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47459$auto$opt_dff.cc:219:make_patterns_logic$3486, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.161.1. Executing ABC.

3.109.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47496$auto$opt_dff.cc:219:make_patterns_logic$3369, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.162.1. Executing ABC.

3.109.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47533$auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.163.1. Executing ABC.

3.109.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47571$auto$opt_dff.cc:219:make_patterns_logic$3405, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.164.1. Executing ABC.

3.109.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47608$auto$opt_dff.cc:219:make_patterns_logic$5628, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.165.1. Executing ABC.

3.109.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47669$auto$opt_dff.cc:219:make_patterns_logic$5619, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.166.1. Executing ABC.

3.109.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47706$auto$opt_dff.cc:219:make_patterns_logic$5610, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.167.1. Executing ABC.

3.109.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47767$auto$opt_dff.cc:219:make_patterns_logic$5601, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.168.1. Executing ABC.

3.109.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47804$auto$opt_dff.cc:219:make_patterns_logic$5592, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.169.1. Executing ABC.

3.109.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47865$auto$opt_dff.cc:219:make_patterns_logic$5583, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.170.1. Executing ABC.

3.109.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47902$auto$opt_dff.cc:219:make_patterns_logic$5574, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.171.1. Executing ABC.

3.109.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47963$auto$opt_dff.cc:219:make_patterns_logic$5565, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.172.1. Executing ABC.

3.109.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48000$auto$opt_dff.cc:219:make_patterns_logic$5556, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.173.1. Executing ABC.

3.109.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48061$auto$opt_dff.cc:219:make_patterns_logic$5547, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.174.1. Executing ABC.

3.109.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48098$auto$opt_dff.cc:219:make_patterns_logic$5538, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.175.1. Executing ABC.

3.109.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48159$auto$opt_dff.cc:219:make_patterns_logic$5529, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.176.1. Executing ABC.

3.109.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48196$auto$opt_dff.cc:219:make_patterns_logic$5520, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.177.1. Executing ABC.

3.109.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48257$auto$opt_dff.cc:219:make_patterns_logic$5511, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.178.1. Executing ABC.

3.109.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48294$auto$opt_dff.cc:219:make_patterns_logic$5502, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.179.1. Executing ABC.

3.109.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48355$auto$opt_dff.cc:219:make_patterns_logic$5493, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.180.1. Executing ABC.

3.109.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48392$auto$opt_dff.cc:219:make_patterns_logic$5484, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.181.1. Executing ABC.

3.109.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48453$auto$opt_dff.cc:219:make_patterns_logic$5475, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.182.1. Executing ABC.

3.109.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48490$auto$opt_dff.cc:219:make_patterns_logic$5466, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.183.1. Executing ABC.

3.109.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48551$auto$opt_dff.cc:219:make_patterns_logic$5457, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.184.1. Executing ABC.

3.109.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48588$auto$opt_dff.cc:219:make_patterns_logic$5448, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.185.1. Executing ABC.

3.109.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48649$auto$opt_dff.cc:219:make_patterns_logic$5439, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.186.1. Executing ABC.

3.109.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48686$auto$opt_dff.cc:219:make_patterns_logic$5430, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.187.1. Executing ABC.

3.109.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48747$auto$opt_dff.cc:219:make_patterns_logic$5421, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.188.1. Executing ABC.

3.109.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48784$auto$opt_dff.cc:219:make_patterns_logic$5412, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.189.1. Executing ABC.

3.109.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48845$auto$opt_dff.cc:219:make_patterns_logic$5403, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.190.1. Executing ABC.

3.109.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48882$auto$opt_dff.cc:219:make_patterns_logic$5394, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.191.1. Executing ABC.

3.109.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48943$auto$opt_dff.cc:219:make_patterns_logic$5385, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.192.1. Executing ABC.

3.109.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48980$auto$opt_dff.cc:219:make_patterns_logic$5376, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.193.1. Executing ABC.

3.109.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49041$auto$opt_dff.cc:219:make_patterns_logic$5367, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.194.1. Executing ABC.

3.109.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49078$auto$opt_dff.cc:219:make_patterns_logic$5358, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.195.1. Executing ABC.

3.109.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49139$auto$opt_dff.cc:219:make_patterns_logic$5349, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.196.1. Executing ABC.

3.109.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49176$auto$opt_dff.cc:219:make_patterns_logic$5340, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.197.1. Executing ABC.

3.109.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49237$auto$opt_dff.cc:219:make_patterns_logic$5331, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.198.1. Executing ABC.

3.109.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49274$auto$opt_dff.cc:219:make_patterns_logic$5322, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.199.1. Executing ABC.

3.109.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49335$auto$opt_dff.cc:219:make_patterns_logic$5313, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.109.200.1. Executing ABC.

3.109.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49372$auto$opt_dff.cc:219:make_patterns_logic$5304, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.109.201.1. Executing ABC.

yosys> abc -dff

3.110. Executing ABC pass (technology mapping using ABC).

3.110.1. Summary of detected clock domains:
  305 cells in clk=\clk, en=$abc$50021$auto$opt_dff.cc:219:make_patterns_logic$5187, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$77999$abc$49041$auto$opt_dff.cc:219:make_patterns_logic$5367, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$77954$abc$48980$auto$opt_dff.cc:219:make_patterns_logic$5376, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$77917$abc$48943$auto$opt_dff.cc:219:make_patterns_logic$5385, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$51626$auto$opt_dff.cc:219:make_patterns_logic$4890, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51589$auto$opt_dff.cc:219:make_patterns_logic$4899, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51528$auto$opt_dff.cc:219:make_patterns_logic$4908, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51491$auto$opt_dff.cc:219:make_patterns_logic$4917, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51430$auto$opt_dff.cc:219:make_patterns_logic$4926, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51393$auto$opt_dff.cc:219:make_patterns_logic$4935, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51332$auto$opt_dff.cc:219:make_patterns_logic$4944, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51295$auto$opt_dff.cc:219:make_patterns_logic$4953, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51234$auto$opt_dff.cc:219:make_patterns_logic$4962, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51197$auto$opt_dff.cc:219:make_patterns_logic$4971, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51136$auto$opt_dff.cc:219:make_patterns_logic$4980, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51099$auto$opt_dff.cc:219:make_patterns_logic$4989, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51038$auto$opt_dff.cc:219:make_patterns_logic$4998, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51001$auto$opt_dff.cc:219:make_patterns_logic$5007, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50940$auto$opt_dff.cc:219:make_patterns_logic$5016, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50903$auto$opt_dff.cc:219:make_patterns_logic$5025, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50842$auto$opt_dff.cc:219:make_patterns_logic$5034, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50805$auto$opt_dff.cc:219:make_patterns_logic$5043, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50744$auto$opt_dff.cc:219:make_patterns_logic$5052, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50707$auto$opt_dff.cc:219:make_patterns_logic$5061, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50646$auto$opt_dff.cc:219:make_patterns_logic$5070, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50609$auto$opt_dff.cc:219:make_patterns_logic$5079, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50548$auto$opt_dff.cc:219:make_patterns_logic$5088, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50511$auto$opt_dff.cc:219:make_patterns_logic$5097, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50450$auto$opt_dff.cc:219:make_patterns_logic$5106, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50413$auto$opt_dff.cc:219:make_patterns_logic$5115, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50352$auto$opt_dff.cc:219:make_patterns_logic$5124, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50315$auto$opt_dff.cc:219:make_patterns_logic$5133, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50254$auto$opt_dff.cc:219:make_patterns_logic$5142, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50217$auto$opt_dff.cc:219:make_patterns_logic$5151, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50156$auto$opt_dff.cc:219:make_patterns_logic$5160, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49960$auto$opt_dff.cc:219:make_patterns_logic$5196, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$77872$abc$48882$auto$opt_dff.cc:219:make_patterns_logic$5394, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$50119$auto$opt_dff.cc:219:make_patterns_logic$5169, arst=\rst, srst={ }
  194 cells in clk=\clk, en=$abc$50058$auto$opt_dff.cc:219:make_patterns_logic$5178, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$76031$abc$46626$auto$opt_dff.cc:219:make_patterns_logic$3396, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$77835$abc$48845$auto$opt_dff.cc:219:make_patterns_logic$5403, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$77790$abc$48784$auto$opt_dff.cc:219:make_patterns_logic$5412, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$77753$abc$48747$auto$opt_dff.cc:219:make_patterns_logic$5421, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$77708$abc$48686$auto$opt_dff.cc:219:make_patterns_logic$5430, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$77671$abc$48649$auto$opt_dff.cc:219:make_patterns_logic$5439, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$77626$abc$48588$auto$opt_dff.cc:219:make_patterns_logic$5448, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$77589$abc$48551$auto$opt_dff.cc:219:make_patterns_logic$5457, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$77544$abc$48490$auto$opt_dff.cc:219:make_patterns_logic$5466, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49923$auto$opt_dff.cc:219:make_patterns_logic$5205, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49862$auto$opt_dff.cc:219:make_patterns_logic$5214, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49825$auto$opt_dff.cc:219:make_patterns_logic$5223, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49764$auto$opt_dff.cc:219:make_patterns_logic$5232, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49727$auto$opt_dff.cc:219:make_patterns_logic$5241, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49666$auto$opt_dff.cc:219:make_patterns_logic$5250, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49629$auto$opt_dff.cc:219:make_patterns_logic$5259, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49568$auto$opt_dff.cc:219:make_patterns_logic$5268, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49531$auto$opt_dff.cc:219:make_patterns_logic$5277, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49470$auto$opt_dff.cc:219:make_patterns_logic$5286, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49433$auto$opt_dff.cc:219:make_patterns_logic$5295, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78245$abc$49335$auto$opt_dff.cc:219:make_patterns_logic$5313, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78200$abc$49274$auto$opt_dff.cc:219:make_patterns_logic$5322, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78163$abc$49237$auto$opt_dff.cc:219:make_patterns_logic$5331, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78118$abc$49176$auto$opt_dff.cc:219:make_patterns_logic$5340, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$78081$abc$49139$auto$opt_dff.cc:219:make_patterns_logic$5349, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$78036$abc$49078$auto$opt_dff.cc:219:make_patterns_logic$5358, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$75740$abc$46271$auto$opt_dff.cc:219:make_patterns_logic$3468, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$75695$abc$46210$auto$opt_dff.cc:219:make_patterns_logic$3477, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$75785$abc$46332$auto$opt_dff.cc:219:make_patterns_logic$3459, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52373$auto$opt_dff.cc:219:make_patterns_logic$4755, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52312$auto$opt_dff.cc:219:make_patterns_logic$4764, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52275$auto$opt_dff.cc:219:make_patterns_logic$4773, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52214$auto$opt_dff.cc:219:make_patterns_logic$4782, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52177$auto$opt_dff.cc:219:make_patterns_logic$4791, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52116$auto$opt_dff.cc:219:make_patterns_logic$4800, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52079$auto$opt_dff.cc:219:make_patterns_logic$4809, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52018$auto$opt_dff.cc:219:make_patterns_logic$4818, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51981$auto$opt_dff.cc:219:make_patterns_logic$4827, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51920$auto$opt_dff.cc:219:make_patterns_logic$4836, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51883$auto$opt_dff.cc:219:make_patterns_logic$4845, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51822$auto$opt_dff.cc:219:make_patterns_logic$4854, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4863, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51724$auto$opt_dff.cc:219:make_patterns_logic$4872, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$51687$auto$opt_dff.cc:219:make_patterns_logic$4881, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$75949$abc$46528$auto$opt_dff.cc:219:make_patterns_logic$3423, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77134$abc$48000$auto$opt_dff.cc:219:make_patterns_logic$5556, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$77261$abc$48159$auto$opt_dff.cc:219:make_patterns_logic$5529, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$75499$auto$opt_dff.cc:219:make_patterns_logic$3774, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$75904$abc$46467$auto$opt_dff.cc:219:make_patterns_logic$3432, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76293$abc$47030$auto$opt_dff.cc:219:make_patterns_logic$3567, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$77097$abc$47963$auto$opt_dff.cc:219:make_patterns_logic$5565, arst=\rst, srst={ }
  8 cells in clk=\clk, en=$abc$75624$abc$43994$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$77298$abc$48196$auto$opt_dff.cc:219:make_patterns_logic$5520, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$75867$abc$46430$auto$opt_dff.cc:219:make_patterns_logic$3441, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$77052$abc$47902$auto$opt_dff.cc:219:make_patterns_logic$5574, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76539$abc$47324$auto$opt_dff.cc:219:make_patterns_logic$3513, arst=\rst, srst={ }
  69 cells in clk=\clk, en=$abc$76203$abc$46847$auto$opt_dff.cc:219:make_patterns_logic$3342, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$75635$abc$44008$auto$opt_dff.cc:219:make_patterns_logic$3333, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$75822$abc$46369$auto$opt_dff.cc:219:make_patterns_logic$3450, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76375$abc$47128$auto$opt_dff.cc:219:make_patterns_logic$3549, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$77343$abc$48257$auto$opt_dff.cc:219:make_patterns_logic$5511, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77015$abc$47865$auto$opt_dff.cc:219:make_patterns_logic$5583, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$76457$abc$47226$auto$opt_dff.cc:219:make_patterns_logic$3531, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76330$abc$47067$auto$opt_dff.cc:219:make_patterns_logic$3558, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76806$abc$47608$auto$opt_dff.cc:219:make_patterns_logic$5628, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$75177$auto$opt_dff.cc:219:make_patterns_logic$3810, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$75455$auto$opt_dff.cc:219:make_patterns_logic$3747, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$55997$auto$opt_dff.cc:219:make_patterns_logic$4116, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$75418$auto$opt_dff.cc:219:make_patterns_logic$3828, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$56058$auto$opt_dff.cc:219:make_patterns_logic$3711, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$56103$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56151$auto$opt_dff.cc:219:make_patterns_logic$3648, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56196$auto$opt_dff.cc:219:make_patterns_logic$3621, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$56241$auto$opt_dff.cc:219:make_patterns_logic$3837, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56284$auto$opt_dff.cc:219:make_patterns_logic$3630, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56321$auto$opt_dff.cc:219:make_patterns_logic$3639, arst=\rst, srst={ }
  44 cells in clk=\clk, en=$abc$56358$auto$opt_dff.cc:219:make_patterns_logic$3675, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56395$auto$opt_dff.cc:219:make_patterns_logic$3693, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56440$auto$opt_dff.cc:219:make_patterns_logic$3702, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56477$auto$opt_dff.cc:219:make_patterns_logic$3738, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56522$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56560$auto$opt_dff.cc:219:make_patterns_logic$3765, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$56602$auto$opt_dff.cc:219:make_patterns_logic$3792, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56645$auto$opt_dff.cc:219:make_patterns_logic$3720, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56682$auto$opt_dff.cc:219:make_patterns_logic$3729, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$56719$auto$opt_dff.cc:219:make_patterns_logic$3603, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$56762$auto$opt_dff.cc:219:make_patterns_logic$3864, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$56805$auto$opt_dff.cc:219:make_patterns_logic$3882, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$56848$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56891$auto$opt_dff.cc:219:make_patterns_logic$3918, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$56934$auto$opt_dff.cc:219:make_patterns_logic$3612, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$56973$auto$opt_dff.cc:219:make_patterns_logic$3783, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57012$auto$opt_dff.cc:219:make_patterns_logic$3657, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57057$auto$opt_dff.cc:219:make_patterns_logic$3666, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$57094$auto$opt_dff.cc:219:make_patterns_logic$3855, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$57133$auto$opt_dff.cc:219:make_patterns_logic$3873, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$57172$auto$opt_dff.cc:219:make_patterns_logic$3891, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57211$auto$opt_dff.cc:219:make_patterns_logic$3909, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$57250$abc$55568$auto$opt_dff.cc:219:make_patterns_logic$4197, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$57293$abc$55764$auto$opt_dff.cc:219:make_patterns_logic$4161, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$57336$abc$55960$auto$opt_dff.cc:219:make_patterns_logic$4125, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57379$auto$opt_dff.cc:219:make_patterns_logic$4080, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57424$auto$opt_dff.cc:219:make_patterns_logic$4044, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57469$auto$opt_dff.cc:219:make_patterns_logic$4008, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57514$auto$opt_dff.cc:219:make_patterns_logic$3972, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$57559$auto$opt_dff.cc:219:make_patterns_logic$3936, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$57602$auto$opt_dff.cc:219:make_patterns_logic$3927, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$57641$abc$55605$auto$opt_dff.cc:219:make_patterns_logic$4188, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57686$abc$55801$auto$opt_dff.cc:219:make_patterns_logic$4152, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57731$auto$opt_dff.cc:219:make_patterns_logic$4107, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57776$auto$opt_dff.cc:219:make_patterns_logic$4071, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57813$auto$opt_dff.cc:219:make_patterns_logic$4035, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57850$auto$opt_dff.cc:219:make_patterns_logic$3999, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57887$auto$opt_dff.cc:219:make_patterns_logic$3963, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$57924$abc$55470$auto$opt_dff.cc:219:make_patterns_logic$4215, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$57967$abc$55666$auto$opt_dff.cc:219:make_patterns_logic$4179, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58004$abc$55862$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58041$auto$opt_dff.cc:219:make_patterns_logic$4098, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58084$auto$opt_dff.cc:219:make_patterns_logic$4062, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58127$auto$opt_dff.cc:219:make_patterns_logic$4026, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58170$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$58213$auto$opt_dff.cc:219:make_patterns_logic$3954, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$58256$abc$55507$auto$opt_dff.cc:219:make_patterns_logic$4206, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$58295$abc$55703$auto$opt_dff.cc:219:make_patterns_logic$4170, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$58334$abc$55899$auto$opt_dff.cc:219:make_patterns_logic$4134, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$58373$auto$opt_dff.cc:219:make_patterns_logic$4089, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$58412$auto$opt_dff.cc:219:make_patterns_logic$4053, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$58451$auto$opt_dff.cc:219:make_patterns_logic$4017, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$58490$auto$opt_dff.cc:219:make_patterns_logic$3981, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58529$auto$opt_dff.cc:219:make_patterns_logic$3945, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$58568$abc$55176$auto$opt_dff.cc:219:make_patterns_logic$4269, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58611$abc$54664$auto$opt_dff.cc:219:make_patterns_logic$4332, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58656$abc$54370$auto$opt_dff.cc:219:make_patterns_logic$4386, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58701$abc$54076$auto$opt_dff.cc:219:make_patterns_logic$4440, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58746$abc$53745$auto$opt_dff.cc:219:make_patterns_logic$4503, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58789$abc$53353$auto$opt_dff.cc:219:make_patterns_logic$4575, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58832$abc$52961$auto$opt_dff.cc:219:make_patterns_logic$4647, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$52410$auto$opt_dff.cc:219:make_patterns_logic$4746, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$58875$abc$52569$auto$opt_dff.cc:219:make_patterns_logic$4719, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$58918$abc$55078$auto$opt_dff.cc:219:make_patterns_logic$4287, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$58961$abc$54627$auto$opt_dff.cc:219:make_patterns_logic$4341, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$59004$abc$54333$auto$opt_dff.cc:219:make_patterns_logic$4395, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$59047$abc$54039$auto$opt_dff.cc:219:make_patterns_logic$4449, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$59090$abc$53647$auto$opt_dff.cc:219:make_patterns_logic$4521, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$59133$abc$53255$auto$opt_dff.cc:219:make_patterns_logic$4593, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$59176$abc$52863$auto$opt_dff.cc:219:make_patterns_logic$4665, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59219$abc$52471$auto$opt_dff.cc:219:make_patterns_logic$4737, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$59262$abc$55115$auto$opt_dff.cc:219:make_patterns_logic$4278, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$59301$abc$53684$auto$opt_dff.cc:219:make_patterns_logic$4512, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$59340$abc$53292$auto$opt_dff.cc:219:make_patterns_logic$4584, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$59379$abc$52900$auto$opt_dff.cc:219:make_patterns_logic$4656, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$59418$abc$52508$auto$opt_dff.cc:219:make_patterns_logic$4728, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$59457$abc$55372$auto$opt_dff.cc:219:make_patterns_logic$4233, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59500$abc$54529$auto$opt_dff.cc:219:make_patterns_logic$4359, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59545$abc$54235$auto$opt_dff.cc:219:make_patterns_logic$4413, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$59590$abc$53941$auto$opt_dff.cc:219:make_patterns_logic$4467, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$59633$abc$53549$auto$opt_dff.cc:219:make_patterns_logic$4539, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$59676$abc$53157$auto$opt_dff.cc:219:make_patterns_logic$4611, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$59719$abc$52765$auto$opt_dff.cc:219:make_patterns_logic$4683, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$59762$abc$55409$auto$opt_dff.cc:219:make_patterns_logic$4224, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$59801$abc$55017$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$59840$abc$54566$auto$opt_dff.cc:219:make_patterns_logic$4350, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$59879$abc$54272$auto$opt_dff.cc:219:make_patterns_logic$4404, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$59918$abc$53978$auto$opt_dff.cc:219:make_patterns_logic$4458, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$59957$abc$53586$auto$opt_dff.cc:219:make_patterns_logic$4530, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$59996$abc$53194$auto$opt_dff.cc:219:make_patterns_logic$4602, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$60035$abc$52802$auto$opt_dff.cc:219:make_patterns_logic$4674, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$60074$abc$55213$auto$opt_dff.cc:219:make_patterns_logic$4260, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60119$abc$54725$auto$opt_dff.cc:219:make_patterns_logic$4323, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$60156$abc$54431$auto$opt_dff.cc:219:make_patterns_logic$4377, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60193$abc$54137$auto$opt_dff.cc:219:make_patterns_logic$4431, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60230$abc$53782$auto$opt_dff.cc:219:make_patterns_logic$4494, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60275$abc$53390$auto$opt_dff.cc:219:make_patterns_logic$4566, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60320$abc$52998$auto$opt_dff.cc:219:make_patterns_logic$4638, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$60365$abc$52606$auto$opt_dff.cc:219:make_patterns_logic$4710, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60410$abc$55274$auto$opt_dff.cc:219:make_patterns_logic$4251, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$60447$abc$54762$auto$opt_dff.cc:219:make_patterns_logic$4314, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60490$abc$54468$auto$opt_dff.cc:219:make_patterns_logic$4368, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60527$abc$54174$auto$opt_dff.cc:219:make_patterns_logic$4422, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60564$abc$53843$auto$opt_dff.cc:219:make_patterns_logic$4485, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60601$abc$53451$auto$opt_dff.cc:219:make_patterns_logic$4557, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60638$abc$53059$auto$opt_dff.cc:219:make_patterns_logic$4629, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$60675$abc$52667$auto$opt_dff.cc:219:make_patterns_logic$4701, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$60712$abc$55311$auto$opt_dff.cc:219:make_patterns_logic$4242, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$60751$abc$54823$auto$opt_dff.cc:219:make_patterns_logic$4305, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$60790$abc$53880$auto$opt_dff.cc:219:make_patterns_logic$4476, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$60829$abc$53488$auto$opt_dff.cc:219:make_patterns_logic$4548, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$60868$abc$53096$auto$opt_dff.cc:219:make_patterns_logic$4620, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$75539$auto$opt_dff.cc:219:make_patterns_logic$3594, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77179$abc$48061$auto$opt_dff.cc:219:make_patterns_logic$5547, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76621$abc$47422$auto$opt_dff.cc:219:make_patterns_logic$3495, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$75578$abc$43933$auto$opt_dff.cc:219:make_patterns_logic$3585, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$75066$auto$opt_dff.cc:219:make_patterns_logic$3846, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$60907$abc$52704$auto$opt_dff.cc:219:make_patterns_logic$4692, arst=\rst, srst={ }
  5470 cells in clk=\clk, en=$abc$60946$auto$opt_dff.cc:219:make_patterns_logic$3307, arst=\rst, srst={ }
  2024 cells in clk=\clk, en=!$abc$68042$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  1086 cells in clk=\clk, en=$abc$73897$auto$opt_dff.cc:219:make_patterns_logic$5635, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$76412$abc$47165$auto$opt_dff.cc:219:make_patterns_logic$3540, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76732$abc$47533$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$77462$abc$48392$auto$opt_dff.cc:219:make_patterns_logic$5484, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77425$abc$48355$auto$opt_dff.cc:219:make_patterns_logic$5493, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77380$abc$48294$auto$opt_dff.cc:219:make_patterns_logic$5502, arst=\rst, srst={ }
  70 cells in clk=\clk, en=$abc$75107$auto$opt_dff.cc:219:make_patterns_logic$3321, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$74991$auto$opt_dff.cc:219:make_patterns_logic$5644, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$75986$abc$46565$auto$opt_dff.cc:219:make_patterns_logic$3414, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77507$abc$48453$auto$opt_dff.cc:219:make_patterns_logic$5475, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76576$abc$47361$auto$opt_dff.cc:219:make_patterns_logic$3504, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76248$abc$46969$auto$opt_dff.cc:219:make_patterns_logic$3576, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76769$abc$47571$auto$opt_dff.cc:219:make_patterns_logic$3405, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$76888$abc$47706$auto$opt_dff.cc:219:make_patterns_logic$5610, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$76851$abc$47669$auto$opt_dff.cc:219:make_patterns_logic$5619, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76494$abc$47263$auto$opt_dff.cc:219:make_patterns_logic$3522, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76933$abc$47767$auto$opt_dff.cc:219:make_patterns_logic$5601, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$75021$auto$opt_dff.cc:219:make_patterns_logic$3819, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$75217$auto$opt_dff.cc:219:make_patterns_logic$3801, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76970$abc$47804$auto$opt_dff.cc:219:make_patterns_logic$5592, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$76076$abc$46688$auto$opt_dff.cc:219:make_patterns_logic$3387, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$76113$abc$46725$auto$opt_dff.cc:219:make_patterns_logic$3378, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$76158$abc$46786$auto$opt_dff.cc:219:make_patterns_logic$3360, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76658$abc$47459$auto$opt_dff.cc:219:make_patterns_logic$3486, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76695$abc$47496$auto$opt_dff.cc:219:make_patterns_logic$3369, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$77216$abc$48098$auto$opt_dff.cc:219:make_patterns_logic$5538, arst=\rst, srst={ }
  167 cells in clk=\clk, en={ }, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$78282$abc$49372$auto$opt_dff.cc:219:make_patterns_logic$5304, arst=\rst, srst={ }

3.110.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50021$auto$opt_dff.cc:219:make_patterns_logic$5187, asynchronously reset by \rst
Extracted 305 gates and 547 wires to a netlist network with 242 inputs and 37 outputs.

3.110.2.1. Executing ABC.

3.110.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77999$abc$49041$auto$opt_dff.cc:219:make_patterns_logic$5367, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.110.3.1. Executing ABC.

3.110.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77954$abc$48980$auto$opt_dff.cc:219:make_patterns_logic$5376, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.110.4.1. Executing ABC.

3.110.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77917$abc$48943$auto$opt_dff.cc:219:make_patterns_logic$5385, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.5.1. Executing ABC.

3.110.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51626$auto$opt_dff.cc:219:make_patterns_logic$4890, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.110.6.1. Executing ABC.

3.110.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51589$auto$opt_dff.cc:219:make_patterns_logic$4899, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.7.1. Executing ABC.

3.110.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51528$auto$opt_dff.cc:219:make_patterns_logic$4908, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.8.1. Executing ABC.

3.110.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51491$auto$opt_dff.cc:219:make_patterns_logic$4917, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.9.1. Executing ABC.

3.110.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51430$auto$opt_dff.cc:219:make_patterns_logic$4926, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.10.1. Executing ABC.

3.110.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51393$auto$opt_dff.cc:219:make_patterns_logic$4935, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.11.1. Executing ABC.

3.110.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51332$auto$opt_dff.cc:219:make_patterns_logic$4944, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.12.1. Executing ABC.

3.110.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51295$auto$opt_dff.cc:219:make_patterns_logic$4953, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.13.1. Executing ABC.

3.110.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51234$auto$opt_dff.cc:219:make_patterns_logic$4962, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.14.1. Executing ABC.

3.110.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51197$auto$opt_dff.cc:219:make_patterns_logic$4971, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.15.1. Executing ABC.

3.110.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51136$auto$opt_dff.cc:219:make_patterns_logic$4980, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.16.1. Executing ABC.

3.110.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51099$auto$opt_dff.cc:219:make_patterns_logic$4989, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.17.1. Executing ABC.

3.110.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51038$auto$opt_dff.cc:219:make_patterns_logic$4998, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.18.1. Executing ABC.

3.110.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51001$auto$opt_dff.cc:219:make_patterns_logic$5007, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.19.1. Executing ABC.

3.110.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50940$auto$opt_dff.cc:219:make_patterns_logic$5016, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.20.1. Executing ABC.

3.110.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50903$auto$opt_dff.cc:219:make_patterns_logic$5025, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.21.1. Executing ABC.

3.110.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50842$auto$opt_dff.cc:219:make_patterns_logic$5034, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.22.1. Executing ABC.

3.110.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50805$auto$opt_dff.cc:219:make_patterns_logic$5043, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.23.1. Executing ABC.

3.110.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50744$auto$opt_dff.cc:219:make_patterns_logic$5052, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.24.1. Executing ABC.

3.110.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50707$auto$opt_dff.cc:219:make_patterns_logic$5061, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.25.1. Executing ABC.

3.110.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50646$auto$opt_dff.cc:219:make_patterns_logic$5070, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.26.1. Executing ABC.

3.110.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50609$auto$opt_dff.cc:219:make_patterns_logic$5079, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.27.1. Executing ABC.

3.110.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50548$auto$opt_dff.cc:219:make_patterns_logic$5088, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.28.1. Executing ABC.

3.110.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50511$auto$opt_dff.cc:219:make_patterns_logic$5097, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.29.1. Executing ABC.

3.110.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50450$auto$opt_dff.cc:219:make_patterns_logic$5106, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.30.1. Executing ABC.

3.110.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50413$auto$opt_dff.cc:219:make_patterns_logic$5115, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.31.1. Executing ABC.

3.110.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50352$auto$opt_dff.cc:219:make_patterns_logic$5124, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.32.1. Executing ABC.

3.110.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50315$auto$opt_dff.cc:219:make_patterns_logic$5133, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.33.1. Executing ABC.

3.110.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50254$auto$opt_dff.cc:219:make_patterns_logic$5142, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.34.1. Executing ABC.

3.110.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50217$auto$opt_dff.cc:219:make_patterns_logic$5151, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.35.1. Executing ABC.

3.110.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50156$auto$opt_dff.cc:219:make_patterns_logic$5160, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.36.1. Executing ABC.

3.110.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49960$auto$opt_dff.cc:219:make_patterns_logic$5196, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.37.1. Executing ABC.

3.110.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77872$abc$48882$auto$opt_dff.cc:219:make_patterns_logic$5394, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.110.38.1. Executing ABC.

3.110.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50119$auto$opt_dff.cc:219:make_patterns_logic$5169, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.110.39.1. Executing ABC.

3.110.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50058$auto$opt_dff.cc:219:make_patterns_logic$5178, asynchronously reset by \rst
Extracted 194 gates and 348 wires to a netlist network with 154 inputs and 31 outputs.

3.110.40.1. Executing ABC.

3.110.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76031$abc$46626$auto$opt_dff.cc:219:make_patterns_logic$3396, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.110.41.1. Executing ABC.

3.110.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77835$abc$48845$auto$opt_dff.cc:219:make_patterns_logic$5403, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.110.42.1. Executing ABC.

3.110.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77790$abc$48784$auto$opt_dff.cc:219:make_patterns_logic$5412, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.110.43.1. Executing ABC.

3.110.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77753$abc$48747$auto$opt_dff.cc:219:make_patterns_logic$5421, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.44.1. Executing ABC.

3.110.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77708$abc$48686$auto$opt_dff.cc:219:make_patterns_logic$5430, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.45.1. Executing ABC.

3.110.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77671$abc$48649$auto$opt_dff.cc:219:make_patterns_logic$5439, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.46.1. Executing ABC.

3.110.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77626$abc$48588$auto$opt_dff.cc:219:make_patterns_logic$5448, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.47.1. Executing ABC.

3.110.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77589$abc$48551$auto$opt_dff.cc:219:make_patterns_logic$5457, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.48.1. Executing ABC.

3.110.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77544$abc$48490$auto$opt_dff.cc:219:make_patterns_logic$5466, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.49.1. Executing ABC.

3.110.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49923$auto$opt_dff.cc:219:make_patterns_logic$5205, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.50.1. Executing ABC.

3.110.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49862$auto$opt_dff.cc:219:make_patterns_logic$5214, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.51.1. Executing ABC.

3.110.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49825$auto$opt_dff.cc:219:make_patterns_logic$5223, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.52.1. Executing ABC.

3.110.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49764$auto$opt_dff.cc:219:make_patterns_logic$5232, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.53.1. Executing ABC.

3.110.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49727$auto$opt_dff.cc:219:make_patterns_logic$5241, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.54.1. Executing ABC.

3.110.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49666$auto$opt_dff.cc:219:make_patterns_logic$5250, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.55.1. Executing ABC.

3.110.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49629$auto$opt_dff.cc:219:make_patterns_logic$5259, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.56.1. Executing ABC.

3.110.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49568$auto$opt_dff.cc:219:make_patterns_logic$5268, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.57.1. Executing ABC.

3.110.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49531$auto$opt_dff.cc:219:make_patterns_logic$5277, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.58.1. Executing ABC.

3.110.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49470$auto$opt_dff.cc:219:make_patterns_logic$5286, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.59.1. Executing ABC.

3.110.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49433$auto$opt_dff.cc:219:make_patterns_logic$5295, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.60.1. Executing ABC.

3.110.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78245$abc$49335$auto$opt_dff.cc:219:make_patterns_logic$5313, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.61.1. Executing ABC.

3.110.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78200$abc$49274$auto$opt_dff.cc:219:make_patterns_logic$5322, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.62.1. Executing ABC.

3.110.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78163$abc$49237$auto$opt_dff.cc:219:make_patterns_logic$5331, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.63.1. Executing ABC.

3.110.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78118$abc$49176$auto$opt_dff.cc:219:make_patterns_logic$5340, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.64.1. Executing ABC.

3.110.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78081$abc$49139$auto$opt_dff.cc:219:make_patterns_logic$5349, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.110.65.1. Executing ABC.

3.110.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78036$abc$49078$auto$opt_dff.cc:219:make_patterns_logic$5358, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.110.66.1. Executing ABC.

3.110.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75740$abc$46271$auto$opt_dff.cc:219:make_patterns_logic$3468, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.110.67.1. Executing ABC.

3.110.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75695$abc$46210$auto$opt_dff.cc:219:make_patterns_logic$3477, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.110.68.1. Executing ABC.

3.110.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75785$abc$46332$auto$opt_dff.cc:219:make_patterns_logic$3459, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.69.1. Executing ABC.

3.110.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52373$auto$opt_dff.cc:219:make_patterns_logic$4755, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.70.1. Executing ABC.

3.110.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52312$auto$opt_dff.cc:219:make_patterns_logic$4764, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.71.1. Executing ABC.

3.110.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52275$auto$opt_dff.cc:219:make_patterns_logic$4773, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.72.1. Executing ABC.

3.110.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52214$auto$opt_dff.cc:219:make_patterns_logic$4782, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.73.1. Executing ABC.

3.110.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52177$auto$opt_dff.cc:219:make_patterns_logic$4791, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.74.1. Executing ABC.

3.110.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52116$auto$opt_dff.cc:219:make_patterns_logic$4800, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.75.1. Executing ABC.

3.110.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52079$auto$opt_dff.cc:219:make_patterns_logic$4809, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.76.1. Executing ABC.

3.110.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52018$auto$opt_dff.cc:219:make_patterns_logic$4818, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.77.1. Executing ABC.

3.110.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51981$auto$opt_dff.cc:219:make_patterns_logic$4827, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.78.1. Executing ABC.

3.110.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51920$auto$opt_dff.cc:219:make_patterns_logic$4836, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.79.1. Executing ABC.

3.110.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51883$auto$opt_dff.cc:219:make_patterns_logic$4845, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.80.1. Executing ABC.

3.110.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51822$auto$opt_dff.cc:219:make_patterns_logic$4854, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.81.1. Executing ABC.

3.110.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4863, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.110.82.1. Executing ABC.

3.110.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51724$auto$opt_dff.cc:219:make_patterns_logic$4872, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.83.1. Executing ABC.

3.110.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51687$auto$opt_dff.cc:219:make_patterns_logic$4881, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.110.84.1. Executing ABC.

3.110.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75949$abc$46528$auto$opt_dff.cc:219:make_patterns_logic$3423, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.110.85.1. Executing ABC.

3.110.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77134$abc$48000$auto$opt_dff.cc:219:make_patterns_logic$5556, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.110.86.1. Executing ABC.

3.110.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77261$abc$48159$auto$opt_dff.cc:219:make_patterns_logic$5529, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.110.87.1. Executing ABC.

3.110.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75499$auto$opt_dff.cc:219:make_patterns_logic$3774, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.110.88.1. Executing ABC.

3.110.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75904$abc$46467$auto$opt_dff.cc:219:make_patterns_logic$3432, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.110.89.1. Executing ABC.

3.110.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76293$abc$47030$auto$opt_dff.cc:219:make_patterns_logic$3567, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 29 outputs.

3.110.90.1. Executing ABC.

3.110.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77097$abc$47963$auto$opt_dff.cc:219:make_patterns_logic$5565, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.110.91.1. Executing ABC.

3.110.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75624$abc$43994$auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \rst
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 4 outputs.

3.110.92.1. Executing ABC.

3.110.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77298$abc$48196$auto$opt_dff.cc:219:make_patterns_logic$5520, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.110.93.1. Executing ABC.

3.110.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75867$abc$46430$auto$opt_dff.cc:219:make_patterns_logic$3441, asynchronously reset by \rst
Extracted 60 gates and 103 wires to a netlist network with 43 inputs and 32 outputs.

3.110.94.1. Executing ABC.

3.110.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77052$abc$47902$auto$opt_dff.cc:219:make_patterns_logic$5574, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.110.95.1. Executing ABC.

3.110.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76539$abc$47324$auto$opt_dff.cc:219:make_patterns_logic$3513, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.110.96.1. Executing ABC.

3.110.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76203$abc$46847$auto$opt_dff.cc:219:make_patterns_logic$3342, asynchronously reset by \rst
Extracted 69 gates and 114 wires to a netlist network with 45 inputs and 41 outputs.

3.110.97.1. Executing ABC.

3.110.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75635$abc$44008$auto$opt_dff.cc:219:make_patterns_logic$3333, asynchronously reset by \rst
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 33 outputs.

3.110.98.1. Executing ABC.

3.110.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75822$abc$46369$auto$opt_dff.cc:219:make_patterns_logic$3450, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 26 outputs.

3.110.99.1. Executing ABC.

3.110.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76375$abc$47128$auto$opt_dff.cc:219:make_patterns_logic$3549, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.110.100.1. Executing ABC.

3.110.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77343$abc$48257$auto$opt_dff.cc:219:make_patterns_logic$5511, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.110.101.1. Executing ABC.

3.110.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77015$abc$47865$auto$opt_dff.cc:219:make_patterns_logic$5583, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.110.102.1. Executing ABC.

3.110.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76457$abc$47226$auto$opt_dff.cc:219:make_patterns_logic$3531, asynchronously reset by \rst
Extracted 51 gates and 90 wires to a netlist network with 39 inputs and 28 outputs.

3.110.103.1. Executing ABC.

3.110.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76330$abc$47067$auto$opt_dff.cc:219:make_patterns_logic$3558, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.110.104.1. Executing ABC.

3.110.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76806$abc$47608$auto$opt_dff.cc:219:make_patterns_logic$5628, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.110.105.1. Executing ABC.

3.110.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75177$auto$opt_dff.cc:219:make_patterns_logic$3810, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 30 outputs.

3.110.106.1. Executing ABC.

3.110.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75455$auto$opt_dff.cc:219:make_patterns_logic$3747, asynchronously reset by \rst
Extracted 59 gates and 103 wires to a netlist network with 44 inputs and 33 outputs.

3.110.107.1. Executing ABC.

3.110.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55997$auto$opt_dff.cc:219:make_patterns_logic$4116, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.110.108.1. Executing ABC.

3.110.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75418$auto$opt_dff.cc:219:make_patterns_logic$3828, asynchronously reset by \rst
Extracted 54 gates and 98 wires to a netlist network with 44 inputs and 32 outputs.

3.110.109.1. Executing ABC.

3.110.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56058$auto$opt_dff.cc:219:make_patterns_logic$3711, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 33 outputs.

3.110.110.1. Executing ABC.

3.110.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56103$auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \rst
Extracted 52 gates and 95 wires to a netlist network with 43 inputs and 31 outputs.

3.110.111.1. Executing ABC.

3.110.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56151$auto$opt_dff.cc:219:make_patterns_logic$3648, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.112.1. Executing ABC.

3.110.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56196$auto$opt_dff.cc:219:make_patterns_logic$3621, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.113.1. Executing ABC.

3.110.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56241$auto$opt_dff.cc:219:make_patterns_logic$3837, asynchronously reset by \rst
Extracted 47 gates and 84 wires to a netlist network with 37 inputs and 26 outputs.

3.110.114.1. Executing ABC.

3.110.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56284$auto$opt_dff.cc:219:make_patterns_logic$3630, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.115.1. Executing ABC.

3.110.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56321$auto$opt_dff.cc:219:make_patterns_logic$3639, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.116.1. Executing ABC.

3.110.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56358$auto$opt_dff.cc:219:make_patterns_logic$3675, asynchronously reset by \rst
Extracted 44 gates and 78 wires to a netlist network with 34 inputs and 23 outputs.

3.110.117.1. Executing ABC.

3.110.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56395$auto$opt_dff.cc:219:make_patterns_logic$3693, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.118.1. Executing ABC.

3.110.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56440$auto$opt_dff.cc:219:make_patterns_logic$3702, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.119.1. Executing ABC.

3.110.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56477$auto$opt_dff.cc:219:make_patterns_logic$3738, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.120.1. Executing ABC.

3.110.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56522$auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.121.1. Executing ABC.

3.110.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56560$auto$opt_dff.cc:219:make_patterns_logic$3765, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.122.1. Executing ABC.

3.110.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56602$auto$opt_dff.cc:219:make_patterns_logic$3792, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.123.1. Executing ABC.

3.110.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56645$auto$opt_dff.cc:219:make_patterns_logic$3720, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.124.1. Executing ABC.

3.110.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56682$auto$opt_dff.cc:219:make_patterns_logic$3729, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.125.1. Executing ABC.

3.110.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56719$auto$opt_dff.cc:219:make_patterns_logic$3603, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.126.1. Executing ABC.

3.110.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56762$auto$opt_dff.cc:219:make_patterns_logic$3864, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.127.1. Executing ABC.

3.110.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56805$auto$opt_dff.cc:219:make_patterns_logic$3882, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.128.1. Executing ABC.

3.110.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56848$auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.129.1. Executing ABC.

3.110.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56891$auto$opt_dff.cc:219:make_patterns_logic$3918, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.130.1. Executing ABC.

3.110.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56934$auto$opt_dff.cc:219:make_patterns_logic$3612, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.131.1. Executing ABC.

3.110.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56973$auto$opt_dff.cc:219:make_patterns_logic$3783, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.132.1. Executing ABC.

3.110.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57012$auto$opt_dff.cc:219:make_patterns_logic$3657, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.133.1. Executing ABC.

3.110.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57057$auto$opt_dff.cc:219:make_patterns_logic$3666, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.134.1. Executing ABC.

3.110.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57094$auto$opt_dff.cc:219:make_patterns_logic$3855, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.135.1. Executing ABC.

3.110.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57133$auto$opt_dff.cc:219:make_patterns_logic$3873, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.136.1. Executing ABC.

3.110.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57172$auto$opt_dff.cc:219:make_patterns_logic$3891, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.137.1. Executing ABC.

3.110.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57211$auto$opt_dff.cc:219:make_patterns_logic$3909, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.138.1. Executing ABC.

3.110.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57250$abc$55568$auto$opt_dff.cc:219:make_patterns_logic$4197, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.110.139.1. Executing ABC.

3.110.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57293$abc$55764$auto$opt_dff.cc:219:make_patterns_logic$4161, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.140.1. Executing ABC.

3.110.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57336$abc$55960$auto$opt_dff.cc:219:make_patterns_logic$4125, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.141.1. Executing ABC.

3.110.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57379$auto$opt_dff.cc:219:make_patterns_logic$4080, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.142.1. Executing ABC.

3.110.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57424$auto$opt_dff.cc:219:make_patterns_logic$4044, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.143.1. Executing ABC.

3.110.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57469$auto$opt_dff.cc:219:make_patterns_logic$4008, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.144.1. Executing ABC.

3.110.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57514$auto$opt_dff.cc:219:make_patterns_logic$3972, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.145.1. Executing ABC.

3.110.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57559$auto$opt_dff.cc:219:make_patterns_logic$3936, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.146.1. Executing ABC.

3.110.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57602$auto$opt_dff.cc:219:make_patterns_logic$3927, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.147.1. Executing ABC.

3.110.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57641$abc$55605$auto$opt_dff.cc:219:make_patterns_logic$4188, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.110.148.1. Executing ABC.

3.110.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57686$abc$55801$auto$opt_dff.cc:219:make_patterns_logic$4152, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.149.1. Executing ABC.

3.110.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57731$auto$opt_dff.cc:219:make_patterns_logic$4107, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.150.1. Executing ABC.

3.110.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57776$auto$opt_dff.cc:219:make_patterns_logic$4071, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.151.1. Executing ABC.

3.110.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57813$auto$opt_dff.cc:219:make_patterns_logic$4035, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.152.1. Executing ABC.

3.110.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57850$auto$opt_dff.cc:219:make_patterns_logic$3999, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.153.1. Executing ABC.

3.110.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57887$auto$opt_dff.cc:219:make_patterns_logic$3963, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.154.1. Executing ABC.

3.110.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57924$abc$55470$auto$opt_dff.cc:219:make_patterns_logic$4215, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.110.155.1. Executing ABC.

3.110.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57967$abc$55666$auto$opt_dff.cc:219:make_patterns_logic$4179, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.110.156.1. Executing ABC.

3.110.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58004$abc$55862$auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.157.1. Executing ABC.

3.110.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58041$auto$opt_dff.cc:219:make_patterns_logic$4098, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.158.1. Executing ABC.

3.110.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58084$auto$opt_dff.cc:219:make_patterns_logic$4062, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.159.1. Executing ABC.

3.110.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58127$auto$opt_dff.cc:219:make_patterns_logic$4026, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.160.1. Executing ABC.

3.110.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58170$auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.110.161.1. Executing ABC.

3.110.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58213$auto$opt_dff.cc:219:make_patterns_logic$3954, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.110.162.1. Executing ABC.

3.110.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58256$abc$55507$auto$opt_dff.cc:219:make_patterns_logic$4206, asynchronously reset by \rst
Extracted 50 gates and 89 wires to a netlist network with 39 inputs and 29 outputs.

3.110.163.1. Executing ABC.

3.110.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58295$abc$55703$auto$opt_dff.cc:219:make_patterns_logic$4170, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 28 outputs.

3.110.164.1. Executing ABC.

3.110.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58334$abc$55899$auto$opt_dff.cc:219:make_patterns_logic$4134, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.165.1. Executing ABC.

3.110.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58373$auto$opt_dff.cc:219:make_patterns_logic$4089, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.166.1. Executing ABC.

3.110.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58412$auto$opt_dff.cc:219:make_patterns_logic$4053, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.167.1. Executing ABC.

3.110.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58451$auto$opt_dff.cc:219:make_patterns_logic$4017, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.168.1. Executing ABC.

3.110.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58490$auto$opt_dff.cc:219:make_patterns_logic$3981, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.110.169.1. Executing ABC.

3.110.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58529$auto$opt_dff.cc:219:make_patterns_logic$3945, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.110.170.1. Executing ABC.

3.110.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58568$abc$55176$auto$opt_dff.cc:219:make_patterns_logic$4269, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.110.171.1. Executing ABC.

3.110.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58611$abc$54664$auto$opt_dff.cc:219:make_patterns_logic$4332, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.110.172.1. Executing ABC.

3.110.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58656$abc$54370$auto$opt_dff.cc:219:make_patterns_logic$4386, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.110.173.1. Executing ABC.

3.110.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58701$abc$54076$auto$opt_dff.cc:219:make_patterns_logic$4440, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.110.174.1. Executing ABC.

3.110.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58746$abc$53745$auto$opt_dff.cc:219:make_patterns_logic$4503, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.110.175.1. Executing ABC.

3.110.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58789$abc$53353$auto$opt_dff.cc:219:make_patterns_logic$4575, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.110.176.1. Executing ABC.

3.110.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58832$abc$52961$auto$opt_dff.cc:219:make_patterns_logic$4647, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.110.177.1. Executing ABC.

3.110.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52410$auto$opt_dff.cc:219:make_patterns_logic$4746, asynchronously reset by \rst
Extracted 59 gates and 102 wires to a netlist network with 43 inputs and 33 outputs.

3.110.178.1. Executing ABC.

3.110.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58875$abc$52569$auto$opt_dff.cc:219:make_patterns_logic$4719, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.110.179.1. Executing ABC.

3.110.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58918$abc$55078$auto$opt_dff.cc:219:make_patterns_logic$4287, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.110.180.1. Executing ABC.

3.110.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58961$abc$54627$auto$opt_dff.cc:219:make_patterns_logic$4341, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.110.181.1. Executing ABC.

3.110.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59004$abc$54333$auto$opt_dff.cc:219:make_patterns_logic$4395, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.110.182.1. Executing ABC.

3.110.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59047$abc$54039$auto$opt_dff.cc:219:make_patterns_logic$4449, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.110.183.1. Executing ABC.

3.110.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59090$abc$53647$auto$opt_dff.cc:219:make_patterns_logic$4521, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.110.184.1. Executing ABC.

3.110.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59133$abc$53255$auto$opt_dff.cc:219:make_patterns_logic$4593, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.110.185.1. Executing ABC.

3.110.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59176$abc$52863$auto$opt_dff.cc:219:make_patterns_logic$4665, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.110.186.1. Executing ABC.

3.110.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59219$abc$52471$auto$opt_dff.cc:219:make_patterns_logic$4737, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.110.187.1. Executing ABC.

3.110.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59262$abc$55115$auto$opt_dff.cc:219:make_patterns_logic$4278, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 28 outputs.

3.110.188.1. Executing ABC.

3.110.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59301$abc$53684$auto$opt_dff.cc:219:make_patterns_logic$4512, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.110.189.1. Executing ABC.

3.110.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59340$abc$53292$auto$opt_dff.cc:219:make_patterns_logic$4584, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.110.190.1. Executing ABC.

3.110.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59379$abc$52900$auto$opt_dff.cc:219:make_patterns_logic$4656, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.110.191.1. Executing ABC.

3.110.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59418$abc$52508$auto$opt_dff.cc:219:make_patterns_logic$4728, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.110.192.1. Executing ABC.

3.110.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59457$abc$55372$auto$opt_dff.cc:219:make_patterns_logic$4233, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.110.193.1. Executing ABC.

3.110.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59500$abc$54529$auto$opt_dff.cc:219:make_patterns_logic$4359, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.110.194.1. Executing ABC.

3.110.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59545$abc$54235$auto$opt_dff.cc:219:make_patterns_logic$4413, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.110.195.1. Executing ABC.

3.110.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59590$abc$53941$auto$opt_dff.cc:219:make_patterns_logic$4467, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.110.196.1. Executing ABC.

3.110.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59633$abc$53549$auto$opt_dff.cc:219:make_patterns_logic$4539, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.110.197.1. Executing ABC.

3.110.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59676$abc$53157$auto$opt_dff.cc:219:make_patterns_logic$4611, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.110.198.1. Executing ABC.

3.110.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59719$abc$52765$auto$opt_dff.cc:219:make_patterns_logic$4683, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.110.199.1. Executing ABC.

3.110.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59762$abc$55409$auto$opt_dff.cc:219:make_patterns_logic$4224, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.110.200.1. Executing ABC.

3.110.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59801$abc$55017$auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 28 outputs.

3.110.201.1. Executing ABC.

yosys> abc -dff

3.111. Executing ABC pass (technology mapping using ABC).

3.111.1. Summary of detected clock domains:
  463 cells in clk=\clk, en=$abc$78282$abc$49372$auto$opt_dff.cc:219:make_patterns_logic$5304, arst=\rst, srst={ }
  77 cells in clk=\clk, en=$abc$78327$abc$50021$auto$opt_dff.cc:219:make_patterns_logic$5187, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$78691$abc$77999$abc$49041$auto$opt_dff.cc:219:make_patterns_logic$5367, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$78754$abc$77954$abc$48980$auto$opt_dff.cc:219:make_patterns_logic$5376, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78809$abc$77917$abc$48943$auto$opt_dff.cc:219:make_patterns_logic$5385, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78871$abc$51626$auto$opt_dff.cc:219:make_patterns_logic$4890, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78927$abc$51589$auto$opt_dff.cc:219:make_patterns_logic$4899, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78989$abc$51528$auto$opt_dff.cc:219:make_patterns_logic$4908, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79043$abc$51491$auto$opt_dff.cc:219:make_patterns_logic$4917, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79105$abc$51430$auto$opt_dff.cc:219:make_patterns_logic$4926, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79159$abc$51393$auto$opt_dff.cc:219:make_patterns_logic$4935, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79221$abc$51332$auto$opt_dff.cc:219:make_patterns_logic$4944, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79275$abc$51295$auto$opt_dff.cc:219:make_patterns_logic$4953, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79337$abc$51234$auto$opt_dff.cc:219:make_patterns_logic$4962, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79391$abc$51197$auto$opt_dff.cc:219:make_patterns_logic$4971, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79453$abc$51136$auto$opt_dff.cc:219:make_patterns_logic$4980, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79507$abc$51099$auto$opt_dff.cc:219:make_patterns_logic$4989, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79569$abc$51038$auto$opt_dff.cc:219:make_patterns_logic$4998, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79623$abc$51001$auto$opt_dff.cc:219:make_patterns_logic$5007, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79685$abc$50940$auto$opt_dff.cc:219:make_patterns_logic$5016, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79739$abc$50903$auto$opt_dff.cc:219:make_patterns_logic$5025, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79801$abc$50842$auto$opt_dff.cc:219:make_patterns_logic$5034, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79855$abc$50805$auto$opt_dff.cc:219:make_patterns_logic$5043, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79917$abc$50744$auto$opt_dff.cc:219:make_patterns_logic$5052, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79971$abc$50707$auto$opt_dff.cc:219:make_patterns_logic$5061, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80033$abc$50646$auto$opt_dff.cc:219:make_patterns_logic$5070, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80087$abc$50609$auto$opt_dff.cc:219:make_patterns_logic$5079, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80149$abc$50548$auto$opt_dff.cc:219:make_patterns_logic$5088, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80203$abc$50511$auto$opt_dff.cc:219:make_patterns_logic$5097, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80265$abc$50450$auto$opt_dff.cc:219:make_patterns_logic$5106, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80319$abc$50413$auto$opt_dff.cc:219:make_patterns_logic$5115, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80381$abc$50352$auto$opt_dff.cc:219:make_patterns_logic$5124, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80435$abc$50315$auto$opt_dff.cc:219:make_patterns_logic$5133, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80497$abc$50254$auto$opt_dff.cc:219:make_patterns_logic$5142, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$80551$abc$50217$auto$opt_dff.cc:219:make_patterns_logic$5151, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$80613$abc$50156$auto$opt_dff.cc:219:make_patterns_logic$5160, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80667$abc$49960$auto$opt_dff.cc:219:make_patterns_logic$5196, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$80721$abc$77872$abc$48882$auto$opt_dff.cc:219:make_patterns_logic$5394, arst=\rst, srst={ }
  106 cells in clk=\clk, en=$abc$80776$abc$50119$auto$opt_dff.cc:219:make_patterns_logic$5169, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80835$abc$50058$auto$opt_dff.cc:219:make_patterns_logic$5178, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$81069$abc$76031$abc$46626$auto$opt_dff.cc:219:make_patterns_logic$3396, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$81132$abc$77835$abc$48845$auto$opt_dff.cc:219:make_patterns_logic$5403, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$81195$abc$77790$abc$48784$auto$opt_dff.cc:219:make_patterns_logic$5412, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81250$abc$77753$abc$48747$auto$opt_dff.cc:219:make_patterns_logic$5421, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81312$abc$77708$abc$48686$auto$opt_dff.cc:219:make_patterns_logic$5430, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81366$abc$77671$abc$48649$auto$opt_dff.cc:219:make_patterns_logic$5439, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81428$abc$77626$abc$48588$auto$opt_dff.cc:219:make_patterns_logic$5448, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$81482$abc$77589$abc$48551$auto$opt_dff.cc:219:make_patterns_logic$5457, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$81544$abc$77544$abc$48490$auto$opt_dff.cc:219:make_patterns_logic$5466, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81598$abc$49923$auto$opt_dff.cc:219:make_patterns_logic$5205, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81660$abc$49862$auto$opt_dff.cc:219:make_patterns_logic$5214, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81714$abc$49825$auto$opt_dff.cc:219:make_patterns_logic$5223, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81776$abc$49764$auto$opt_dff.cc:219:make_patterns_logic$5232, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81830$abc$49727$auto$opt_dff.cc:219:make_patterns_logic$5241, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81892$abc$49666$auto$opt_dff.cc:219:make_patterns_logic$5250, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81946$abc$49629$auto$opt_dff.cc:219:make_patterns_logic$5259, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$82008$abc$49568$auto$opt_dff.cc:219:make_patterns_logic$5268, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82062$abc$49531$auto$opt_dff.cc:219:make_patterns_logic$5277, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82124$abc$49470$auto$opt_dff.cc:219:make_patterns_logic$5286, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82178$abc$49433$auto$opt_dff.cc:219:make_patterns_logic$5295, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82240$abc$78245$abc$49335$auto$opt_dff.cc:219:make_patterns_logic$5313, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82302$abc$78200$abc$49274$auto$opt_dff.cc:219:make_patterns_logic$5322, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82356$abc$78163$abc$49237$auto$opt_dff.cc:219:make_patterns_logic$5331, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82418$abc$78118$abc$49176$auto$opt_dff.cc:219:make_patterns_logic$5340, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$82472$abc$78081$abc$49139$auto$opt_dff.cc:219:make_patterns_logic$5349, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$82530$abc$78036$abc$49078$auto$opt_dff.cc:219:make_patterns_logic$5358, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$82589$abc$75740$abc$46271$auto$opt_dff.cc:219:make_patterns_logic$3468, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$82652$abc$75695$abc$46210$auto$opt_dff.cc:219:make_patterns_logic$3477, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$82710$abc$75785$abc$46332$auto$opt_dff.cc:219:make_patterns_logic$3459, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82765$abc$52373$auto$opt_dff.cc:219:make_patterns_logic$4755, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82827$abc$52312$auto$opt_dff.cc:219:make_patterns_logic$4764, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82881$abc$52275$auto$opt_dff.cc:219:make_patterns_logic$4773, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82943$abc$52214$auto$opt_dff.cc:219:make_patterns_logic$4782, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82997$abc$52177$auto$opt_dff.cc:219:make_patterns_logic$4791, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83059$abc$52116$auto$opt_dff.cc:219:make_patterns_logic$4800, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83113$abc$52079$auto$opt_dff.cc:219:make_patterns_logic$4809, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83175$abc$52018$auto$opt_dff.cc:219:make_patterns_logic$4818, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83229$abc$51981$auto$opt_dff.cc:219:make_patterns_logic$4827, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83291$abc$51920$auto$opt_dff.cc:219:make_patterns_logic$4836, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83345$abc$51883$auto$opt_dff.cc:219:make_patterns_logic$4845, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83407$abc$51822$auto$opt_dff.cc:219:make_patterns_logic$4854, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$83461$abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4863, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$83523$abc$51724$auto$opt_dff.cc:219:make_patterns_logic$4872, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83577$abc$51687$auto$opt_dff.cc:219:make_patterns_logic$4881, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$83637$abc$75949$abc$46528$auto$opt_dff.cc:219:make_patterns_logic$3423, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$83697$abc$77134$abc$48000$auto$opt_dff.cc:219:make_patterns_logic$5556, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$83755$abc$77261$abc$48159$auto$opt_dff.cc:219:make_patterns_logic$5529, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$83815$abc$75499$auto$opt_dff.cc:219:make_patterns_logic$3774, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$83878$abc$75904$abc$46467$auto$opt_dff.cc:219:make_patterns_logic$3432, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$83936$abc$76293$abc$47030$auto$opt_dff.cc:219:make_patterns_logic$3567, arst=\rst, srst={ }
  8 cells in clk=\clk, en=$abc$84055$abc$75624$abc$43994$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$84066$abc$77298$abc$48196$auto$opt_dff.cc:219:make_patterns_logic$5520, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$84127$abc$75867$abc$46430$auto$opt_dff.cc:219:make_patterns_logic$3441, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$84189$abc$77052$abc$47902$auto$opt_dff.cc:219:make_patterns_logic$5574, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$84245$abc$76539$abc$47324$auto$opt_dff.cc:219:make_patterns_logic$3513, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$84305$abc$76203$abc$46847$auto$opt_dff.cc:219:make_patterns_logic$3342, arst=\rst, srst={ }
  64 cells in clk=\clk, en=$abc$84376$abc$75635$abc$44008$auto$opt_dff.cc:219:make_patterns_logic$3333, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$84439$abc$75822$abc$46369$auto$opt_dff.cc:219:make_patterns_logic$3450, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$84495$abc$76375$abc$47128$auto$opt_dff.cc:219:make_patterns_logic$3549, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$84555$abc$77343$abc$48257$auto$opt_dff.cc:219:make_patterns_logic$5511, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$84610$abc$77015$abc$47865$auto$opt_dff.cc:219:make_patterns_logic$5583, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$84668$abc$76457$abc$47226$auto$opt_dff.cc:219:make_patterns_logic$3531, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$84726$abc$76330$abc$47067$auto$opt_dff.cc:219:make_patterns_logic$3558, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$84784$abc$76806$abc$47608$auto$opt_dff.cc:219:make_patterns_logic$5628, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$84842$abc$75177$auto$opt_dff.cc:219:make_patterns_logic$3810, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$84902$abc$75455$auto$opt_dff.cc:219:make_patterns_logic$3747, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$84965$abc$55997$auto$opt_dff.cc:219:make_patterns_logic$4116, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85029$abc$75418$auto$opt_dff.cc:219:make_patterns_logic$3828, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85091$abc$56058$auto$opt_dff.cc:219:make_patterns_logic$3711, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$85154$abc$56103$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85215$abc$56151$auto$opt_dff.cc:219:make_patterns_logic$3648, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$85278$abc$56196$auto$opt_dff.cc:219:make_patterns_logic$3621, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$85341$abc$56241$auto$opt_dff.cc:219:make_patterns_logic$3837, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$85397$abc$56284$auto$opt_dff.cc:219:make_patterns_logic$3630, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85452$abc$56321$auto$opt_dff.cc:219:make_patterns_logic$3639, arst=\rst, srst={ }
  44 cells in clk=\clk, en=$abc$85507$abc$56358$auto$opt_dff.cc:219:make_patterns_logic$3675, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85560$abc$56395$auto$opt_dff.cc:219:make_patterns_logic$3693, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85623$abc$56440$auto$opt_dff.cc:219:make_patterns_logic$3702, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85678$abc$56477$auto$opt_dff.cc:219:make_patterns_logic$3738, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85741$abc$56522$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85796$abc$56560$auto$opt_dff.cc:219:make_patterns_logic$3765, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$85851$abc$56602$auto$opt_dff.cc:219:make_patterns_logic$3792, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85912$abc$56645$auto$opt_dff.cc:219:make_patterns_logic$3720, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85967$abc$56682$auto$opt_dff.cc:219:make_patterns_logic$3729, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$86022$abc$56719$auto$opt_dff.cc:219:make_patterns_logic$3603, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$86083$abc$56762$auto$opt_dff.cc:219:make_patterns_logic$3864, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$86144$abc$56805$auto$opt_dff.cc:219:make_patterns_logic$3882, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$86205$abc$56848$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$86266$abc$56891$auto$opt_dff.cc:219:make_patterns_logic$3918, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$86329$abc$56934$auto$opt_dff.cc:219:make_patterns_logic$3612, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$86386$abc$56973$auto$opt_dff.cc:219:make_patterns_logic$3783, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$86443$abc$57012$auto$opt_dff.cc:219:make_patterns_logic$3657, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86506$abc$57057$auto$opt_dff.cc:219:make_patterns_logic$3666, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$86561$abc$57094$auto$opt_dff.cc:219:make_patterns_logic$3855, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$86618$abc$57133$auto$opt_dff.cc:219:make_patterns_logic$3873, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86675$abc$57172$auto$opt_dff.cc:219:make_patterns_logic$3891, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86732$abc$57211$auto$opt_dff.cc:219:make_patterns_logic$3909, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$86787$abc$57250$abc$55568$auto$opt_dff.cc:219:make_patterns_logic$4197, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$86849$abc$57293$abc$55764$auto$opt_dff.cc:219:make_patterns_logic$4161, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$86910$abc$57336$abc$55960$auto$opt_dff.cc:219:make_patterns_logic$4125, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$86971$abc$57379$auto$opt_dff.cc:219:make_patterns_logic$4080, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87034$abc$57424$auto$opt_dff.cc:219:make_patterns_logic$4044, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87097$abc$57469$auto$opt_dff.cc:219:make_patterns_logic$4008, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87160$abc$57514$auto$opt_dff.cc:219:make_patterns_logic$3972, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$87223$abc$57559$auto$opt_dff.cc:219:make_patterns_logic$3936, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$87284$abc$57602$auto$opt_dff.cc:219:make_patterns_logic$3927, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$87341$abc$57641$abc$55605$auto$opt_dff.cc:219:make_patterns_logic$4188, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87405$abc$57686$abc$55801$auto$opt_dff.cc:219:make_patterns_logic$4152, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$87468$abc$57731$auto$opt_dff.cc:219:make_patterns_logic$4107, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$87523$abc$57776$auto$opt_dff.cc:219:make_patterns_logic$4071, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$87578$abc$57813$auto$opt_dff.cc:219:make_patterns_logic$4035, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$87633$abc$57850$auto$opt_dff.cc:219:make_patterns_logic$3999, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$87688$abc$57887$auto$opt_dff.cc:219:make_patterns_logic$3963, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$87743$abc$57924$abc$55470$auto$opt_dff.cc:219:make_patterns_logic$4215, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$87807$abc$57967$abc$55666$auto$opt_dff.cc:219:make_patterns_logic$4179, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$87863$abc$58004$abc$55862$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$87918$abc$58041$auto$opt_dff.cc:219:make_patterns_logic$4098, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$87979$abc$58084$auto$opt_dff.cc:219:make_patterns_logic$4062, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88040$abc$58127$auto$opt_dff.cc:219:make_patterns_logic$4026, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$88101$abc$58170$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$88162$abc$58213$auto$opt_dff.cc:219:make_patterns_logic$3954, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$88225$abc$58256$abc$55507$auto$opt_dff.cc:219:make_patterns_logic$4206, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$88284$abc$58295$abc$55703$auto$opt_dff.cc:219:make_patterns_logic$4170, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$88342$abc$58334$abc$55899$auto$opt_dff.cc:219:make_patterns_logic$4134, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$88399$abc$58373$auto$opt_dff.cc:219:make_patterns_logic$4089, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$88456$abc$58412$auto$opt_dff.cc:219:make_patterns_logic$4053, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$88513$abc$58451$auto$opt_dff.cc:219:make_patterns_logic$4017, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88570$abc$58490$auto$opt_dff.cc:219:make_patterns_logic$3981, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88627$abc$58529$auto$opt_dff.cc:219:make_patterns_logic$3945, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$88682$abc$58568$abc$55176$auto$opt_dff.cc:219:make_patterns_logic$4269, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$88744$abc$58611$abc$54664$auto$opt_dff.cc:219:make_patterns_logic$4332, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$88808$abc$58656$abc$54370$auto$opt_dff.cc:219:make_patterns_logic$4386, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$88872$abc$58701$abc$54076$auto$opt_dff.cc:219:make_patterns_logic$4440, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88936$abc$58746$abc$53745$auto$opt_dff.cc:219:make_patterns_logic$4503, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88997$abc$58789$abc$53353$auto$opt_dff.cc:219:make_patterns_logic$4575, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$89058$abc$58832$abc$52961$auto$opt_dff.cc:219:make_patterns_logic$4647, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$89119$abc$52410$auto$opt_dff.cc:219:make_patterns_logic$4746, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$89181$abc$58875$abc$52569$auto$opt_dff.cc:219:make_patterns_logic$4719, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$89244$abc$58918$abc$55078$auto$opt_dff.cc:219:make_patterns_logic$4287, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$89306$abc$58961$abc$54627$auto$opt_dff.cc:219:make_patterns_logic$4341, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$89368$abc$59004$abc$54333$auto$opt_dff.cc:219:make_patterns_logic$4395, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$89430$abc$59047$abc$54039$auto$opt_dff.cc:219:make_patterns_logic$4449, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$89492$abc$59090$abc$53647$auto$opt_dff.cc:219:make_patterns_logic$4521, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$89553$abc$59133$abc$53255$auto$opt_dff.cc:219:make_patterns_logic$4593, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$89614$abc$59176$abc$52863$auto$opt_dff.cc:219:make_patterns_logic$4665, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$89671$abc$59219$abc$52471$auto$opt_dff.cc:219:make_patterns_logic$4737, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$89726$abc$59262$abc$55115$auto$opt_dff.cc:219:make_patterns_logic$4278, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$89784$abc$59301$abc$53684$auto$opt_dff.cc:219:make_patterns_logic$4512, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$89841$abc$59340$abc$53292$auto$opt_dff.cc:219:make_patterns_logic$4584, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$89898$abc$59379$abc$52900$auto$opt_dff.cc:219:make_patterns_logic$4656, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$89955$abc$59418$abc$52508$auto$opt_dff.cc:219:make_patterns_logic$4728, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$90009$abc$59457$abc$55372$auto$opt_dff.cc:219:make_patterns_logic$4233, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$90071$abc$59500$abc$54529$auto$opt_dff.cc:219:make_patterns_logic$4359, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$90135$abc$59545$abc$54235$auto$opt_dff.cc:219:make_patterns_logic$4413, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$90199$abc$59590$abc$53941$auto$opt_dff.cc:219:make_patterns_logic$4467, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$90261$abc$59633$abc$53549$auto$opt_dff.cc:219:make_patterns_logic$4539, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$90322$abc$59676$abc$53157$auto$opt_dff.cc:219:make_patterns_logic$4611, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$90383$abc$59719$abc$52765$auto$opt_dff.cc:219:make_patterns_logic$4683, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$90439$abc$59762$abc$55409$auto$opt_dff.cc:219:make_patterns_logic$4224, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$59840$abc$54566$auto$opt_dff.cc:219:make_patterns_logic$4350, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$59879$abc$54272$auto$opt_dff.cc:219:make_patterns_logic$4404, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$59918$abc$53978$auto$opt_dff.cc:219:make_patterns_logic$4458, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$59957$abc$53586$auto$opt_dff.cc:219:make_patterns_logic$4530, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$59996$abc$53194$auto$opt_dff.cc:219:make_patterns_logic$4602, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$60035$abc$52802$auto$opt_dff.cc:219:make_patterns_logic$4674, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$60074$abc$55213$auto$opt_dff.cc:219:make_patterns_logic$4260, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60119$abc$54725$auto$opt_dff.cc:219:make_patterns_logic$4323, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60156$abc$54431$auto$opt_dff.cc:219:make_patterns_logic$4377, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60193$abc$54137$auto$opt_dff.cc:219:make_patterns_logic$4431, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60230$abc$53782$auto$opt_dff.cc:219:make_patterns_logic$4494, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60275$abc$53390$auto$opt_dff.cc:219:make_patterns_logic$4566, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60320$abc$52998$auto$opt_dff.cc:219:make_patterns_logic$4638, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$60365$abc$52606$auto$opt_dff.cc:219:make_patterns_logic$4710, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60410$abc$55274$auto$opt_dff.cc:219:make_patterns_logic$4251, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$60447$abc$54762$auto$opt_dff.cc:219:make_patterns_logic$4314, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60490$abc$54468$auto$opt_dff.cc:219:make_patterns_logic$4368, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60527$abc$54174$auto$opt_dff.cc:219:make_patterns_logic$4422, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60564$abc$53843$auto$opt_dff.cc:219:make_patterns_logic$4485, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60601$abc$53451$auto$opt_dff.cc:219:make_patterns_logic$4557, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60638$abc$53059$auto$opt_dff.cc:219:make_patterns_logic$4629, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$60675$abc$52667$auto$opt_dff.cc:219:make_patterns_logic$4701, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$60712$abc$55311$auto$opt_dff.cc:219:make_patterns_logic$4242, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$60751$abc$54823$auto$opt_dff.cc:219:make_patterns_logic$4305, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$60790$abc$53880$auto$opt_dff.cc:219:make_patterns_logic$4476, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$60829$abc$53488$auto$opt_dff.cc:219:make_patterns_logic$4548, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$60868$abc$53096$auto$opt_dff.cc:219:make_patterns_logic$4620, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$75539$auto$opt_dff.cc:219:make_patterns_logic$3594, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77179$abc$48061$auto$opt_dff.cc:219:make_patterns_logic$5547, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76621$abc$47422$auto$opt_dff.cc:219:make_patterns_logic$3495, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$75578$abc$43933$auto$opt_dff.cc:219:make_patterns_logic$3585, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$75066$auto$opt_dff.cc:219:make_patterns_logic$3846, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$60907$abc$52704$auto$opt_dff.cc:219:make_patterns_logic$4692, arst=\rst, srst={ }
  5469 cells in clk=\clk, en=$abc$60946$auto$opt_dff.cc:219:make_patterns_logic$3307, arst=\rst, srst={ }
  2028 cells in clk=\clk, en=!$abc$68042$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  1087 cells in clk=\clk, en=$abc$73897$auto$opt_dff.cc:219:make_patterns_logic$5635, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$76412$abc$47165$auto$opt_dff.cc:219:make_patterns_logic$3540, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76732$abc$47533$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$83995$abc$77097$abc$47963$auto$opt_dff.cc:219:make_patterns_logic$5565, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$77462$abc$48392$auto$opt_dff.cc:219:make_patterns_logic$5484, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77425$abc$48355$auto$opt_dff.cc:219:make_patterns_logic$5493, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77380$abc$48294$auto$opt_dff.cc:219:make_patterns_logic$5502, arst=\rst, srst={ }
  70 cells in clk=\clk, en=$abc$75107$auto$opt_dff.cc:219:make_patterns_logic$3321, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$74991$auto$opt_dff.cc:219:make_patterns_logic$5644, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$75986$abc$46565$auto$opt_dff.cc:219:make_patterns_logic$3414, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77507$abc$48453$auto$opt_dff.cc:219:make_patterns_logic$5475, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76576$abc$47361$auto$opt_dff.cc:219:make_patterns_logic$3504, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$76248$abc$46969$auto$opt_dff.cc:219:make_patterns_logic$3576, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76769$abc$47571$auto$opt_dff.cc:219:make_patterns_logic$3405, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$76888$abc$47706$auto$opt_dff.cc:219:make_patterns_logic$5610, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76851$abc$47669$auto$opt_dff.cc:219:make_patterns_logic$5619, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$76494$abc$47263$auto$opt_dff.cc:219:make_patterns_logic$3522, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76933$abc$47767$auto$opt_dff.cc:219:make_patterns_logic$5601, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$75021$auto$opt_dff.cc:219:make_patterns_logic$3819, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$75217$auto$opt_dff.cc:219:make_patterns_logic$3801, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76970$abc$47804$auto$opt_dff.cc:219:make_patterns_logic$5592, arst=\rst, srst={ }
  167 cells in clk=\clk, en={ }, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$76076$abc$46688$auto$opt_dff.cc:219:make_patterns_logic$3387, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$76113$abc$46725$auto$opt_dff.cc:219:make_patterns_logic$3378, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$76158$abc$46786$auto$opt_dff.cc:219:make_patterns_logic$3360, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76658$abc$47459$auto$opt_dff.cc:219:make_patterns_logic$3486, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76695$abc$47496$auto$opt_dff.cc:219:make_patterns_logic$3369, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77216$abc$48098$auto$opt_dff.cc:219:make_patterns_logic$5538, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$90495$abc$59801$abc$55017$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\rst, srst={ }

3.111.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78282$abc$49372$auto$opt_dff.cc:219:make_patterns_logic$5304, asynchronously reset by \rst
Extracted 463 gates and 780 wires to a netlist network with 317 inputs and 38 outputs.

3.111.2.1. Executing ABC.

3.111.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78327$abc$50021$auto$opt_dff.cc:219:make_patterns_logic$5187, asynchronously reset by \rst
Extracted 77 gates and 120 wires to a netlist network with 43 inputs and 33 outputs.

3.111.3.1. Executing ABC.

3.111.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78691$abc$77999$abc$49041$auto$opt_dff.cc:219:make_patterns_logic$5367, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.111.4.1. Executing ABC.

3.111.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78754$abc$77954$abc$48980$auto$opt_dff.cc:219:make_patterns_logic$5376, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.111.5.1. Executing ABC.

3.111.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78809$abc$77917$abc$48943$auto$opt_dff.cc:219:make_patterns_logic$5385, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.6.1. Executing ABC.

3.111.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78871$abc$51626$auto$opt_dff.cc:219:make_patterns_logic$4890, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.7.1. Executing ABC.

3.111.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78927$abc$51589$auto$opt_dff.cc:219:make_patterns_logic$4899, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.8.1. Executing ABC.

3.111.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78989$abc$51528$auto$opt_dff.cc:219:make_patterns_logic$4908, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.9.1. Executing ABC.

3.111.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79043$abc$51491$auto$opt_dff.cc:219:make_patterns_logic$4917, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.10.1. Executing ABC.

3.111.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79105$abc$51430$auto$opt_dff.cc:219:make_patterns_logic$4926, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.11.1. Executing ABC.

3.111.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79159$abc$51393$auto$opt_dff.cc:219:make_patterns_logic$4935, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.12.1. Executing ABC.

3.111.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79221$abc$51332$auto$opt_dff.cc:219:make_patterns_logic$4944, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.13.1. Executing ABC.

3.111.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79275$abc$51295$auto$opt_dff.cc:219:make_patterns_logic$4953, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.14.1. Executing ABC.

3.111.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79337$abc$51234$auto$opt_dff.cc:219:make_patterns_logic$4962, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.15.1. Executing ABC.

3.111.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79391$abc$51197$auto$opt_dff.cc:219:make_patterns_logic$4971, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.16.1. Executing ABC.

3.111.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79453$abc$51136$auto$opt_dff.cc:219:make_patterns_logic$4980, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.17.1. Executing ABC.

3.111.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79507$abc$51099$auto$opt_dff.cc:219:make_patterns_logic$4989, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.18.1. Executing ABC.

3.111.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79569$abc$51038$auto$opt_dff.cc:219:make_patterns_logic$4998, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.19.1. Executing ABC.

3.111.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79623$abc$51001$auto$opt_dff.cc:219:make_patterns_logic$5007, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.20.1. Executing ABC.

3.111.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79685$abc$50940$auto$opt_dff.cc:219:make_patterns_logic$5016, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.21.1. Executing ABC.

3.111.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79739$abc$50903$auto$opt_dff.cc:219:make_patterns_logic$5025, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.22.1. Executing ABC.

3.111.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79801$abc$50842$auto$opt_dff.cc:219:make_patterns_logic$5034, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.23.1. Executing ABC.

3.111.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79855$abc$50805$auto$opt_dff.cc:219:make_patterns_logic$5043, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.24.1. Executing ABC.

3.111.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79917$abc$50744$auto$opt_dff.cc:219:make_patterns_logic$5052, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.25.1. Executing ABC.

3.111.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79971$abc$50707$auto$opt_dff.cc:219:make_patterns_logic$5061, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.26.1. Executing ABC.

3.111.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80033$abc$50646$auto$opt_dff.cc:219:make_patterns_logic$5070, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.27.1. Executing ABC.

3.111.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80087$abc$50609$auto$opt_dff.cc:219:make_patterns_logic$5079, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.28.1. Executing ABC.

3.111.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80149$abc$50548$auto$opt_dff.cc:219:make_patterns_logic$5088, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.29.1. Executing ABC.

3.111.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80203$abc$50511$auto$opt_dff.cc:219:make_patterns_logic$5097, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.30.1. Executing ABC.

3.111.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80265$abc$50450$auto$opt_dff.cc:219:make_patterns_logic$5106, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.31.1. Executing ABC.

3.111.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80319$abc$50413$auto$opt_dff.cc:219:make_patterns_logic$5115, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.32.1. Executing ABC.

3.111.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80381$abc$50352$auto$opt_dff.cc:219:make_patterns_logic$5124, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.33.1. Executing ABC.

3.111.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80435$abc$50315$auto$opt_dff.cc:219:make_patterns_logic$5133, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.34.1. Executing ABC.

3.111.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80497$abc$50254$auto$opt_dff.cc:219:make_patterns_logic$5142, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.35.1. Executing ABC.

3.111.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80551$abc$50217$auto$opt_dff.cc:219:make_patterns_logic$5151, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.111.36.1. Executing ABC.

3.111.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80613$abc$50156$auto$opt_dff.cc:219:make_patterns_logic$5160, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.111.37.1. Executing ABC.

3.111.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80667$abc$49960$auto$opt_dff.cc:219:make_patterns_logic$5196, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.38.1. Executing ABC.

3.111.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80721$abc$77872$abc$48882$auto$opt_dff.cc:219:make_patterns_logic$5394, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.111.39.1. Executing ABC.

3.111.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80776$abc$50119$auto$opt_dff.cc:219:make_patterns_logic$5169, asynchronously reset by \rst
Extracted 106 gates and 186 wires to a netlist network with 80 inputs and 31 outputs.

3.111.40.1. Executing ABC.

3.111.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80835$abc$50058$auto$opt_dff.cc:219:make_patterns_logic$5178, asynchronously reset by \rst
Extracted 61 gates and 100 wires to a netlist network with 39 inputs and 29 outputs.

3.111.41.1. Executing ABC.

3.111.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81069$abc$76031$abc$46626$auto$opt_dff.cc:219:make_patterns_logic$3396, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.111.42.1. Executing ABC.

3.111.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81132$abc$77835$abc$48845$auto$opt_dff.cc:219:make_patterns_logic$5403, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.111.43.1. Executing ABC.

3.111.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81195$abc$77790$abc$48784$auto$opt_dff.cc:219:make_patterns_logic$5412, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.111.44.1. Executing ABC.

3.111.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81250$abc$77753$abc$48747$auto$opt_dff.cc:219:make_patterns_logic$5421, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.45.1. Executing ABC.

3.111.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81312$abc$77708$abc$48686$auto$opt_dff.cc:219:make_patterns_logic$5430, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.46.1. Executing ABC.

3.111.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81366$abc$77671$abc$48649$auto$opt_dff.cc:219:make_patterns_logic$5439, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.47.1. Executing ABC.

3.111.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81428$abc$77626$abc$48588$auto$opt_dff.cc:219:make_patterns_logic$5448, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.48.1. Executing ABC.

3.111.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81482$abc$77589$abc$48551$auto$opt_dff.cc:219:make_patterns_logic$5457, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.111.49.1. Executing ABC.

3.111.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81544$abc$77544$abc$48490$auto$opt_dff.cc:219:make_patterns_logic$5466, asynchronously reset by \rst
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 28 outputs.

3.111.50.1. Executing ABC.

3.111.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81598$abc$49923$auto$opt_dff.cc:219:make_patterns_logic$5205, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.51.1. Executing ABC.

3.111.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81660$abc$49862$auto$opt_dff.cc:219:make_patterns_logic$5214, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.52.1. Executing ABC.

3.111.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81714$abc$49825$auto$opt_dff.cc:219:make_patterns_logic$5223, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.53.1. Executing ABC.

3.111.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81776$abc$49764$auto$opt_dff.cc:219:make_patterns_logic$5232, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.54.1. Executing ABC.

3.111.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81830$abc$49727$auto$opt_dff.cc:219:make_patterns_logic$5241, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.55.1. Executing ABC.

3.111.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81892$abc$49666$auto$opt_dff.cc:219:make_patterns_logic$5250, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.56.1. Executing ABC.

3.111.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81946$abc$49629$auto$opt_dff.cc:219:make_patterns_logic$5259, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.57.1. Executing ABC.

3.111.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82008$abc$49568$auto$opt_dff.cc:219:make_patterns_logic$5268, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.111.58.1. Executing ABC.

3.111.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82062$abc$49531$auto$opt_dff.cc:219:make_patterns_logic$5277, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.59.1. Executing ABC.

3.111.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82124$abc$49470$auto$opt_dff.cc:219:make_patterns_logic$5286, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.60.1. Executing ABC.

3.111.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82178$abc$49433$auto$opt_dff.cc:219:make_patterns_logic$5295, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.61.1. Executing ABC.

3.111.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82240$abc$78245$abc$49335$auto$opt_dff.cc:219:make_patterns_logic$5313, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.62.1. Executing ABC.

3.111.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82302$abc$78200$abc$49274$auto$opt_dff.cc:219:make_patterns_logic$5322, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.63.1. Executing ABC.

3.111.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82356$abc$78163$abc$49237$auto$opt_dff.cc:219:make_patterns_logic$5331, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.64.1. Executing ABC.

3.111.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82418$abc$78118$abc$49176$auto$opt_dff.cc:219:make_patterns_logic$5340, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.65.1. Executing ABC.

3.111.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82472$abc$78081$abc$49139$auto$opt_dff.cc:219:make_patterns_logic$5349, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 30 outputs.

3.111.66.1. Executing ABC.

3.111.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82530$abc$78036$abc$49078$auto$opt_dff.cc:219:make_patterns_logic$5358, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.111.67.1. Executing ABC.

3.111.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82589$abc$75740$abc$46271$auto$opt_dff.cc:219:make_patterns_logic$3468, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.111.68.1. Executing ABC.

3.111.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82652$abc$75695$abc$46210$auto$opt_dff.cc:219:make_patterns_logic$3477, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.111.69.1. Executing ABC.

3.111.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82710$abc$75785$abc$46332$auto$opt_dff.cc:219:make_patterns_logic$3459, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.70.1. Executing ABC.

3.111.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82765$abc$52373$auto$opt_dff.cc:219:make_patterns_logic$4755, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.71.1. Executing ABC.

3.111.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82827$abc$52312$auto$opt_dff.cc:219:make_patterns_logic$4764, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.72.1. Executing ABC.

3.111.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82881$abc$52275$auto$opt_dff.cc:219:make_patterns_logic$4773, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.73.1. Executing ABC.

3.111.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82943$abc$52214$auto$opt_dff.cc:219:make_patterns_logic$4782, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.74.1. Executing ABC.

3.111.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82997$abc$52177$auto$opt_dff.cc:219:make_patterns_logic$4791, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.75.1. Executing ABC.

3.111.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83059$abc$52116$auto$opt_dff.cc:219:make_patterns_logic$4800, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.76.1. Executing ABC.

3.111.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83113$abc$52079$auto$opt_dff.cc:219:make_patterns_logic$4809, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.77.1. Executing ABC.

3.111.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83175$abc$52018$auto$opt_dff.cc:219:make_patterns_logic$4818, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.78.1. Executing ABC.

3.111.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83229$abc$51981$auto$opt_dff.cc:219:make_patterns_logic$4827, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.79.1. Executing ABC.

3.111.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83291$abc$51920$auto$opt_dff.cc:219:make_patterns_logic$4836, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.80.1. Executing ABC.

3.111.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83345$abc$51883$auto$opt_dff.cc:219:make_patterns_logic$4845, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.111.81.1. Executing ABC.

3.111.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83407$abc$51822$auto$opt_dff.cc:219:make_patterns_logic$4854, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.82.1. Executing ABC.

3.111.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83461$abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4863, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.111.83.1. Executing ABC.

3.111.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83523$abc$51724$auto$opt_dff.cc:219:make_patterns_logic$4872, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.111.84.1. Executing ABC.

3.111.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83577$abc$51687$auto$opt_dff.cc:219:make_patterns_logic$4881, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.111.85.1. Executing ABC.

3.111.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83637$abc$75949$abc$46528$auto$opt_dff.cc:219:make_patterns_logic$3423, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.111.86.1. Executing ABC.

3.111.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83697$abc$77134$abc$48000$auto$opt_dff.cc:219:make_patterns_logic$5556, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.111.87.1. Executing ABC.

3.111.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83755$abc$77261$abc$48159$auto$opt_dff.cc:219:make_patterns_logic$5529, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.111.88.1. Executing ABC.

3.111.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83815$abc$75499$auto$opt_dff.cc:219:make_patterns_logic$3774, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.111.89.1. Executing ABC.

3.111.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83878$abc$75904$abc$46467$auto$opt_dff.cc:219:make_patterns_logic$3432, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.111.90.1. Executing ABC.

3.111.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83936$abc$76293$abc$47030$auto$opt_dff.cc:219:make_patterns_logic$3567, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.111.91.1. Executing ABC.

3.111.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84055$abc$75624$abc$43994$auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \rst
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 3 outputs.

3.111.92.1. Executing ABC.

3.111.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84066$abc$77298$abc$48196$auto$opt_dff.cc:219:make_patterns_logic$5520, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.111.93.1. Executing ABC.

3.111.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84127$abc$75867$abc$46430$auto$opt_dff.cc:219:make_patterns_logic$3441, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 29 outputs.

3.111.94.1. Executing ABC.

3.111.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84189$abc$77052$abc$47902$auto$opt_dff.cc:219:make_patterns_logic$5574, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.111.95.1. Executing ABC.

3.111.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84245$abc$76539$abc$47324$auto$opt_dff.cc:219:make_patterns_logic$3513, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.111.96.1. Executing ABC.

3.111.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84305$abc$76203$abc$46847$auto$opt_dff.cc:219:make_patterns_logic$3342, asynchronously reset by \rst
Extracted 59 gates and 99 wires to a netlist network with 40 inputs and 36 outputs.

3.111.97.1. Executing ABC.

3.111.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84376$abc$75635$abc$44008$auto$opt_dff.cc:219:make_patterns_logic$3333, asynchronously reset by \rst
Extracted 64 gates and 106 wires to a netlist network with 42 inputs and 38 outputs.

3.111.98.1. Executing ABC.

3.111.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84439$abc$75822$abc$46369$auto$opt_dff.cc:219:make_patterns_logic$3450, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 29 outputs.

3.111.99.1. Executing ABC.

3.111.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84495$abc$76375$abc$47128$auto$opt_dff.cc:219:make_patterns_logic$3549, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.111.100.1. Executing ABC.

3.111.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84555$abc$77343$abc$48257$auto$opt_dff.cc:219:make_patterns_logic$5511, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.111.101.1. Executing ABC.

3.111.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84610$abc$77015$abc$47865$auto$opt_dff.cc:219:make_patterns_logic$5583, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.111.102.1. Executing ABC.

3.111.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84668$abc$76457$abc$47226$auto$opt_dff.cc:219:make_patterns_logic$3531, asynchronously reset by \rst
Extracted 51 gates and 90 wires to a netlist network with 39 inputs and 28 outputs.

3.111.103.1. Executing ABC.

3.111.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84726$abc$76330$abc$47067$auto$opt_dff.cc:219:make_patterns_logic$3558, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.111.104.1. Executing ABC.

3.111.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84784$abc$76806$abc$47608$auto$opt_dff.cc:219:make_patterns_logic$5628, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 28 outputs.

3.111.105.1. Executing ABC.

3.111.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84842$abc$75177$auto$opt_dff.cc:219:make_patterns_logic$3810, asynchronously reset by \rst
Extracted 58 gates and 102 wires to a netlist network with 44 inputs and 32 outputs.

3.111.106.1. Executing ABC.

3.111.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84902$abc$75455$auto$opt_dff.cc:219:make_patterns_logic$3747, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.107.1. Executing ABC.

3.111.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84965$abc$55997$auto$opt_dff.cc:219:make_patterns_logic$4116, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 33 outputs.

3.111.108.1. Executing ABC.

3.111.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85029$abc$75418$auto$opt_dff.cc:219:make_patterns_logic$3828, asynchronously reset by \rst
Extracted 54 gates and 98 wires to a netlist network with 44 inputs and 32 outputs.

3.111.109.1. Executing ABC.

3.111.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85091$abc$56058$auto$opt_dff.cc:219:make_patterns_logic$3711, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.110.1. Executing ABC.

3.111.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85154$abc$56103$auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \rst
Extracted 52 gates and 95 wires to a netlist network with 43 inputs and 31 outputs.

3.111.111.1. Executing ABC.

3.111.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85215$abc$56151$auto$opt_dff.cc:219:make_patterns_logic$3648, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.112.1. Executing ABC.

3.111.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85278$abc$56196$auto$opt_dff.cc:219:make_patterns_logic$3621, asynchronously reset by \rst
Extracted 50 gates and 89 wires to a netlist network with 39 inputs and 29 outputs.

3.111.113.1. Executing ABC.

3.111.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85341$abc$56241$auto$opt_dff.cc:219:make_patterns_logic$3837, asynchronously reset by \rst
Extracted 47 gates and 84 wires to a netlist network with 37 inputs and 26 outputs.

3.111.114.1. Executing ABC.

3.111.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85397$abc$56284$auto$opt_dff.cc:219:make_patterns_logic$3630, asynchronously reset by \rst
Extracted 50 gates and 89 wires to a netlist network with 39 inputs and 29 outputs.

3.111.115.1. Executing ABC.

3.111.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85452$abc$56321$auto$opt_dff.cc:219:make_patterns_logic$3639, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.116.1. Executing ABC.

3.111.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85507$abc$56358$auto$opt_dff.cc:219:make_patterns_logic$3675, asynchronously reset by \rst
Extracted 44 gates and 78 wires to a netlist network with 34 inputs and 23 outputs.

3.111.117.1. Executing ABC.

3.111.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85560$abc$56395$auto$opt_dff.cc:219:make_patterns_logic$3693, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.118.1. Executing ABC.

3.111.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85623$abc$56440$auto$opt_dff.cc:219:make_patterns_logic$3702, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.119.1. Executing ABC.

3.111.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85678$abc$56477$auto$opt_dff.cc:219:make_patterns_logic$3738, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.120.1. Executing ABC.

3.111.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85741$abc$56522$auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.121.1. Executing ABC.

3.111.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85796$abc$56560$auto$opt_dff.cc:219:make_patterns_logic$3765, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.122.1. Executing ABC.

3.111.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85851$abc$56602$auto$opt_dff.cc:219:make_patterns_logic$3792, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.123.1. Executing ABC.

3.111.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85912$abc$56645$auto$opt_dff.cc:219:make_patterns_logic$3720, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.124.1. Executing ABC.

3.111.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85967$abc$56682$auto$opt_dff.cc:219:make_patterns_logic$3729, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.125.1. Executing ABC.

3.111.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86022$abc$56719$auto$opt_dff.cc:219:make_patterns_logic$3603, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.126.1. Executing ABC.

3.111.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86083$abc$56762$auto$opt_dff.cc:219:make_patterns_logic$3864, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.127.1. Executing ABC.

3.111.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86144$abc$56805$auto$opt_dff.cc:219:make_patterns_logic$3882, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.128.1. Executing ABC.

3.111.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86205$abc$56848$auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.129.1. Executing ABC.

3.111.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86266$abc$56891$auto$opt_dff.cc:219:make_patterns_logic$3918, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.130.1. Executing ABC.

3.111.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86329$abc$56934$auto$opt_dff.cc:219:make_patterns_logic$3612, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.131.1. Executing ABC.

3.111.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86386$abc$56973$auto$opt_dff.cc:219:make_patterns_logic$3783, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.132.1. Executing ABC.

3.111.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86443$abc$57012$auto$opt_dff.cc:219:make_patterns_logic$3657, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.133.1. Executing ABC.

3.111.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86506$abc$57057$auto$opt_dff.cc:219:make_patterns_logic$3666, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.134.1. Executing ABC.

3.111.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86561$abc$57094$auto$opt_dff.cc:219:make_patterns_logic$3855, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.135.1. Executing ABC.

3.111.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86618$abc$57133$auto$opt_dff.cc:219:make_patterns_logic$3873, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.136.1. Executing ABC.

3.111.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86675$abc$57172$auto$opt_dff.cc:219:make_patterns_logic$3891, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.137.1. Executing ABC.

3.111.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86732$abc$57211$auto$opt_dff.cc:219:make_patterns_logic$3909, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.138.1. Executing ABC.

3.111.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86787$abc$57250$abc$55568$auto$opt_dff.cc:219:make_patterns_logic$4197, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.111.139.1. Executing ABC.

3.111.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86849$abc$57293$abc$55764$auto$opt_dff.cc:219:make_patterns_logic$4161, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.140.1. Executing ABC.

3.111.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86910$abc$57336$abc$55960$auto$opt_dff.cc:219:make_patterns_logic$4125, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.141.1. Executing ABC.

3.111.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86971$abc$57379$auto$opt_dff.cc:219:make_patterns_logic$4080, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.142.1. Executing ABC.

3.111.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87034$abc$57424$auto$opt_dff.cc:219:make_patterns_logic$4044, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.143.1. Executing ABC.

3.111.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87097$abc$57469$auto$opt_dff.cc:219:make_patterns_logic$4008, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.144.1. Executing ABC.

3.111.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87160$abc$57514$auto$opt_dff.cc:219:make_patterns_logic$3972, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.145.1. Executing ABC.

3.111.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87223$abc$57559$auto$opt_dff.cc:219:make_patterns_logic$3936, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.146.1. Executing ABC.

3.111.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87284$abc$57602$auto$opt_dff.cc:219:make_patterns_logic$3927, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.147.1. Executing ABC.

3.111.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87341$abc$57641$abc$55605$auto$opt_dff.cc:219:make_patterns_logic$4188, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.111.148.1. Executing ABC.

3.111.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87405$abc$57686$abc$55801$auto$opt_dff.cc:219:make_patterns_logic$4152, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.149.1. Executing ABC.

3.111.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87468$abc$57731$auto$opt_dff.cc:219:make_patterns_logic$4107, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.150.1. Executing ABC.

3.111.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87523$abc$57776$auto$opt_dff.cc:219:make_patterns_logic$4071, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.111.151.1. Executing ABC.

3.111.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87578$abc$57813$auto$opt_dff.cc:219:make_patterns_logic$4035, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.152.1. Executing ABC.

3.111.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87633$abc$57850$auto$opt_dff.cc:219:make_patterns_logic$3999, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.153.1. Executing ABC.

3.111.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87688$abc$57887$auto$opt_dff.cc:219:make_patterns_logic$3963, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.154.1. Executing ABC.

3.111.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87743$abc$57924$abc$55470$auto$opt_dff.cc:219:make_patterns_logic$4215, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.111.155.1. Executing ABC.

3.111.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87807$abc$57967$abc$55666$auto$opt_dff.cc:219:make_patterns_logic$4179, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.111.156.1. Executing ABC.

3.111.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87863$abc$58004$abc$55862$auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.157.1. Executing ABC.

3.111.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87918$abc$58041$auto$opt_dff.cc:219:make_patterns_logic$4098, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.158.1. Executing ABC.

3.111.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87979$abc$58084$auto$opt_dff.cc:219:make_patterns_logic$4062, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.159.1. Executing ABC.

3.111.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88040$abc$58127$auto$opt_dff.cc:219:make_patterns_logic$4026, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 31 outputs.

3.111.160.1. Executing ABC.

3.111.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88101$abc$58170$auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.161.1. Executing ABC.

3.111.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88162$abc$58213$auto$opt_dff.cc:219:make_patterns_logic$3954, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.111.162.1. Executing ABC.

3.111.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88225$abc$58256$abc$55507$auto$opt_dff.cc:219:make_patterns_logic$4206, asynchronously reset by \rst
Extracted 50 gates and 89 wires to a netlist network with 39 inputs and 29 outputs.

3.111.163.1. Executing ABC.

3.111.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88284$abc$58295$abc$55703$auto$opt_dff.cc:219:make_patterns_logic$4170, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.164.1. Executing ABC.

3.111.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88342$abc$58334$abc$55899$auto$opt_dff.cc:219:make_patterns_logic$4134, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.165.1. Executing ABC.

3.111.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88399$abc$58373$auto$opt_dff.cc:219:make_patterns_logic$4089, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.166.1. Executing ABC.

3.111.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88456$abc$58412$auto$opt_dff.cc:219:make_patterns_logic$4053, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.167.1. Executing ABC.

3.111.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88513$abc$58451$auto$opt_dff.cc:219:make_patterns_logic$4017, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.111.168.1. Executing ABC.

3.111.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88570$abc$58490$auto$opt_dff.cc:219:make_patterns_logic$3981, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.169.1. Executing ABC.

3.111.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88627$abc$58529$auto$opt_dff.cc:219:make_patterns_logic$3945, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.111.170.1. Executing ABC.

3.111.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88682$abc$58568$abc$55176$auto$opt_dff.cc:219:make_patterns_logic$4269, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.111.171.1. Executing ABC.

3.111.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88744$abc$58611$abc$54664$auto$opt_dff.cc:219:make_patterns_logic$4332, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.111.172.1. Executing ABC.

3.111.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88808$abc$58656$abc$54370$auto$opt_dff.cc:219:make_patterns_logic$4386, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.111.173.1. Executing ABC.

3.111.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88872$abc$58701$abc$54076$auto$opt_dff.cc:219:make_patterns_logic$4440, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.111.174.1. Executing ABC.

3.111.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88936$abc$58746$abc$53745$auto$opt_dff.cc:219:make_patterns_logic$4503, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.111.175.1. Executing ABC.

3.111.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88997$abc$58789$abc$53353$auto$opt_dff.cc:219:make_patterns_logic$4575, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.111.176.1. Executing ABC.

3.111.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89058$abc$58832$abc$52961$auto$opt_dff.cc:219:make_patterns_logic$4647, asynchronously reset by \rst
Extracted 59 gates and 102 wires to a netlist network with 43 inputs and 33 outputs.

3.111.177.1. Executing ABC.

3.111.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89119$abc$52410$auto$opt_dff.cc:219:make_patterns_logic$4746, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.111.178.1. Executing ABC.

3.111.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89181$abc$58875$abc$52569$auto$opt_dff.cc:219:make_patterns_logic$4719, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.111.179.1. Executing ABC.

3.111.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89244$abc$58918$abc$55078$auto$opt_dff.cc:219:make_patterns_logic$4287, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.111.180.1. Executing ABC.

3.111.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89306$abc$58961$abc$54627$auto$opt_dff.cc:219:make_patterns_logic$4341, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.111.181.1. Executing ABC.

3.111.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89368$abc$59004$abc$54333$auto$opt_dff.cc:219:make_patterns_logic$4395, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.111.182.1. Executing ABC.

3.111.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89430$abc$59047$abc$54039$auto$opt_dff.cc:219:make_patterns_logic$4449, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.111.183.1. Executing ABC.

3.111.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89492$abc$59090$abc$53647$auto$opt_dff.cc:219:make_patterns_logic$4521, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.111.184.1. Executing ABC.

3.111.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89553$abc$59133$abc$53255$auto$opt_dff.cc:219:make_patterns_logic$4593, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.111.185.1. Executing ABC.

3.111.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89614$abc$59176$abc$52863$auto$opt_dff.cc:219:make_patterns_logic$4665, asynchronously reset by \rst
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.111.186.1. Executing ABC.

3.111.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89671$abc$59219$abc$52471$auto$opt_dff.cc:219:make_patterns_logic$4737, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.111.187.1. Executing ABC.

3.111.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89726$abc$59262$abc$55115$auto$opt_dff.cc:219:make_patterns_logic$4278, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 28 outputs.

3.111.188.1. Executing ABC.

3.111.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89784$abc$59301$abc$53684$auto$opt_dff.cc:219:make_patterns_logic$4512, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.111.189.1. Executing ABC.

3.111.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89841$abc$59340$abc$53292$auto$opt_dff.cc:219:make_patterns_logic$4584, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.111.190.1. Executing ABC.

3.111.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89898$abc$59379$abc$52900$auto$opt_dff.cc:219:make_patterns_logic$4656, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.111.191.1. Executing ABC.

3.111.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89955$abc$59418$abc$52508$auto$opt_dff.cc:219:make_patterns_logic$4728, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.111.192.1. Executing ABC.

3.111.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90009$abc$59457$abc$55372$auto$opt_dff.cc:219:make_patterns_logic$4233, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.111.193.1. Executing ABC.

3.111.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90071$abc$59500$abc$54529$auto$opt_dff.cc:219:make_patterns_logic$4359, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.111.194.1. Executing ABC.

3.111.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90135$abc$59545$abc$54235$auto$opt_dff.cc:219:make_patterns_logic$4413, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.111.195.1. Executing ABC.

3.111.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90199$abc$59590$abc$53941$auto$opt_dff.cc:219:make_patterns_logic$4467, asynchronously reset by \rst
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 32 outputs.

3.111.196.1. Executing ABC.

3.111.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90261$abc$59633$abc$53549$auto$opt_dff.cc:219:make_patterns_logic$4539, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.111.197.1. Executing ABC.

3.111.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90322$abc$59676$abc$53157$auto$opt_dff.cc:219:make_patterns_logic$4611, asynchronously reset by \rst
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.111.198.1. Executing ABC.

3.111.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90383$abc$59719$abc$52765$auto$opt_dff.cc:219:make_patterns_logic$4683, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.111.199.1. Executing ABC.

3.111.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90439$abc$59762$abc$55409$auto$opt_dff.cc:219:make_patterns_logic$4224, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.111.200.1. Executing ABC.

3.111.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59840$abc$54566$auto$opt_dff.cc:219:make_patterns_logic$4350, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 28 outputs.

3.111.201.1. Executing ABC.

yosys> opt_ffinv

3.112. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~319 debug messages>

yosys> opt_merge -nomux

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.118. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.119. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75262 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[0], Q = $abc$75261$lo00).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75302 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[5], Q = $abc$75261$lo40).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75297 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[7], Q = $abc$75261$lo35).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75300 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[0], Q = $abc$75261$lo38).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75310 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[4], Q = $abc$75261$lo48).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75271 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[3], Q = $abc$75261$lo09).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75278 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[1], Q = $abc$75261$lo16).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75276 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[2], Q = $abc$75261$lo14).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75275 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[7], Q = $abc$75261$lo13).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75277 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[5], Q = $abc$75261$lo15).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75272 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[6], Q = $abc$75261$lo10).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75273 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[1], Q = $abc$75261$lo11).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75274 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[4], Q = $abc$75261$lo12).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75288 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[5], Q = $abc$75261$lo26).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75270 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[0], Q = $abc$75261$lo08).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75301 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[3], Q = $abc$75261$lo39).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75316 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[6], Q = $abc$75261$lo54).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75312 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[2], Q = $abc$75261$lo50).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75263 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[1], Q = $abc$75261$lo01).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75303 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[0], Q = $abc$75261$lo41).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75264 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[2], Q = $abc$75261$lo02).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75304 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[3], Q = $abc$75261$lo42).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75305 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[6], Q = $abc$75261$lo43).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75306 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[1], Q = $abc$75261$lo44).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75307 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[4], Q = $abc$75261$lo45).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75295 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[1], Q = $abc$75261$lo33).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75309 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[2], Q = $abc$75261$lo47).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75313 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[5], Q = $abc$75261$lo51).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75299 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[5], Q = $abc$75261$lo37).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75317 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[1], Q = $abc$75261$lo55).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75265 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[3], Q = $abc$75261$lo03).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75308 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[7], Q = $abc$75261$lo46).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75314 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[0], Q = $abc$75261$lo52).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75311 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[7], Q = $abc$75261$lo49).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75298 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[2], Q = $abc$75261$lo36).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75296 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[4], Q = $abc$75261$lo34).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75315 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[3], Q = $abc$75261$lo53).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75269 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[7], Q = $abc$75261$lo07).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75268 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[6], Q = $abc$75261$lo06).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75267 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[5], Q = $abc$75261$lo05).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75266 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[4], Q = $abc$75261$lo04).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75294 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[6], Q = $abc$75261$lo32).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75293 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[4], Q = $abc$75261$lo31).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75292 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[1], Q = $abc$75261$lo30).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75291 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[6], Q = $abc$75261$lo29).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75286 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[7], Q = $abc$75261$lo24).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75279 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[0], Q = $abc$75261$lo17).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75281 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[6], Q = $abc$75261$lo19).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75282 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[3], Q = $abc$75261$lo20).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75280 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[7], Q = $abc$75261$lo18).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75285 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[4], Q = $abc$75261$lo23).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75284 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[5], Q = $abc$75261$lo22).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75283 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[2], Q = $abc$75261$lo21).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75290 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[3], Q = $abc$75261$lo28).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75289 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[0], Q = $abc$75261$lo27).
Adding EN signal on $abc$75261$auto$blifparse.cc:362:parse_blif$75287 ($_DFF_P_) from module rc4 (D = $abc$75261$password_input[2], Q = $abc$75261$lo25).

yosys> opt_clean

3.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 56 unused cells and 75707 unused wires.
<suppressed ~204 debug messages>

yosys> opt_expr

3.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_muxtree

3.122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.123. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.125. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.126. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.129. Executing BMUXMAP pass.

yosys> demuxmap

3.130. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_2THtdG/abc_tmp_1.scr

3.131. Executing ABC pass (technology mapping using ABC).

3.131.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 20417 gates and 22552 wires to a netlist network with 2135 inputs and 2356 outputs.

3.131.1.1. Executing ABC.
DE:   #PIs = 2135  #Luts =  6145  Max Lvl =  18  Avg Lvl =   7.10  [   0.77 sec. at Pass 0]
DE:   #PIs = 2135  #Luts =  5613  Max Lvl =  16  Avg Lvl =   6.48  [  96.32 sec. at Pass 1]
DE:   #PIs = 2135  #Luts =  5558  Max Lvl =  16  Avg Lvl =   6.16  [  18.88 sec. at Pass 2]
DE:   #PIs = 2135  #Luts =  5558  Max Lvl =  16  Avg Lvl =   6.16  [  35.61 sec. at Pass 3]
DE:   #PIs = 2135  #Luts =  5558  Max Lvl =  16  Avg Lvl =   6.16  [  29.94 sec. at Pass 4]
DE:   #PIs = 2135  #Luts =  5547  Max Lvl =  18  Avg Lvl =   6.28  [  36.26 sec. at Pass 5]
DE:   #PIs = 2135  #Luts =  5547  Max Lvl =  18  Avg Lvl =   6.28  [  18.40 sec. at Pass 6]
DE:   #PIs = 2135  #Luts =  5547  Max Lvl =  18  Avg Lvl =   6.28  [  28.16 sec. at Pass 7]
DE:   #PIs = 2135  #Luts =  5539  Max Lvl =  16  Avg Lvl =   6.00  [  17.22 sec. at Pass 8]
DE:   #PIs = 2135  #Luts =  5539  Max Lvl =  16  Avg Lvl =   6.00  [  28.96 sec. at Pass 9]
DE:   #PIs = 2135  #Luts =  5539  Max Lvl =  16  Avg Lvl =   6.00  [  18.56 sec. at Pass 10]
DE:   #PIs = 2135  #Luts =  5539  Max Lvl =  16  Avg Lvl =   6.00  [  33.33 sec. at Pass 11]
DE:   #PIs = 2135  #Luts =  5539  Max Lvl =  16  Avg Lvl =   6.00  [   2.79 sec. at Pass 12]

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.137. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.138. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 22312 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.141. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.142. Printing statistics.

=== rc4 ===

   Number of wires:               6947
   Number of wire bits:           7808
   Number of public wires:         126
   Number of public wire bits:     987
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7682
     $_DFFE_PN_                     56
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2060
     $_DFFE_PP_                     19
     $lut                         5539


yosys> shregmap -minlen 8 -maxlen 20

3.143. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.144. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.145. Printing statistics.

=== rc4 ===

   Number of wires:               6947
   Number of wire bits:           7808
   Number of public wires:         126
   Number of public wire bits:     987
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7682
     $_DFFE_PP0N_                   64
     $_DFFE_PP0P_                 2079
     $lut                         5539


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.146. Executing TECHMAP pass (map to technology primitives).

3.146.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.146.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.146.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~10025 debug messages>

yosys> opt_expr -mux_undef

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~218857 debug messages>

yosys> simplemap

3.148. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~68040 debug messages>
Removed a total of 22680 cells.

yosys> opt_dff -nodffe -nosdff

3.151. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 33645 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~5103 debug messages>

yosys> opt_merge -nomux

3.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.158. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.159. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 615 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_2THtdG/abc_tmp_2.scr

3.162. Executing ABC pass (technology mapping using ABC).

3.162.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 17326 gates and 19463 wires to a netlist network with 2135 inputs and 2357 outputs.

3.162.1.1. Executing ABC.
DE:   #PIs = 2135  #Luts =  5535  Max Lvl =  16  Avg Lvl =   6.21  [   1.31 sec. at Pass 0]
DE:   #PIs = 2135  #Luts =  5535  Max Lvl =  13  Avg Lvl =   5.98  [  89.95 sec. at Pass 1]
DE:   #PIs = 2135  #Luts =  5531  Max Lvl =  15  Avg Lvl =   5.77  [  19.37 sec. at Pass 2]
DE:   #PIs = 2135  #Luts =  5531  Max Lvl =  15  Avg Lvl =   5.77  [  30.84 sec. at Pass 3]
DE:   #PIs = 2135  #Luts =  5531  Max Lvl =  15  Avg Lvl =   5.77  [  23.08 sec. at Pass 4]
DE:   #PIs = 2135  #Luts =  5531  Max Lvl =  15  Avg Lvl =   5.77  [  39.63 sec. at Pass 5]
DE:   #PIs = 2135  #Luts =  5531  Max Lvl =  15  Avg Lvl =   5.77  [   3.09 sec. at Pass 6]

yosys> opt_expr

3.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.168. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.169. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 16545 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.172. Executing HIERARCHY pass (managing design hierarchy).

3.172.1. Analyzing design hierarchy..
Top module:  \rc4

3.172.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> stat

3.173. Printing statistics.

=== rc4 ===

   Number of wires:               6939
   Number of wire bits:           7800
   Number of public wires:         126
   Number of public wire bits:     987
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7674
     $lut                         5531
     dffsre                       2143


yosys> opt_clean -purge

3.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.175. Executing Verilog backend.
Dumping module `\rc4'.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 60976baa42, CPU: user 229.67s system 8.53s, MEM: 535.50 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 95% 6x abc (3301 sec), 2% 23x opt_dff (70 sec), ...
real 899.98
user 3260.96
sys 187.14
