VLV,Amba,Intel,2.0_r1.0__vC_r1.0
INTERFACE,dvp_apb4
BUSDEF_VLNV,{Amba Intel APB4 2.0_r1.0__vC_r1.0}
ABSDEF_VLNV,{Amba Intel APB4_rtl 2.0_r1.0__vC_r1.0}
MODE, slave
PORTMAP,PREADY,[],dvp_pready,[]
PORTMAP,PSELx,[],dvp_psel,[]
PORTMAP,PRDATA,[],dvp_prdata,[]
PORTMAP,PPROT,[],dvp_pprot,[]
PORTMAP,PWRITE,[],dvp_pwrite,[]
PORTMAP,PADDR,[],dvp_paddr,[]
PORTMAP,PSLVERR,[],dvp_pslverr,[]
PORTMAP,PSTRB,[],dvp_pstrb,[]
PORTMAP,PWDATA,[],dvp_pwdata,[]
PORTMAP,PENABLE,[],dvp_penable,[]
INTERFACE,dvp_ctf
BUSDEF_VLNV,{Intel Intel CTF::Signals 1.0_r1.1__v1.0_r1.1}
ABSDEF_VLNV,{Intel Intel CTF::Signals_rtl 1.0_r1.1__v1.0_r1.1}
MODE, slave
PORTMAP,trig_fabric_in_ack,[],atrig_fabric_in_ack,[]
PORTMAP,trig_fabric_out_ack,[],ftrig_fabric_out_ack,[]
PARAMMAP,TRIGFABWIDTH,HQM_TRIGFABWIDTH
PORTMAP,trig_fabric_in,[],ftrig_fabric_in,[]
PORTMAP,trig_fabric_out,[],atrig_fabric_out,[]
INTERFACE,dvp_dsp_inside
BUSDEF_VLNV,{Intel Intel IOSF::DFX::DSP_INSIDE 2.0_r1.2__v2.0_r1.2}
ABSDEF_VLNV,{Intel Intel IOSF::DFX::DSP_INSIDE_rtl 2.0_r1.2__v2.0_r1.2}
MODE, slave
PORTMAP,DFX_SECURE_POLICY,[],fdfx_security_policy,[]
PORTMAP,DEBUG_CAPABILITIES_ENABLING_VALID,[],fdfx_debug_cap_valid,[]
PORTMAP,POLICY_UPDATE,[],fdfx_policy_update,[]
PORTMAP,DEBUG_CAPABILITIES_ENABLING,[],fdfx_debug_cap,[]
PORTMAP,EARLYBOOT_EXIT,[],fdfx_earlyboot_debug_exit,[]
INTERFACE,dvp_dtf
BUSDEF_VLNV,{Intel Intel DTF::Signals 1.4_r1.2__v1.4_r1.2}
ABSDEF_VLNV,{Intel Intel DTF::Signals_rtl 1.4_r1.2__v1.4_r1.2}
MODE, mirroredslave
PORTMAP,adtf_dnstream_header_out,[],adtf_dnstream_header,[]
PORTMAP,fdtf_upstream_credit_in,[],fdtf_upstream_credit,[]
PORTMAP,fdtf_upstream_active_in,[],fdtf_upstream_active,[]
PORTMAP,fdtf_upstream_sync_in,[],fdtf_upstream_sync,[]
PARAMMAP,DTF_HEADER_WIDTH,HQM_DTF_HEADER_WIDTH
PARAMMAP,DTF_DATA_WIDTH,HQM_DTF_DATA_WIDTH
PORTMAP,adtf_dnstream_valid_out,[],adtf_dnstream_valid,[]
PORTMAP,adtf_dnstream_data_out,[],adtf_dnstream_data,[]
INTERFACE,dvp_dtf_clock
BUSDEF_VLNV,{Intel Intel DTF::Clock 1.4_r1.2__v1.4_r1.2}
ABSDEF_VLNV,{Intel Intel DTF::Clock_rtl 1.4_r1.2__v1.4_r1.2}
MODE, slave
PORTMAP,fdtf_cry_clk,[],fdtf_cry_clk,[]
PORTMAP,fdtf_clk,[],fdtf_clk,[]
INTERFACE,dvp_dtf_misc
BUSDEF_VLNV,{Intel Intel DTF::Misc 1.4_r1.2__v1.4_r1.2}
ABSDEF_VLNV,{Intel Intel DTF::Misc_rtl 1.4_r1.2__v1.4_r1.2}
MODE, mirroredslave
PORTMAP,fdtf_packetizer_mid_N,[],fdtf_packetizer_mid,[]
PORTMAP,fdtf_packetizer_cid_N,[],fdtf_packetizer_cid,[]
PORTMAP,fdtf_fast_cnt_width,[],fdtf_fast_cnt_width,[]
PORTMAP,fdtf_survive_mode,[],fdtf_survive_mode,[]
INTERFACE,dvp_dtf_reset
BUSDEF_VLNV,{Intel Intel DTF::Reset 1.4_r1.2__v1.4_r1.2}
ABSDEF_VLNV,{Intel Intel DTF::Reset_rtl 1.4_r1.2__v1.4_r1.2}
MODE, slave
PORTMAP,fdtf_rst_b,[],fdtf_rst_b,[]
