// Seed: 865044739
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output wire id_2,
    output wor id_3,
    input supply1 id_4
);
  initial id_2 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1
    , id_7,
    input  wand  id_2,
    output tri   id_3,
    input  wand  id_4,
    output uwire id_5
);
  assign id_3 = id_1;
  logic [7:0] id_8;
  tri id_9 = "" || 1;
  assign id_8[1] = 1 == id_2;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_3,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
