// Seed: 1905250869
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd60,
    parameter id_7 = 32'd63
) (
    output wand id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri0 id_4
);
  localparam id_6 = -1;
  logic _id_7 = -1'b0 - 1'b0;
  wire [id_7  -  1 'h0 : id_6  -  id_6] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_0 = 1'b0;
endmodule
