/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [17:0] _03_;
  reg [7:0] _04_;
  wire [23:0] _05_;
  reg [6:0] _06_;
  wire [3:0] _07_;
  wire [11:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [27:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire celloutsig_0_99z;
  wire [6:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [23:0] celloutsig_1_14z;
  wire [27:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(_00_ | _01_);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_0z[7]);
  assign celloutsig_1_18z = ~(celloutsig_1_12z | celloutsig_1_10z);
  assign celloutsig_1_9z = ~in_data[131];
  assign celloutsig_0_1z = ~in_data[43];
  assign celloutsig_0_2z = ~_02_;
  assign celloutsig_1_1z = in_data[186] ^ celloutsig_1_0z[7];
  reg [23:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 24'h000000;
    else _15_ <= in_data[46:23];
  assign { _05_[23:21], _01_, _05_[19:5], _02_, _05_[3:0] } = _15_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 18'h00000;
    else _03_ <= { celloutsig_0_17z[10:2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_43z[1], celloutsig_0_58z, celloutsig_0_30z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 7'h00;
    else _06_ <= celloutsig_0_5z;
  reg [3:0] _19_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 4'h0;
    else _19_ <= { celloutsig_0_5z[6:4], celloutsig_0_1z };
  assign { _07_[3:2], _00_, _07_[0] } = _19_;
  assign celloutsig_1_11z = celloutsig_1_0z[6:4] & { celloutsig_1_5z[2:1], celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_14z[19:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z } & { in_data[166:149], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z } / { 1'h1, in_data[20:13], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_7z = celloutsig_1_5z[2:0] / { 1'h1, in_data[102], celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_5z[5:1], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z } / { 1'h1, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_18z = { celloutsig_0_5z[2], celloutsig_0_16z, celloutsig_0_7z } / { 1'h1, celloutsig_0_13z[2:1] };
  assign celloutsig_0_16z = { celloutsig_0_11z[3], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_6z, _06_ } == { celloutsig_0_11z[7:2], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z } > { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[63:61], celloutsig_0_2z, celloutsig_0_3z } > { _05_[9:5], _02_, _05_[3:2], celloutsig_0_4z };
  assign celloutsig_0_89z = celloutsig_0_38z[7:4] > celloutsig_0_28z;
  assign celloutsig_0_99z = { celloutsig_0_24z[10:6], celloutsig_0_12z } > in_data[83:78];
  assign celloutsig_1_8z = { in_data[148:144], celloutsig_1_5z, celloutsig_1_6z } > { in_data[123:118], celloutsig_1_5z };
  assign celloutsig_1_10z = { in_data[125:123], celloutsig_1_4z } <= celloutsig_1_5z[4:1];
  assign celloutsig_0_21z = { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_14z } <= { celloutsig_0_3z[4:3], celloutsig_0_4z, _06_, celloutsig_0_16z };
  assign celloutsig_0_58z = celloutsig_0_3z[0] & ~(celloutsig_0_16z);
  assign celloutsig_0_6z = in_data[90] & ~(celloutsig_0_4z);
  assign celloutsig_0_24z = celloutsig_0_13z[15:4] % { 1'h1, in_data[81:71] };
  assign celloutsig_0_3z = { _02_, _05_[3:1], celloutsig_0_2z } % { 1'h1, in_data[50:48], in_data[0] };
  assign celloutsig_0_43z = { celloutsig_0_41z, celloutsig_0_25z, celloutsig_0_7z } % { 1'h1, _03_[15:14] };
  assign celloutsig_1_5z = in_data[176:171] % { 1'h1, celloutsig_1_0z[5:1] };
  assign celloutsig_1_19z = celloutsig_1_15z[24:16] % { 1'h1, celloutsig_1_15z[7:1], celloutsig_1_4z };
  assign { celloutsig_0_13z[16:13], celloutsig_0_13z[11:1], celloutsig_0_13z[12] } = celloutsig_0_11z[0] ? { celloutsig_0_5z[6:3], celloutsig_0_8z, celloutsig_0_12z } : { celloutsig_0_3z[4:1], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_14z[2] ? { celloutsig_0_13z[10:2], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z } : { celloutsig_0_13z[16:1], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_38z = ~ celloutsig_0_29z;
  assign celloutsig_0_25z = & { _06_, celloutsig_0_14z[6:5] };
  assign celloutsig_0_12z = celloutsig_0_6z & celloutsig_0_11z[5];
  assign celloutsig_1_4z = | { celloutsig_1_3z, in_data[109:101] };
  assign celloutsig_0_98z = ^ { _04_[7:4], celloutsig_0_89z, celloutsig_0_38z };
  assign celloutsig_1_6z = ^ { in_data[164:160], celloutsig_1_1z };
  assign celloutsig_1_12z = ^ celloutsig_1_0z[2:0];
  assign celloutsig_0_11z = { celloutsig_0_9z[6:4], celloutsig_0_3z, celloutsig_0_6z } << { celloutsig_0_10z[9:8], celloutsig_0_9z };
  assign celloutsig_1_14z = { celloutsig_1_11z[2:1], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z } << { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_14z = { _05_[11:5], _02_ } << { celloutsig_0_11z[7], celloutsig_0_9z };
  assign celloutsig_0_9z = { celloutsig_0_3z[3:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_5z[5:1], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_28z = celloutsig_0_14z[4:1] >> celloutsig_0_14z[5:2];
  assign celloutsig_0_29z = { celloutsig_0_3z, celloutsig_0_28z } >> { celloutsig_0_11z[3:0], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_30z = { celloutsig_0_19z[15:11], celloutsig_0_16z } >> celloutsig_0_9z[5:0];
  assign celloutsig_0_5z = _05_[15:9] >>> in_data[29:23];
  assign celloutsig_1_0z = in_data[161:153] >>> in_data[109:101];
  assign celloutsig_0_10z = { celloutsig_0_8z[9:4], celloutsig_0_4z, celloutsig_0_3z } >>> { in_data[56:47], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[184:183], celloutsig_1_1z } ^ in_data[103:101];
  assign celloutsig_0_17z = { in_data[15:5], celloutsig_0_7z } ^ { celloutsig_0_10z[11:1], celloutsig_0_6z };
  assign { _05_[20], _05_[4] } = { _01_, _02_ };
  assign _07_[1] = _00_;
  assign celloutsig_0_13z[0] = celloutsig_0_13z[12];
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
