
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.44

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: debug_miso_samples[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.45    0.01    0.08    0.08 v debug_miso_samples[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         debug_miso_samples[1] (net)
                  0.01    0.00    0.08 v _307_/A (INV_X1)
     1    1.62    0.01    0.01    0.09 ^ _307_/ZN (INV_X1)
                                         _101_ (net)
                  0.01    0.00    0.09 ^ _316_/A2 (OAI33_X1)
     1    1.06    0.01    0.01    0.10 v _316_/ZN (OAI33_X1)
                                         _010_ (net)
                  0.01    0.00    0.10 v debug_miso_samples[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.76    0.02    0.10    0.10 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[1] (net)
                  0.02    0.00    0.10 ^ _416_/B (HA_X1)
     1    3.40    0.01    0.04    0.13 ^ _416_/CO (HA_X1)
                                         _225_ (net)
                  0.01    0.00    0.13 ^ _232_/A (BUF_X4)
     5   14.23    0.01    0.03    0.16 ^ _232_/Z (BUF_X4)
                                         _039_ (net)
                  0.01    0.00    0.16 ^ _233_/A3 (NAND3_X1)
     5   11.25    0.03    0.05    0.21 v _233_/ZN (NAND3_X1)
                                         _211_ (net)
                  0.03    0.00    0.21 v _411_/B (HA_X1)
     1    1.24    0.01    0.06    0.27 v _411_/S (HA_X1)
                                         _213_ (net)
                  0.01    0.00    0.27 v _281_/A (CLKBUF_X2)
     6    7.56    0.01    0.04    0.31 v _281_/Z (CLKBUF_X2)
                                         _076_ (net)
                  0.01    0.00    0.31 v _318_/A1 (NOR2_X1)
     2    7.57    0.04    0.05    0.37 ^ _318_/ZN (NOR2_X1)
                                         _111_ (net)
                  0.04    0.00    0.37 ^ _319_/A4 (NAND4_X1)
     2    3.11    0.02    0.04    0.41 v _319_/ZN (NAND4_X1)
                                         _112_ (net)
                  0.02    0.00    0.41 v _342_/A4 (NOR4_X1)
     1    1.62    0.04    0.08    0.49 ^ _342_/ZN (NOR4_X1)
                                         _131_ (net)
                  0.04    0.00    0.49 ^ _343_/B2 (OAI22_X1)
     1    1.06    0.02    0.03    0.52 v _343_/ZN (OAI22_X1)
                                         _015_ (net)
                  0.02    0.00    0.52 v debug_miso_samples[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.52   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ debug_miso_samples[6]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.76    0.02    0.10    0.10 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[1] (net)
                  0.02    0.00    0.10 ^ _416_/B (HA_X1)
     1    3.40    0.01    0.04    0.13 ^ _416_/CO (HA_X1)
                                         _225_ (net)
                  0.01    0.00    0.13 ^ _232_/A (BUF_X4)
     5   14.23    0.01    0.03    0.16 ^ _232_/Z (BUF_X4)
                                         _039_ (net)
                  0.01    0.00    0.16 ^ _233_/A3 (NAND3_X1)
     5   11.25    0.03    0.05    0.21 v _233_/ZN (NAND3_X1)
                                         _211_ (net)
                  0.03    0.00    0.21 v _411_/B (HA_X1)
     1    1.24    0.01    0.06    0.27 v _411_/S (HA_X1)
                                         _213_ (net)
                  0.01    0.00    0.27 v _281_/A (CLKBUF_X2)
     6    7.56    0.01    0.04    0.31 v _281_/Z (CLKBUF_X2)
                                         _076_ (net)
                  0.01    0.00    0.31 v _318_/A1 (NOR2_X1)
     2    7.57    0.04    0.05    0.37 ^ _318_/ZN (NOR2_X1)
                                         _111_ (net)
                  0.04    0.00    0.37 ^ _319_/A4 (NAND4_X1)
     2    3.11    0.02    0.04    0.41 v _319_/ZN (NAND4_X1)
                                         _112_ (net)
                  0.02    0.00    0.41 v _342_/A4 (NOR4_X1)
     1    1.62    0.04    0.08    0.49 ^ _342_/ZN (NOR4_X1)
                                         _131_ (net)
                  0.04    0.00    0.49 ^ _343_/B2 (OAI22_X1)
     1    1.06    0.02    0.03    0.52 v _343_/ZN (OAI22_X1)
                                         _015_ (net)
                  0.02    0.00    0.52 v debug_miso_samples[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.52   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ debug_miso_samples[6]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-04   4.55e-06   2.69e-06   2.46e-04  75.2%
Combinational          3.83e-05   3.68e-05   6.03e-06   8.11e-05  24.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.77e-04   4.13e-05   8.72e-06   3.27e-04 100.0%
                          84.7%      12.6%       2.7%
