Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Sep 16 10:13:58 2021
| Host         : BRN320-124 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab4_D_dataflow_methodology_drc_routed.rpt -pb Lab4_D_dataflow_methodology_drc_routed.pb -rpx Lab4_D_dataflow_methodology_drc_routed.rpx
| Design       : Lab4_D_dataflow
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-23 | Warning  | Combinational loop found | 1          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Q_OBUF_inst_i_1/I0 and Q_OBUF_inst_i_1/O to disable the timing loop
Related violations: <none>


