module top_module (
    input clk,
    input x,
    output z
); 
    wire out1, out2, out3;
    
    
    always @(posedge clk) begin
        out1 = x ^ out1;
        out2 = x & (~out2);
        out3 = x | (~out3);
       
    end
  assign  z=(~out1)&(~out2)&(~out3);
endmodule
