
*** Running vivado
    with args -log display_block_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source display_block_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Mar  3 14:39:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source display_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top display_block_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_VGA_output_0_1/display_block_VGA_output_0_1.dcp' for cell 'display_block_i/VGA_output_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_apple_setter_0_0/display_block_apple_setter_0_0.dcp' for cell 'display_block_i/apple_setter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_blk_mem_gen_0_0/display_block_blk_mem_gen_0_0.dcp' for cell 'display_block_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_cell_array_ag_wraper_0_0/display_block_cell_array_ag_wraper_0_0.dcp' for cell 'display_block_i/cell_array_ag_wraper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0.dcp' for cell 'display_block_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_direction_decider_0_0/display_block_direction_decider_0_0.dcp' for cell 'display_block_i/direction_decider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_length_state_machine_0_0/display_block_length_state_machine_0_0.dcp' for cell 'display_block_i/length_state_machine_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_memory_mapper_0_0/display_block_memory_mapper_0_0.dcp' for cell 'display_block_i/memory_mapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_seven_seg_driver_0_0/display_block_seven_seg_driver_0_0.dcp' for cell 'display_block_i/seven_seg_driver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_snake_increment_0_0/display_block_snake_increment_0_0.dcp' for cell 'display_block_i/snake_increment_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 552.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_board.xdc] for cell 'display_block_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_board.xdc] for cell 'display_block_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0.xdc] for cell 'display_block_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1186.465 ; gain = 509.047
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0.xdc] for cell 'display_block_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[11]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[8]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[9]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[10]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[11]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1186.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.465 ; gain = 847.059
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1202.098 ; gain = 15.633

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 148e8a384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1578.277 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 148e8a384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1578.277 ; gain = 0.000
Phase 1 Initialization | Checksum: 148e8a384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1578.277 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Phase 2.1 Timer Update | Checksum: 148e8a384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1610.559 ; gain = 32.281

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 148e8a384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1610.559 ; gain = 32.281
Phase 2 Timer Update And Timing Data Collection | Checksum: 148e8a384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1610.559 ; gain = 32.281

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 152ec7ed4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1610.559 ; gain = 32.281
Retarget | Checksum: 152ec7ed4
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1da3c7962

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1610.559 ; gain = 32.281
Constant propagation | Checksum: 1da3c7962
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 8 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.559 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.559 ; gain = 0.000
Phase 5 Sweep | Checksum: 17d22d4c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1610.559 ; gain = 32.281
Sweep | Checksum: 17d22d4c8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG display_block_i/snake_increment_0/inst/update_clk_BUFG_inst to drive 258 load(s) on clock net display_block_i/snake_increment_0/inst/update_clk_BUFG
INFO: [Opt 31-194] Inserted BUFG display_block_i/VGA_output_0/inst/HSYNC_BUFG_inst to drive 49 load(s) on clock net display_block_i/VGA_output_0/inst/HSYNC_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1bb0063ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1610.559 ; gain = 32.281
BUFG optimization | Checksum: 1bb0063ea
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bb0063ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1610.559 ; gain = 32.281
Shift Register Optimization | Checksum: 1bb0063ea
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7a35t is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bb0063ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1610.559 ; gain = 32.281
Post Processing Netlist | Checksum: 1bb0063ea
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e1c5019d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1610.559 ; gain = 32.281

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1610.559 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e1c5019d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1610.559 ; gain = 32.281
Phase 9 Finalization | Checksum: 1e1c5019d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1610.559 ; gain = 32.281
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               4  |                                              1  |
|  Constant propagation         |               7  |               8  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e1c5019d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1610.559 ; gain = 32.281

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.559 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e1c5019d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file display_block_wrapper_drc_opted.rpt -pb display_block_wrapper_drc_opted.pb -rpx display_block_wrapper_drc_opted.rpx
Command: report_drc -file display_block_wrapper_drc_opted.rpt -pb display_block_wrapper_drc_opted.pb -rpx display_block_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/impl_1/display_block_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1610.559 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.559 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.621 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1615.980 ; gain = 2.359
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.980 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1618.980 ; gain = 3.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1618.980 ; gain = 8.422
INFO: [Common 17-1381] The checkpoint 'C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/impl_1/display_block_wrapper_opt.dcp' has been generated.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'ExtraNetDelay_low' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.027 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b5633002

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1622.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'display_block_i/VGA_output_0/inst/VSYNC_INST_0' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	display_block_i/seven_seg_driver_0/inst/current_seg_reg[0] {FDCE}
	display_block_i/seven_seg_driver_0/inst/current_seg_reg[1] {FDCE}
	display_block_i/snake_increment_0/inst/internal_state_reg[1] {FDCE}
	display_block_i/snake_increment_0/inst/internal_state_reg[4] {FDCE}
	display_block_i/snake_increment_0/inst/internal_state_reg[5] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12141433c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12b40bd09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12b40bd09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1622.027 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12b40bd09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ba6affaf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15e590767

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15e590767

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1e827f525

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1e827f525

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 71 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 0 LUT, combined 21 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.027 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             21  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             21  |                    21  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2c792c464

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2278dc861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2278dc861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22cf56fb9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 275a9c4f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22512bd84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2940b9a4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23f5587f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 257e667cb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c4f13db6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c4f13db6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.027 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20e0aa946

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.014 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 139710b9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1627.477 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bf446ce9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1627.477 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 20e0aa946

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.014. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2301500ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449
Phase 4.1 Post Commit Optimization | Checksum: 2301500ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2301500ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2301500ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449
Phase 4.3 Placer Reporting | Checksum: 2301500ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1627.477 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e864b7e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449
Ending Placer Task | Checksum: 14b325268

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.477 ; gain = 5.449
85 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file display_block_wrapper_utilization_placed.rpt -pb display_block_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file display_block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1627.477 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file display_block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1627.477 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1636.625 ; gain = 8.895
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1642.113 ; gain = 5.488
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.113 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1642.113 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1642.113 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1642.113 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1642.113 ; gain = 5.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/impl_1/display_block_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1642.113 ; gain = 0.000
INFO: [Vivado_Tcl 4-2280] Estimated Timing Summary | WNS= 3.014 | TNS= 0.000 | WHS= -0.153 |
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-2291] Design worst hold slack (WHS) is greater than or equal to -0.250 ns. Hold fix optimization will be skipped.
 
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1646.777 ; gain = 4.664
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1652.223 ; gain = 5.445
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.223 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1652.223 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1652.223 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1652.223 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1652.223 ; gain = 5.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/impl_1/display_block_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 607a12ee ConstDB: 0 ShapeSum: 4a36e323 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 88834186 | NumContArr: 1c1d35ea | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 229f26caa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.781 ; gain = 79.559

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 229f26caa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.781 ; gain = 79.559

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 229f26caa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.781 ; gain = 79.559
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1645f3e24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.805 ; gain = 109.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.088  | TNS=0.000  | WHS=-0.416 | THS=-17.263|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0274257 %
  Global Horizontal Routing Utilization  = 0.029672 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1391
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1361
  Number of Partially Routed Nets     = 30
  Number of Node Overlaps             = 34

Phase 2 Router Initialization | Checksum: 19dbf0d57

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 19dbf0d57

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 252e4da24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.805 ; gain = 109.582
Phase 4 Initial Routing | Checksum: 252e4da24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.059  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2087b093c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582
Phase 5 Rip-up And Reroute | Checksum: 2087b093c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e9935fc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 18e9935fc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 18e9935fc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582
Phase 6 Delay and Skew Optimization | Checksum: 18e9935fc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.151  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1d4e2e88e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582
Phase 7 Post Hold Fix | Checksum: 1d4e2e88e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.388025 %
  Global Horizontal Routing Utilization  = 0.44482 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1d4e2e88e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d4e2e88e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 218515301

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 218515301

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.156  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 17a1c64f5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 15.934 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 167186531

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 167186531

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.805 ; gain = 109.582
INFO: [Vivado 12-24828] Executing command : report_drc -file display_block_wrapper_drc_routed.rpt -pb display_block_wrapper_drc_routed.pb -rpx display_block_wrapper_drc_routed.rpx
Command: report_drc -file display_block_wrapper_drc_routed.rpt -pb display_block_wrapper_drc_routed.pb -rpx display_block_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/impl_1/display_block_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file display_block_wrapper_methodology_drc_routed.rpt -pb display_block_wrapper_methodology_drc_routed.pb -rpx display_block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file display_block_wrapper_methodology_drc_routed.rpt -pb display_block_wrapper_methodology_drc_routed.pb -rpx display_block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/impl_1/display_block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file display_block_wrapper_timing_summary_routed.rpt -pb display_block_wrapper_timing_summary_routed.pb -rpx display_block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file display_block_wrapper_route_status.rpt -pb display_block_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file display_block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file display_block_wrapper_power_routed.rpt -pb display_block_wrapper_power_summary_routed.pb -rpx display_block_wrapper_power_routed.rpx
Command: report_power -file display_block_wrapper_power_routed.rpt -pb display_block_wrapper_power_summary_routed.pb -rpx display_block_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file display_block_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file display_block_wrapper_bus_skew_routed.rpt -pb display_block_wrapper_bus_skew_routed.pb -rpx display_block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.805 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1761.805 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1767.156 ; gain = 5.352
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1767.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1767.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1767.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1767.156 ; gain = 5.352
INFO: [Common 17-1381] The checkpoint 'C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/impl_1/display_block_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force display_block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11989216 bits.
Writing bitstream ./display_block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2239.676 ; gain = 472.520
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 14:40:48 2025...
