Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
