Protel Design System Design Rule Check
PCB File : E:\STM32\Learning\PCB\STM32F407VE\STM32F4VE.PcbDoc
Date     : 2021/3/9
Time     : 19:54:30

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=27.559mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.117mil < 10mil) Between Arc (1891.488mil,1289.709mil) on Top Overlay And Pad Q2-2(1927.164mil,1289.45mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.117mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3216.535mil,1177.165mil) on Top Overlay And Pad C20-1(3106.536mil,1177.166mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3216.535mil,1177.165mil) on Top Overlay And Pad C20-2(3326.772mil,1177.166mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.717mil < 10mil) Between Arc (3425.261mil,2588.068mil) on Top Overlay And Pad BAT-1(3763.842mil,2588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3425.261mil,2588.068mil) on Top Overlay And Pad BAT-1(3763.842mil,2588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3425.261mil,2588.068mil) on Top Overlay And Pad BAT-2(3086.678mil,2588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3425.261mil,2588.068mil) on Top Overlay And Pad BAT-2(3086.678mil,2588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.806mil < 10mil) Between Arc (3707.363mil,1732.284mil) on Top Overlay And Pad K1-2(3602.362mil,1732.284mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.99mil < 10mil) Between Area Fill (1051.866mil,1900.522mil) (1081.866mil,1910.522mil) on Top Overlay And Pad C25-1(1066.93mil,1932.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.99mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.51mil < 10mil) Between Area Fill (1051.866mil,1900.522mil) (1081.866mil,1910.522mil) on Top Overlay And Pad C25-2(1066.866mil,1878.012mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.01mil < 10mil) Between Area Fill (1256.59mil,1329.634mil) (1286.59mil,1339.634mil) on Top Overlay And Pad C24-1(1271.654mil,1361.644mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.49mil < 10mil) Between Area Fill (1256.59mil,1329.634mil) (1286.59mil,1339.634mil) on Top Overlay And Pad C24-2(1271.59mil,1307.144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (1433.884mil,1325.706mil) (1463.884mil,1335.706mil) on Top Overlay And Pad R22-1(1448.818mil,1303.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Area Fill (1433.884mil,1325.706mil) (1463.884mil,1335.706mil) on Top Overlay And Pad R22-2(1448.882mil,1358.208mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.002mil < 10mil) Between Area Fill (1476.908mil,1922.482mil) (1506.908mil,1932.482mil) on Top Overlay And Pad C8-1(1491.844mil,1900.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Area Fill (1476.908mil,1922.482mil) (1506.908mil,1932.482mil) on Top Overlay And Pad C8-2(1491.908mil,1954.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (1551.862mil,1543.032mil) (1581.862mil,1553.032mil) on Top Overlay And Pad C22-2(1566.868mil,1520.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (1587.428mil,1325.708mil) (1617.428mil,1335.708mil) on Top Overlay And Pad R23-1(1602.362mil,1303.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (1587.428mil,1325.708mil) (1617.428mil,1335.708mil) on Top Overlay And Pad R23-2(1602.426mil,1358.208mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.002mil < 10mil) Between Area Fill (1588.264mil,1922.482mil) (1618.264mil,1932.482mil) on Top Overlay And Pad C7-1(1603.2mil,1900.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Area Fill (1588.264mil,1922.482mil) (1618.264mil,1932.482mil) on Top Overlay And Pad C7-2(1603.264mil,1954.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.01mil < 10mil) Between Area Fill (1701.598mil,2227.294mil) (1731.598mil,2237.294mil) on Top Overlay And Pad C13-1(1716.536mil,2205.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.49mil < 10mil) Between Area Fill (1701.598mil,2227.294mil) (1731.598mil,2237.294mil) on Top Overlay And Pad C13-2(1716.6mil,2259.784mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.01mil < 10mil) Between Area Fill (1736.976mil,3404.384mil) (1766.976mil,3414.384mil) on Top Overlay And Pad C12-1(1724.966mil,3409.448mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.49mil < 10mil) Between Area Fill (1736.976mil,3404.384mil) (1766.976mil,3414.384mil) on Top Overlay And Pad C12-2(1779.466mil,3409.384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.004mil < 10mil) Between Area Fill (1953.572mil,1542.25mil) (1983.572mil,1552.25mil) on Top Overlay And Pad R24-1(1968.504mil,1520.246mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.496mil < 10mil) Between Area Fill (1953.572mil,1542.25mil) (1983.572mil,1552.25mil) on Top Overlay And Pad R24-2(1968.568mil,1574.746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.494mil < 10mil) Between Area Fill (2118.922mil,1329.652mil) (2148.922mil,1339.652mil) on Top Overlay And Pad C21-2(2133.922mil,1362.146mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.996mil < 10mil) Between Area Fill (2122.732mil,1539.098mil) (2152.732mil,1549.098mil) on Top Overlay And Pad R25-1(2137.796mil,1571.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (2173.848mil,3904.45mil) (2203.848mil,3914.45mil) on Top Overlay And Pad C30-1(2188.912mil,3936.45mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.992mil < 10mil) Between Area Fill (2283.483mil,2002.882mil) (2313.483mil,2012.882mil) on Top Overlay And Pad C10-1(2298.549mil,2034.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.508mil < 10mil) Between Area Fill (2283.483mil,2002.882mil) (2313.483mil,2012.882mil) on Top Overlay And Pad C10-2(2298.485mil,1980.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (2311.578mil,3904.452mil) (2341.578mil,3914.452mil) on Top Overlay And Pad C29-1(2326.644mil,3936.45mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Area Fill (2311.578mil,3904.452mil) (2341.578mil,3914.452mil) on Top Overlay And Pad C29-2(2326.58mil,3881.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (2382.636mil,2002.874mil) (2412.636mil,2012.874mil) on Top Overlay And Pad C9-1(2397.702mil,2034.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (2382.636mil,2002.874mil) (2412.636mil,2012.874mil) on Top Overlay And Pad C9-2(2397.638mil,1980.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (2477.19mil,3648.542mil) (2507.19mil,3658.542mil) on Top Overlay And Pad C31-1(2492.126mil,3626.542mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (2477.19mil,3648.542mil) (2507.19mil,3658.542mil) on Top Overlay And Pad C31-2(2492.19mil,3681.042mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.508mil < 10mil) Between Area Fill (2504.752mil,2156.41mil) (2534.752mil,2166.41mil) on Top Overlay And Pad R1-2(2519.75mil,2188.918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Area Fill (2632.726mil,2002.87mil) (2662.726mil,2012.87mil) on Top Overlay And Pad C15-2(2647.726mil,2035.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (2632.728mil,2160.352mil) (2662.728mil,2170.352mil) on Top Overlay And Pad R2-1(2647.662mil,2138.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Area Fill (2632.728mil,2160.352mil) (2662.728mil,2170.352mil) on Top Overlay And Pad R2-2(2647.726mil,2192.854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.004mil < 10mil) Between Area Fill (2646.354mil,2711.532mil) (2676.354mil,2721.532mil) on Top Overlay And Pad C34-1(2661.416mil,2743.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.496mil < 10mil) Between Area Fill (2646.354mil,2711.532mil) (2676.354mil,2721.532mil) on Top Overlay And Pad C34-2(2661.352mil,2689.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.002mil < 10mil) Between Area Fill (2729.224mil,3648.544mil) (2759.224mil,3658.544mil) on Top Overlay And Pad C32-1(2744.16mil,3626.542mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Area Fill (2729.224mil,3648.544mil) (2759.224mil,3658.544mil) on Top Overlay And Pad C32-2(2744.224mil,3681.042mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Area Fill (2774.58mil,1805.956mil) (2804.58mil,1815.956mil) on Top Overlay And Pad C16-1(2762.574mil,1811.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.494mil < 10mil) Between Area Fill (2774.58mil,1805.956mil) (2804.58mil,1815.956mil) on Top Overlay And Pad C16-2(2817.074mil,1810.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.996mil < 10mil) Between Area Fill (2792.032mil,2711.54mil) (2822.032mil,2721.54mil) on Top Overlay And Pad C35-1(2807.086mil,2743.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Area Fill (2792.032mil,2711.54mil) (2822.032mil,2721.54mil) on Top Overlay And Pad C35-2(2807.022mil,2689.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (2801.778mil,2002.81mil) (2831.778mil,2012.81mil) on Top Overlay And Pad R19-1(2816.714mil,1980.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.002mil < 10mil) Between Area Fill (2812.208mil,4113.452mil) (2842.208mil,4123.452mil) on Top Overlay And Pad R37-1(2827.144mil,4091.45mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Area Fill (2812.208mil,4113.452mil) (2842.208mil,4123.452mil) on Top Overlay And Pad R37-2(2827.208mil,4145.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.002mil < 10mil) Between Area Fill (2863.024mil,3646.006mil) (2893.024mil,3656.006mil) on Top Overlay And Pad C33-1(2877.956mil,3624.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Area Fill (2863.024mil,3646.006mil) (2893.024mil,3656.006mil) on Top Overlay And Pad C33-2(2878.02mil,3678.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Area Fill (2990.746mil,3212.468mil) (3020.746mil,3222.468mil) on Bottom Overlay And Pad C39-1(2978.738mil,3217.402mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.492mil < 10mil) Between Area Fill (2990.746mil,3212.468mil) (3020.746mil,3222.468mil) on Bottom Overlay And Pad C39-2(3033.238mil,3217.466mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Area Fill (2990.746mil,3350.262mil) (3020.746mil,3360.262mil) on Bottom Overlay And Pad C38-1(2978.738mil,3355.198mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.492mil < 10mil) Between Area Fill (2990.746mil,3350.262mil) (3020.746mil,3360.262mil) on Bottom Overlay And Pad C38-2(3033.238mil,3355.262mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.492mil < 10mil) Between Area Fill (2990.746mil,3488.056mil) (3020.746mil,3498.056mil) on Bottom Overlay And Pad C37-2(3033.238mil,3493.058mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (3148.358mil,4113.386mil) (3178.358mil,4123.386mil) on Top Overlay And Pad R33-1(3163.42mil,4145.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (3148.358mil,4113.386mil) (3178.358mil,4123.386mil) on Top Overlay And Pad R33-2(3163.356mil,4090.886mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Area Fill (3351.136mil,3997.544mil) (3381.136mil,4007.544mil) on Top Overlay And Pad C42-1(3393.142mil,4002.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.494mil < 10mil) Between Area Fill (3351.136mil,3997.544mil) (3381.136mil,4007.544mil) on Top Overlay And Pad C42-2(3338.642mil,4002.544mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (3586.426mil,3835.22mil) (3616.426mil,3845.22mil) on Top Overlay And Pad R38-1(3628.424mil,3840.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Area Fill (3586.426mil,3835.22mil) (3616.426mil,3845.22mil) on Top Overlay And Pad R38-2(3573.924mil,3840.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (359.016mil,3047.714mil) (389.016mil,3057.714mil) on Top Overlay And Pad R18-1(347.016mil,3052.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (359.016mil,3047.714mil) (389.016mil,3057.714mil) on Top Overlay And Pad R18-2(401.516mil,3052.714mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (359.016mil,3379.346mil) (389.016mil,3389.346mil) on Top Overlay And Pad R17-1(347.016mil,3384.41mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (359.016mil,3379.346mil) (389.016mil,3389.346mil) on Top Overlay And Pad R17-2(401.516mil,3384.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Area Fill (3593.226mil,4152.204mil) (3623.226mil,4162.204mil) on Top Overlay And Pad C41-1(3635.232mil,4157.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.494mil < 10mil) Between Area Fill (3593.226mil,4152.204mil) (3623.226mil,4162.204mil) on Top Overlay And Pad C41-2(3580.732mil,4157.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (374.83mil,1357.204mil) (404.83mil,1367.204mil) on Top Overlay And Pad C43-1(389.764mil,1335.206mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Area Fill (374.83mil,1357.204mil) (404.83mil,1367.204mil) on Top Overlay And Pad C43-2(389.828mil,1389.706mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (520.432mil,2553.99mil) (550.432mil,2563.99mil) on Top Overlay And Pad C28-1(508.434mil,2559.054mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (520.432mil,2628.796mil) (550.432mil,2638.796mil) on Top Overlay And Pad R43-1(508.434mil,2633.86mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (520.434mil,2412.256mil) (550.434mil,2422.256mil) on Top Overlay And Pad R30-1(508.436mil,2417.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (520.434mil,2487.06mil) (550.434mil,2497.06mil) on Top Overlay And Pad R29-1(508.436mil,2492.124mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Area Fill (520.434mil,2487.06mil) (550.434mil,2497.06mil) on Top Overlay And Pad R29-2(562.936mil,2492.06mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (520.434mil,2703.598mil) (550.434mil,2713.598mil) on Top Overlay And Pad R26-1(508.436mil,2708.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Area Fill (520.434mil,2703.598mil) (550.434mil,2713.598mil) on Top Overlay And Pad R26-2(562.936mil,2708.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (524.372mil,2784.91mil) (554.372mil,2794.91mil) on Top Overlay And Pad R27-1(512.372mil,2789.972mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (524.372mil,2784.91mil) (554.372mil,2794.91mil) on Top Overlay And Pad R27-2(566.872mil,2789.908mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Area Fill (703.222mil,1906.32mil) (733.222mil,1916.32mil) on Top Overlay And Pad C26-1(718.286mil,1938.318mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Area Fill (703.222mil,1906.32mil) (733.222mil,1916.32mil) on Top Overlay And Pad C26-2(718.222mil,1883.818mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (878.916mil,3211.536mil) (908.916mil,3221.536mil) on Top Overlay And Pad R6-1(893.978mil,3243.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (878.916mil,3211.536mil) (908.916mil,3221.536mil) on Top Overlay And Pad R6-2(893.914mil,3189.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C10-1(2298.549mil,2034.874mil) on Top Layer And Track (2278.485mil,2032.874mil)(2278.485mil,2057.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-1(2298.549mil,2034.874mil) on Top Layer And Track (2278.485mil,2057.874mil)(2318.485mil,2057.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C10-1(2298.549mil,2034.874mil) on Top Layer And Track (2318.485mil,2032.874mil)(2318.485mil,2057.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C10-2(2298.485mil,1980.374mil) on Top Layer And Track (2278.485mil,1957.874mil)(2278.485mil,1982.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C10-2(2298.485mil,1980.374mil) on Top Layer And Track (2278.485mil,1957.874mil)(2318.485mil,1957.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C10-2(2298.485mil,1980.374mil) on Top Layer And Track (2318.485mil,1957.874mil)(2318.485mil,1982.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C1-2(2815.026mil,2192.856mil) on Top Layer And Track (2795.026mil,2190.356mil)(2795.026mil,2215.356mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C12-1(1724.966mil,3409.448mil) on Top Layer And Track (1701.966mil,3389.384mil)(1701.966mil,3429.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad C12-1(1724.966mil,3409.448mil) on Top Layer And Track (1701.966mil,3389.384mil)(1726.966mil,3389.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C12-1(1724.966mil,3409.448mil) on Top Layer And Track (1701.966mil,3429.384mil)(1726.966mil,3429.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C12-2(1779.466mil,3409.384mil) on Top Layer And Track (1776.966mil,3389.384mil)(1801.966mil,3389.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C12-2(1779.466mil,3409.384mil) on Top Layer And Track (1776.966mil,3429.384mil)(1801.966mil,3429.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C12-2(1779.466mil,3409.384mil) on Top Layer And Track (1801.966mil,3389.384mil)(1801.966mil,3429.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad C13-1(1716.536mil,2205.284mil) on Top Layer And Track (1696.6mil,2182.284mil)(1696.6mil,2207.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C13-1(1716.536mil,2205.284mil) on Top Layer And Track (1696.6mil,2182.284mil)(1736.6mil,2182.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C13-1(1716.536mil,2205.284mil) on Top Layer And Track (1736.6mil,2182.284mil)(1736.6mil,2207.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C13-2(1716.6mil,2259.784mil) on Top Layer And Track (1696.6mil,2257.284mil)(1696.6mil,2282.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C13-2(1716.6mil,2259.784mil) on Top Layer And Track (1696.6mil,2282.284mil)(1736.6mil,2282.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C13-2(1716.6mil,2259.784mil) on Top Layer And Track (1736.6mil,2257.284mil)(1736.6mil,2282.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C15-2(2647.726mil,2035.374mil) on Top Layer And Track (2627.726mil,2032.874mil)(2627.726mil,2057.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C15-2(2647.726mil,2035.374mil) on Top Layer And Track (2627.726mil,2057.874mil)(2667.726mil,2057.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C15-2(2647.726mil,2035.374mil) on Top Layer And Track (2667.726mil,2032.874mil)(2667.726mil,2057.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C16-1(2762.574mil,1811.022mil) on Top Layer And Track (2739.574mil,1790.958mil)(2739.574mil,1830.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad C16-1(2762.574mil,1811.022mil) on Top Layer And Track (2739.574mil,1790.958mil)(2764.574mil,1790.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C16-1(2762.574mil,1811.022mil) on Top Layer And Track (2739.574mil,1830.958mil)(2764.574mil,1830.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C16-2(2817.074mil,1810.958mil) on Top Layer And Track (2814.574mil,1790.958mil)(2839.574mil,1790.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C16-2(2817.074mil,1810.958mil) on Top Layer And Track (2814.574mil,1830.958mil)(2839.574mil,1830.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C16-2(2817.074mil,1810.958mil) on Top Layer And Track (2839.574mil,1790.958mil)(2839.574mil,1830.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-1(3106.536mil,1177.166mil) on Top Layer And Track (3086.536mil,1102.166mil)(3086.536mil,1252.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(3326.772mil,1177.166mil) on Top Layer And Track (3346.536mil,1047.166mil)(3346.536mil,1307.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C21-2(2133.922mil,1362.146mil) on Top Layer And Track (2113.922mil,1359.646mil)(2113.922mil,1384.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C21-2(2133.922mil,1362.146mil) on Top Layer And Track (2113.922mil,1384.646mil)(2153.922mil,1384.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C21-2(2133.922mil,1362.146mil) on Top Layer And Track (2153.922mil,1359.646mil)(2153.922mil,1384.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C22-2(1566.868mil,1520.532mil) on Top Layer And Track (1546.868mil,1498.032mil)(1546.868mil,1523.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C22-2(1566.868mil,1520.532mil) on Top Layer And Track (1546.868mil,1498.032mil)(1586.868mil,1498.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C22-2(1566.868mil,1520.532mil) on Top Layer And Track (1586.868mil,1498.032mil)(1586.868mil,1523.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C24-1(1271.654mil,1361.644mil) on Top Layer And Track (1251.59mil,1359.644mil)(1251.59mil,1384.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C24-1(1271.654mil,1361.644mil) on Top Layer And Track (1251.59mil,1384.644mil)(1291.59mil,1384.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C24-1(1271.654mil,1361.644mil) on Top Layer And Track (1291.59mil,1359.644mil)(1291.59mil,1384.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C24-2(1271.59mil,1307.144mil) on Top Layer And Track (1251.59mil,1284.644mil)(1251.59mil,1309.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C24-2(1271.59mil,1307.144mil) on Top Layer And Track (1251.59mil,1284.644mil)(1291.59mil,1284.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C24-2(1271.59mil,1307.144mil) on Top Layer And Track (1291.59mil,1284.644mil)(1291.59mil,1309.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C25-1(1066.93mil,1932.512mil) on Top Layer And Track (1046.866mil,1930.512mil)(1046.866mil,1955.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C25-1(1066.93mil,1932.512mil) on Top Layer And Track (1046.866mil,1955.512mil)(1086.866mil,1955.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C25-1(1066.93mil,1932.512mil) on Top Layer And Track (1086.866mil,1930.512mil)(1086.866mil,1955.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C25-2(1066.866mil,1878.012mil) on Top Layer And Track (1046.866mil,1855.512mil)(1046.866mil,1880.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C25-2(1066.866mil,1878.012mil) on Top Layer And Track (1046.866mil,1855.512mil)(1086.866mil,1855.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C25-2(1066.866mil,1878.012mil) on Top Layer And Track (1086.866mil,1855.512mil)(1086.866mil,1880.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C26-1(718.286mil,1938.318mil) on Top Layer And Track (698.222mil,1936.318mil)(698.222mil,1961.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C26-1(718.286mil,1938.318mil) on Top Layer And Track (698.222mil,1961.318mil)(738.222mil,1961.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C26-1(718.286mil,1938.318mil) on Top Layer And Track (738.222mil,1936.318mil)(738.222mil,1961.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C26-2(718.222mil,1883.818mil) on Top Layer And Track (698.222mil,1861.318mil)(698.222mil,1886.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C26-2(718.222mil,1883.818mil) on Top Layer And Track (698.222mil,1861.318mil)(738.222mil,1861.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C26-2(718.222mil,1883.818mil) on Top Layer And Track (738.222mil,1861.318mil)(738.222mil,1886.318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C28-1(508.434mil,2559.054mil) on Top Layer And Track (485.434mil,2538.99mil)(485.434mil,2578.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad C28-1(508.434mil,2559.054mil) on Top Layer And Track (485.434mil,2538.99mil)(510.434mil,2538.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C28-1(508.434mil,2559.054mil) on Top Layer And Track (485.434mil,2578.99mil)(510.434mil,2578.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C29-1(2326.644mil,3936.45mil) on Top Layer And Track (2306.58mil,3934.45mil)(2306.58mil,3959.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C29-1(2326.644mil,3936.45mil) on Top Layer And Track (2306.58mil,3959.45mil)(2346.58mil,3959.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C29-1(2326.644mil,3936.45mil) on Top Layer And Track (2346.58mil,3934.45mil)(2346.58mil,3959.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C29-2(2326.58mil,3881.95mil) on Top Layer And Track (2306.58mil,3859.45mil)(2306.58mil,3884.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C29-2(2326.58mil,3881.95mil) on Top Layer And Track (2306.58mil,3859.45mil)(2346.58mil,3859.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C29-2(2326.58mil,3881.95mil) on Top Layer And Track (2346.58mil,3859.45mil)(2346.58mil,3884.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C30-1(2188.912mil,3936.45mil) on Top Layer And Track (2168.848mil,3934.45mil)(2168.848mil,3959.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C30-1(2188.912mil,3936.45mil) on Top Layer And Track (2168.848mil,3959.45mil)(2208.848mil,3959.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C30-1(2188.912mil,3936.45mil) on Top Layer And Track (2208.848mil,3934.45mil)(2208.848mil,3959.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad C31-1(2492.126mil,3626.542mil) on Top Layer And Track (2472.19mil,3603.542mil)(2472.19mil,3628.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C31-1(2492.126mil,3626.542mil) on Top Layer And Track (2472.19mil,3603.542mil)(2512.19mil,3603.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C31-1(2492.126mil,3626.542mil) on Top Layer And Track (2512.19mil,3603.542mil)(2512.19mil,3628.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C31-2(2492.19mil,3681.042mil) on Top Layer And Track (2472.19mil,3678.542mil)(2472.19mil,3703.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C31-2(2492.19mil,3681.042mil) on Top Layer And Track (2472.19mil,3703.542mil)(2512.19mil,3703.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C31-2(2492.19mil,3681.042mil) on Top Layer And Track (2512.19mil,3678.542mil)(2512.19mil,3703.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad C32-1(2744.16mil,3626.542mil) on Top Layer And Track (2724.224mil,3603.542mil)(2724.224mil,3628.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C32-1(2744.16mil,3626.542mil) on Top Layer And Track (2724.224mil,3603.542mil)(2764.224mil,3603.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C32-1(2744.16mil,3626.542mil) on Top Layer And Track (2764.224mil,3603.542mil)(2764.224mil,3628.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C32-2(2744.224mil,3681.042mil) on Top Layer And Track (2724.224mil,3678.542mil)(2724.224mil,3703.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C32-2(2744.224mil,3681.042mil) on Top Layer And Track (2724.224mil,3703.542mil)(2764.224mil,3703.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C32-2(2744.224mil,3681.042mil) on Top Layer And Track (2764.224mil,3678.542mil)(2764.224mil,3703.542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad C33-1(2877.956mil,3624.004mil) on Top Layer And Track (2858.02mil,3601.004mil)(2858.02mil,3626.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C33-1(2877.956mil,3624.004mil) on Top Layer And Track (2858.02mil,3601.004mil)(2898.02mil,3601.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C33-1(2877.956mil,3624.004mil) on Top Layer And Track (2898.02mil,3601.004mil)(2898.02mil,3626.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C33-2(2878.02mil,3678.504mil) on Top Layer And Track (2858.02mil,3676.004mil)(2858.02mil,3701.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C33-2(2878.02mil,3678.504mil) on Top Layer And Track (2858.02mil,3701.004mil)(2898.02mil,3701.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C33-2(2878.02mil,3678.504mil) on Top Layer And Track (2898.02mil,3676.004mil)(2898.02mil,3701.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C34-1(2661.416mil,2743.536mil) on Top Layer And Track (2641.352mil,2741.536mil)(2641.352mil,2766.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C34-1(2661.416mil,2743.536mil) on Top Layer And Track (2641.352mil,2766.536mil)(2681.352mil,2766.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C34-1(2661.416mil,2743.536mil) on Top Layer And Track (2681.352mil,2741.536mil)(2681.352mil,2766.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C34-2(2661.352mil,2689.036mil) on Top Layer And Track (2641.352mil,2666.536mil)(2641.352mil,2691.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C34-2(2661.352mil,2689.036mil) on Top Layer And Track (2641.352mil,2666.536mil)(2681.352mil,2666.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C34-2(2661.352mil,2689.036mil) on Top Layer And Track (2681.352mil,2666.536mil)(2681.352mil,2691.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C35-1(2807.086mil,2743.536mil) on Top Layer And Track (2787.022mil,2741.536mil)(2787.022mil,2766.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C35-1(2807.086mil,2743.536mil) on Top Layer And Track (2787.022mil,2766.536mil)(2827.022mil,2766.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C35-1(2807.086mil,2743.536mil) on Top Layer And Track (2827.022mil,2741.536mil)(2827.022mil,2766.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C35-2(2807.022mil,2689.036mil) on Top Layer And Track (2787.022mil,2666.536mil)(2787.022mil,2691.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C35-2(2807.022mil,2689.036mil) on Top Layer And Track (2787.022mil,2666.536mil)(2827.022mil,2666.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C35-2(2807.022mil,2689.036mil) on Top Layer And Track (2827.022mil,2666.536mil)(2827.022mil,2691.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C37-2(3033.238mil,3493.058mil) on Bottom Layer And Track (3030.738mil,3473.058mil)(3055.738mil,3473.058mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C37-2(3033.238mil,3493.058mil) on Bottom Layer And Track (3030.738mil,3513.058mil)(3055.738mil,3513.058mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C37-2(3033.238mil,3493.058mil) on Bottom Layer And Track (3055.738mil,3473.058mil)(3055.738mil,3513.058mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C38-1(2978.738mil,3355.198mil) on Bottom Layer And Track (2955.738mil,3335.262mil)(2955.738mil,3375.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad C38-1(2978.738mil,3355.198mil) on Bottom Layer And Track (2955.738mil,3335.262mil)(2980.738mil,3335.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C38-1(2978.738mil,3355.198mil) on Bottom Layer And Track (2955.738mil,3375.262mil)(2980.738mil,3375.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C38-2(3033.238mil,3355.262mil) on Bottom Layer And Track (3030.738mil,3335.262mil)(3055.738mil,3335.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C38-2(3033.238mil,3355.262mil) on Bottom Layer And Track (3030.738mil,3375.262mil)(3055.738mil,3375.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C38-2(3033.238mil,3355.262mil) on Bottom Layer And Track (3055.738mil,3335.262mil)(3055.738mil,3375.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C39-1(2978.738mil,3217.402mil) on Bottom Layer And Track (2955.738mil,3197.466mil)(2955.738mil,3237.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad C39-1(2978.738mil,3217.402mil) on Bottom Layer And Track (2955.738mil,3197.466mil)(2980.738mil,3197.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C39-1(2978.738mil,3217.402mil) on Bottom Layer And Track (2955.738mil,3237.466mil)(2980.738mil,3237.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C39-2(3033.238mil,3217.466mil) on Bottom Layer And Track (3030.738mil,3197.466mil)(3055.738mil,3197.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C39-2(3033.238mil,3217.466mil) on Bottom Layer And Track (3030.738mil,3237.466mil)(3055.738mil,3237.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C39-2(3033.238mil,3217.466mil) on Bottom Layer And Track (3055.738mil,3197.466mil)(3055.738mil,3237.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C41-1(3635.232mil,4157.14mil) on Top Layer And Track (3633.232mil,4137.204mil)(3658.232mil,4137.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C41-1(3635.232mil,4157.14mil) on Top Layer And Track (3633.232mil,4177.204mil)(3658.232mil,4177.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C41-1(3635.232mil,4157.14mil) on Top Layer And Track (3658.232mil,4137.204mil)(3658.232mil,4177.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C41-2(3580.732mil,4157.204mil) on Top Layer And Track (3558.232mil,4137.204mil)(3558.232mil,4177.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C41-2(3580.732mil,4157.204mil) on Top Layer And Track (3558.232mil,4137.204mil)(3583.232mil,4137.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C41-2(3580.732mil,4157.204mil) on Top Layer And Track (3558.232mil,4177.204mil)(3583.232mil,4177.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C42-1(3393.142mil,4002.48mil) on Top Layer And Track (3391.142mil,3982.544mil)(3416.142mil,3982.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C42-1(3393.142mil,4002.48mil) on Top Layer And Track (3391.142mil,4022.544mil)(3416.142mil,4022.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C42-1(3393.142mil,4002.48mil) on Top Layer And Track (3416.142mil,3982.544mil)(3416.142mil,4022.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C42-2(3338.642mil,4002.544mil) on Top Layer And Track (3316.142mil,3982.544mil)(3316.142mil,4022.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C42-2(3338.642mil,4002.544mil) on Top Layer And Track (3316.142mil,3982.544mil)(3341.142mil,3982.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C42-2(3338.642mil,4002.544mil) on Top Layer And Track (3316.142mil,4022.544mil)(3341.142mil,4022.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad C43-1(389.764mil,1335.206mil) on Top Layer And Track (369.828mil,1312.206mil)(369.828mil,1337.206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C43-1(389.764mil,1335.206mil) on Top Layer And Track (369.828mil,1312.206mil)(409.828mil,1312.206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C43-1(389.764mil,1335.206mil) on Top Layer And Track (409.828mil,1312.206mil)(409.828mil,1337.206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C43-2(389.828mil,1389.706mil) on Top Layer And Track (369.828mil,1387.206mil)(369.828mil,1412.206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C43-2(389.828mil,1389.706mil) on Top Layer And Track (369.828mil,1412.206mil)(409.828mil,1412.206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C43-2(389.828mil,1389.706mil) on Top Layer And Track (409.828mil,1387.206mil)(409.828mil,1412.206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad C7-1(1603.2mil,1900.48mil) on Top Layer And Track (1583.264mil,1877.48mil)(1583.264mil,1902.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C7-1(1603.2mil,1900.48mil) on Top Layer And Track (1583.264mil,1877.48mil)(1623.264mil,1877.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C7-1(1603.2mil,1900.48mil) on Top Layer And Track (1623.264mil,1877.48mil)(1623.264mil,1902.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C7-2(1603.264mil,1954.98mil) on Top Layer And Track (1583.264mil,1952.48mil)(1583.264mil,1977.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C7-2(1603.264mil,1954.98mil) on Top Layer And Track (1583.264mil,1977.48mil)(1623.264mil,1977.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C7-2(1603.264mil,1954.98mil) on Top Layer And Track (1623.264mil,1952.48mil)(1623.264mil,1977.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad C8-1(1491.844mil,1900.48mil) on Top Layer And Track (1471.908mil,1877.48mil)(1471.908mil,1902.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-1(1491.844mil,1900.48mil) on Top Layer And Track (1471.908mil,1877.48mil)(1511.908mil,1877.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C8-1(1491.844mil,1900.48mil) on Top Layer And Track (1511.908mil,1877.48mil)(1511.908mil,1902.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C8-2(1491.908mil,1954.98mil) on Top Layer And Track (1471.908mil,1952.48mil)(1471.908mil,1977.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C8-2(1491.908mil,1954.98mil) on Top Layer And Track (1471.908mil,1977.48mil)(1511.908mil,1977.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C8-2(1491.908mil,1954.98mil) on Top Layer And Track (1511.908mil,1952.48mil)(1511.908mil,1977.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.413mil < 10mil) Between Pad C9-1(2397.702mil,2034.874mil) on Top Layer And Text "C10" (2377.289mil,1968.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad C9-1(2397.702mil,2034.874mil) on Top Layer And Track (2377.638mil,2032.874mil)(2377.638mil,2057.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C9-1(2397.702mil,2034.874mil) on Top Layer And Track (2377.638mil,2057.874mil)(2417.638mil,2057.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad C9-1(2397.702mil,2034.874mil) on Top Layer And Track (2417.638mil,2032.874mil)(2417.638mil,2057.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.349mil < 10mil) Between Pad C9-2(2397.638mil,1980.374mil) on Top Layer And Text "C10" (2377.289mil,1968.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad C9-2(2397.638mil,1980.374mil) on Top Layer And Track (2377.638mil,1957.874mil)(2377.638mil,1982.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C9-2(2397.638mil,1980.374mil) on Top Layer And Track (2377.638mil,1957.874mil)(2417.638mil,1957.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C9-2(2397.638mil,1980.374mil) on Top Layer And Track (2417.638mil,1957.874mil)(2417.638mil,1982.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Pad DS1-1(3661.45mil,2027.496mil) on Top Layer And Track (3629.954mil,1992.496mil)(3629.954mil,2027.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad DS1-1(3661.45mil,2027.496mil) on Top Layer And Track (3629.954mil,1992.496mil)(3779.954mil,1992.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Pad DS1-1(3661.45mil,2027.496mil) on Top Layer And Track (3629.954mil,2027.496mil)(3629.954mil,2062.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad DS1-1(3661.45mil,2027.496mil) on Top Layer And Track (3629.954mil,2062.496mil)(3779.954mil,2062.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad DS1-1(3661.45mil,2027.496mil) on Top Layer And Track (3701.45mil,2007.496mil)(3701.45mil,2047.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad DS1-1(3661.45mil,2027.496mil) on Top Layer And Track (3701.45mil,2007.496mil)(3716.45mil,2027.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad DS1-1(3661.45mil,2027.496mil) on Top Layer And Track (3701.45mil,2047.496mil)(3716.45mil,2027.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad DS1-2(3748.458mil,2027.496mil) on Top Layer And Track (3629.954mil,1992.496mil)(3779.954mil,1992.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad DS1-2(3748.458mil,2027.496mil) on Top Layer And Track (3629.954mil,2062.496mil)(3779.954mil,2062.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Pad DS1-2(3748.458mil,2027.496mil) on Top Layer And Track (3701.45mil,2007.496mil)(3716.45mil,2027.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Pad DS1-2(3748.458mil,2027.496mil) on Top Layer And Track (3701.45mil,2047.496mil)(3716.45mil,2027.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Pad DS1-2(3748.458mil,2027.496mil) on Top Layer And Track (3779.954mil,1992.496mil)(3779.954mil,2062.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Pad DS1-2(3748.458mil,2027.496mil) on Top Layer And Track (3779.954mil,2062.496mil)(3779.994mil,2062.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.861mil < 10mil) Between Pad EARTHNET-11(3690.944mil,3548.41mil) on Multi-Layer And Text "R42" (3713.685mil,3464.969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EARTHNET-13(3378.032mil,3083.292mil) on Multi-Layer And Track (3068.032mil,3073.448mil)(3928.032mil,3073.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.467mil < 10mil) Between Pad EARTHNET-14(3378.032mil,3693.528mil) on Multi-Layer And Track (3068.032mil,3703.37mil)(3928.032mil,3703.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.467mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-1(2519.686mil,2134.418mil) on Top Layer And Track (2499.75mil,2111.418mil)(2539.75mil,2111.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R1-1(2519.686mil,2134.418mil) on Top Layer And Track (2539.75mil,2111.418mil)(2539.75mil,2136.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R1-2(2519.75mil,2188.918mil) on Top Layer And Track (2499.75mil,2186.418mil)(2499.75mil,2211.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R1-2(2519.75mil,2188.918mil) on Top Layer And Track (2499.75mil,2211.418mil)(2539.75mil,2211.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R1-2(2519.75mil,2188.918mil) on Top Layer And Track (2539.75mil,2186.418mil)(2539.75mil,2211.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R17-1(347.016mil,3384.41mil) on Top Layer And Track (324.016mil,3364.346mil)(324.016mil,3404.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad R17-1(347.016mil,3384.41mil) on Top Layer And Track (324.016mil,3364.346mil)(349.016mil,3364.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R17-1(347.016mil,3384.41mil) on Top Layer And Track (324.016mil,3404.346mil)(349.016mil,3404.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R17-2(401.516mil,3384.346mil) on Top Layer And Track (399.016mil,3364.346mil)(424.016mil,3364.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R17-2(401.516mil,3384.346mil) on Top Layer And Track (399.016mil,3404.346mil)(424.016mil,3404.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R17-2(401.516mil,3384.346mil) on Top Layer And Track (424.016mil,3364.346mil)(424.016mil,3404.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R18-1(347.016mil,3052.778mil) on Top Layer And Track (324.016mil,3032.714mil)(324.016mil,3072.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad R18-1(347.016mil,3052.778mil) on Top Layer And Track (324.016mil,3032.714mil)(349.016mil,3032.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R18-1(347.016mil,3052.778mil) on Top Layer And Track (324.016mil,3072.714mil)(349.016mil,3072.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R18-2(401.516mil,3052.714mil) on Top Layer And Track (399.016mil,3032.714mil)(424.016mil,3032.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R18-2(401.516mil,3052.714mil) on Top Layer And Track (399.016mil,3072.714mil)(424.016mil,3072.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R18-2(401.516mil,3052.714mil) on Top Layer And Track (424.016mil,3032.714mil)(424.016mil,3072.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad R19-1(2816.714mil,1980.81mil) on Top Layer And Track (2796.778mil,1957.81mil)(2796.778mil,1982.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R19-1(2816.714mil,1980.81mil) on Top Layer And Track (2796.778mil,1957.81mil)(2836.778mil,1957.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R19-1(2816.714mil,1980.81mil) on Top Layer And Track (2836.778mil,1957.81mil)(2836.778mil,1982.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad R2-1(2647.662mil,2138.354mil) on Top Layer And Track (2627.726mil,2115.354mil)(2627.726mil,2140.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R2-1(2647.662mil,2138.354mil) on Top Layer And Track (2627.726mil,2115.354mil)(2667.726mil,2115.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R2-1(2647.662mil,2138.354mil) on Top Layer And Track (2667.726mil,2115.354mil)(2667.726mil,2140.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R2-2(2647.726mil,2192.854mil) on Top Layer And Track (2627.726mil,2190.354mil)(2627.726mil,2215.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R2-2(2647.726mil,2192.854mil) on Top Layer And Track (2627.726mil,2215.354mil)(2667.726mil,2215.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R2-2(2647.726mil,2192.854mil) on Top Layer And Track (2667.726mil,2190.354mil)(2667.726mil,2215.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad R22-1(1448.818mil,1303.708mil) on Top Layer And Track (1428.882mil,1280.708mil)(1428.882mil,1305.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R22-1(1448.818mil,1303.708mil) on Top Layer And Track (1428.882mil,1280.708mil)(1468.882mil,1280.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R22-1(1448.818mil,1303.708mil) on Top Layer And Track (1468.882mil,1280.708mil)(1468.882mil,1305.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R22-2(1448.882mil,1358.208mil) on Top Layer And Track (1428.882mil,1355.708mil)(1428.882mil,1380.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R22-2(1448.882mil,1358.208mil) on Top Layer And Track (1428.882mil,1380.708mil)(1468.882mil,1380.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R22-2(1448.882mil,1358.208mil) on Top Layer And Track (1468.882mil,1355.708mil)(1468.882mil,1380.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad R23-1(1602.362mil,1303.708mil) on Top Layer And Track (1582.426mil,1280.708mil)(1582.426mil,1305.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R23-1(1602.362mil,1303.708mil) on Top Layer And Track (1582.426mil,1280.708mil)(1622.426mil,1280.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R23-1(1602.362mil,1303.708mil) on Top Layer And Track (1622.426mil,1280.708mil)(1622.426mil,1305.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R23-2(1602.426mil,1358.208mil) on Top Layer And Track (1582.426mil,1355.708mil)(1582.426mil,1380.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R23-2(1602.426mil,1358.208mil) on Top Layer And Track (1582.426mil,1380.708mil)(1622.426mil,1380.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R23-2(1602.426mil,1358.208mil) on Top Layer And Track (1622.426mil,1355.708mil)(1622.426mil,1380.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad R24-1(1968.504mil,1520.246mil) on Top Layer And Track (1948.568mil,1497.246mil)(1948.568mil,1522.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R24-1(1968.504mil,1520.246mil) on Top Layer And Track (1948.568mil,1497.246mil)(1988.568mil,1497.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R24-1(1968.504mil,1520.246mil) on Top Layer And Track (1988.568mil,1497.246mil)(1988.568mil,1522.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R24-2(1968.568mil,1574.746mil) on Top Layer And Track (1948.568mil,1572.246mil)(1948.568mil,1597.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R24-2(1968.568mil,1574.746mil) on Top Layer And Track (1948.568mil,1597.246mil)(1988.568mil,1597.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R24-2(1968.568mil,1574.746mil) on Top Layer And Track (1988.568mil,1572.246mil)(1988.568mil,1597.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R25-1(2137.796mil,1571.094mil) on Top Layer And Track (2117.732mil,1569.094mil)(2117.732mil,1594.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R25-1(2137.796mil,1571.094mil) on Top Layer And Track (2117.732mil,1594.094mil)(2157.732mil,1594.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R25-1(2137.796mil,1571.094mil) on Top Layer And Track (2157.732mil,1569.094mil)(2157.732mil,1594.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R26-1(508.436mil,2708.662mil) on Top Layer And Track (485.436mil,2688.598mil)(485.436mil,2728.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad R26-1(508.436mil,2708.662mil) on Top Layer And Track (485.436mil,2688.598mil)(510.436mil,2688.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R26-1(508.436mil,2708.662mil) on Top Layer And Track (485.436mil,2728.598mil)(510.436mil,2728.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R26-2(562.936mil,2708.598mil) on Top Layer And Track (560.436mil,2688.598mil)(585.436mil,2688.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R26-2(562.936mil,2708.598mil) on Top Layer And Track (560.436mil,2728.598mil)(585.436mil,2728.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R26-2(562.936mil,2708.598mil) on Top Layer And Track (585.436mil,2688.598mil)(585.436mil,2728.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R27-1(512.372mil,2789.972mil) on Top Layer And Track (489.372mil,2769.908mil)(489.372mil,2809.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad R27-1(512.372mil,2789.972mil) on Top Layer And Track (489.372mil,2769.908mil)(514.372mil,2769.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R27-1(512.372mil,2789.972mil) on Top Layer And Track (489.372mil,2809.908mil)(514.372mil,2809.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R27-2(566.872mil,2789.908mil) on Top Layer And Track (564.372mil,2769.908mil)(589.372mil,2769.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R27-2(566.872mil,2789.908mil) on Top Layer And Track (564.372mil,2809.908mil)(589.372mil,2809.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R27-2(566.872mil,2789.908mil) on Top Layer And Track (589.372mil,2769.908mil)(589.372mil,2809.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R29-1(508.436mil,2492.124mil) on Top Layer And Track (485.436mil,2472.06mil)(485.436mil,2512.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad R29-1(508.436mil,2492.124mil) on Top Layer And Track (485.436mil,2472.06mil)(510.436mil,2472.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R29-1(508.436mil,2492.124mil) on Top Layer And Track (485.436mil,2512.06mil)(510.436mil,2512.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R29-2(562.936mil,2492.06mil) on Top Layer And Track (560.436mil,2472.06mil)(585.436mil,2472.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R29-2(562.936mil,2492.06mil) on Top Layer And Track (560.436mil,2512.06mil)(585.436mil,2512.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R29-2(562.936mil,2492.06mil) on Top Layer And Track (585.436mil,2472.06mil)(585.436mil,2512.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R30-1(508.436mil,2417.322mil) on Top Layer And Track (485.436mil,2397.258mil)(485.436mil,2437.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad R30-1(508.436mil,2417.322mil) on Top Layer And Track (485.436mil,2397.258mil)(510.436mil,2397.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R30-1(508.436mil,2417.322mil) on Top Layer And Track (485.436mil,2437.258mil)(510.436mil,2437.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R33-1(3163.42mil,4145.386mil) on Top Layer And Track (3143.356mil,4143.386mil)(3143.356mil,4168.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R33-1(3163.42mil,4145.386mil) on Top Layer And Track (3143.356mil,4168.386mil)(3183.356mil,4168.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R33-1(3163.42mil,4145.386mil) on Top Layer And Track (3183.356mil,4143.386mil)(3183.356mil,4168.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad R33-2(3163.356mil,4090.886mil) on Top Layer And Track (3143.356mil,4068.386mil)(3143.356mil,4093.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R33-2(3163.356mil,4090.886mil) on Top Layer And Track (3143.356mil,4068.386mil)(3183.356mil,4068.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R33-2(3163.356mil,4090.886mil) on Top Layer And Track (3183.356mil,4068.386mil)(3183.356mil,4093.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad R37-1(2827.144mil,4091.45mil) on Top Layer And Track (2807.208mil,4068.45mil)(2807.208mil,4093.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R37-1(2827.144mil,4091.45mil) on Top Layer And Track (2807.208mil,4068.45mil)(2847.208mil,4068.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R37-1(2827.144mil,4091.45mil) on Top Layer And Track (2847.208mil,4068.45mil)(2847.208mil,4093.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R37-2(2827.208mil,4145.95mil) on Top Layer And Track (2807.208mil,4143.45mil)(2807.208mil,4168.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R37-2(2827.208mil,4145.95mil) on Top Layer And Track (2807.208mil,4168.45mil)(2847.208mil,4168.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R37-2(2827.208mil,4145.95mil) on Top Layer And Track (2847.208mil,4143.45mil)(2847.208mil,4168.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R38-1(3628.424mil,3840.156mil) on Top Layer And Track (3626.424mil,3820.22mil)(3651.424mil,3820.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R38-1(3628.424mil,3840.156mil) on Top Layer And Track (3626.424mil,3860.22mil)(3651.424mil,3860.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R38-1(3628.424mil,3840.156mil) on Top Layer And Track (3651.424mil,3820.22mil)(3651.424mil,3860.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R38-2(3573.924mil,3840.22mil) on Top Layer And Track (3551.424mil,3820.22mil)(3551.424mil,3860.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad R38-2(3573.924mil,3840.22mil) on Top Layer And Track (3551.424mil,3820.22mil)(3576.424mil,3820.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R38-2(3573.924mil,3840.22mil) on Top Layer And Track (3551.424mil,3860.22mil)(3576.424mil,3860.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R43-1(508.434mil,2633.86mil) on Top Layer And Track (485.434mil,2613.796mil)(485.434mil,2653.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad R43-1(508.434mil,2633.86mil) on Top Layer And Track (485.434mil,2613.796mil)(510.434mil,2613.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R43-1(508.434mil,2633.86mil) on Top Layer And Track (485.434mil,2653.796mil)(510.434mil,2653.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R6-1(893.978mil,3243.536mil) on Top Layer And Track (873.914mil,3241.536mil)(873.914mil,3266.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-1(893.978mil,3243.536mil) on Top Layer And Track (873.914mil,3266.536mil)(913.914mil,3266.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R6-1(893.978mil,3243.536mil) on Top Layer And Track (913.914mil,3241.536mil)(913.914mil,3266.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Pad R6-2(893.914mil,3189.036mil) on Top Layer And Track (873.914mil,3166.536mil)(873.914mil,3191.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R6-2(893.914mil,3189.036mil) on Top Layer And Track (873.914mil,3166.536mil)(913.914mil,3166.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R6-2(893.914mil,3189.036mil) on Top Layer And Track (913.914mil,3166.536mil)(913.914mil,3191.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.874mil < 10mil) Between Pad RESET-1(3336.638mil,1637.008mil) on Multi-Layer And Track (3120.7mil,1637.008mil)(3295.732mil,1637.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.587mil < 10mil) Between Pad RESET-1(3336.638mil,1637.008mil) on Multi-Layer And Track (3335.732mil,1477.008mil)(3335.732mil,1597.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.874mil < 10mil) Between Pad RESET-2(3080.732mil,1437.008mil) on Multi-Layer And Track (3080.7mil,1477.008mil)(3080.7mil,1597.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.065mil < 10mil) Between Pad RESET-2(3080.732mil,1437.008mil) on Multi-Layer And Track (3120.7mil,1437.008mil)(3295.732mil,1437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.874mil < 10mil) Between Pad RESET-2(3336.638mil,1437.008mil) on Multi-Layer And Track (3120.7mil,1437.008mil)(3295.732mil,1437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.929mil < 10mil) Between Pad RESET-2(3336.638mil,1437.008mil) on Multi-Layer And Track (3335.732mil,1477.008mil)(3335.732mil,1597.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.21mil < 10mil) Between Pad U5-1(2623.242mil,3401.5mil) on Top Layer And Track (2605.18mil,3425.196mil)(2618.402mil,3411.972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.21mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad U5-13(2809.828mil,3448.892mil) on Top Layer And Track (2814.666mil,3438.42mil)(2827.89mil,3425.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.586mil < 10mil) Between Pad U5-18(2740.232mil,3518.49mil) on Top Layer And Track (2716.534mil,3536.552mil)(2729.758mil,3523.328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.586mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad U5-19(2692.838mil,3518.49mil) on Top Layer And Track (2703.312mil,3523.328mil)(2716.534mil,3536.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.607mil < 10mil) Between Pad U5-2(2637.16mil,3387.58mil) on Top Layer And Text "R40" (2536mil,3323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-3(2651.08mil,3373.662mil) on Top Layer And Text "R40" (2536mil,3323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.432mil < 10mil) Between Pad U5-4(2665mil,3359.742mil) on Top Layer And Text "R40" (2536mil,3323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.432mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad U5-6(2692.838mil,3331.902mil) on Top Layer And Track (2703.312mil,3327.064mil)(2716.534mil,3313.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Pad USB_SLAVE-7(2616.144mil,1084.49mil) on Top Layer And Track (2635.826mil,978.348mil)(2635.826mil,1029.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y1-1(2204.724mil,2444.882mil) on Top Layer And Track (2117.044mil,2483.066mil)(2153.812mil,2446.296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y1-1(2204.724mil,2444.882mil) on Top Layer And Track (2206.138mil,2393.97mil)(2242.908mil,2357.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad Y1-2(2466.354mil,2706.512mil) on Top Layer And Track (2433.826mil,2799.85mil)(2469.89mil,2763.788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y1-2(2466.354mil,2706.512mil) on Top Layer And Track (2522.922mil,2710.754mil)(2559.692mil,2673.986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.352mil < 10mil) Between Pad Y2-1(1975.36mil,2431.48mil) on Multi-Layer And Track (1996.574mil,2410.268mil)(2013.5mil,2393.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.352mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.352mil < 10mil) Between Pad Y2-2(1929.704mil,2385.826mil) on Multi-Layer And Track (1950.918mil,2364.612mil)(1968.29mil,2347.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.352mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.656mil < 10mil) Between Pad Y2-3(2184.332mil,2173.766mil) on Top Layer And Track (1952.256mil,2332.096mil)(2158.262mil,2126.088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.525mil < 10mil) Between Pad Y2-3(2184.332mil,2173.766mil) on Top Layer And Track (2028.256mil,2408.096mil)(2234.262mil,2202.088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.525mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.341mil < 10mil) Between Pad Y2-3(2184.332mil,2173.766mil) on Top Layer And Track (2158.262mil,2126.088mil)(2171.068mil,2113.282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.341mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.675mil < 10mil) Between Pad Y2-3(2184.332mil,2173.766mil) on Top Layer And Track (2171.068mil,2113.282mil)(2180.422mil,2113.282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.525mil < 10mil) Between Pad Y2-3(2184.332mil,2173.766mil) on Top Layer And Track (2234.262mil,2202.088mil)(2251.132mil,2185.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.525mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y3-1(1082.678mil,1732.284mil) on Top Layer And Track (1117.678mil,1643.284mil)(1117.678mil,1695.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y3-1(1082.678mil,1732.284mil) on Top Layer And Track (1117.678mil,1769.284mil)(1117.678mil,1821.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad Y3-2(712.678mil,1732.284mil) on Top Layer And Track (669.678mil,1643.284mil)(669.678mil,1694.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y3-2(712.678mil,1732.284mil) on Top Layer And Track (669.678mil,1769.284mil)(669.678mil,1821.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y4-2(2614.174mil,3003.938mil) on Top Layer And Track (2581.646mil,2910.598mil)(2618.416mil,2947.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad Y4-2(2614.174mil,3003.938mil) on Top Layer And Track (2671.45mil,3000.402mil)(2707.512mil,3036.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
Rule Violations :379

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.347mil < 10mil) Between Area Fill (2382.636mil,2002.874mil) (2412.636mil,2012.874mil) on Top Overlay And Text "C10" (2377.289mil,1968.504mil) on Top Overlay Silk Text to Silk Clearance [0.347mil]
   Violation between Silk To Silk Clearance Constraint: (6.389mil < 10mil) Between Text "5V" (257.165mil,2374.016mil) on Top Overlay And Track (127.166mil,2294.094mil)(327.166mil,2294.094mil) on Top Overlay Silk Text to Silk Clearance [6.389mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BL" (2079.547mil,4315.551mil) on Top Overlay And Text "BL" (2079.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "BL" (2079.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "BL" (2079.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (2377.289mil,1968.504mil) on Top Overlay And Track (2377.638mil,1957.874mil)(2377.638mil,1982.874mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.678mil < 10mil) Between Text "C10" (2377.289mil,1968.504mil) on Top Overlay And Track (2377.638mil,1957.874mil)(2417.638mil,1957.874mil) on Top Overlay Silk Text to Silk Clearance [4.678mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (2377.289mil,1968.504mil) on Top Overlay And Track (2377.638mil,2032.874mil)(2377.638mil,2057.874mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (2377.289mil,1968.504mil) on Top Overlay And Track (2377.638mil,2057.874mil)(2417.638mil,2057.874mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.929mil < 10mil) Between Text "C21" (2066.929mil,1401.575mil) on Top Overlay And Track (2113.922mil,1359.646mil)(2113.922mil,1384.646mil) on Top Overlay Silk Text to Silk Clearance [8.929mil]
   Violation between Silk To Silk Clearance Constraint: (8.929mil < 10mil) Between Text "C21" (2066.929mil,1401.575mil) on Top Overlay And Track (2113.922mil,1384.646mil)(2153.922mil,1384.646mil) on Top Overlay Silk Text to Silk Clearance [8.929mil]
   Violation between Silk To Silk Clearance Constraint: (8.929mil < 10mil) Between Text "C21" (2066.929mil,1401.575mil) on Top Overlay And Track (2153.922mil,1359.646mil)(2153.922mil,1384.646mil) on Top Overlay Silk Text to Silk Clearance [8.929mil]
   Violation between Silk To Silk Clearance Constraint: (6.773mil < 10mil) Between Text "C3" (2065.231mil,2099.126mil) on Top Overlay And Track (1952.256mil,2332.096mil)(2158.262mil,2126.088mil) on Top Overlay Silk Text to Silk Clearance [6.773mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "CLK" (2555.571mil,4566.968mil) on Top Overlay And Text "CLK" (2555.65mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "CLK" (2555.571mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "CLK" (2555.65mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "CS" (974.547mil,4315.551mil) on Top Overlay And Text "CS" (974.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "CS" (974.547mil,4315.551mil) on Top Overlay And Track (945.02mil,4354.918mil)(1046.596mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "CS" (974.626mil,4315.315mil) on Top Overlay And Track (945.02mil,4354.918mil)(1046.596mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D0" (1177.618mil,4566.968mil) on Top Overlay And Text "D0" (1177.697mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.262mil < 10mil) Between Text "D0" (1177.618mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.262mil]
   Violation between Silk To Silk Clearance Constraint: (4.026mil < 10mil) Between Text "D0" (1177.697mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.026mil]
   Violation between Silk To Silk Clearance Constraint: (6.389mil < 10mil) Between Text "D0" (157.165mil,2374.016mil) on Top Overlay And Track (127.166mil,2294.094mil)(327.166mil,2294.094mil) on Top Overlay Silk Text to Silk Clearance [6.389mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (1279.547mil,4315.551mil) on Top Overlay And Text "D1" (1279.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "D1" (1279.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "D1" (1279.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D10" (1659.902mil,4566.968mil) on Top Overlay And Text "D10" (1659.98mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "D10" (1659.902mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "D10" (1659.98mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D11" (1764.547mil,4315.551mil) on Top Overlay And Text "D11" (1764.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "D11" (1764.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "D11" (1764.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D12" (1763.248mil,4566.968mil) on Top Overlay And Text "D12" (1763.327mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "D12" (1763.248mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "D12" (1763.327mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (5.506mil < 10mil) Between Text "D13" (1861.752mil,4314.921mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.506mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D14" (1861.673mil,4566.968mil) on Top Overlay And Text "D14" (1861.752mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "D14" (1861.673mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "D14" (1861.752mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D15" (1964.547mil,4315.551mil) on Top Overlay And Text "D15" (1964.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "D15" (1964.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "D15" (1964.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (1276.043mil,4566.968mil) on Top Overlay And Text "D2" (1276.122mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "D2" (1276.043mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "D2" (1276.122mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (1374.547mil,4315.551mil) on Top Overlay And Text "D3" (1374.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "D3" (1374.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "D3" (1374.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D4" (1374.469mil,4566.968mil) on Top Overlay And Text "D4" (1374.547mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "D4" (1374.469mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "D4" (1374.547mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D5" (1474.547mil,4315.551mil) on Top Overlay And Text "D5" (1474.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "D5" (1474.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "D5" (1474.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D6" (1477.815mil,4566.968mil) on Top Overlay And Text "D6" (1477.894mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "D6" (1477.815mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "D6" (1477.894mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D7" (1569.547mil,4315.551mil) on Top Overlay And Text "D7" (1569.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "D7" (1569.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "D7" (1569.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D8" (1561.476mil,4566.968mil) on Top Overlay And Text "D8" (1561.555mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "D8" (1561.476mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "D8" (1561.555mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D9" (1669.547mil,4315.551mil) on Top Overlay And Text "D9" (1669.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "D9" (1669.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "D9" (1669.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "GND" (1960.099mil,4566.968mil) on Top Overlay And Text "GND" (1960.177mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "GND" (1960.099mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "GND" (1960.177mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "GND" (2156.949mil,4566.968mil) on Top Overlay And Text "GND" (2157.028mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "GND" (2156.949mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "GND" (2157.028mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "GND" (2254.547mil,4315.551mil) on Top Overlay And Text "GND" (2254.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "GND" (2254.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "GND" (2254.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "MISO" (2344.547mil,4315.551mil) on Top Overlay And Text "MISO" (2344.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.844mil < 10mil) Between Text "MISO" (2344.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.844mil]
   Violation between Silk To Silk Clearance Constraint: (5.081mil < 10mil) Between Text "MISO" (2344.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.081mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "MO" (2476.831mil,4566.968mil) on Top Overlay And Text "MO" (2476.91mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "MO" (2476.831mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "MO" (2476.91mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "MOSI" (2348.878mil,4566.968mil) on Top Overlay And Text "MOSI" (2348.957mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.94mil < 10mil) Between Text "MOSI" (2348.878mil,4566.968mil) on Top Overlay And Text "VDD" (2260.295mil,4566.968mil) on Top Overlay Silk Text to Silk Clearance [8.94mil]
   Violation between Silk To Silk Clearance Constraint: (8.861mil < 10mil) Between Text "MOSI" (2348.878mil,4566.968mil) on Top Overlay And Text "VDD" (2260.374mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [8.861mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "MOSI" (2348.878mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (9.019mil < 10mil) Between Text "MOSI" (2348.957mil,4566.732mil) on Top Overlay And Text "VDD" (2260.295mil,4566.968mil) on Top Overlay Silk Text to Silk Clearance [9.019mil]
   Violation between Silk To Silk Clearance Constraint: (8.94mil < 10mil) Between Text "MOSI" (2348.957mil,4566.732mil) on Top Overlay And Text "VDD" (2260.374mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [8.94mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "MOSI" (2348.957mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (5.793mil < 10mil) Between Text "PB14" (381.89mil,4133.858mil) on Top Overlay And Track (535.434mil,3610.236mil)(535.434mil,4625.984mil) on Top Overlay Silk Text to Silk Clearance [5.793mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PEN" (2459.547mil,4315.551mil) on Top Overlay And Text "PEN" (2459.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.844mil < 10mil) Between Text "PEN" (2459.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.844mil]
   Violation between Silk To Silk Clearance Constraint: (5.081mil < 10mil) Between Text "PEN" (2459.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.081mil]
   Violation between Silk To Silk Clearance Constraint: (8.165mil < 10mil) Between Text "R22" (1373.36mil,1377.953mil) on Top Overlay And Track (1428.882mil,1280.708mil)(1428.882mil,1305.708mil) on Top Overlay Silk Text to Silk Clearance [8.165mil]
   Violation between Silk To Silk Clearance Constraint: (8.165mil < 10mil) Between Text "R22" (1373.36mil,1377.953mil) on Top Overlay And Track (1428.882mil,1280.708mil)(1468.882mil,1280.708mil) on Top Overlay Silk Text to Silk Clearance [8.165mil]
   Violation between Silk To Silk Clearance Constraint: (8.165mil < 10mil) Between Text "R22" (1373.36mil,1377.953mil) on Top Overlay And Track (1428.882mil,1355.708mil)(1428.882mil,1380.708mil) on Top Overlay Silk Text to Silk Clearance [8.165mil]
   Violation between Silk To Silk Clearance Constraint: (8.398mil < 10mil) Between Text "R22" (1373.36mil,1377.953mil) on Top Overlay And Track (1428.882mil,1380.708mil)(1468.882mil,1380.708mil) on Top Overlay Silk Text to Silk Clearance [8.398mil]
   Violation between Silk To Silk Clearance Constraint: (2.898mil < 10mil) Between Text "R39" (3595.835mil,3465.011mil) on Bottom Overlay And Text "R42" (3713.685mil,3464.969mil) on Bottom Overlay Silk Text to Silk Clearance [2.898mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RD" (1074.272mil,4566.968mil) on Top Overlay And Text "RD" (1074.351mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "RD" (1074.272mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "RD" (1074.351mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RS" (975.847mil,4566.968mil) on Top Overlay And Text "RS" (975.925mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "RS" (975.847mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "RS" (975.925mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RST" (1159.547mil,4315.551mil) on Top Overlay And Text "RST" (1159.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "RST" (1159.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "RST" (1159.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TCS" (2559.547mil,4315.551mil) on Top Overlay And Text "TCS" (2559.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.844mil < 10mil) Between Text "TCS" (2559.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.844mil]
   Violation between Silk To Silk Clearance Constraint: (5.081mil < 10mil) Between Text "TCS" (2559.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.081mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VDD" (2058.524mil,4566.968mil) on Top Overlay And Text "VDD" (2058.603mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "VDD" (2058.524mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "VDD" (2058.603mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VDD" (2159.547mil,4315.551mil) on Top Overlay And Text "VDD" (2159.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "VDD" (2159.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "VDD" (2159.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VDD" (2260.295mil,4566.968mil) on Top Overlay And Text "VDD" (2260.374mil,4566.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.762mil < 10mil) Between Text "VDD" (2260.295mil,4566.968mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.762mil]
   Violation between Silk To Silk Clearance Constraint: (4.526mil < 10mil) Between Text "VDD" (2260.374mil,4566.732mil) on Top Overlay And Track (944.626mil,4555.706mil)(2644.626mil,4555.706mil) on Top Overlay Silk Text to Silk Clearance [4.526mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "WR" (1074.547mil,4315.551mil) on Top Overlay And Text "WR" (1074.626mil,4315.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.876mil < 10mil) Between Text "WR" (1074.547mil,4315.551mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [4.876mil]
   Violation between Silk To Silk Clearance Constraint: (5.112mil < 10mil) Between Text "WR" (1074.626mil,4315.315mil) on Top Overlay And Track (1042.264mil,4354.918mil)(2644.626mil,4354.918mil) on Top Overlay Silk Text to Silk Clearance [5.112mil]
Rule Violations :121

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00