Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[16:36:32.206249] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Thu Aug 08 16:36:32 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     3471
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[16:36:32.442376] Periodic Lic check successful
[16:36:32.442393] Feature usage summary:
[16:36:32.442394] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (18 seconds elapsed).

WARNING: This version of the tool is 685 days old.
@genus:root: 1> source ../scripts/genus_fm.tcl
Sourcing '../scripts/genus_fm.tcl' (Thu Aug 08 16:37:06 UTC 2024)...
#@ Begin verbose source ../scripts/genus_fm.tcl
@file(genus_fm.tcl) 2: set debug_file "debug.txt"
@file(genus_fm.tcl) 3: set design(TOPLEVEL) "proj_fm" 
@file(genus_fm.tcl) 4: set runtype "synthesis"
@file(genus_fm.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_fm.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_fm.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_fm.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 08/08/2024 16:37
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log36 and the command file is genus.cmd36
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 20: source ../inputs/$design(TOPLEVEL).defines -quiet
@file(genus_fm.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_fm.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_fm.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_fm.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_fm.tcl) 34: set df [open $debug_file a]
@file(genus_fm.tcl) 35: puts $df "\n******************************************"
@file(genus_fm.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_fm.tcl) 37: puts $df "******************************************"
@file(genus_fm.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_fm.tcl) 44: close $df
@file(genus_fm.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_fm.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_fm.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_fm.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 08/08/2024 16:37
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_fm.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_fm.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_fm.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 08/08/2024 16:37
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_fm.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_fm.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_fm.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_fm.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_fm.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
@file(genus_fm.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 08/08/2024 16:37
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_fm.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_fm.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_fm' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_fm' with default parameters value.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-479'.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N1457' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N1521' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N1826' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N1894' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N2297' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N2397' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N2800' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N2900' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N3303' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N3403' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N3806' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N3906' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N4309' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N4409' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N4812' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N4912' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N5491' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N5655' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N6234' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N6398' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-893'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '<<' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 65.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '<<' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 65.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'padded_fragment' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 47, column 24.
        : Some tools may not accept this HDL.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[0]' in module 'proj_fm'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[1]' in module 'proj_fm'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_fm'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.002s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       1 |       0 |         2.00 | 
---------------------------------------------------------
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 1 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_fm.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 08/08/2024 16:37
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_fm'

No empty modules in design 'proj_fm'

  Done Checking the design.
@file(genus_fm.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_fm.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_fm.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm...
%# Begin write_design (08/08 16:37:35, mem=4906.86M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:01, real = 00:03).
.
%# End write_design (08/08 16:37:38, total cpu=08:00:01, real=08:00:03, peak res=714.70M, current mem=4906.86M)
@file(genus_fm.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_fm.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj_fm.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_fm.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  04:37:39 pm
  Module:                 proj_fm
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_fm/out_rdata[0]
hnet:proj_fm/out_rdata[1]
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       2
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          2

@file(genus_fm.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_fm.tcl) 134: enics_default_cost_groups
@file(genus_fm.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_fm.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_fm': 'lp_clock_gating_min_flops' = 8
@file(genus_fm.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_fm': 'lp_clock_gating_style' = latch
@file(genus_fm.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 08/08/2024 16:37
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_fm.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_fm.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_fm.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_fm.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 08/08/2024 16:37
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_fm' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 4, runtime: 0.004s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.004s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       4 |         4.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         4.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       1 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         1.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         1.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 2
              Info: total 13 bmuxes found, 12 are converted to onehot form, and 1 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_fm':
          live_trim(5) 
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_fm'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_waddr_99_17' in design 'CDN_DP_region_0_0'.
	The following set of instances are flattened ( mux_waddr_99_17 mux_waddr_101_26 mux_52_25 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 4 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 264 
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_39...
        Done timing increment_unsigned_39.
      Timing csa_tree_41...
        Done timing csa_tree_41.
      Timing increment_unsigned_66_81...
        Done timing increment_unsigned_66_81.
      Timing csa_tree_93...
        Done timing csa_tree_93.
      Timing add_unsigned...
        Done timing add_unsigned.
      Timing csa_tree_100...
        Done timing csa_tree_100.
      Timing carry_gen...
        Done timing carry_gen.
      Timing csa_tree_135...
        Done timing csa_tree_135.
      Timing increment_unsigned_66_204...
        Done timing increment_unsigned_66_204.
      Timing increment_unsigned_66_245...
        Done timing increment_unsigned_66_245.
      Timing lt_unsigned_128_rtlopto_model_247...
        Done timing lt_unsigned_128_rtlopto_model_247.
      Timing lt_unsigned_rtlopto_model_248...
        Done timing lt_unsigned_rtlopto_model_248.
      Timing increment_unsigned_66_365...
        Done timing increment_unsigned_66_365.
      Timing increment_unsigned_66_412...
        Done timing increment_unsigned_66_412.
      Timing lt_unsigned_128_rtlopto_model_414...
        Done timing lt_unsigned_128_rtlopto_model_414.
      Timing lt_unsigned_rtlopto_model_415...
        Done timing lt_unsigned_rtlopto_model_415.
      Timing increment_unsigned_66_448...
        Done timing increment_unsigned_66_448.
      Timing lt_unsigned_128_rtlopto_model_450...
        Done timing lt_unsigned_128_rtlopto_model_450.
      Timing lt_unsigned_rtlopto_model_451...
        Done timing lt_unsigned_rtlopto_model_451.
      Timing increment_unsigned_66_568...
        Done timing increment_unsigned_66_568.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_fm: area: 5494759074 ,dp = 9 mux = 18 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_fm: area: 11052047412 ,dp = 6 mux = 18 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_fm: area: 4541187798 ,dp = 6 mux = 18 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_fm: area: 11052047412 ,dp = 6 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_fm: area: 4541187798 ,dp = 6 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_fm: area: 4541187798 ,dp = 6 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_fm: area: 11052047412 ,dp = 6 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in proj_fm: area: 4447393902 ,dp = 5 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_fm: area: 4447393902 ,dp = 5 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 4447393902.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       5494759074        11052047412         4541187798        11052047412         4541187798         4541187798        11052047412         4447393902  
##>            WNS          +152.70            +146.90            +146.90            +146.90            +146.90            +146.90            +146.90            +146.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             5494759074 (      )      152.70 (        )             0 (        )              
##> rewrite                        START             5494759074 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END             5588552970 ( +1.71)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START             5588552970 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END             5674530708 ( +1.54)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START             5916831606 ( +4.27)       59.90 (  -92.80)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             6252926400 ( +5.68)       73.60 (  +13.70)             0 (       0)           0  
##> rewrite                        START             6252926400 ( +0.00)       73.60 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             6338904138 ( +1.38)       73.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START             6338904138 ( +0.00)       73.60 (   +0.00)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END            32077512432 (+406.04)       73.60 (   +0.00)             0 (       0)           0  
##>                                  END            31061411892 (+465.29)      152.70 (   +0.00)             0 (       0)           1  
##>createMaxCarrySave              START            19563843474 (-37.02)      152.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            19563843474 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            19563843474 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            19563843474 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            19563843474 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            19563843474 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>                                  END            19563843474 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            19563843474 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17836472556 ( -8.83)      152.70 (   +0.00)             0 (       0)           0  
##>                                  END            17836472556 ( -8.83)      152.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>                                  END            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            17836472556 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17797391766 ( -0.22)      152.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            17797391766 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            17797391766 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            17797391766 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            17007959808 ( -4.44)      146.90 (   -5.80)             0 (       0)           0  
##>  fast_cse_elim                 START            17007959808 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            17007959808 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            17007959808 ( -4.44)      146.90 (   -5.80)             0 (       0)           0  
##> speculate_in_gdef              START            17007959808 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            17007959808 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            17007959808 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            17007959808 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            17007959808 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            17007959808 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            17007959808 ( -4.44)      146.90 (   -5.80)             0 (       0)           0  
##>context_based_simplify          START             4478658534 (-73.67)      146.90 (   +0.00)             0 (       0)              
##>                                  END             4447393902 ( -0.70)      146.90 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             4447393902 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END             4502107008 ( +1.23)      146.90 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             4502107008 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END             4502107008 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             4502107008 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             4502107008 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END             4502107008 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END             4502107008 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>create_score                    START             4447393902 ( -1.22)      146.90 (   +0.00)             0 (       0)              
##>                                  END             4447393902 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(2), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_fm'.
      Removing temporary intermediate hierarchies under proj_fm
Number of big hc bmuxes after = 2
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         1.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_fm'.
              Post blast muxes in design 'proj_fm'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 108 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'FMbuffers_reg[0][4][0]', 'FMbuffers_reg[0][4][1]', 
'FMbuffers_reg[0][5][0]', 'FMbuffers_reg[0][5][1]', 
'FMbuffers_reg[0][6][0]', 'FMbuffers_reg[0][6][1]', 
'FMbuffers_reg[0][7][0]', 'FMbuffers_reg[0][7][1]', 
'FMbuffers_reg[0][8][0]', 'FMbuffers_reg[0][8][1]', 
'FMbuffers_reg[0][9][0]', 'FMbuffers_reg[0][9][1]', 
'FMbuffers_reg[0][10][0]', 'FMbuffers_reg[0][10][1]', 
'FMbuffers_reg[0][11][0]', 'FMbuffers_reg[0][11][1]', 
'FMbuffers_reg[0][12][0]', 'FMbuffers_reg[0][12][1]', 
'FMbuffers_reg[0][13][0]', 'FMbuffers_reg[0][13][1]', 
'FMbuffers_reg[0][14][0]', 'FMbuffers_reg[0][14][1]', 
'FMbuffers_reg[0][15][0]', 'FMbuffers_reg[0][15][1]', 
'FMbuffers_reg[0][16][0]', 'FMbuffers_reg[0][16][1]', 
'FMbuffers_reg[0][17][0]', 'FMbuffers_reg[0][17][1]', 
'FMbuffers_reg[0][18][0]', 'FMbuffers_reg[0][18][1]', 
'FMbuffers_reg[0][19][0]', 'FMbuffers_reg[0][19][1]', 
'FMbuffers_reg[0][20][0]', 'FMbuffers_reg[0][20][1]', 
'FMbuffers_reg[0][21][0]', 'FMbuffers_reg[0][21][1]', 
'FMbuffers_reg[0][22][0]', 'FMbuffers_reg[0][22][1]', 
'FMbuffers_reg[0][23][0]', 'FMbuffers_reg[0][23][1]', 
'FMbuffers_reg[0][24][0]', 'FMbuffers_reg[0][24][1]', 
'FMbuffers_reg[0][25][0]', 'FMbuffers_reg[0][25][1]', 
'FMbuffers_reg[0][26][0]', 'FMbuffers_reg[0][26][1]', 
'FMbuffers_reg[0][27][0]', 'FMbuffers_reg[0][27][1]', 
'FMbuffers_reg[0][28][0]', 'FMbuffers_reg[0][28][1]', 
'FMbuffers_reg[0][29][0]', 'FMbuffers_reg[0][29][1]', 
'FMbuffers_reg[0][30][0]', 'FMbuffers_reg[0][30][1]', 
'FMbuffers_reg[1][4][0]', 'FMbuffers_reg[1][4][1]', 
'FMbuffers_reg[1][5][0]', 'FMbuffers_reg[1][5][1]', 
'FMbuffers_reg[1][6][0]', 'FMbuffers_reg[1][6][1]', 
'FMbuffers_reg[1][7][0]', 'FMbuffers_reg[1][7][1]', 
'FMbuffers_reg[1][8][0]', 'FMbuffers_reg[1][8][1]', 
'FMbuffers_reg[1][9][0]', 'FMbuffers_reg[1][9][1]', 
'FMbuffers_reg[1][10][0]', 'FMbuffers_reg[1][10][1]', 
'FMbuffers_reg[1][11][0]', 'FMbuffers_reg[1][11][1]', 
'FMbuffers_reg[1][12][0]', 'FMbuffers_reg[1][12][1]', 
'FMbuffers_reg[1][13][0]', 'FMbuffers_reg[1][13][1]', 
'FMbuffers_reg[1][14][0]', 'FMbuffers_reg[1][14][1]', 
'FMbuffers_reg[1][15][0]', 'FMbuffers_reg[1][15][1]', 
'FMbuffers_reg[1][16][0]', 'FMbuffers_reg[1][16][1]', 
'FMbuffers_reg[1][17][0]', 'FMbuffers_reg[1][17][1]', 
'FMbuffers_reg[1][18][0]', 'FMbuffers_reg[1][18][1]', 
'FMbuffers_reg[1][19][0]', 'FMbuffers_reg[1][19][1]', 
'FMbuffers_reg[1][20][0]', 'FMbuffers_reg[1][20][1]', 
'FMbuffers_reg[1][21][0]', 'FMbuffers_reg[1][21][1]', 
'FMbuffers_reg[1][22][0]', 'FMbuffers_reg[1][22][1]', 
'FMbuffers_reg[1][23][0]', 'FMbuffers_reg[1][23][1]', 
'FMbuffers_reg[1][24][0]', 'FMbuffers_reg[1][24][1]', 
'FMbuffers_reg[1][25][0]', 'FMbuffers_reg[1][25][1]', 
'FMbuffers_reg[1][26][0]', 'FMbuffers_reg[1][26][1]', 
'FMbuffers_reg[1][27][0]', 'FMbuffers_reg[1][27][1]', 
'FMbuffers_reg[1][28][0]', 'FMbuffers_reg[1][28][1]', 
'FMbuffers_reg[1][29][0]', 'FMbuffers_reg[1][29][1]', 
'FMbuffers_reg[1][30][0]', 'FMbuffers_reg[1][30][1]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_fm, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.010s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        10.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-479    |Info    |   32 |Constant relational expression.                 |
|             |        |      |A relational expression can evaluate to a       |
|             |        |      | constant when a variable is compared to a      |
|             |        |      | value which is outside the bounds of the       |
|             |        |      | variable.                                      |
| CDFG-738    |Info    |   25 |Common subexpression eliminated.                |
| CDFG-739    |Info    |   25 |Common subexpression kept.                      |
| CDFG-818    |Warning |    1 |Using default parameter value for module        |
|             |        |      | elaboration.                                   |
| CDFG-893    |Info    |   32 |Optimized the MUX created for array read /      |
|             |        |      | write or variable shifter.                     |
| CDFG2G-622  |Warning |    2 |Signal or variable has multiple drivers.        |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| CDFG2G-623  |Warning |    1 |Signal or variable has multiple drivers,        |
|             |        |      | including a constant driver.                   |
|             |        |      |Some tools may not accept this HDL.             |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |    1 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |    1 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| DPOPT-10    |Info    |    1 |Optimized a mux chain.                          |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved        |
|             |        |      | netlist point(s)                               |
|             |        |      | because they are involved in combinational     |
|             |        |      | loop(s)                                        |
|             |        |      | . To disable this, set the                     |
|             |        |      | 'cb_preserve_ports_nets' root attribute to     |
|             |        |      | 'false'.                                       |
| GB-6        |Info    |    2 |A datapath component has been ungrouped.        |
| GLO-32      |Info    |    1 |Deleting sequential instances not driving any   |
|             |        |      | primary outputs.                               |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so an instance does not drive any  |
|             |        |      | primary outputs anymore. To see the list of    |
|             |        |      | deleted sequential, set the                    |
|             |        |      | 'information_level' attribute to 2 or above.   |
|             |        |      | If the message is truncated set the message    |
|             |        |      | attribute 'truncate' to false to see the       |
|             |        |      | complete list.                                 |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message |
|             |        |      | to 10 if information_level is less than 9.     |
| LBR-412     |Info    |    3 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                 |
|             |        |      |The original design intent derived from the RTL |
|             |        |      | may no longer be available upon restoration.   |
| PHYS-106    |Warning |    2 |Site already defined before, duplicated site    |
|             |        |      | will be ignored.                               |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.       |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_52_49' of datapath component 'increment_unsigned_66_81'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_66_40' of datapath component 'increment_unsigned_61'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         26		100%
Total flip-flops                        26		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    20 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                      Type         Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)               <<<  launch                             0 R 
cb_seqi
  waddr_reg[1]/clk                                                    
  waddr_reg[1]/q          (u)  unmapped_d_flop       8 30.4           
cb_seqi/F_mux_waddr_99_17_g4_data0 
cb_parti2134/cb_seqi_F_mux_waddr_99_17_g4_data0 
  g2287/in_4                                                          
  g2287/z                 (u)  unmapped_nand5        6 22.2           
  g2270/in_0                                                          
  g2270/z                 (u)  unmapped_or2         10 37.0           
  g18/in_0                                                            
  g18/z                   (u)  unmapped_not          1  4.9           
cb_parti2134/out_wait 
out_wait                  <<<  interconnect                           
                               out port                               
(proj_fm.sdc_line_17_7_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                         1650 R 
                               uncertainty                            
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 503ps.
 
Cost Group 'in2out' target slack:    20 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                     Type       Fanout Load Arrival  
                                                    (fF)   (ps)   
------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)      ext delay                          
chg_idx                   (u)  in port            2 11.4          
cb_parti2134/chg_idx 
  g2270/in_1                                                      
  g2270/z                 (u)  unmapped_or2      10 38.0          
  g18/in_0                                                        
  g18/z                   (u)  unmapped_not       1  4.9          
cb_parti2134/out_wait 
out_wait                  <<<  interconnect                       
                               out port                           
(proj_fm.sdc_line_17_7_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                         
                               uncertainty                        
------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 622ps.
 
Cost Group 'reg2reg' target slack:    29 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                          
  waddr_reg[1]/q              (u)  unmapped_d_flop         8 30.4           
cb_seqi/F_mux_waddr_99_17_g4_data0 
cb_parti2134/cb_seqi_F_mux_waddr_99_17_g4_data0 
  g2287/in_4                                                                
  g2287/z                     (u)  unmapped_nand5          6 22.2           
  g2270/in_0                                                                
  g2270/z                     (u)  unmapped_or2           10 37.0           
  g2220/in_0                                                                
  g2220/z                     (u)  unmapped_or2            2  7.4           
  g2205/in_0                                                                
  g2205/z                     (u)  unmapped_complex2       1  3.7           
  g2206/in_2                                                                
  g2206/z                     (u)  unmapped_nand3         10 38.0           
cb_parti2134/cb_seqi_g2019_z 
cb_seqi/g2019_z 
  g2134/data1                                                               
  g2134/z                     (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                           1650 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 546ps.
 
Cost Group 'in2reg' target slack:    29 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
(proj_fm.sdc_line_15_3_1)          ext delay                                
chg_idx                       (u)  in port                 2 11.4           
cb_parti2134/chg_idx 
  g2270/in_1                                                                
  g2270/z                     (u)  unmapped_or2           10 38.0           
  g2220/in_0                                                                
  g2220/z                     (u)  unmapped_or2            2  7.6           
  g2205/in_0                                                                
  g2205/z                     (u)  unmapped_complex2       1  3.8           
  g2206/in_2                                                                
  g2206/z                     (u)  unmapped_nand3         10 37.0           
cb_parti2134/cb_seqi_g2019_z 
cb_seqi/g2019_z 
  g2135/data1                                                               
  g2135/z                     (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                           1650 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 666ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    26        100.0
Excluded from State Retention      26        100.0
    - Will not convert             26        100.0
      - Preserved                   0          0.0
      - Power intent excluded      26        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 13, CPU_Time 11.855870999999993
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) | 100.0(100.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) | 100.0(100.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       606      4474       716
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       129       837      1039
##>G:Misc                              13
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       13
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_fm' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 08/08/2024 16:38
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_fm' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) |  59.7( 61.9) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:08(00:00:08) |  40.3( 38.1) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) |  59.7( 61.9) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:08(00:00:08) |  40.3( 38.1) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    21 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                      Type         Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)               <<<  launch                             0 R 
cb_seqi
  waddr_reg[1]/clk                                                    
  waddr_reg[1]/q          (u)  unmapped_d_flop       7 26.6           
cb_seqi/g2287_in_4 
cb_parti2314/cb_seqi_g2287_in_4 
  g2359/in_4                                                          
  g2359/z                 (u)  unmapped_nand5        6 22.2           
  g2270/in_0                                                          
  g2270/z                 (u)  unmapped_or2         10 37.0           
cb_parti2314/cb_seqi_g2270_z 
g2315/in_0                                                            
g2315/z                   (u)  unmapped_not          1  4.9           
out_wait                  <<<  interconnect                           
                               out port                               
(proj_fm.sdc_line_17_7_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                         1650 R 
                               uncertainty                            
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 507ps.
 
Cost Group 'in2out' target slack:    21 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                     Type       Fanout Load Arrival  
                                                    (fF)   (ps)   
------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)      ext delay                          
chg_idx                   (u)  in port            2 11.4          
cb_parti2314/chg_idx 
  g2270/in_1                                                      
  g2270/z                 (u)  unmapped_or2      10 38.0          
cb_parti2314/cb_seqi_g2270_z 
g2315/in_0                                                        
g2315/z                   (u)  unmapped_not       1  4.9          
out_wait                  <<<  interconnect                       
                               out port                           
(proj_fm.sdc_line_17_7_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                         
                               uncertainty                        
------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 563ps.
 
Cost Group 'reg2reg' target slack:    29 ps
Target path end-point (Pin: FMbuffers_reg[1][3][1]/d)

            Pin                        Type          Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                         
  waddr_reg[1]/q             (u)  unmapped_d_flop         7 26.6           
cb_seqi/g2287_in_4 
cb_parti2314/cb_seqi_g2287_in_4 
  g2359/in_4                                                               
  g2359/z                    (u)  unmapped_nand5          6 22.2           
  g2270/in_0                                                               
  g2270/z                    (u)  unmapped_or2           10 37.0           
cb_parti2314/cb_seqi_g2270_z 
cb_seqi/g2270_z 
  g2220/in_0                                                               
  g2220/z                    (u)  unmapped_or2            2  7.4           
  g2376/in_1                                                               
  g2376/z                    (u)  unmapped_complex2       1  3.7           
  g2377/in_2                                                               
  g2377/z                    (u)  unmapped_nand3         10 38.0           
  g2416/data1                                                              
  g2416/z                    (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][3][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][3][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                           1650 R 
                                  uncertainty                              
---------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][3][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 555ps.
 
Cost Group 'in2reg' target slack:    29 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
(proj_fm.sdc_line_15_3_1)          ext delay                                
chg_idx                       (u)  in port                 2 11.4           
cb_parti2314/chg_idx 
  g2270/in_1                                                                
  g2270/z                     (u)  unmapped_or2           10 38.0           
cb_parti2314/cb_seqi_g2270_z 
cb_seqi/g2270_z 
  g2220/in_0                                                                
  g2220/z                     (u)  unmapped_or2            2  7.6           
  g2376/in_1                                                                
  g2376/z                     (u)  unmapped_complex2       1  3.8           
  g2377/in_2                                                                
  g2377/z                     (u)  unmapped_nand3         10 37.0           
  g2417/data1                                                               
  g2417/z                     (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                           1650 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 613ps.
 
Multi-threaded Technology Mapping (2 threads, 2 of 2 CPUs usable)
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                     Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)      ext delay                       +412     412 F 
chg_idx                        in port            2 10.0   55   +17     429 F 
cb_parti2314/chg_idx 
  g2422/A                                                        +0     429   
  g2422/Y                      OR2_X6M_A9TL      10 26.5   66  +129     558 F 
cb_parti2314/cb_seqi_g2270_z 
g2316/A                                                          +0     558   
g2316/Y                        INV_X2M_A9TL       1  4.9   49   +53     611 R 
out_wait                  <<<  interconnect                49    +0     611 R 
                               out port                          +0     611 R 
(proj_fm.sdc_line_17_7_1)      ext delay                       +412    1024 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              1650   
                               uncertainty                     -125    1525 R 
------------------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :     501ps 
Start-point  : chg_idx
End-point    : out_wait

          Pin                       Type         Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                    launch                                         0 R 
cb_seqi
  waddr_reg[0]/CK                                               0    +0       0 R 
  waddr_reg[0]/Q               SDFFRPQ_X4M_A9TL      12 31.2  122  +305     305 R 
cb_seqi/g2287_in_2 
cb_parti2314/cb_seqi_g2287_in_2 
  g2440/A                                                            +0     305   
  g2440/Y                      NAND2_X1A_A9TL         1  6.8  147  +125     430 F 
  g2430/A                                                            +0     430   
  g2430/Y                      OR4_X6M_A9TL           6 18.1   74  +155     585 F 
  g2422/B                                                            +0     585   
  g2422/Y                      OR2_X6M_A9TL          10 26.5   66  +144     728 F 
cb_parti2314/cb_seqi_g2270_z 
g2316/A                                                              +0     728   
g2316/Y                        INV_X2M_A9TL           1  4.9   49   +53     781 R 
out_wait                  <<<  interconnect                    49    +0     781 R 
                               out port                              +0     781 R 
(proj_fm.sdc_line_17_7_1)      ext delay                           +412    1194 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                                     1650 R 
                               uncertainty                         -125    1525 R 
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     331ps 
Start-point  : cb_seqi/waddr_reg[0]/CK
End-point    : out_wait

           Pin                       Type        Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                      launch                                       0 R 
(proj_fm.sdc_line_15_3_1)        ext delay                         +412     412 R 
chg_idx                          in port              2 10.3   60   +20     433 R 
cb_parti2314/chg_idx 
  g2422/A                                                            +0     433   
  g2422/Y                        OR2_X6M_A9TL        10 27.3   81  +117     550 R 
cb_parti2314/cb_seqi_g2270_z 
cb_seqi/g2270_z 
  g2575/B                                                            +0     550   
  g2575/Y                        NOR2_X1A_A9TL        2  6.2  114   +96     646 F 
  g2565/A1                                                           +0     646   
  g2565/Y                        AOI22_X1M_A9TL       1  4.8  200  +189     835 R 
  g2551/B0N                                                          +0     835   
  g2551/Y                        AO21B_X2M_A9TL      10 23.1  224  +189    1024 F 
  FMbuffers_reg[0][1][0]/D  <<<  SDFFQ_X1M_A9TL                      +0    1024   
  FMbuffers_reg[0][1][0]/CK      setup                          0  +226    1251 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                   1650 R 
                                 uncertainty                       -125    1525 R 
----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     274ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][1][0]/D

           Pin                        Type         Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                      launch                                         0 R 
cb_seqi
  waddr_reg[0]/CK                                                 0    +0       0 R 
  waddr_reg[0]/Q                 SDFFRPQ_X4M_A9TL      12 31.2  122  +305     305 R 
cb_seqi/g2287_in_2 
cb_parti2314/cb_seqi_g2287_in_2 
  g2440/A                                                              +0     305   
  g2440/Y                        NAND2_X1A_A9TL         1  6.8  147  +125     430 F 
  g2430/A                                                              +0     430   
  g2430/Y                        OR4_X6M_A9TL           6 18.1   74  +155     585 F 
  g2422/B                                                              +0     585   
  g2422/Y                        OR2_X6M_A9TL          10 26.5   66  +144     728 F 
cb_parti2314/cb_seqi_g2270_z 
cb_seqi/g2270_z 
  g2575/B                                                              +0     728   
  g2575/Y                        NOR2_X1A_A9TL          2  6.3  212  +158     886 R 
  g2565/A1                                                             +0     886   
  g2565/Y                        AOI22_X1M_A9TL         1  4.9  151  +158    1044 F 
  g2551/B0N                                                            +0    1044   
  g2551/Y                        AO21B_X2M_A9TL        10 23.1  188  +159    1203 R 
  FMbuffers_reg[0][1][0]/D  <<<  SDFFQ_X1M_A9TL                        +0    1203   
  FMbuffers_reg[0][1][0]/CK      setup                            0  +193    1396 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                     1650 R 
                                 uncertainty                         -125    1525 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :     129ps 
Start-point  : cb_seqi/waddr_reg[0]/CK
End-point    : cb_seqi/FMbuffers_reg[0][1][0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  644        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2reg                29      129              1650 
        in2reg                29      274              1650 
       reg2out                21      331              1650 
        in2out                21      501              1650 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:    14 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                       Type         Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)               <<<  launch                              0 R 
cb_seqi
  waddr_reg[0]/CK                                                      
  waddr_reg[0]/Q               SDFFRPQ_X4M_A9TL      12 31.2           
cb_seqi/g2287_in_2 
cb_parti2314/cb_seqi_g2287_in_2 
  g2440/A                                                              
  g2440/Y                      NAND2_X1A_A9TL         1  6.8           
  g2430/A                                                              
  g2430/Y                      OR4_X6M_A9TL           6 18.1           
  g2422/B                                                              
  g2422/Y                      OR2_X6M_A9TL          10 26.5           
cb_parti2314/cb_seqi_g2270_z 
g2316/A                                                                
g2316/Y                        INV_X2M_A9TL           1  4.9           
out_wait                  <<<  interconnect                            
                               out port                                
(proj_fm.sdc_line_17_7_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                          1650 R 
                               uncertainty                             
-----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[0]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 298ps.
 
Cost Group 'in2out' target slack:    14 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                     Type       Fanout Load Arrival  
                                                    (fF)   (ps)   
------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)      ext delay                          
chg_idx                        in port            2 10.0          
cb_parti2314/chg_idx 
  g2422/A                                                         
  g2422/Y                      OR2_X6M_A9TL      10 26.5          
cb_parti2314/cb_seqi_g2270_z 
g2316/A                                                           
g2316/Y                        INV_X2M_A9TL       1  4.9          
out_wait                  <<<  interconnect                       
                               out port                           
(proj_fm.sdc_line_17_7_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                         
                               uncertainty                        
------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

The global mapper estimates a slack for this path of 506ps.
 
Cost Group 'reg2reg' target slack:    18 ps
Target path end-point (Pin: FMbuffers_reg[1][31][0]/D (SDFFQ_X1M_A9TL/D))

            Pin                        Type         Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                  <<<  launch                              0 R 
cb_seqi
  waddr_reg[0]/CK                                                         
  waddr_reg[0]/Q                  SDFFRPQ_X4M_A9TL      12 31.2           
cb_seqi/g2287_in_2 
cb_parti2314/cb_seqi_g2287_in_2 
  g2440/A                                                                 
  g2440/Y                         NAND2_X1A_A9TL         1  6.8           
  g2430/A                                                                 
  g2430/Y                         OR4_X6M_A9TL           6 18.1           
  g2422/B                                                                 
  g2422/Y                         OR2_X6M_A9TL          10 26.5           
cb_parti2314/cb_seqi_g2270_z 
cb_seqi/g2270_z 
  g2575/B                                                                 
  g2575/Y                         NOR2_X1A_A9TL          2  6.3           
  g2565/A1                                                                
  g2565/Y                         AOI22_X1M_A9TL         1  4.9           
  g2551/B0N                                                               
  g2551/Y                         AO21B_X2M_A9TL        10 23.1           
  FMbuffers_reg[1][31][0]/D  <<<  SDFFQ_X1M_A9TL                          
  FMbuffers_reg[1][31][0]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                          1650 R 
                                  uncertainty                             
--------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[0]/CK
End-point    : cb_seqi/FMbuffers_reg[1][31][0]/D

The global mapper estimates a slack for this path of 96ps.
 
Cost Group 'in2reg' target slack:    18 ps
Target path end-point (Pin: FMbuffers_reg[1][31][0]/D (SDFFQ_X1M_A9TL/D))

            Pin                       Type        Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)                  <<<  launch                            0 R 
(proj_fm.sdc_line_15_3_1)         ext delay                             
chg_idx                           in port              2 10.3           
cb_parti2314/chg_idx 
  g2422/A                                                               
  g2422/Y                         OR2_X6M_A9TL        10 27.3           
cb_parti2314/cb_seqi_g2270_z 
cb_seqi/g2270_z 
  g2575/B                                                               
  g2575/Y                         NOR2_X1A_A9TL        2  6.2           
  g2565/A1                                                              
  g2565/Y                         AOI22_X1M_A9TL       1  4.8           
  g2551/B0N                                                             
  g2551/Y                         AO21B_X2M_A9TL      10 23.1           
  FMbuffers_reg[1][31][0]/D  <<<  SDFFQ_X1M_A9TL                        
  FMbuffers_reg[1][31][0]/CK      setup                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                        1650 R 
                                  uncertainty                           
------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][0]/D

The global mapper estimates a slack for this path of 276ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                     Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)      ext delay                       +412     412 R 
chg_idx                        in port            2  7.8   53   +16     428 R 
cb_parti2314/chg_idx 
  g2422/A                                                        +0     428   
  g2422/Y                      OR2_X3M_A9TL      10 24.7  130  +141     569 R 
cb_parti2314/cb_seqi_g2270_z 
g2316/A                                                          +0     569   
g2316/Y                        INV_X1B_A9TL       1  4.9  106  +106     675 F 
out_wait                  <<<  interconnect               106    +0     675 F 
                               out port                          +0     675 F 
(proj_fm.sdc_line_17_7_1)      ext delay                       +412    1088 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              1650   
                               uncertainty                     -125    1525 R 
------------------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :     437ps 
Start-point  : chg_idx
End-point    : out_wait

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                    launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                              0    +0       0 R 
  waddr_reg[3]/Q               DFFRPQ_X3M_A9TL       7 17.7  106  +320     320 R 
cb_seqi/g2287_in_1 
g2318/A                                                             +0     320   
g2318/Y                        INV_X1B_A9TL          1  4.8  100   +97     417 F 
cb_parti2314/cb_seqi_g2287_in_1_BAR 
  g2430/D                                                           +0     417   
  g2430/Y                      OR4_X3M_A9TL          6 15.7  106  +187     604 F 
  g2422/B                                                           +0     604   
  g2422/Y                      OR2_X3M_A9TL         10 24.0   96  +173     777 F 
cb_parti2314/cb_seqi_g2270_z 
g2316/A                                                             +0     777   
g2316/Y                        INV_X1B_A9TL          1  4.9   87   +86     863 R 
out_wait                  <<<  interconnect                   87    +0     863 R 
                               out port                             +0     863 R 
(proj_fm.sdc_line_17_7_1)      ext delay                          +412    1275 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                    1650 R 
                               uncertainty                        -125    1525 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     250ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

           Pin                       Type        Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                      launch                                       0 R 
(proj_fm.sdc_line_15_3_1)        ext delay                         +412     412 R 
chg_idx                          in port              2  7.8   53   +16     428 R 
cb_parti2314/chg_idx 
  g2422/A                                                            +0     428   
  g2422/Y                        OR2_X3M_A9TL        10 24.7  130  +141     569 R 
cb_parti2314/cb_seqi_g2270_z 
cb_seqi/g2270_z 
  g2575/B                                                            +0     569   
  g2575/Y                        NOR2_X1A_A9TL        2  6.2  122  +113     682 F 
  g2565/A1                                                           +0     682   
  g2565/Y                        AOI22_X1M_A9TL       1  4.8  202  +192     875 R 
  g2551/B0N                                                          +0     875   
  g2551/Y                        AO21B_X2M_A9TL      10 23.1  224  +189    1064 F 
  FMbuffers_reg[0][1][0]/D  <<<  SDFFQ_X1M_A9TL                      +0    1064   
  FMbuffers_reg[0][1][0]/CK      setup                          0  +226    1290 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                   1650 R 
                                 uncertainty                       -125    1525 R 
----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     235ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][1][0]/D

           Pin                       Type         Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                      launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                                0    +0       0 R 
  waddr_reg[3]/Q                 DFFRPQ_X3M_A9TL       7 17.7  106  +320     320 R 
cb_seqi/g2287_in_1 
g2318/A                                                               +0     320   
g2318/Y                          INV_X1B_A9TL          1  4.8  100   +97     417 F 
cb_parti2314/cb_seqi_g2287_in_1_BAR 
  g2430/D                                                             +0     417   
  g2430/Y                        OR4_X3M_A9TL          6 15.7  106  +187     604 F 
  g2422/B                                                             +0     604   
  g2422/Y                        OR2_X3M_A9TL         10 24.0   96  +173     777 F 
cb_parti2314/cb_seqi_g2270_z 
cb_seqi/g2270_z 
  g2575/B                                                             +0     777   
  g2575/Y                        NOR2_X1A_A9TL         2  6.3  216  +168     945 R 
  g2565/A1                                                            +0     945   
  g2565/Y                        AOI22_X1M_A9TL        1  4.9  151  +158    1103 F 
  g2551/B0N                                                           +0    1103   
  g2551/Y                        AO21B_X2M_A9TL       10 23.1  188  +160    1263 R 
  FMbuffers_reg[0][1][0]/D  <<<  SDFFQ_X1M_A9TL                       +0    1263   
  FMbuffers_reg[0][1][0]/CK      setup                           0  +193    1456 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                                    1650 R 
                                 uncertainty                        -125    1525 R 
-----------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :      69ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : cb_seqi/FMbuffers_reg[0][1][0]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |    4 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 609        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2reg                18       69              1650 
        in2reg                18      235              1650 
       reg2out                14      250              1650 
        in2out                14      437              1650 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    26        100.0
Excluded from State Retention      26        100.0
    - Will not convert             26        100.0
      - Preserved                   0          0.0
      - Power intent excluded      26        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 4.253731000000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) |  49.2( 50.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:08(00:00:08) |  33.2( 30.8) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:31) |  00:00:04(00:00:05) |  17.6( 19.2) |   16:38:13 (Aug08) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_fm/fv_map.fv.json' for netlist 'fv/proj_fm/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_fm/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_fm/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) |  45.4( 44.8) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:08(00:00:08) |  30.6( 27.6) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:31) |  00:00:04(00:00:05) |  16.3( 17.2) |   16:38:13 (Aug08) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) |  00:00:02(00:00:03) |   7.7( 10.3) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -5.999999999062311e-6
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) |  45.4( 44.8) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:08(00:00:08) |  30.6( 27.6) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:31) |  00:00:04(00:00:05) |  16.3( 17.2) |   16:38:13 (Aug08) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) |  00:00:02(00:00:03) |   7.7( 10.3) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) | -01:59:55(00:00:00) |  -0.0(  0.0) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_fm ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) |  45.4( 44.8) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:08(00:00:08) |  30.6( 27.6) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:31) |  00:00:04(00:00:05) |  16.3( 17.2) |   16:38:13 (Aug08) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) |  00:00:02(00:00:03) |   7.7( 10.3) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) | -01:59:55(00:00:00) |  -0.0(  0.0) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   606        0         0      3553        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  606        0         0      3553        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    606        0         0      3553        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 6.999350000000007
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) |  35.8( 36.1) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:08(00:00:08) |  24.2( 22.2) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:31) |  00:00:04(00:00:05) |  12.8( 13.9) |   16:38:13 (Aug08) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) |  00:00:02(00:00:03) |   6.0(  8.3) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) | -01:59:55(00:00:00) |  -0.0(  0.0) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:41) |  00:00:06(00:00:07) |  21.1( 19.4) |   16:38:23 (Aug08) |   1.04 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:37:47 (Aug08) |  716.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:11(00:00:13) |  35.8( 36.1) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:00 (Aug08) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:08(00:00:08) |  24.2( 22.2) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:08 (Aug08) |   1.03 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:31) |  00:00:04(00:00:05) |  12.8( 13.9) |   16:38:13 (Aug08) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) |  00:00:02(00:00:03) |   6.0(  8.3) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) | -01:59:55(00:00:00) |  -0.0(  0.0) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:16 (Aug08) |   1.04 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:41) |  00:00:06(00:00:07) |  21.1( 19.4) |   16:38:23 (Aug08) |   1.04 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:38:23 (Aug08) |   1.04 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       129       837      1033
##>M:Pre Cleanup                        0         -         -       129       837      1033
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -       102       440      1040
##>M:Const Prop                         0        68         0       102       440      1040
##>M:Cleanup                            7       107         0       101       435      1040
##>M:MBCI                               0         -         -       101       435      1040
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       15
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 08/08/2024 16:38
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_fm' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                   606        0         0      3553        0        0
-------------------------------------------------------------------------------
 const_prop                  606        0         0      1314        0        0
 simp_cc_inputs              593        0         0      1314        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  593        0         0      1314        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.           |
|         |        |      |The design should have 2 or more clock-gating       |
|         |        |      | instances for decloning.                           |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_fm.tcl) 186: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_fm.tcl) 187: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_fm.tcl) 196: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  04:38:24 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
proj_fm                  98    426.240   166.998      593.238 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  04:38:24 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                       
       Gate         Instances   Area                        Library                      
-----------------------------------------------------------------------------------------
AO21B_X2M_A9TL              2    7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X0P5M_A9TL            8   20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL              2    5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X16M_A9TL              1   12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2P5M_A9TL              1    2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X3M_A9TL             2   18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X4M_A9TL             2   20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL                4    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL                9    9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL                3    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X0P7B_A9TL            2    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL              1    1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              4    5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL              1    1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL            1    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X0P5A_A9TL            2    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4B_X1M_A9TL             7   20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL          1    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL              1    2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL             1    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P7B_A9TL             4    5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL               2    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X0P5M_A9TL           2    5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL              4    8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TR          2    5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL            1    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TL                1    3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TL                4   14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X3M_A9TL                1    6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFQ_X1M_A9TL             20  194.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQ_X3M_A9TL            1   12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQ_X4M_A9TL            1   12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
-----------------------------------------------------------------------------------------
total                      98  426.240                                                   


                    Library                    Instances   Area  Instances % 
-----------------------------------------------------------------------------
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c        96 421.200        98.0 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c         2   5.040         2.0 

                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential            26 258.480   60.6 
inverter              16  18.360    4.3 
buffer                 2  15.480    3.6 
logic                 54 133.920   31.4 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 98 426.240  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  04:38:24 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_fm

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  04:38:25 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops           26  100.00                         -  
 Register bank width too small      26  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                   26  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     26         26       0 (0.00%)    26 (100.00%) 
--------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  04:38:25 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule (violation total = 1314)
Pin                       Slew           Max     Violation
------------------------------------------------------------
g2586/A                   1007           350           657
  --> Other violations on net      657
g2413__5107/Y             1007           350           657
  --> Other violations on net      657


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  04:38:25 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others             426.24     100.00 
-------------------------------------
total              426.24     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  04:38:25 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
clk   1650.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out        433.0   0.0          0 
in2reg        230.2   0.0          0 
reg2out       285.0   0.0          0 
reg2reg       104.2   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             98 
Physical Instance count          0 
Sequential Instance Count       26 
Combinational Instance Count    72 
Hierarchical Instance Count      0 

Area
----
Cell Area                          426.240
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    426.240
Net Area                           166.998
Total Area (Cell+Physical+Net)     593.238

Max Fanout                         26 (clk)
Min Fanout                         1 (FMbuffers[rd_idx])
Average Fanout                     2.7
Terms to net ratio                 3.6698
Terms to instance ratio            3.9694
Runtime                            94.106388 seconds
Elapsed Runtime                    114 seconds
Genus peak memory usage            6894.07 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_fm.tcl) 205: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 08/08/2024 16:38
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 206: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_fm.db' for 'proj_fm' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_fm.tcl) 207: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_fm...
%# Begin write_design (08/08 16:38:26, mem=5224.60M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_fm.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_fm.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:07, real = 00:15).
.
%# End write_design (08/08 16:38:41, total cpu=08:00:07, real=08:00:15, peak res=1060.40M, current mem=5228.60M)
@file(genus_fm.tcl) 208: write_hdl > $design(postsyn_netlist)
@file(genus_fm.tcl) 209: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_fm.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 195s, ST: 105s, FG: 105s, CPU: 6.2%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.0G, phys peak: 1.0G}, SYS {load: 1.4, cpu: 2, total: 7.5G, free: 2.1G}
Abnormal exit.
Encountered a problem while exiting.
