INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sim_1/new/BRANCH_ADDR_GEN_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN_TB
