/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_1z;
  wire [41:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [37:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = in_data[86] | _00_;
  assign celloutsig_0_9z = celloutsig_0_1z[0] | celloutsig_0_1z[4];
  assign celloutsig_0_12z = celloutsig_0_7z | celloutsig_0_3z;
  reg [6:0] _05_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 7'h00;
    else _05_ <= in_data[92:86];
  assign { _00_, _01_[5:0] } = _05_;
  assign celloutsig_0_11z = celloutsig_0_1z / { 1'h1, celloutsig_0_4z[7:1] };
  assign celloutsig_0_2z = { in_data[93:72], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[45:6], in_data[0] };
  assign celloutsig_0_1z = in_data[69:62] / { 1'h1, in_data[5:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[81:77] >= in_data[83:79];
  assign celloutsig_1_1z = in_data[177:167] >= { in_data[114:105], celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[177:174], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z } >= { in_data[190:186], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_10z = in_data[140:135] >= { in_data[190:187], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_0z = ! in_data[126:115];
  assign celloutsig_0_10z = in_data[30:9] % { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_9z[28:27], celloutsig_1_8z, celloutsig_1_6z } | { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_13z = | celloutsig_0_11z[6:4];
  assign celloutsig_1_5z = | { in_data[168], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_3z = | { celloutsig_0_2z[19:13], celloutsig_0_0z };
  assign celloutsig_1_3z = ^ in_data[117:115];
  assign celloutsig_1_7z = ^ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_4z[9:1] >> { celloutsig_0_0z, _00_, _01_[5:0], celloutsig_0_9z };
  assign celloutsig_0_15z = celloutsig_0_2z[20:18] >> { celloutsig_0_10z[5], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_2z = { in_data[126], celloutsig_1_1z, celloutsig_1_0z } >> { in_data[110:109], celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[124:115], celloutsig_1_10z } >> { celloutsig_1_9z[35:29], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z } - { in_data[175:155], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_4z = { in_data[27:19], celloutsig_0_3z } ^ in_data[48:39];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } ^ { in_data[180:179], celloutsig_1_5z };
  assign _01_[6] = _00_;
  assign { out_data[138:128], out_data[101:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
