Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne18.ecn.purdue.edu, pid 6866
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/kite_medium_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/kite_medium_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_medium_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c67a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c6816a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c6896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c6946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c69c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c6266a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c62e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c6386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c6416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c6496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c6536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c65b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5e56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5ed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5ff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c60a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c6126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c61b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5a46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5ac6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5b66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5bf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c56d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c59b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c52c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c53f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c55a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4e46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4ed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4fe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c5226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4ab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4be6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4c86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4d16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4da6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c46c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c47e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c48f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4a16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c42b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd7c4336a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c43e390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c43edd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c447860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c44f2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c44fd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c4577b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c461240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c461c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3ea710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3f4198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3f4be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3fa668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c4040f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c404b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c40d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c416048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c416a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c420518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c420f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3aa9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3b0470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3b0eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3b9940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3c43c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3c4e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3cc898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3d6320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3d6d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3df7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c368278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c368cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c370748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c37b1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c37bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3836a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c38b128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c38bb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3955f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c39d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c39dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c327550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c327f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c332a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c33a4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c33aef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c343978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c34b400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c34be48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3558d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c35d358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c35dda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c2e5828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c2ee2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c2eecf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c2f8780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c302208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c302c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c30a6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7d3c1080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7d3c1b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c3195c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c2a3048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c2a3a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd7c2ac518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2ace48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2b30b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2b32e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2b3518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2b3748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2b3978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2b3ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2b3dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2c0048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2c0278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2c04a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2c06d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2c0908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2c0b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2c0d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd7c2c0f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7efd7c272eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7efd7c27b518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_medium_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_medium_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91091529378000 because a thread reached the max instruction count
