INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/FPGA_Class_4/FPGA_Class_4.srcs/sim_1/new/Binary_Shift_Example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_Shift_Example
