Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 10 16:46:29 2021
| Host         : ALEC-PC running 64-bit major release  (build 9200)
| Command      : report_drc -file zynq_interrupt_system_wrapper_drc_opted.rpt -pb zynq_interrupt_system_wrapper_drc_opted.pb -rpx zynq_interrupt_system_wrapper_drc_opted.rpx
| Design       : zynq_interrupt_system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

