# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = `cat TOPLEVEL.txt`

export PYTHONPATH := $(PWD)/../model:$(PYTHONPATH)

# MODULE is the basename of the Python test file
MODULE = test

# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim
