Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o G:/Lab405AD/Test_SCH_AR_RAD_tf_isim_beh.exe -prj G:/Lab405AD/Test_SCH_AR_RAD_tf_beh.prj work.Test_SCH_AR_RAD_tf work.glbl 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "G:/Lab405AD/AR_TXD.v" into library work
Analyzing Verilog file "G:/Lab405AD/AR_RXD.v" into library work
Analyzing Verilog file "G:/Lab405AD/Test_Sch_AR_RAD.v" into library work
Analyzing Verilog file "G:/Lab405AD/Test_SCH_AR_RAD_tf.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 64928 KB
Fuse CPU Usage: 390 ms
Compiling module AR_TXD
Compiling module AR_RXD
Compiling module Test_Sch_AR_RAD
Compiling module Test_SCH_AR_RAD_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable G:/Lab405AD/Test_SCH_AR_RAD_tf_isim_beh.exe
Fuse Memory Usage: 70300 KB
Fuse CPU Usage: 562 ms
