HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/49||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/51||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/53||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/55||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/57||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/59||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/63||TEMP_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb_MSS\TEMP_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||TEMP.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/77||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||TEMP.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/176||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CG133||@W:Object CI2CIl0I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/288||corei2creal.v(1038);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1038
Implementation;Synthesis||CG133||@W:Object CI2Cll0I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/289||corei2creal.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1041
Implementation;Synthesis||CG133||@W:Object CI2CI00I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/290||corei2creal.v(1047);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1047
Implementation;Synthesis||CG133||@W:Object CI2CO10I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/291||corei2creal.v(1053);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1053
Implementation;Synthesis||CG133||@W:Object CI2CI10I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/292||corei2creal.v(1056);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1056
Implementation;Synthesis||CG133||@W:Object CI2Cl10I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/293||corei2creal.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1059
Implementation;Synthesis||CG133||@W:Object CI2Cl11I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/294||corei2creal.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1106
Implementation;Synthesis||CG133||@W:Object CI2COOOl is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/295||corei2creal.v(1108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1108
Implementation;Synthesis||CG133||@W:Object CI2CIOOl is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/296||corei2creal.v(1111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1111
Implementation;Synthesis||CG133||@W:Object CI2ClOOl is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/297||corei2creal.v(1113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1113
Implementation;Synthesis||CL169||@W:Pruning unused register CI2ClllI[3:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/299||corei2creal.v(8759);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8759
Implementation;Synthesis||CL169||@W:Pruning unused register CI2ClIlI[6:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/300||corei2creal.v(8643);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8643
Implementation;Synthesis||CL169||@W:Pruning unused register CI2ClOlI[7:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/301||corei2creal.v(8512);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8512
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CIl1I. Make sure that there are no unused intermediate registers.||TEMP.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/302||corei2creal.v(3385);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/3385
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CO01I. Make sure that there are no unused intermediate registers.||TEMP.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/303||corei2creal.v(3385);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/3385
Implementation;Synthesis||CL169||@W:Pruning unused register CI2Cll1I. Make sure that there are no unused intermediate registers.||TEMP.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/304||corei2creal.v(3385);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/3385
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CI01I. Make sure that there are no unused intermediate registers.||TEMP.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/305||corei2creal.v(7015);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7015
Implementation;Synthesis||CL190||@W:Optimizing register bit CI2Cl01I to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/306||corei2creal.v(7015);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7015
Implementation;Synthesis||CL169||@W:Pruning unused register CI2Cl01I. Make sure that there are no unused intermediate registers.||TEMP.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/307||corei2creal.v(7015);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7015
Implementation;Synthesis||CG133||@W:Object CI2CI1 is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/309||corei2c.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/407
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CI0. Make sure that there are no unused intermediate registers.||TEMP.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/311||corei2c.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/537
Implementation;Synthesis||CL169||@W:Pruning unused register CI2Cl0. Make sure that there are no unused intermediate registers.||TEMP.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/312||corei2c.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/537
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CO0[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/313||corei2c.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/453
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/355||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/356||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/357||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/358||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/359||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/360||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/361||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/362||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/363||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/364||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/365||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/366||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/367||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/368||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/369||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/370||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/371||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/372||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/373||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/374||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/375||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/376||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/377||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/378||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/379||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/380||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||TEMP.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/381||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||TEMP.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/382||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/383||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/384||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||TEMP.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/385||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/395||TEMP_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/396||TEMP_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/397||TEMP_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/398||TEMP_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||TEMP.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/426||TEMP_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/433||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/434||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/435||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/436||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||TEMP.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/437||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||TEMP.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/444||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||TEMP.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/451||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||TEMP.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/458||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||TEMP.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/465||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||TEMP.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/475||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||TEMP.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/476||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||TEMP.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/477||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||TEMP.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/478||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||TEMP.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/479||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||TEMP.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/480||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||TEMP.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/481||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||TEMP.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/482||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||TEMP.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/483||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||TEMP.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/484||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||TEMP.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/485||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||TEMP.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/486||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||TEMP.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/487||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||TEMP.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/488||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||TEMP.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/489||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||TEMP.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/490||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||TEMP.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/491||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||TEMP.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/492||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||TEMP.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/493||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||TEMP.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/494||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||TEMP.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/495||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||TEMP.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/496||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||TEMP.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/497||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||TEMP.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/498||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||TEMP.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/499||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||TEMP.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/500||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||TEMP.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/501||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||TEMP.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/502||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||TEMP.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/503||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||TEMP.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/504||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||TEMP.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/505||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||TEMP.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/506||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||TEMP.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/507||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CI2Cl0lI.||TEMP.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/510||corei2creal.v(8331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8331
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CI2COO0I.||TEMP.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/520||corei2creal.v(7755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7755
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CI2CI1lI.||TEMP.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/530||corei2creal.v(5560);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/5560
Implementation;Synthesis||CL159||@N: Input pulse_215us is unused.||TEMP.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/541||corei2creal.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/88
Implementation;Synthesis||CL159||@N: Input seradr1apb0 is unused.||TEMP.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/542||corei2creal.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input SMBALERT_NI is unused.||TEMP.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/543||corei2creal.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input SMBSUS_NI is unused.||TEMP.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/544||corei2creal.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/155
Implementation;Synthesis||CL159||@N: Input BCLK is unused.||TEMP.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/547||corei2c.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||TEMP.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/550||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||TEMP.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/551||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||TEMP.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/552||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||TEMP.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/553||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||TEMP.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/554||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||TEMP.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/555||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||TEMP.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/556||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||TEMP.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/557||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||TEMP.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/558||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||TEMP.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/559||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||TEMP.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/560||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||TEMP.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/561||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||TEMP.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/562||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||TEMP.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/563||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||TEMP.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/564||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||TEMP.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/565||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||TEMP.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/566||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||TEMP.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/567||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||TEMP.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/568||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||TEMP.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/569||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||TEMP.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/570||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||TEMP.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/571||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||TEMP.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/572||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||TEMP.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/573||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||TEMP.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/574||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||TEMP.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/575||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||TEMP.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/576||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||TEMP.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/577||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||TEMP.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/578||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||TEMP.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/579||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||TEMP.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/580||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||TEMP.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/581||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||TEMP.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/582||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||TEMP.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/583||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||TEMP.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/584||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||TEMP.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/585||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||TEMP.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/586||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||TEMP.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/587||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||TEMP.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/588||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||TEMP.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/589||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||TEMP.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/590||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||TEMP.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/591||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||TEMP.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/592||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||TEMP.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/593||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||TEMP.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/594||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||TEMP.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/595||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||TEMP.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/596||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||TEMP.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/597||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance TEMP_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/741||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/748||temp_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/749||temp_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/750||temp_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/751||temp_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/752||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/753||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/754||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/755||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/756||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||TEMP.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/757||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/764||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/765||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/766||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/767||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/768||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/769||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/770||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/771||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/772||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/773||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/774||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/775||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TEMP.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/776||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TEMP.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/777||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TEMP.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/778||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TEMP.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/779||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/780||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/781||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/782||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/783||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/784||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/785||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/786||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/787||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist TEMP ||TEMP.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/788||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock TEMP_sb_0/CCC_0/GL0 due to black box TEMP_sb_0.CCC_0.CCC_INST ||TEMP.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/792||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||TEMP.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/817||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\libero_tests\CORE_I2C_TEMP\synthesis\TEMP_cck.rpt" .||TEMP.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/863||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/918||temp_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/919||temp_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/920||temp_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/921||temp_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance TEMP_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/922||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance TEMP_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/923||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/924||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/925||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BZ173||@N: ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z3(verilog)) mapped in logic.||TEMP.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/926||corei2creal.v(2566);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/2566
Implementation;Synthesis||BZ173||@N: ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z3(verilog)) mapped in logic.||TEMP.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/927||corei2creal.v(2566);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/2566
Implementation;Synthesis||MO106||@N: Found ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z3(verilog)) with 29 words by 5 bits.||TEMP.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/928||corei2creal.v(2566);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/2566
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[0] (in view: work.TEMP_sb(verilog)) mapped in logic.||TEMP.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/929||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_0.iPSELS_raw_2[0] (in view: work.TEMP_sb(verilog)) with 1 words by 1 bit.||TEMP.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/930||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/974||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[6] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/975||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif2_core (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/996||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif1_core (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/997||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif0_core (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/998||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/999||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1000||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1001||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1002||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1003||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1004||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1005||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1006||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1007||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1008||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1009||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1010||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1011||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1012||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1013||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1014||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.ddr_settled (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1015||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif3_core (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1016||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1017||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1018||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1019||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1020||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1021||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1022||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1023||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1024||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[5] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1025||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[4] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1026||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[3] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1027||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[2] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1028||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[1] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1029||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[0] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1030||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2CI1lI[7] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1031||corei2creal.v(5560);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/5560
Implementation;Synthesis||FP130||@N: Promoting Net TEMP_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_106 ||TEMP.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1041||null;null
Implementation;Synthesis||MT615||@N: Found clock TEMP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||TEMP.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1079||null;null
Implementation;Synthesis||MT615||@N: Found clock TEMP_sb_0/CCC_0/GL0 with period 40.00ns ||TEMP.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1080||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { TEMP_sb_0.CORERESETP_0.ddr_settled TEMP_sb_0.CORERESETP_0.count_ddr_enable TEMP_sb_0.CORERESETP_0.release_sdif*_core TEMP_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||TEMP.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1242||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { TEMP_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||TEMP.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1243||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { TEMP_sb_0.CORERESETP_0.MSS_HPMS_READY_int TEMP_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { TEMP_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||TEMP.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1244||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { TEMP_sb_0.CORERESETP_0.CONFIG1_DONE TEMP_sb_0.CORERESETP_0.CONFIG2_DONE TEMP_sb_0.CORERESETP_0.SDIF*_PERST_N TEMP_sb_0.CORERESETP_0.SDIF*_PSEL TEMP_sb_0.CORERESETP_0.SDIF*_PWRITE TEMP_sb_0.CORERESETP_0.SDIF*_PRDATA[*] TEMP_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT TEMP_sb_0.CORERESETP_0.SOFT_RESET_F2M TEMP_sb_0.CORERESETP_0.SOFT_M3_RESET TEMP_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||TEMP.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1245||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TEMP.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1246||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/13
Implementation;Place and Route;RootName:TEMP
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||TEMP_layout_log.log;liberoaction://open_report/file/TEMP_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:TEMP
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||TEMP_generateBitstream.log;liberoaction://open_report/file/TEMP_generateBitstream.log||(null);(null)
