// Seed: 304983744
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wor id_4
);
  assign id_4 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    input supply0 id_2,
    output supply0 id_3
);
  reg id_5;
  always
    repeat (id_0) begin : LABEL_0
      id_5 <= id_1;
      assert (1)
      else;
      $display(id_2, 1'b0, 1);
    end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_5 = 1;
  initial id_5 <= 1 - 1'b0;
endmodule
