// Seed: 3026004789
module module_0 (
    output supply0 id_0,
    output wor id_1,
    output uwire id_2
);
  wire id_4;
  assign module_1.type_23 = 0;
endmodule
module module_0 (
    output logic id_0,
    output wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    input wor module_1,
    input supply0 id_6,
    input wand id_7,
    input wand id_8
);
  tri0 id_10 = id_4;
  assign id_1  = id_4;
  assign id_10 = 1;
  wire id_11;
  assign id_3 = 1 ? id_4 : 1'b0;
  id_12 :
  assert property (@(posedge id_6) id_7 / 1)
  else $display;
  tri0 id_13 = id_4 % id_13;
  reg  id_14;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  wire id_15;
  xnor primCall (id_1, id_4, id_14, id_8, id_2, id_13, id_12, id_11, id_10, id_6);
  reg id_16, id_17, id_18 = 1'b0, id_19;
  wire id_20;
  initial id_0 = #id_21 id_16;
  assign id_14 = id_19;
endmodule
