{
  "design": {
    "design_info": {
      "boundary_crc": "0x985CBE93F118E5F0",
      "device": "xc7z007sclg400-1",
      "name": "Reaction_Time_Averager",
      "synth_flow_mode": "None",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "proc_sys_reset_0": "",
      "LSFR_0": "",
      "RTM_FSM_0": "",
      "stopwatch_ssd_driver_0": "",
      "ssd_mux_0": "",
      "ssd_dec_0": "",
      "Accumuator_0": "",
      "BCD_TO_BINARY_0": "",
      "BINARY_TO_BCD_0": "",
      "EXTRA_THICC_MUX_0": "",
      "Divider_0": "",
      "Debounce_RTM_0": "",
      "Debounce_RTM_1": "",
      "Debounce_RTM_2": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "HZ_Counter_0": ""
    },
    "ports": {
      "o_Anodes_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "o_Cathodes_0": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "o_Ready_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "i_CLK": {
        "type": "clk",
        "direction": "I"
      },
      "i_RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "o_T_NUM_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "i_Start_0": {
        "direction": "I"
      },
      "i_Terminate_0": {
        "direction": "I"
      },
      "i_React_0": {
        "direction": "I"
      }
    },
    "components": {
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Reaction_Time_Averager_proc_sys_reset_0_0"
      },
      "LSFR_0": {
        "vlnv": "xilinx.com:module_ref:LSFR:1.0",
        "xci_name": "Reaction_Time_Averager_LSFR_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LSFR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_RST": {
            "type": "rst",
            "direction": "I"
          },
          "i_EN": {
            "direction": "I"
          },
          "o_OUT": {
            "direction": "O",
            "left": "12",
            "right": "0"
          }
        }
      },
      "RTM_FSM_0": {
        "vlnv": "xilinx.com:module_ref:RTM_FSM:1.0",
        "xci_name": "Reaction_Time_Averager_RTM_FSM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RTM_FSM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK1KHZ": {
            "type": "clk",
            "direction": "I"
          },
          "i_RST": {
            "type": "rst",
            "direction": "I"
          },
          "i_CVAL": {
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "i_Start": {
            "direction": "I"
          },
          "i_Terminate": {
            "direction": "I"
          },
          "i_React": {
            "direction": "I"
          },
          "o_Ready": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "o_SWEN": {
            "direction": "O"
          },
          "o_ACC_EN": {
            "direction": "O"
          },
          "o_DONE": {
            "direction": "O"
          },
          "o_T_NUM": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "o_SRST": {
            "direction": "O"
          },
          "o_TRIAL_NUM": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "o_CEN": {
            "direction": "O"
          }
        }
      },
      "stopwatch_ssd_driver_0": {
        "vlnv": "xilinx.com:module_ref:stopwatch_ssd_driver:1.0",
        "xci_name": "Reaction_Time_Averager_stopwatch_ssd_driver_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stopwatch_ssd_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_SUBCLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_RST": {
            "type": "rst",
            "direction": "I"
          },
          "i_CLK_EN": {
            "direction": "I"
          },
          "i_SRST": {
            "direction": "I"
          },
          "o_Digit_1_val": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_Digit_2_val": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_Digit_3_val": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_Digit_4_val": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "ssd_mux_0": {
        "vlnv": "xilinx.com:module_ref:ssd_mux:1.0",
        "xci_name": "Reaction_Time_Averager_ssd_mux_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ssd_mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_Digit_1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Digit_2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Digit_3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Digit_4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "o_Out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_Anodes": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "ssd_dec_0": {
        "vlnv": "xilinx.com:module_ref:ssd_dec:1.0",
        "xci_name": "Reaction_Time_Averager_ssd_dec_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ssd_dec",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_Num": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "o_Cathodes": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "Accumuator_0": {
        "vlnv": "xilinx.com:module_ref:Accumuator:1.0",
        "xci_name": "Reaction_Time_Averager_Accumuator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Accumuator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_RST": {
            "type": "rst",
            "direction": "I"
          },
          "i_CLK_EN": {
            "direction": "I"
          },
          "i_DATA": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "o_OUT": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "BCD_TO_BINARY_0": {
        "vlnv": "xilinx.com:module_ref:BCD_TO_BINARY:1.0",
        "xci_name": "Reaction_Time_Averager_BCD_TO_BINARY_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BCD_TO_BINARY",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_Digit1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Digit2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Digit3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Digit4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "o_DATA": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "BINARY_TO_BCD_0": {
        "vlnv": "xilinx.com:module_ref:BINARY_TO_BCD:1.0",
        "xci_name": "Reaction_Time_Averager_BINARY_TO_BCD_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BINARY_TO_BCD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clock": {
            "type": "clk",
            "direction": "I"
          },
          "i_Binary": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "i_Start": {
            "direction": "I"
          },
          "o_BCD": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "EXTRA_THICC_MUX_0": {
        "vlnv": "xilinx.com:module_ref:EXTRA_THICC_MUX:1.0",
        "xci_name": "Reaction_Time_Averager_EXTRA_THICC_MUX_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "EXTRA_THICC_MUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_SW_Digit_1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_SW_Digit_2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_SW_Digit_3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_SW_Digit_4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_T_Digit_1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_T_Digit_2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_T_Digit_3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_T_Digit_4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Sel": {
            "direction": "I"
          },
          "o_Digit_1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_Digit_2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_Digit_3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_Digit_4": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Divider_0": {
        "vlnv": "xilinx.com:module_ref:Divider:1.0",
        "xci_name": "Reaction_Time_Averager_Divider_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_TC": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "i_DATA": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "o_OUT": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "Debounce_RTM_0": {
        "vlnv": "xilinx.com:module_ref:Debounce_RTM:1.0",
        "xci_name": "Reaction_Time_Averager_Debounce_RTM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Debounce_RTM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_RST": {
            "type": "rst",
            "direction": "I"
          },
          "i_Signal": {
            "direction": "I"
          },
          "o_Assert": {
            "direction": "O"
          }
        }
      },
      "Debounce_RTM_1": {
        "vlnv": "xilinx.com:module_ref:Debounce_RTM:1.0",
        "xci_name": "Reaction_Time_Averager_Debounce_RTM_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Debounce_RTM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_RST": {
            "type": "rst",
            "direction": "I"
          },
          "i_Signal": {
            "direction": "I"
          },
          "o_Assert": {
            "direction": "O"
          }
        }
      },
      "Debounce_RTM_2": {
        "vlnv": "xilinx.com:module_ref:Debounce_RTM:1.0",
        "xci_name": "Reaction_Time_Averager_Debounce_RTM_0_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Debounce_RTM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_RST": {
            "type": "rst",
            "direction": "I"
          },
          "i_Signal": {
            "direction": "I"
          },
          "o_Assert": {
            "direction": "O"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Reaction_Time_Averager_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Reaction_Time_Averager_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Reaction_Time_Averager_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Reaction_Time_Averager_xlslice_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "HZ_Counter_0": {
        "vlnv": "xilinx.com:module_ref:HZ_Counter:1.0",
        "xci_name": "Reaction_Time_Averager_HZ_Counter_0_0",
        "parameters": {
          "c_NUM": {
            "value": "50000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "HZ_Counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_RST": {
            "type": "rst",
            "direction": "I"
          },
          "o_CLK": {
            "type": "clk",
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "LSFR_0_o_OUT": {
        "ports": [
          "LSFR_0/o_OUT",
          "RTM_FSM_0/i_CVAL"
        ]
      },
      "RTM_FSM_0_o_CEN": {
        "ports": [
          "RTM_FSM_0/o_CEN",
          "LSFR_0/i_EN"
        ]
      },
      "ssd_mux_0_o_Out": {
        "ports": [
          "ssd_mux_0/o_Out",
          "ssd_dec_0/i_Num"
        ]
      },
      "stopwatch_ssd_driver_0_o_Digit_1_val": {
        "ports": [
          "stopwatch_ssd_driver_0/o_Digit_1_val",
          "BCD_TO_BINARY_0/i_Digit1",
          "EXTRA_THICC_MUX_0/i_SW_Digit_1"
        ]
      },
      "stopwatch_ssd_driver_0_o_Digit_2_val": {
        "ports": [
          "stopwatch_ssd_driver_0/o_Digit_2_val",
          "BCD_TO_BINARY_0/i_Digit2",
          "EXTRA_THICC_MUX_0/i_SW_Digit_2"
        ]
      },
      "stopwatch_ssd_driver_0_o_Digit_3_val": {
        "ports": [
          "stopwatch_ssd_driver_0/o_Digit_3_val",
          "BCD_TO_BINARY_0/i_Digit3",
          "EXTRA_THICC_MUX_0/i_SW_Digit_3"
        ]
      },
      "stopwatch_ssd_driver_0_o_Digit_4_val": {
        "ports": [
          "stopwatch_ssd_driver_0/o_Digit_4_val",
          "BCD_TO_BINARY_0/i_Digit4",
          "EXTRA_THICC_MUX_0/i_SW_Digit_4"
        ]
      },
      "ssd_mux_0_o_Anodes": {
        "ports": [
          "ssd_mux_0/o_Anodes",
          "o_Anodes_0"
        ]
      },
      "ssd_dec_0_o_Cathodes": {
        "ports": [
          "ssd_dec_0/o_Cathodes",
          "o_Cathodes_0"
        ]
      },
      "RTM_FSM_0_o_Ready": {
        "ports": [
          "RTM_FSM_0/o_Ready",
          "o_Ready_0"
        ]
      },
      "i_CLK_1": {
        "ports": [
          "i_CLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "LSFR_0/i_CLK",
          "ssd_dec_0/i_CLK",
          "Debounce_RTM_0/i_CLK",
          "Debounce_RTM_1/i_CLK",
          "Debounce_RTM_2/i_CLK",
          "HZ_Counter_0/i_CLK"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "LSFR_0/i_RST",
          "RTM_FSM_0/i_RST",
          "stopwatch_ssd_driver_0/i_RST",
          "Accumuator_0/i_RST",
          "Debounce_RTM_0/i_RST",
          "Debounce_RTM_1/i_RST",
          "Debounce_RTM_2/i_RST",
          "HZ_Counter_0/i_RST"
        ]
      },
      "i_RST_1": {
        "ports": [
          "i_RST",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "RTM_FSM_0_o_SWEN": {
        "ports": [
          "RTM_FSM_0/o_SWEN",
          "stopwatch_ssd_driver_0/i_CLK_EN"
        ]
      },
      "HZ_Counter_0_o_Out": {
        "ports": [
          "HZ_Counter_0/o_CLK",
          "RTM_FSM_0/i_CLK1KHZ",
          "stopwatch_ssd_driver_0/i_SUBCLK",
          "ssd_mux_0/i_CLK",
          "Accumuator_0/i_CLK",
          "BCD_TO_BINARY_0/i_CLK",
          "BINARY_TO_BCD_0/i_Clock",
          "EXTRA_THICC_MUX_0/i_CLK",
          "Divider_0/i_CLK"
        ]
      },
      "BCD_TO_BINARY_0_o_DATA": {
        "ports": [
          "BCD_TO_BINARY_0/o_DATA",
          "Accumuator_0/i_DATA"
        ]
      },
      "BINARY_TO_BCD_0_o_Digit1": {
        "ports": [
          "xlslice_0/Dout",
          "EXTRA_THICC_MUX_0/i_T_Digit_1"
        ]
      },
      "BINARY_TO_BCD_0_o_Digit2": {
        "ports": [
          "xlslice_1/Dout",
          "EXTRA_THICC_MUX_0/i_T_Digit_2"
        ]
      },
      "BINARY_TO_BCD_0_o_Digit3": {
        "ports": [
          "xlslice_2/Dout",
          "EXTRA_THICC_MUX_0/i_T_Digit_3"
        ]
      },
      "BINARY_TO_BCD_0_o_Digit4": {
        "ports": [
          "xlslice_3/Dout",
          "EXTRA_THICC_MUX_0/i_T_Digit_4"
        ]
      },
      "EXTRA_THICC_MUX_0_o_Digit_4": {
        "ports": [
          "EXTRA_THICC_MUX_0/o_Digit_4",
          "ssd_mux_0/i_Digit_4"
        ]
      },
      "EXTRA_THICC_MUX_0_o_Digit_3": {
        "ports": [
          "EXTRA_THICC_MUX_0/o_Digit_3",
          "ssd_mux_0/i_Digit_3"
        ]
      },
      "EXTRA_THICC_MUX_0_o_Digit_2": {
        "ports": [
          "EXTRA_THICC_MUX_0/o_Digit_2",
          "ssd_mux_0/i_Digit_2"
        ]
      },
      "EXTRA_THICC_MUX_0_o_Digit_1": {
        "ports": [
          "EXTRA_THICC_MUX_0/o_Digit_1",
          "ssd_mux_0/i_Digit_1"
        ]
      },
      "RTM_FSM_0_o_ACC_EN": {
        "ports": [
          "RTM_FSM_0/o_ACC_EN",
          "Accumuator_0/i_CLK_EN",
          "BINARY_TO_BCD_0/i_Start"
        ]
      },
      "RTM_FSM_0_o_DONE": {
        "ports": [
          "RTM_FSM_0/o_DONE",
          "EXTRA_THICC_MUX_0/i_Sel"
        ]
      },
      "RTM_FSM_0_o_T_NUM": {
        "ports": [
          "RTM_FSM_0/o_T_NUM",
          "o_T_NUM_0"
        ]
      },
      "BINARY_TO_BCD_0_o_BCD": {
        "ports": [
          "BINARY_TO_BCD_0/o_BCD",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_2/Din",
          "xlslice_3/Din"
        ]
      },
      "RTM_FSM_0_o_SRST": {
        "ports": [
          "RTM_FSM_0/o_SRST",
          "stopwatch_ssd_driver_0/i_SRST"
        ]
      },
      "Accumuator_0_o_OUT": {
        "ports": [
          "Accumuator_0/o_OUT",
          "Divider_0/i_DATA"
        ]
      },
      "Divider_0_o_OUT": {
        "ports": [
          "Divider_0/o_OUT",
          "BINARY_TO_BCD_0/i_Binary"
        ]
      },
      "RTM_FSM_0_o_TRIAL_NUM": {
        "ports": [
          "RTM_FSM_0/o_TRIAL_NUM",
          "Divider_0/i_TC"
        ]
      },
      "i_Start_0_1": {
        "ports": [
          "i_Start_0",
          "Debounce_RTM_0/i_Signal"
        ]
      },
      "i_Terminate_0_1": {
        "ports": [
          "i_Terminate_0",
          "Debounce_RTM_1/i_Signal"
        ]
      },
      "i_React_0_1": {
        "ports": [
          "i_React_0",
          "Debounce_RTM_2/i_Signal"
        ]
      },
      "Debounce_RTM_0_o_Assert": {
        "ports": [
          "Debounce_RTM_0/o_Assert",
          "RTM_FSM_0/i_Start"
        ]
      },
      "Debounce_RTM_1_o_Assert": {
        "ports": [
          "Debounce_RTM_1/o_Assert",
          "RTM_FSM_0/i_Terminate"
        ]
      },
      "Debounce_RTM_2_o_Assert": {
        "ports": [
          "Debounce_RTM_2/o_Assert",
          "RTM_FSM_0/i_React"
        ]
      }
    }
  }
}