{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.5",
   "Default View_TopLeft":"-186,28",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 7 -x 2070 -y 650 -defaultsOSRD
preplace port led_16bits -pg 1 -lvl 7 -x 2070 -y 60 -defaultsOSRD
preplace port dip_switches_16bits -pg 1 -lvl 7 -x 2070 -y 90 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 7 -x 2070 -y 300 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 950 -defaultsOSRD
preplace portBus sseg_an -pg 1 -lvl 7 -x 2070 -y 780 -defaultsOSRD
preplace portBus sseg -pg 1 -lvl 7 -x 2070 -y 810 -defaultsOSRD
preplace inst CORTEXM3_AXI_0 -pg 1 -lvl 3 -x 820 -y 490 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 970 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 1890 -y 660 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 1890 -y 80 -defaultsOSRD
preplace inst CORTEXM3_AXI_0_axi_periph -pg 1 -lvl 4 -x 1200 -y 570 -defaultsOSRD
preplace inst rst_clk_wiz_0 -pg 1 -lvl 2 -x 410 -y 890 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 1 -x 110 -y 280 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 410 -y 250 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 2 -x 410 -y 420 -defaultsOSRD
preplace inst CFGITCMEN -pg 1 -lvl 2 -x 410 -y 520 -defaultsOSRD
preplace inst axi_7seg_0 -pg 1 -lvl 6 -x 1890 -y 800 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 6 -x 1890 -y 340 -defaultsOSRD
preplace inst CORTEXM3_AXI_0_axi_mem -pg 1 -lvl 5 -x 1550 -y 450 -defaultsOSRD
preplace netloc CFGITCMEN_dout 1 2 1 620J 490n
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 1 3 230 350 NJ 350 1020
preplace netloc GND_0_dout 1 1 1 N 280
preplace netloc GND_1_dout 1 2 5 620 290 NJ 290 NJ 290 1750J 460 2040
preplace netloc axi_7seg_0_sseg 1 6 1 NJ 810
preplace netloc axi_7seg_0_sseg_an 1 6 1 2040J 780n
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 6 230 160 NJ 160 NJ 160 NJ 160 NJ 160 2050
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 6 230 340 590J 300 NJ 300 NJ 300 1700J 470 2030
preplace netloc axi_uartlite_0_interrupt 1 1 6 210 780 NJ 780 NJ 780 1350J 620 1740J 570 2030
preplace netloc clk_wiz_0_clk_out1 1 1 5 200 360 590 630 1040 370 1400 600 1720
preplace netloc clk_wiz_0_locked 1 1 6 210 790 NJ 790 NJ 790 1400J 630 1750J 580 2050
preplace netloc reset_1 1 0 2 20 1050 220
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 2 4 600 800 1050 770 1390 610 1730
preplace netloc sys_clock_1 1 0 1 NJ 980
preplace netloc xlconcat_0_dout 1 2 1 610 250n
preplace netloc clk_wiz_0_tick_clk 1 1 2 NJ 990 610
preplace netloc CORTEXM3_AXI_0_CM3_SYS_AXI3 1 3 1 N 430
preplace netloc CORTEXM3_AXI_0_axi_mem_M00_AXI 1 5 1 1710 300n
preplace netloc CORTEXM3_AXI_0_axi_periph_M01_AXI 1 4 2 1350 60 NJ
preplace netloc CORTEXM3_AXI_0_axi_periph_M02_AXI 1 4 2 1380 640 NJ
preplace netloc CORTEXM3_AXI_0_axi_periph_M03_AXI 1 4 2 1360 780 NJ
preplace netloc CORTEXM3_AXI_0_axi_periph_M04_AXI 1 4 2 1370 280 NJ
preplace netloc S00_AXI_1 1 3 2 1030 360 NJ
preplace netloc S01_AXI_1 1 4 1 1360 380n
preplace netloc axi_gpio_0_GPIO 1 6 1 NJ 60
preplace netloc axi_gpio_0_GPIO2 1 6 1 2050J 80n
preplace netloc axi_quad_spi_0_SPI_0 1 6 1 NJ 300
preplace netloc axi_uartlite_0_UART 1 6 1 NJ 650
levelinfo -pg 1 0 110 410 820 1200 1550 1890 2070
pagesize -pg 1 -db -bbox -sgen -110 0 2260 1060
"
}
{
   "da_axi4_cnt":"5",
   "da_clkrst_cnt":"1"
}
