{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732730278452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732730278453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:57:58 2024 " "Processing started: Wed Nov 27 14:57:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732730278453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732730278453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAD -c SAD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAD -c SAD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732730278453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732730278561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sad.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sad.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sad " "Found entity 1: tb_sad" {  } { { "tb_sad.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/tb_sad.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730278614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730278614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tree " "Found entity 1: sum_tree" {  } { { "sum_tree.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/sum_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730278615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730278615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "differences.v 1 1 " "Found 1 design units, including 1 entities, in source file differences.v" { { "Info" "ISGN_ENTITY_NAME" "1 differences " "Found entity 1: differences" {  } { { "differences.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/differences.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730278615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730278615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute " "Found entity 1: absolute" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730278616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730278616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAD.v 1 1 " "Found 1 design units, including 1 entities, in source file SAD.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAD " "Found entity 1: SAD" {  } { { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730278616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730278616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAD " "Elaborating entity \"SAD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732730278658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "differences differences:D " "Elaborating entity \"differences\" for hierarchy \"differences:D\"" {  } { { "SAD.v" "D" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732730278660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute absolute:A " "Elaborating entity \"absolute\" for hierarchy \"absolute:A\"" {  } { { "SAD.v" "A" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732730278661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(6) " "Verilog HDL assignment warning at absolute.v(6): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732730278662 "|SAD|absolute:A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(7) " "Verilog HDL assignment warning at absolute.v(7): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732730278662 "|SAD|absolute:A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(8) " "Verilog HDL assignment warning at absolute.v(8): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732730278662 "|SAD|absolute:A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(9) " "Verilog HDL assignment warning at absolute.v(9): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732730278662 "|SAD|absolute:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree sum_tree:S " "Elaborating entity \"sum_tree\" for hierarchy \"sum_tree:S\"" {  } { { "SAD.v" "S" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732730278662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732730278918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732730279039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732730279039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732730279068 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732730279068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732730279068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732730279068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732730279073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:57:59 2024 " "Processing ended: Wed Nov 27 14:57:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732730279073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732730279073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732730279073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732730279073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732730280107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732730280107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:57:59 2024 " "Processing started: Wed Nov 27 14:57:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732730280107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732730280107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAD -c SAD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAD -c SAD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732730280107 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732730280127 ""}
{ "Info" "0" "" "Project  = SAD" {  } {  } 0 0 "Project  = SAD" 0 0 "Fitter" 0 0 1732730280127 ""}
{ "Info" "0" "" "Revision = SAD" {  } {  } 0 0 "Revision = SAD" 0 0 "Fitter" 0 0 1732730280127 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732730280157 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "SAD EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design SAD" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1732730280375 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1732730280375 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1732730280393 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1732730280393 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732730280447 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732730280453 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732730280609 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732730280609 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 429 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732730280613 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 431 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732730280613 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 433 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732730280613 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 435 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732730280613 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 437 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732730280613 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732730280613 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732730280614 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 74 " "No exact pin location assignment(s) for 74 pins of 74 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[0\] " "Pin sad\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[0] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[1\] " "Pin sad\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[1] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[2\] " "Pin sad\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[2] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[3\] " "Pin sad\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[3] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[4\] " "Pin sad\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[4] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[5\] " "Pin sad\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[5] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[6\] " "Pin sad\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[6] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[7\] " "Pin sad\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[7] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[8\] " "Pin sad\[8\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[8] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad\[9\] " "Pin sad\[9\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad[9] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 4 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b10\[0\] " "Pin b10\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b10[0] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a10\[0\] " "Pin a10\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a10[0] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b10\[7\] " "Pin b10\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b10[7] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a10\[7\] " "Pin a10\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a10[7] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b10\[6\] " "Pin b10\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b10[6] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a10\[6\] " "Pin a10\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a10[6] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b10\[5\] " "Pin b10\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b10[5] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a10\[5\] " "Pin a10\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a10[5] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b10\[4\] " "Pin b10\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b10[4] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a10\[4\] " "Pin a10\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a10[4] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b10\[3\] " "Pin b10\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b10[3] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a10\[3\] " "Pin a10\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a10[3] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b10\[2\] " "Pin b10\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b10[2] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a10\[2\] " "Pin a10\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a10[2] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b10\[1\] " "Pin b10\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b10[1] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a10\[1\] " "Pin a10\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a10[1] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b11\[0\] " "Pin b11\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b11[0] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b11[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a11\[0\] " "Pin a11\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a11[0] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a11[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b11\[7\] " "Pin b11\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b11[7] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b11[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a11\[7\] " "Pin a11\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a11[7] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a11[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b11\[6\] " "Pin b11\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b11[6] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b11[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a11\[6\] " "Pin a11\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a11[6] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a11[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b11\[5\] " "Pin b11\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b11[5] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b11[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a11\[5\] " "Pin a11\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a11[5] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a11[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b11\[4\] " "Pin b11\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b11[4] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b11[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a11\[4\] " "Pin a11\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a11[4] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a11[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b11\[3\] " "Pin b11\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b11[3] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b11[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a11\[3\] " "Pin a11\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a11[3] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a11[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b11\[2\] " "Pin b11\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b11[2] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b11[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a11\[2\] " "Pin a11\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a11[2] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a11[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b11\[1\] " "Pin b11\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b11[1] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b11[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a11\[1\] " "Pin a11\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a11[1] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a11[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b00\[0\] " "Pin b00\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b00[0] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b00[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a00\[0\] " "Pin a00\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a00[0] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a00[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b00\[7\] " "Pin b00\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b00[7] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b00[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a00\[7\] " "Pin a00\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a00[7] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a00[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b00\[6\] " "Pin b00\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b00[6] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b00[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a00\[6\] " "Pin a00\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a00[6] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a00[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b00\[5\] " "Pin b00\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b00[5] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b00[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a00\[5\] " "Pin a00\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a00[5] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a00[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b00\[4\] " "Pin b00\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b00[4] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b00[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a00\[4\] " "Pin a00\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a00[4] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a00[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b00\[3\] " "Pin b00\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b00[3] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a00\[3\] " "Pin a00\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a00[3] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b00\[2\] " "Pin b00\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b00[2] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b00[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a00\[2\] " "Pin a00\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a00[2] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a00[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b00\[1\] " "Pin b00\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b00[1] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b00[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a00\[1\] " "Pin a00\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a00[1] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a00[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b01\[0\] " "Pin b01\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b01[0] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b01[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a01\[0\] " "Pin a01\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a01[0] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a01[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b01\[7\] " "Pin b01\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b01[7] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b01[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a01\[7\] " "Pin a01\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a01[7] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a01[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b01\[6\] " "Pin b01\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b01[6] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b01[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a01\[6\] " "Pin a01\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a01[6] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a01[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b01\[5\] " "Pin b01\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b01[5] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b01[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a01\[5\] " "Pin a01\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a01[5] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a01[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b01\[4\] " "Pin b01\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b01[4] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b01[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a01\[4\] " "Pin a01\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a01[4] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a01[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b01\[3\] " "Pin b01\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b01[3] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b01[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a01\[3\] " "Pin a01\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a01[3] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a01[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b01\[2\] " "Pin b01\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b01[2] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b01[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a01\[2\] " "Pin a01\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a01[2] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a01[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b01\[1\] " "Pin b01\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b01[1] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b01[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a01\[1\] " "Pin a01\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a01[1] } } } { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a01[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732730280802 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1732730280802 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAD.sdc " "Synopsys Design Constraints File file not found: 'SAD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732730280984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732730280984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1732730280985 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1732730280985 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732730280986 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1732730280986 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732730280986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732730280988 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732730280988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732730280988 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732730280989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732730280989 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732730280989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732730280989 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732730280990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732730280990 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732730280990 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732730280990 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "74 unused 2.5V 64 10 0 " "Number of I/O pins in group: 74 (unused VREF, 2.5V VCCIO, 64 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1732730280991 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1732730280991 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732730280991 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732730280992 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1732730280992 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732730280992 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732730281017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732730281775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732730281820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732730281824 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732730282038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732730282038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732730282284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X26_Y0 X38_Y9 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X26_Y0 to location X38_Y9" {  } { { "loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X26_Y0 to location X38_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X26_Y0 to location X38_Y9"} 26 0 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732730282705 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732730282705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732730282743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732730282743 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1732730282743 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732730282743 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732730282750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732730282805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732730282943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732730282994 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732730283124 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732730283367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/output_files/SAD.fit.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/SAD_modules/output_files/SAD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732730283583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732730283752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:58:03 2024 " "Processing ended: Wed Nov 27 14:58:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732730283752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732730283752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732730283752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732730283752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732730285419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732730285420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:58:05 2024 " "Processing started: Wed Nov 27 14:58:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732730285420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732730285420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAD -c SAD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAD -c SAD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732730285420 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732730286105 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732730286124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732730286330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:58:06 2024 " "Processing ended: Wed Nov 27 14:58:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732730286330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732730286330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732730286330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732730286330 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732730286379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732730287402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732730287403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:58:07 2024 " "Processing started: Wed Nov 27 14:58:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732730287403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732730287403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAD -c SAD " "Command: quartus_sta SAD -c SAD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732730287403 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1732730287425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732730287490 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1732730287514 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1732730287514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAD.sdc " "Synopsys Design Constraints File file not found: 'SAD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1732730287686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732730287686 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732730287686 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1732730287687 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1732730287687 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1732730287687 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1732730287687 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1732730287690 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1732730287691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730287691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730287693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730287693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730287693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730287694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730287694 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732730287725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1732730287742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1732730288009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732730288023 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732730288024 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1732730288024 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1732730288024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288032 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732730288064 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732730288185 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732730288185 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1732730288185 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1732730288185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732730288198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732730288564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732730288565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732730288615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:58:08 2024 " "Processing ended: Wed Nov 27 14:58:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732730288615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732730288615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732730288615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732730288615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732730290408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732730290409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:58:10 2024 " "Processing started: Wed Nov 27 14:58:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732730290409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732730290409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SAD -c SAD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SAD -c SAD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732730290409 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_6_1200mv_85c_slow.vo /home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/ simulation " "Generated file SAD_6_1200mv_85c_slow.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732730290642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_6_1200mv_0c_slow.vo /home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/ simulation " "Generated file SAD_6_1200mv_0c_slow.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732730290665 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_min_1200mv_0c_fast.vo /home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/ simulation " "Generated file SAD_min_1200mv_0c_fast.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732730290688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD.vo /home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/ simulation " "Generated file SAD.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732730290710 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_6_1200mv_85c_v_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/ simulation " "Generated file SAD_6_1200mv_85c_v_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732730290731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_6_1200mv_0c_v_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/ simulation " "Generated file SAD_6_1200mv_0c_v_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732730290750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_min_1200mv_0c_v_fast.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/ simulation " "Generated file SAD_min_1200mv_0c_v_fast.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732730290769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_v.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/ simulation " "Generated file SAD_v.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732730290788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732730290811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:58:10 2024 " "Processing ended: Wed Nov 27 14:58:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732730290811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732730290811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732730290811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732730290811 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732730291362 ""}
