Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 609356f1b9f14684b661b8913bb3ad88 --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:891]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'div' [C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top.sv:649]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 20 for port 'p_gain' [C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top.sv:653]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v:804]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:503]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" Line 13. Module red_pitaya_pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" Line 13. Module red_pitaya_pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" Line 13. Module red_pitaya_pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" Line 13. Module red_pitaya_pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" Line 13. Module red_pitaya_pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" Line 13. Module red_pitaya_pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" Line 13. Module red_pitaya_pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" Line 13. Module red_pitaya_pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.system_xadc_0_ipif_pkg
Compiling package xil_defaultlib.system_xadc_0_proc_common_pkg
Compiling package xil_defaultlib.system_xadc_0_family_support
Compiling package ieee.std_logic_signed
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.sys_bus_if_default
Compiling module xil_defaultlib.gpio_if(DW=32'b011000)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module xil_defaultlib.red_pitaya_pll
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.axi4_if(IW=32'b01100)
Compiling module xil_defaultlib.axi_master(IW=6)
Compiling module xil_defaultlib.axi4_slave(DW=32'b0100000,IW=32'...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.system_axi_protocol_converter_0_...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_proc_sys_reset_0_arch of entity xil_defaultlib.system_proc_sys_reset_0 [system_proc_sys_reset_0_default]
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.system_processing_system7_0
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_interrupt_control [\system_xadc_0_interrupt_control...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=5,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=1,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_address_decoder [\system_xadc_0_address_decoder(c...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_slave_attachment [\system_xadc_0_slave_attachment(...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_lite_ipif [\system_xadc_0_axi_lite_ipif(c_s...]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_41="1000000100000000"...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_xadc_core_drp [\system_xadc_0_xadc_core_drp(c_s...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_soft_reset [\system_xadc_0_soft_reset(c_rese...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_xadc [\system_xadc_0_axi_xadc(1,22)(1,...]
Compiling module xil_defaultlib.system_xadc_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_xlconstant_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.red_pitaya_ps(gpio=gpio_if(DW=32...
Compiling module xil_defaultlib.sys_bus_interconnect(SN=32'b0100...
Compiling module xil_defaultlib.sys_bus_stub(bus=sys_bus_if_defa...
Compiling module xil_defaultlib.red_pitaya_ams
Compiling module xil_defaultlib.red_pitaya_pwm
Compiling module xil_defaultlib.FunctionGen
Compiling module xil_defaultlib.Calibration
Compiling module xil_defaultlib.FunctionGen0
Compiling module xil_defaultlib.lowPassFilter(SIGNAL_WIDTH=28)
Compiling module xil_defaultlib.LockInAmplifier
Compiling module xil_defaultlib.PIDController
Compiling module xil_defaultlib.mux_16
Compiling module xil_defaultlib.OutputClamp
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.DNA_PORT(SIM_DNA_VALUE=57'b01000...
Compiling module xil_defaultlib.red_pitaya_hk
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.red_pitaya_dfilt1
Compiling module xil_defaultlib.div_add_sub_rad2(XDW=32,YDW=17)
Compiling module xil_defaultlib.divide(XDW=32,XDWW=6,YDW=17,PIPE...
Compiling module xil_defaultlib.axi_wr_fifo(FW=8)
Compiling module xil_defaultlib.red_pitaya_scope
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL18_I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",IN...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",TRI...
Compiling module xil_defaultlib.red_pitaya_daisy_tx
Compiling module unisims_ver.IBUFDS(IOSTANDARD="DIFF_SSTL18_I...
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR(BUFR_DIVIDE="2")
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module xil_defaultlib.red_pitaya_daisy_rx
Compiling module xil_defaultlib.red_pitaya_daisy_test
Compiling module xil_defaultlib.red_pitaya_daisy
Compiling module xil_defaultlib.red_pitaya_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot red_pitaya_top_behav
