VHDL Structural Design Lab â€” NPTEL Digital Circuits Workshop (IIT Bombay, 2025)
This repository contains a collection of digital logic designs developed by me using structural modeling in VHDL, as part of the NPTEL Digital Circuits Workshop conducted by Wadhwani Electronics Laboratory, IIT Bombay.

Each design folder includes:

âœ… Structural VHDL code (original)

ğŸ§ª Generic self-checking testbench

ğŸ“„ Tracefile for verification

ğŸ“ Synthesized schematic (PDF)

ğŸ“˜ README with design and simulation details

âš ï¸ Disclaimer: While all VHDL designs are authored by me, the testbench, DUT, and tracefiles were provided by Wadhwani Electronics Laboratory, IIT Bombay for academic evaluation. I do not claim ownership of these support files â€” they are used strictly for educational purposes.
