#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x137704b70 .scope module, "tb_traffic_light_controller" "tb_traffic_light_controller" 2 2;
 .timescale -9 -12;
v0x137715ec0_0 .var "clk", 0 0;
v0x137715fa0_0 .net "green", 0 0, v0x137715a40_0;  1 drivers
v0x137716030_0 .net "red", 0 0, v0x137715af0_0;  1 drivers
v0x1377160e0_0 .var "reset", 0 0;
v0x1377161b0_0 .net "yellow", 0 0, v0x137715da0_0;  1 drivers
S_0x137704cf0 .scope module, "uut" "traffic_light_controller" 2 9, 3 1 0, S_0x137704b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "red";
    .port_info 3 /OUTPUT 1 "yellow";
    .port_info 4 /OUTPUT 1 "green";
P_0x137704e60 .param/l "GREEN_DURATION" 0 3 15, +C4<00000000000000000000000000000101>;
P_0x137704ea0 .param/l "RED_DURATION" 0 3 14, +C4<00000000000000000000000000000101>;
P_0x137704ee0 .param/l "STATE_GREEN" 1 3 10, C4<01>;
P_0x137704f20 .param/l "STATE_RED" 1 3 9, C4<00>;
P_0x137704f60 .param/l "STATE_YELLOW" 1 3 11, C4<10>;
P_0x137704fa0 .param/l "YELLOW_DURATION" 0 3 16, +C4<00000000000000000000000000000010>;
v0x137715900_0 .net "clk", 0 0, v0x137715ec0_0;  1 drivers
v0x1377159a0_0 .var "current_state", 1 0;
v0x137715a40_0 .var "green", 0 0;
v0x137715af0_0 .var "red", 0 0;
v0x137715b90_0 .net "reset", 0 0, v0x1377160e0_0;  1 drivers
v0x137715c60_0 .net "slow_tick", 0 0, v0x137715860_0;  1 drivers
v0x137715d10_0 .var "timer", 31 0;
v0x137715da0_0 .var "yellow", 0 0;
E_0x137705270 .event anyedge, v0x1377159a0_0;
S_0x1377052c0 .scope module, "clk_div" "clock_divider" 3 23, 4 1 0, S_0x137704cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "slow_tick";
P_0x137705490 .param/l "DIVISOR" 0 4 9, +C4<00000000010011000100101101000000>;
v0x137705680_0 .net "clk", 0 0, v0x137715ec0_0;  alias, 1 drivers
v0x137715730_0 .var "count", 31 0;
v0x1377157d0_0 .net "reset", 0 0, v0x1377160e0_0;  alias, 1 drivers
v0x137715860_0 .var "slow_tick", 0 0;
E_0x137705620 .event posedge, v0x1377157d0_0, v0x137705680_0;
    .scope S_0x1377052c0;
T_0 ;
    %wait E_0x137705620;
    %load/vec4 v0x1377157d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137715730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137715860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x137715730_0;
    %cmpi/e 4999999, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137715730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137715860_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x137715730_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x137715730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137715860_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x137704cf0;
T_1 ;
    %wait E_0x137705620;
    %load/vec4 v0x137715b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377159a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137715d10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x137715c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1377159a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377159a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137715d10_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x137715d10_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_1.9, 5;
    %load/vec4 v0x137715d10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x137715d10_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137715d10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377159a0_0, 0;
T_1.10 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x137715d10_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_1.11, 5;
    %load/vec4 v0x137715d10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x137715d10_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137715d10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377159a0_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x137715d10_0;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_1.13, 5;
    %load/vec4 v0x137715d10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x137715d10_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137715d10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377159a0_0, 0;
T_1.14 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x137704cf0;
T_2 ;
    %wait E_0x137705270;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137715af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137715a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137715da0_0, 0, 1;
    %load/vec4 v0x1377159a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137715af0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137715a40_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137715da0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x137704b70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137715ec0_0, 0, 1;
T_3.0 ;
    %delay 10000, 0;
    %load/vec4 v0x137715ec0_0;
    %inv;
    %store/vec4 v0x137715ec0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x137704b70;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1377160e0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1377160e0_0, 0, 1;
    %delay 1410065408, 2;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x137704b70;
T_5 ;
    %vpi_call 2 34 "$dumpfile", "traffic_light.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x137704b70 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_traffic_light_controller.v";
    "traffic_light_controller.v";
    "clock_divider.v";
