digraph "CFG for '_Z16MedianFilter_gpuPtii' function" {
	label="CFG for '_Z16MedianFilter_gpuPtii' function";

	Node0x5022ee0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %5, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = getelementptr i8, i8 addrspace(4)* %4, i64 6\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 2, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %20 = add i32 %18, %19\l  %21 = mul nuw nsw i32 %19, %17\l  %22 = add nuw nsw i32 %21, %11\l  %23 = icmp sge i32 %12, %1\l  %24 = icmp sge i32 %20, %2\l  %25 = select i1 %23, i1 true, i1 %24\l  %26 = icmp eq i32 %12, 0\l  %27 = or i1 %26, %25\l  br i1 %27, label %288, label %28\l|{<s0>T|<s1>F}}"];
	Node0x5022ee0:s0 -> Node0x5026c00;
	Node0x5022ee0:s1 -> Node0x5026c90;
	Node0x5026c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%28:\l28:                                               \l  %29 = add nsw i32 %1, -1\l  %30 = icmp eq i32 %12, %29\l  %31 = icmp eq i32 %20, 0\l  %32 = select i1 %30, i1 true, i1 %31\l  %33 = add nsw i32 %2, -1\l  %34 = icmp eq i32 %20, %33\l  %35 = select i1 %32, i1 true, i1 %34\l  br i1 %35, label %288, label %36\l|{<s0>T|<s1>F}}"];
	Node0x5026c90:s0 -> Node0x5026c00;
	Node0x5026c90:s1 -> Node0x5025e00;
	Node0x5025e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%36:\l36:                                               \l  %37 = add nsw i32 %12, -1\l  %38 = add nsw i32 %20, -1\l  %39 = sext i32 %37 to i64\l  %40 = mul nsw i32 %38, %1\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr i16, i16 addrspace(1)* %0, i64 %39\l  %43 = getelementptr i16, i16 addrspace(1)* %42, i64 %41\l  %44 = load i16, i16 addrspace(1)* %43, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %45 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 0\l  store i16 %44, i16 addrspace(3)* %45, align 2, !tbaa !7\l  %46 = mul nsw i32 %20, %1\l  %47 = sext i32 %46 to i64\l  %48 = getelementptr i16, i16 addrspace(1)* %42, i64 %47\l  %49 = load i16, i16 addrspace(1)* %48, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %50 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 1\l  store i16 %49, i16 addrspace(3)* %50, align 2, !tbaa !7\l  %51 = add nsw i32 %20, 1\l  %52 = mul nsw i32 %51, %1\l  %53 = sext i32 %52 to i64\l  %54 = getelementptr i16, i16 addrspace(1)* %42, i64 %53\l  %55 = load i16, i16 addrspace(1)* %54, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %56 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 2\l  store i16 %55, i16 addrspace(3)* %56, align 2, !tbaa !7\l  %57 = sext i32 %12 to i64\l  %58 = getelementptr i16, i16 addrspace(1)* %0, i64 %57\l  %59 = getelementptr i16, i16 addrspace(1)* %58, i64 %41\l  %60 = load i16, i16 addrspace(1)* %59, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %61 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 3\l  store i16 %60, i16 addrspace(3)* %61, align 2, !tbaa !7\l  %62 = mul nsw i32 %20, %1\l  %63 = sext i32 %62 to i64\l  %64 = getelementptr i16, i16 addrspace(1)* %58, i64 %63\l  %65 = load i16, i16 addrspace(1)* %64, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %66 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 4\l  store i16 %65, i16 addrspace(3)* %66, align 2, !tbaa !7\l  %67 = add nsw i32 %20, 1\l  %68 = mul nsw i32 %67, %1\l  %69 = sext i32 %68 to i64\l  %70 = getelementptr i16, i16 addrspace(1)* %58, i64 %69\l  %71 = load i16, i16 addrspace(1)* %70, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %72 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 5\l  store i16 %71, i16 addrspace(3)* %72, align 2, !tbaa !7\l  %73 = add nsw i32 %12, 1\l  %74 = sext i32 %73 to i64\l  %75 = getelementptr i16, i16 addrspace(1)* %0, i64 %74\l  %76 = getelementptr i16, i16 addrspace(1)* %75, i64 %41\l  %77 = load i16, i16 addrspace(1)* %76, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %78 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 6\l  store i16 %77, i16 addrspace(3)* %78, align 2, !tbaa !7\l  %79 = mul nsw i32 %20, %1\l  %80 = sext i32 %79 to i64\l  %81 = getelementptr i16, i16 addrspace(1)* %75, i64 %80\l  %82 = load i16, i16 addrspace(1)* %81, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %83 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 7\l  store i16 %82, i16 addrspace(3)* %83, align 2, !tbaa !7\l  %84 = add nsw i32 %20, 1\l  %85 = mul nsw i32 %84, %1\l  %86 = sext i32 %85 to i64\l  %87 = getelementptr i16, i16 addrspace(1)* %75, i64 %86\l  %88 = load i16, i16 addrspace(1)* %87, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %89 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 8\l  store i16 %88, i16 addrspace(3)* %89, align 2, !tbaa !7\l  %90 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 1\l  %91 = load i16, i16 addrspace(3)* %90, align 2, !tbaa !7\l  %92 = icmp ult i16 %91, %44\l  %93 = zext i1 %92 to i32\l  %94 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 2\l  %95 = load i16, i16 addrspace(3)* %94, align 2, !tbaa !7\l  %96 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %93\l  %97 = load i16, i16 addrspace(3)* %96, align 2, !tbaa !7\l  %98 = icmp ult i16 %95, %97\l  %99 = select i1 %98, i32 2, i32 %93\l  %100 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 3\l  %101 = load i16, i16 addrspace(3)* %100, align 2, !tbaa !7\l  %102 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %99\l  %103 = load i16, i16 addrspace(3)* %102, align 2, !tbaa !7\l  %104 = icmp ult i16 %101, %103\l  %105 = select i1 %104, i32 3, i32 %99\l  %106 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 4\l  %107 = load i16, i16 addrspace(3)* %106, align 2, !tbaa !7\l  %108 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %105\l  %109 = load i16, i16 addrspace(3)* %108, align 2, !tbaa !7\l  %110 = icmp ult i16 %107, %109\l  %111 = select i1 %110, i32 4, i32 %105\l  %112 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 5\l  %113 = load i16, i16 addrspace(3)* %112, align 2, !tbaa !7\l  %114 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %111\l  %115 = load i16, i16 addrspace(3)* %114, align 2, !tbaa !7\l  %116 = icmp ult i16 %113, %115\l  %117 = select i1 %116, i32 5, i32 %111\l  %118 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 6\l  %119 = load i16, i16 addrspace(3)* %118, align 2, !tbaa !7\l  %120 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %117\l  %121 = load i16, i16 addrspace(3)* %120, align 2, !tbaa !7\l  %122 = icmp ult i16 %119, %121\l  %123 = select i1 %122, i32 6, i32 %117\l  %124 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 7\l  %125 = load i16, i16 addrspace(3)* %124, align 2, !tbaa !7\l  %126 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %123\l  %127 = load i16, i16 addrspace(3)* %126, align 2, !tbaa !7\l  %128 = icmp ult i16 %125, %127\l  %129 = select i1 %128, i32 7, i32 %123\l  %130 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 8\l  %131 = load i16, i16 addrspace(3)* %130, align 2, !tbaa !7\l  %132 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %129\l  %133 = load i16, i16 addrspace(3)* %132, align 2, !tbaa !7\l  %134 = icmp ult i16 %131, %133\l  %135 = select i1 %134, i32 8, i32 %129\l  %136 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %135\l  %137 = load i16, i16 addrspace(3)* %136, align 2, !tbaa !7\l  store i16 %137, i16 addrspace(3)* %45, align 2, !tbaa !7\l  store i16 %44, i16 addrspace(3)* %136, align 2, !tbaa !7\l  %138 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 2\l  %139 = load i16, i16 addrspace(3)* %138, align 2, !tbaa !7\l  %140 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 1\l  %141 = load i16, i16 addrspace(3)* %140, align 2, !tbaa !7\l  %142 = icmp ult i16 %139, %141\l  %143 = select i1 %142, i32 2, i32 1\l  %144 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 3\l  %145 = load i16, i16 addrspace(3)* %144, align 2, !tbaa !7\l  %146 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %143\l  %147 = load i16, i16 addrspace(3)* %146, align 2, !tbaa !7\l  %148 = icmp ult i16 %145, %147\l  %149 = select i1 %148, i32 3, i32 %143\l  %150 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 4\l  %151 = load i16, i16 addrspace(3)* %150, align 2, !tbaa !7\l  %152 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %149\l  %153 = load i16, i16 addrspace(3)* %152, align 2, !tbaa !7\l  %154 = icmp ult i16 %151, %153\l  %155 = select i1 %154, i32 4, i32 %149\l  %156 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 5\l  %157 = load i16, i16 addrspace(3)* %156, align 2, !tbaa !7\l  %158 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %155\l  %159 = load i16, i16 addrspace(3)* %158, align 2, !tbaa !7\l  %160 = icmp ult i16 %157, %159\l  %161 = select i1 %160, i32 5, i32 %155\l  %162 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 6\l  %163 = load i16, i16 addrspace(3)* %162, align 2, !tbaa !7\l  %164 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %161\l  %165 = load i16, i16 addrspace(3)* %164, align 2, !tbaa !7\l  %166 = icmp ult i16 %163, %165\l  %167 = select i1 %166, i32 6, i32 %161\l  %168 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 7\l  %169 = load i16, i16 addrspace(3)* %168, align 2, !tbaa !7\l  %170 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %167\l  %171 = load i16, i16 addrspace(3)* %170, align 2, !tbaa !7\l  %172 = icmp ult i16 %169, %171\l  %173 = select i1 %172, i32 7, i32 %167\l  %174 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 8\l  %175 = load i16, i16 addrspace(3)* %174, align 2, !tbaa !7\l  %176 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %173\l  %177 = load i16, i16 addrspace(3)* %176, align 2, !tbaa !7\l  %178 = icmp ult i16 %175, %177\l  %179 = select i1 %178, i32 8, i32 %173\l  %180 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 1\l  %181 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %179\l  %182 = load i16, i16 addrspace(3)* %181, align 2, !tbaa !7\l  store i16 %182, i16 addrspace(3)* %180, align 2, !tbaa !7\l  store i16 %141, i16 addrspace(3)* %181, align 2, !tbaa !7\l  %183 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 3\l  %184 = load i16, i16 addrspace(3)* %183, align 2, !tbaa !7\l  %185 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 2\l  %186 = load i16, i16 addrspace(3)* %185, align 2, !tbaa !7\l  %187 = icmp ult i16 %184, %186\l  %188 = select i1 %187, i32 3, i32 2\l  %189 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 4\l  %190 = load i16, i16 addrspace(3)* %189, align 2, !tbaa !7\l  %191 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %188\l  %192 = load i16, i16 addrspace(3)* %191, align 2, !tbaa !7\l  %193 = icmp ult i16 %190, %192\l  %194 = select i1 %193, i32 4, i32 %188\l  %195 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 5\l  %196 = load i16, i16 addrspace(3)* %195, align 2, !tbaa !7\l  %197 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %194\l  %198 = load i16, i16 addrspace(3)* %197, align 2, !tbaa !7\l  %199 = icmp ult i16 %196, %198\l  %200 = select i1 %199, i32 5, i32 %194\l  %201 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 6\l  %202 = load i16, i16 addrspace(3)* %201, align 2, !tbaa !7\l  %203 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %200\l  %204 = load i16, i16 addrspace(3)* %203, align 2, !tbaa !7\l  %205 = icmp ult i16 %202, %204\l  %206 = select i1 %205, i32 6, i32 %200\l  %207 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 7\l  %208 = load i16, i16 addrspace(3)* %207, align 2, !tbaa !7\l  %209 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %206\l  %210 = load i16, i16 addrspace(3)* %209, align 2, !tbaa !7\l  %211 = icmp ult i16 %208, %210\l  %212 = select i1 %211, i32 7, i32 %206\l  %213 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 8\l  %214 = load i16, i16 addrspace(3)* %213, align 2, !tbaa !7\l  %215 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %212\l  %216 = load i16, i16 addrspace(3)* %215, align 2, !tbaa !7\l  %217 = icmp ult i16 %214, %216\l  %218 = select i1 %217, i32 8, i32 %212\l  %219 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 2\l  %220 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %218\l  %221 = load i16, i16 addrspace(3)* %220, align 2, !tbaa !7\l  store i16 %221, i16 addrspace(3)* %219, align 2, !tbaa !7\l  store i16 %186, i16 addrspace(3)* %220, align 2, !tbaa !7\l  %222 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 4\l  %223 = load i16, i16 addrspace(3)* %222, align 2, !tbaa !7\l  %224 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 3\l  %225 = load i16, i16 addrspace(3)* %224, align 2, !tbaa !7\l  %226 = icmp ult i16 %223, %225\l  %227 = select i1 %226, i32 4, i32 3\l  %228 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 5\l  %229 = load i16, i16 addrspace(3)* %228, align 2, !tbaa !7\l  %230 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %227\l  %231 = load i16, i16 addrspace(3)* %230, align 2, !tbaa !7\l  %232 = icmp ult i16 %229, %231\l  %233 = select i1 %232, i32 5, i32 %227\l  %234 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 6\l  %235 = load i16, i16 addrspace(3)* %234, align 2, !tbaa !7\l  %236 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %233\l  %237 = load i16, i16 addrspace(3)* %236, align 2, !tbaa !7\l  %238 = icmp ult i16 %235, %237\l  %239 = select i1 %238, i32 6, i32 %233\l  %240 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 7\l  %241 = load i16, i16 addrspace(3)* %240, align 2, !tbaa !7\l  %242 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %239\l  %243 = load i16, i16 addrspace(3)* %242, align 2, !tbaa !7\l  %244 = icmp ult i16 %241, %243\l  %245 = select i1 %244, i32 7, i32 %239\l  %246 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 8\l  %247 = load i16, i16 addrspace(3)* %246, align 2, !tbaa !7\l  %248 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %245\l  %249 = load i16, i16 addrspace(3)* %248, align 2, !tbaa !7\l  %250 = icmp ult i16 %247, %249\l  %251 = select i1 %250, i32 8, i32 %245\l  %252 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 3\l  %253 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %251\l  %254 = load i16, i16 addrspace(3)* %253, align 2, !tbaa !7\l  store i16 %254, i16 addrspace(3)* %252, align 2, !tbaa !7\l  store i16 %225, i16 addrspace(3)* %253, align 2, !tbaa !7\l  %255 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 5\l  %256 = load i16, i16 addrspace(3)* %255, align 2, !tbaa !7\l  %257 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 4\l  %258 = load i16, i16 addrspace(3)* %257, align 2, !tbaa !7\l  %259 = icmp ult i16 %256, %258\l  %260 = select i1 %259, i32 5, i32 4\l  %261 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 6\l  %262 = load i16, i16 addrspace(3)* %261, align 2, !tbaa !7\l  %263 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %260\l  %264 = load i16, i16 addrspace(3)* %263, align 2, !tbaa !7\l  %265 = icmp ult i16 %262, %264\l  %266 = select i1 %265, i32 6, i32 %260\l  %267 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 7\l  %268 = load i16, i16 addrspace(3)* %267, align 2, !tbaa !7\l  %269 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %266\l  %270 = load i16, i16 addrspace(3)* %269, align 2, !tbaa !7\l  %271 = icmp ult i16 %268, %270\l  %272 = select i1 %271, i32 7, i32 %266\l  %273 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 8\l  %274 = load i16, i16 addrspace(3)* %273, align 2, !tbaa !7\l  %275 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %272\l  %276 = load i16, i16 addrspace(3)* %275, align 2, !tbaa !7\l  %277 = icmp ult i16 %274, %276\l  %278 = select i1 %277, i32 8, i32 %272\l  %279 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 4\l  %280 = getelementptr inbounds [256 x [9 x i16]], [256 x [9 x i16]]\l... addrspace(3)* @_ZZ16MedianFilter_gpuPtiiE8surround, i32 0, i32 %22, i32 %278\l  %281 = load i16, i16 addrspace(3)* %280, align 2, !tbaa !7\l  store i16 %281, i16 addrspace(3)* %279, align 2, !tbaa !7\l  store i16 %258, i16 addrspace(3)* %280, align 2, !tbaa !7\l  %282 = load i16, i16 addrspace(3)* %279, align 2, !tbaa !7\l  %283 = mul nsw i32 %20, %1\l  %284 = sext i32 %283 to i64\l  %285 = getelementptr inbounds i16, i16 addrspace(1)* %0, i64 %284\l  %286 = sext i32 %12 to i64\l  %287 = getelementptr inbounds i16, i16 addrspace(1)* %285, i64 %286\l  store i16 %282, i16 addrspace(1)* %287, align 2, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %288\l}"];
	Node0x5025e00 -> Node0x5026c00;
	Node0x5026c00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%288:\l288:                                              \l  ret void\l}"];
}
