# RISCV-Single-Cycle-Core
Implementing the RISCV Single Cycle Core, and tracing the datapath for LOAD WORD and STORE WORD commands using Verilog.
![Top_Architecture](https://github.com/user-attachments/assets/8212e3ce-e994-4250-8ef1-b3da0fdf3bba)
