
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.124795                       # Number of seconds simulated
sim_ticks                                2124794722000                       # Number of ticks simulated
final_tick                               2124794722000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 480113                       # Simulator instruction rate (inst/s)
host_op_rate                                   759882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              888594900                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664984                       # Number of bytes of host memory used
host_seconds                                  2391.19                       # Real time elapsed on the host
sim_insts                                  1148039916                       # Number of instructions simulated
sim_ops                                    1817017803                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1095104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           701                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                701                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              10693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             515393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                526086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         10693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            10693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           21115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                21115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           21115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             10693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            515393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               547200                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684115                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342498                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7952942                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1611544147                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4249589444                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                  1148039916                       # Number of instructions committed
system.cpu.committedOps                    1817017803                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1816511089                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571459                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1816511089                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          3719825105                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1870322947                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199324                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           469310538                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026607                       # number of memory refs
system.cpu.num_load_insts                   382684110                       # Number of load instructions
system.cpu.num_store_insts                   56342497                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4249589444                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742411                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                1239654157     68.22%     68.25% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      7.44%     75.70% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.14%     75.84% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::MemRead                382684042     21.06%     96.90% # Class of executed instruction
system.cpu.op_class::MemWrite                56342062      3.10%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1817017803                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.895601                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026613                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3128820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.316993                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            764000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.895601                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881182046                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881182046                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379575816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379575816                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56321977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56321977                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435897793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435897793                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435897793                       # number of overall hits
system.cpu.dcache.overall_hits::total       435897793                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3108299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3108299                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20521                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3128820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3128820                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3128820                       # number of overall misses
system.cpu.dcache.overall_misses::total       3128820                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76006609000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76006609000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1281657500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1281657500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77288266500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77288266500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77288266500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77288266500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026613                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008122                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000364                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007127                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007127                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24452.798460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24452.798460                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62455.898835                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62455.898835                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24702.049495                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24702.049495                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24702.049495                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24702.049495                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1434720                       # number of writebacks
system.cpu.dcache.writebacks::total           1434720                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3108299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3108299                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20521                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20521                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3128820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3128820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3128820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3128820                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72898310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72898310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1261136500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1261136500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  74159446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74159446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  74159446500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74159446500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007127                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007127                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007127                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007127                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23452.798460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23452.798460                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61455.898835                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61455.898835                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23702.049495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23702.049495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23702.049495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23702.049495                       # average overall mshr miss latency
system.cpu.dcache.replacements                3128308                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.950363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1611544147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4539560.977465                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.950363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3223088649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3223088649                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1611543792                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1611543792                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1611543792                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1611543792                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1611543792                       # number of overall hits
system.cpu.icache.overall_hits::total      1611543792                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     64875500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64875500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     64875500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64875500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     64875500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64875500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1611544147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1611544147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1611544147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1611544147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1611544147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1611544147                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 182747.887324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 182747.887324                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 182747.887324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 182747.887324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 182747.887324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 182747.887324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     64520500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64520500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     64520500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64520500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     64520500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64520500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 181747.887324                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 181747.887324                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 181747.887324                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 181747.887324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 181747.887324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 181747.887324                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.732609                       # Cycle average of tags in use
system.l2.tags.total_refs                     6257527                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.657522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.492162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.234095                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999381                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51771081                       # Number of tag accesses
system.l2.tags.data_accesses                 51771081                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1434720                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1434720                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3526                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1414800                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1414800                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1418326                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1418326                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1418326                       # number of overall hits
system.l2.overall_hits::total                 1418326                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693499                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710494                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710849                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data            1710494                       # number of overall misses
system.l2.overall_misses::total               1710849                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1193332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1193332000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     63985000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63985000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53380461500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53380461500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      63985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   54573793500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54637778500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     63985000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  54573793500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54637778500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1434720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1434720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3108299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3108299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3128820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3129175                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3128820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3129175                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.828176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828176                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.544831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.544831                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.546690                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.546741                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.546690                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.546741                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 70216.651956                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70216.651956                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 180239.436620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 180239.436620                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31520.810759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31520.810759                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 180239.436620                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 31905.282041                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31936.061277                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 180239.436620                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 31905.282041                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31936.061277                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708422                       # number of writebacks
system.l2.writebacks::total                   1708422                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693499                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710849                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710849                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1023382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1023382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     60435000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60435000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36445471500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36445471500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     60435000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37468853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37529288500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     60435000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37468853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37529288500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.828176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.544831                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.544831                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.546690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.546741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.546690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.546741                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 60216.651956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60216.651956                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 170239.436620                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 170239.436620                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21520.810759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21520.810759                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 170239.436620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 21905.282041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21936.061277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 170239.436620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 21905.282041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21936.061277                       # average overall mshr miss latency
system.l2.replacements                        1708817                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14213.594298                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419376                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17466                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.773274                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        145.176043                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14068.418255                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008861                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.858668                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.867529                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16292                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13694970                       # Number of tag accesses
system.l3.tags.data_accesses                 13694970                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708422                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708422                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693382                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693382                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693383                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693383                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693383                       # number of overall hits
system.l3.overall_hits::total                 1693383                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          117                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             472                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17111                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17466                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data              17111                       # number of overall misses
system.l3.overall_misses::total                 17466                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    836426500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     836426500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     56530000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     36471500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     93001500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      56530000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     872898000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        929428000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     56530000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    872898000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       929428000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708422                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708422                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693499                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693854                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710494                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710849                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710494                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710849                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000069                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000279                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010004                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010209                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010004                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010209                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 49218.930211                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 49218.930211                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 159239.436620                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 311722.222222                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 197037.076271                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 159239.436620                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 51013.850739                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 53213.557769                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 159239.436620                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 51013.850739                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 53213.557769                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  701                       # number of writebacks
system.l3.writebacks::total                       701                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          472                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17111                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17466                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17111                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17466                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    666486500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    666486500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     52980000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     35301500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     88281500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     52980000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    701788000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    754768000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     52980000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    701788000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    754768000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000069                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000279                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010004                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010209                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010004                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010209                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 39218.930211                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 39218.930211                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 149239.436620                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 301722.222222                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 187037.076271                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 149239.436620                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 41013.850739                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 43213.557769                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 149239.436620                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 41013.850739                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 43213.557769                       # average overall mshr miss latency
system.l3.replacements                           1082                       # number of replacements
system.membus.snoop_filter.tot_requests         18265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                472                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          701                       # Transaction distribution
system.membus.trans_dist::CleanEvict               98                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           472                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1162688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1162688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1162688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17466                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17466    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17466                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21073000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87334000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6257527                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3128352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            573                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3108654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3143142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1694266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20521                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3108299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9385948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9386702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    292066560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              292092096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709100                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109339008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4838275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010882                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4837702     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    573      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4838275                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4563527500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4693230000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3419376                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1708527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            283                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2124794722000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693854                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709123                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             486                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693854                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130225                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218833344                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1082                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44864                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1711931                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000165                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.012856                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1711648     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    283      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1711931                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418110000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566273500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
