Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 22:56:01 2024
| Host         : Apollos-notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   6           
TIMING-20  Warning   Non-clocked latch               13          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: P_next_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: P_next_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: P_next_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: P_next_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: P_next_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: P_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: P_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: P_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.172        0.000                      0                 3844        0.057        0.000                      0                 3844        4.500        0.000                       0                  1911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.172        0.000                      0                 3844        0.057        0.000                      0                 3844        4.500        0.000                       0                  1911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 trans_A_reg[3][3][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.748ns  (logic 3.745ns (38.417%)  route 6.003ns (61.583%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.619     5.170    clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  trans_A_reg[3][3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.589 r  trans_A_reg[3][3][6]/Q
                         net (fo=1, routed)           1.248     6.837    trans_A_reg[3][3][6]
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.299     7.136 r  product[15]_i_29/O
                         net (fo=1, routed)           0.771     7.908    product[15]_i_29_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.032 r  product[15]_i_19/O
                         net (fo=1, routed)           0.000     8.032    product[15]_i_19_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.217     8.249 r  product_reg[15]_i_9/O
                         net (fo=1, routed)           0.554     8.803    product_reg[15]_i_9_n_0
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.299     9.102 r  product[15]_i_4/O
                         net (fo=14, routed)          0.652     9.753    product[15]_i_4_n_0
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.877 r  product[10]_i_48/O
                         net (fo=2, routed)           0.434    10.311    product[10]_i_48_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  product[10]_i_23/O
                         net (fo=2, routed)           0.682    11.117    product[10]_i_23_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I4_O)        0.124    11.241 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000    11.241    product[10]_i_27_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.617 r  product_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.617    product_reg[10]_i_14_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.846 r  product_reg[15]_i_6/CO[2]
                         net (fo=3, routed)           0.728    12.573    product_reg[15]_i_6_n_1
    SLICE_X10Y58         LUT3 (Prop_lut3_I2_O)        0.334    12.907 r  product[14]_i_12/O
                         net (fo=2, routed)           0.634    13.542    product[14]_i_12_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I4_O)        0.328    13.870 r  product[14]_i_2/O
                         net (fo=2, routed)           0.301    14.171    product[14]_i_2_n_0
    SLICE_X13Y60         LUT5 (Prop_lut5_I0_O)        0.124    14.295 r  product[14]_i_6/O
                         net (fo=1, routed)           0.000    14.295    product[14]_i_6_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.696 r  product_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    product_reg[14]_i_1_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.919 r  product_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.919    product0[15]
    SLICE_X13Y61         FDRE                                         r  product_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.434    14.805    clk_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  product_reg[15]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y61         FDRE (Setup_fdre_C_D)        0.062    15.091    product_reg[15]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 trans_A_reg[3][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 3.946ns (40.855%)  route 5.713ns (59.145%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.620     5.171    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  trans_A_reg[3][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  trans_A_reg[3][1][5]/Q
                         net (fo=1, routed)           1.136     6.726    trans_A_reg[3][1][5]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.299     7.025 r  product[14]_i_30/O
                         net (fo=1, routed)           0.407     7.432    product[14]_i_30_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  product[14]_i_26/O
                         net (fo=1, routed)           0.000     7.556    product[14]_i_26_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212     7.768 r  product_reg[14]_i_23/O
                         net (fo=1, routed)           0.713     8.482    product_reg[14]_i_23_n_0
    SLICE_X14Y58         LUT5 (Prop_lut5_I4_O)        0.299     8.781 r  product[14]_i_10/O
                         net (fo=14, routed)          0.908     9.689    product[14]_i_10_n_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     9.839 r  product[6]_i_17/O
                         net (fo=2, routed)           0.447    10.286    product[6]_i_17_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.348    10.634 r  product[6]_i_9/O
                         net (fo=2, routed)           0.580    11.214    product[6]_i_9_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.612 r  product_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.612    product_reg[6]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  product_reg[10]_i_15/O[1]
                         net (fo=2, routed)           0.725    12.671    product_reg[10]_i_15_n_6
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.296    12.967 f  product[10]_i_12/O
                         net (fo=3, routed)           0.306    13.273    product[10]_i_12_n_0
    SLICE_X14Y59         LUT3 (Prop_lut3_I2_O)        0.348    13.621 r  product[10]_i_2/O
                         net (fo=1, routed)           0.490    14.111    product[10]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.496 r  product_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.496    product_reg[10]_i_1_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.830 r  product_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.830    product0[12]
    SLICE_X13Y60         FDRE                                         r  product_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  product_reg[12]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)        0.062    15.092    product_reg[12]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 trans_A_reg[3][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 3.925ns (40.726%)  route 5.713ns (59.274%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.620     5.171    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  trans_A_reg[3][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  trans_A_reg[3][1][5]/Q
                         net (fo=1, routed)           1.136     6.726    trans_A_reg[3][1][5]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.299     7.025 r  product[14]_i_30/O
                         net (fo=1, routed)           0.407     7.432    product[14]_i_30_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  product[14]_i_26/O
                         net (fo=1, routed)           0.000     7.556    product[14]_i_26_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212     7.768 r  product_reg[14]_i_23/O
                         net (fo=1, routed)           0.713     8.482    product_reg[14]_i_23_n_0
    SLICE_X14Y58         LUT5 (Prop_lut5_I4_O)        0.299     8.781 r  product[14]_i_10/O
                         net (fo=14, routed)          0.908     9.689    product[14]_i_10_n_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     9.839 r  product[6]_i_17/O
                         net (fo=2, routed)           0.447    10.286    product[6]_i_17_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.348    10.634 r  product[6]_i_9/O
                         net (fo=2, routed)           0.580    11.214    product[6]_i_9_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.612 r  product_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.612    product_reg[6]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  product_reg[10]_i_15/O[1]
                         net (fo=2, routed)           0.725    12.671    product_reg[10]_i_15_n_6
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.296    12.967 f  product[10]_i_12/O
                         net (fo=3, routed)           0.306    13.273    product[10]_i_12_n_0
    SLICE_X14Y59         LUT3 (Prop_lut3_I2_O)        0.348    13.621 r  product[10]_i_2/O
                         net (fo=1, routed)           0.490    14.111    product[10]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.496 r  product_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.496    product_reg[10]_i_1_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.809 r  product_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.809    product0[14]
    SLICE_X13Y60         FDRE                                         r  product_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  product_reg[14]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)        0.062    15.092    product_reg[14]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.809    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 trans_A_reg[3][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 3.851ns (40.268%)  route 5.713ns (59.732%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.620     5.171    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  trans_A_reg[3][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  trans_A_reg[3][1][5]/Q
                         net (fo=1, routed)           1.136     6.726    trans_A_reg[3][1][5]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.299     7.025 r  product[14]_i_30/O
                         net (fo=1, routed)           0.407     7.432    product[14]_i_30_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  product[14]_i_26/O
                         net (fo=1, routed)           0.000     7.556    product[14]_i_26_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212     7.768 r  product_reg[14]_i_23/O
                         net (fo=1, routed)           0.713     8.482    product_reg[14]_i_23_n_0
    SLICE_X14Y58         LUT5 (Prop_lut5_I4_O)        0.299     8.781 r  product[14]_i_10/O
                         net (fo=14, routed)          0.908     9.689    product[14]_i_10_n_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     9.839 r  product[6]_i_17/O
                         net (fo=2, routed)           0.447    10.286    product[6]_i_17_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.348    10.634 r  product[6]_i_9/O
                         net (fo=2, routed)           0.580    11.214    product[6]_i_9_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.612 r  product_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.612    product_reg[6]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  product_reg[10]_i_15/O[1]
                         net (fo=2, routed)           0.725    12.671    product_reg[10]_i_15_n_6
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.296    12.967 f  product[10]_i_12/O
                         net (fo=3, routed)           0.306    13.273    product[10]_i_12_n_0
    SLICE_X14Y59         LUT3 (Prop_lut3_I2_O)        0.348    13.621 r  product[10]_i_2/O
                         net (fo=1, routed)           0.490    14.111    product[10]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.496 r  product_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.496    product_reg[10]_i_1_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.735 r  product_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.735    product0[13]
    SLICE_X13Y60         FDRE                                         r  product_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  product_reg[13]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)        0.062    15.092    product_reg[13]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 trans_A_reg[3][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 3.835ns (40.167%)  route 5.713ns (59.833%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.620     5.171    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  trans_A_reg[3][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  trans_A_reg[3][1][5]/Q
                         net (fo=1, routed)           1.136     6.726    trans_A_reg[3][1][5]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.299     7.025 r  product[14]_i_30/O
                         net (fo=1, routed)           0.407     7.432    product[14]_i_30_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  product[14]_i_26/O
                         net (fo=1, routed)           0.000     7.556    product[14]_i_26_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212     7.768 r  product_reg[14]_i_23/O
                         net (fo=1, routed)           0.713     8.482    product_reg[14]_i_23_n_0
    SLICE_X14Y58         LUT5 (Prop_lut5_I4_O)        0.299     8.781 r  product[14]_i_10/O
                         net (fo=14, routed)          0.908     9.689    product[14]_i_10_n_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     9.839 r  product[6]_i_17/O
                         net (fo=2, routed)           0.447    10.286    product[6]_i_17_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.348    10.634 r  product[6]_i_9/O
                         net (fo=2, routed)           0.580    11.214    product[6]_i_9_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.612 r  product_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.612    product_reg[6]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  product_reg[10]_i_15/O[1]
                         net (fo=2, routed)           0.725    12.671    product_reg[10]_i_15_n_6
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.296    12.967 f  product[10]_i_12/O
                         net (fo=3, routed)           0.306    13.273    product[10]_i_12_n_0
    SLICE_X14Y59         LUT3 (Prop_lut3_I2_O)        0.348    13.621 r  product[10]_i_2/O
                         net (fo=1, routed)           0.490    14.111    product[10]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.496 r  product_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.496    product_reg[10]_i_1_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.719 r  product_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.719    product0[11]
    SLICE_X13Y60         FDRE                                         r  product_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  product_reg[11]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)        0.062    15.092    product_reg[11]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 trans_A_reg[3][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 3.475ns (38.400%)  route 5.574ns (61.600%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.620     5.171    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  trans_A_reg[3][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  trans_A_reg[3][1][5]/Q
                         net (fo=1, routed)           1.136     6.726    trans_A_reg[3][1][5]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.299     7.025 r  product[14]_i_30/O
                         net (fo=1, routed)           0.407     7.432    product[14]_i_30_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  product[14]_i_26/O
                         net (fo=1, routed)           0.000     7.556    product[14]_i_26_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212     7.768 r  product_reg[14]_i_23/O
                         net (fo=1, routed)           0.713     8.482    product_reg[14]_i_23_n_0
    SLICE_X14Y58         LUT5 (Prop_lut5_I4_O)        0.299     8.781 r  product[14]_i_10/O
                         net (fo=14, routed)          0.908     9.689    product[14]_i_10_n_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     9.839 r  product[6]_i_17/O
                         net (fo=2, routed)           0.447    10.286    product[6]_i_17_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.348    10.634 r  product[6]_i_9/O
                         net (fo=2, routed)           0.580    11.214    product[6]_i_9_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.612 r  product_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.612    product_reg[6]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  product_reg[10]_i_15/O[1]
                         net (fo=2, routed)           0.725    12.671    product_reg[10]_i_15_n_6
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.296    12.967 r  product[10]_i_12/O
                         net (fo=3, routed)           0.658    13.625    product[10]_i_12_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I2_O)        0.348    13.973 r  product[10]_i_6/O
                         net (fo=1, routed)           0.000    13.973    product[10]_i_6_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.221 r  product_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.221    product0[10]
    SLICE_X13Y59         FDRE                                         r  product_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X13Y59         FDRE                                         r  product_reg[10]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)        0.062    15.092    product_reg[10]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.221    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 send_counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 1.773ns (20.425%)  route 6.908ns (79.575%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.546     5.097    clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  send_counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  send_counter_reg[1]_rep/Q
                         net (fo=92, routed)          1.747     7.362    uart/send_counter_reg[4]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     7.486 r  uart/tx_data[5]_i_43/O
                         net (fo=1, routed)           0.462     7.948    uart/tx_data[5]_i_43_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.072 f  uart/tx_data[5]_i_20/O
                         net (fo=2, routed)           0.844     8.917    uart/tx_data[5]_i_20_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.041 r  uart/tx_data[5]_i_7/O
                         net (fo=1, routed)           0.941     9.981    uart/tx_data[5]_i_7_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    10.105 r  uart/tx_data[5]_i_3/O
                         net (fo=1, routed)           0.000    10.105    uart/tx_data[5]_i_3_n_0
    SLICE_X7Y69          MUXF7 (Prop_muxf7_I0_O)      0.212    10.317 r  uart/tx_data_reg[5]_i_2/O
                         net (fo=3, routed)           1.073    11.390    uart/data[5]
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.299    11.689 r  uart/tx_clk_divider[10]_i_11/O
                         net (fo=2, routed)           0.605    12.294    uart/tx_clk_divider[10]_i_11_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124    12.418 r  uart/tx_clk_divider[10]_i_5/O
                         net (fo=19, routed)          0.551    12.969    uart/tx_clk_divider[10]_i_5_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.093 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.685    13.778    uart/tx_bits_remaining
    SLICE_X9Y66          FDRE                                         r  uart/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.430    14.801    uart/clk_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart/tx_data_reg[3]/C
                         clock pessimism              0.259    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.205    14.820    uart/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 send_counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 1.773ns (20.425%)  route 6.908ns (79.575%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.546     5.097    clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  send_counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  send_counter_reg[1]_rep/Q
                         net (fo=92, routed)          1.747     7.362    uart/send_counter_reg[4]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     7.486 r  uart/tx_data[5]_i_43/O
                         net (fo=1, routed)           0.462     7.948    uart/tx_data[5]_i_43_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.072 f  uart/tx_data[5]_i_20/O
                         net (fo=2, routed)           0.844     8.917    uart/tx_data[5]_i_20_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.041 r  uart/tx_data[5]_i_7/O
                         net (fo=1, routed)           0.941     9.981    uart/tx_data[5]_i_7_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    10.105 r  uart/tx_data[5]_i_3/O
                         net (fo=1, routed)           0.000    10.105    uart/tx_data[5]_i_3_n_0
    SLICE_X7Y69          MUXF7 (Prop_muxf7_I0_O)      0.212    10.317 r  uart/tx_data_reg[5]_i_2/O
                         net (fo=3, routed)           1.073    11.390    uart/data[5]
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.299    11.689 r  uart/tx_clk_divider[10]_i_11/O
                         net (fo=2, routed)           0.605    12.294    uart/tx_clk_divider[10]_i_11_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124    12.418 r  uart/tx_clk_divider[10]_i_5/O
                         net (fo=19, routed)          0.551    12.969    uart/tx_clk_divider[10]_i_5_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.093 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.685    13.778    uart/tx_bits_remaining
    SLICE_X9Y66          FDRE                                         r  uart/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.430    14.801    uart/clk_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart/tx_data_reg[6]/C
                         clock pessimism              0.259    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.205    14.820    uart/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 trans_A_reg[3][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 3.561ns (40.191%)  route 5.299ns (59.809%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.620     5.171    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  trans_A_reg[3][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  trans_A_reg[3][1][5]/Q
                         net (fo=1, routed)           1.136     6.726    trans_A_reg[3][1][5]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.299     7.025 r  product[14]_i_30/O
                         net (fo=1, routed)           0.407     7.432    product[14]_i_30_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  product[14]_i_26/O
                         net (fo=1, routed)           0.000     7.556    product[14]_i_26_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212     7.768 r  product_reg[14]_i_23/O
                         net (fo=1, routed)           0.713     8.482    product_reg[14]_i_23_n_0
    SLICE_X14Y58         LUT5 (Prop_lut5_I4_O)        0.299     8.781 r  product[14]_i_10/O
                         net (fo=14, routed)          0.908     9.689    product[14]_i_10_n_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     9.839 r  product[6]_i_17/O
                         net (fo=2, routed)           0.660    10.498    product[6]_i_17_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.348    10.846 r  product[6]_i_14/O
                         net (fo=1, routed)           0.000    10.846    product[6]_i_14_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.426 r  product_reg[6]_i_3/O[2]
                         net (fo=4, routed)           0.599    12.025    product_reg[6]_i_3_n_5
    SLICE_X15Y59         LUT4 (Prop_lut4_I2_O)        0.302    12.327 r  product[10]_i_16/O
                         net (fo=2, routed)           0.412    12.740    product[10]_i_16_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.864 r  product[10]_i_4/O
                         net (fo=2, routed)           0.464    13.328    product[10]_i_4_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.452 r  product[10]_i_8/O
                         net (fo=1, routed)           0.000    13.452    product[10]_i_8_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.032 r  product_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.032    product0[9]
    SLICE_X13Y59         FDRE                                         r  product_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X13Y59         FDRE                                         r  product_reg[9]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)        0.062    15.092    product_reg[9]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 send_counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 1.773ns (20.820%)  route 6.743ns (79.180%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.546     5.097    clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  send_counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  send_counter_reg[1]_rep/Q
                         net (fo=92, routed)          1.747     7.362    uart/send_counter_reg[4]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     7.486 r  uart/tx_data[5]_i_43/O
                         net (fo=1, routed)           0.462     7.948    uart/tx_data[5]_i_43_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.072 f  uart/tx_data[5]_i_20/O
                         net (fo=2, routed)           0.844     8.917    uart/tx_data[5]_i_20_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.041 r  uart/tx_data[5]_i_7/O
                         net (fo=1, routed)           0.941     9.981    uart/tx_data[5]_i_7_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    10.105 r  uart/tx_data[5]_i_3/O
                         net (fo=1, routed)           0.000    10.105    uart/tx_data[5]_i_3_n_0
    SLICE_X7Y69          MUXF7 (Prop_muxf7_I0_O)      0.212    10.317 r  uart/tx_data_reg[5]_i_2/O
                         net (fo=3, routed)           1.073    11.390    uart/data[5]
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.299    11.689 r  uart/tx_clk_divider[10]_i_11/O
                         net (fo=2, routed)           0.605    12.294    uart/tx_clk_divider[10]_i_11_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124    12.418 r  uart/tx_clk_divider[10]_i_5/O
                         net (fo=19, routed)          0.551    12.969    uart/tx_clk_divider[10]_i_5_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.093 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.520    13.613    uart/tx_bits_remaining
    SLICE_X11Y65         FDRE                                         r  uart/tx_bits_remaining_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.432    14.803    uart/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  uart/tx_bits_remaining_reg[0]/C
                         clock pessimism              0.272    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.835    uart/tx_bits_remaining_reg[0]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -13.613    
  -------------------------------------------------------------------
                         slack                                  1.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 current_max_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pooled_B_reg[4][0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.013%)  route 0.226ns (57.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  current_max_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  current_max_B_reg[0]/Q
                         net (fo=27, routed)          0.226     1.873    current_max_B_reg_n_0_[0]
    SLICE_X13Y53         FDRE                                         r  pooled_B_reg[4][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.831     1.990    clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  pooled_B_reg[4][0][0]/C
                         clock pessimism             -0.245     1.745    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.070     1.815    pooled_B_reg[4][0][0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 current_max_B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pooled_B_reg[0][3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.083%)  route 0.256ns (60.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  current_max_B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  current_max_B_reg[5]/Q
                         net (fo=27, routed)          0.256     1.902    current_max_B_reg_n_0_[5]
    SLICE_X9Y53          FDRE                                         r  pooled_B_reg[0][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.831     1.990    clk_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  pooled_B_reg[0][3][5]/C
                         clock pessimism             -0.245     1.745    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.070     1.815    pooled_B_reg[0][3][5]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pooled_A_reg[1][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_A_reg[1][1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.562     1.475    clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  pooled_A_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pooled_A_reg[1][1][6]/Q
                         net (fo=1, routed)           0.054     1.671    pooled_A_reg_n_0_[1][1][6]
    SLICE_X8Y55          FDRE                                         r  trans_A_reg[1][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.831     1.990    clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  trans_A_reg[1][1][6]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X8Y55          FDRE (Hold_fdre_C_D)         0.076     1.564    trans_A_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 current_max_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pooled_B_reg[1][2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.154%)  route 0.277ns (62.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  current_max_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  current_max_B_reg[2]/Q
                         net (fo=27, routed)          0.277     1.918    current_max_B_reg_n_0_[2]
    SLICE_X14Y49         FDRE                                         r  pooled_B_reg[1][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.839     1.997    clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  pooled_B_reg[1][2][2]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.059     1.811    pooled_B_reg[1][2][2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 current_max_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pooled_B_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.069%)  route 0.256ns (60.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  current_max_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  current_max_B_reg[3]/Q
                         net (fo=27, routed)          0.256     1.902    current_max_B_reg_n_0_[3]
    SLICE_X15Y52         FDRE                                         r  pooled_B_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.833     1.991    clk_IBUF_BUFG
    SLICE_X15Y52         FDRE                                         r  pooled_B_reg[1][0][3]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.047     1.793    pooled_B_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 current_max_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pooled_B_reg[2][4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.376%)  route 0.287ns (63.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  current_max_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  current_max_B_reg[0]/Q
                         net (fo=27, routed)          0.287     1.933    current_max_B_reg_n_0_[0]
    SLICE_X12Y53         FDRE                                         r  pooled_B_reg[2][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.831     1.990    clk_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  pooled_B_reg[2][4][0]/C
                         clock pessimism             -0.245     1.745    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.075     1.820    pooled_B_reg[2][4][0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 current_max_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pooled_B_reg[4][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.721%)  route 0.295ns (64.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  current_max_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  current_max_B_reg[6]/Q
                         net (fo=27, routed)          0.295     1.941    current_max_B_reg_n_0_[6]
    SLICE_X13Y53         FDRE                                         r  pooled_B_reg[4][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.831     1.990    clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  pooled_B_reg[4][0][6]/C
                         clock pessimism             -0.245     1.745    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.072     1.817    pooled_B_reg[4][0][6]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 matrix_reg[0][1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[43][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  matrix_reg[0][1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  matrix_reg[0][1][11]/Q
                         net (fo=6, routed)           0.077     1.685    matrix_reg_n_0_[0][1][11]
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.730 r  data[43][6]_i_1/O
                         net (fo=1, routed)           0.000     1.730    data[43][6]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  data_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.821     1.979    clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  data_reg[43][6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.121     1.600    data_reg[43][6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 matrix_reg[1][2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[83][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  matrix_reg[1][2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  matrix_reg[1][2][11]/Q
                         net (fo=6, routed)           0.077     1.684    matrix_reg_n_0_[1][2][11]
    SLICE_X10Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.729 r  data[83][3]_i_1/O
                         net (fo=1, routed)           0.000     1.729    data[83][3]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  data_reg[83][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.820     1.978    clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  data_reg[83][3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X10Y78         FDRE (Hold_fdre_C_D)         0.121     1.599    data_reg[83][3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 address_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramB/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.112%)  route 0.208ns (55.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  address_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  address_B_reg[2]/Q
                         net (fo=1, routed)           0.208     1.848    ramB/Q[2]
    RAMB18_X0Y20         RAMB18E1                                     r  ramB/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.874     2.032    ramB/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  ramB/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.534    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.717    ramB/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22    ramA/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20    ramB/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X12Y60    FSM_onehot_mult_current_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y61     FSM_onehot_mult_current_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y62    FSM_onehot_mult_current_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y62    FSM_onehot_mult_current_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y62    FSM_onehot_mult_current_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y62    FSM_onehot_mult_current_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y60    FSM_onehot_mult_current_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y60    FSM_onehot_mult_current_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y60    FSM_onehot_mult_current_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61     FSM_onehot_mult_current_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61     FSM_onehot_mult_current_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y60    FSM_onehot_mult_current_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y60    FSM_onehot_mult_current_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61     FSM_onehot_mult_current_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61     FSM_onehot_mult_current_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y62    FSM_onehot_mult_current_reg[4]/C



