INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed/OneDrive/Documents/GitHub/FIRfilterOkab/project_1/project_1.srcs/sources_1/new/fir_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed/OneDrive/Documents/GitHub/FIRfilterOkab/project_1/project_1.srcs/sim_1/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
