{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625148708904 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625148718914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625148718921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148718925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:11:38 2021 " "Processing started: Thu Jul  1 11:11:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148718925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148718925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off disciple_control -c fsm_disc " "Command: quartus_map --read_settings_files=on --write_settings_files=off disciple_control -c fsm_disc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148718927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625148719339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625148719340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_guru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_guru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_guru-arch " "Found design unit 1: fsm_guru-arch" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732611 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_guru " "Found entity 1: fsm_guru" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_control-arch " "Found design unit 1: base_control-arch" {  } { { "base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732612 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_control " "Found entity 1: base_control" {  } { { "base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coll_ovf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coll_ovf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_ovf-arch " "Found design unit 1: coll_ovf-arch" {  } { { "coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/coll_ovf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732613 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_ovf " "Found entity 1: coll_ovf" {  } { { "coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/coll_ovf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_num-arch " "Found design unit 1: rand_num-arch" {  } { { "rand_num.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732614 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_num " "Found entity 1: rand_num" {  } { { "rand_num.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_datapath-arch " "Found design unit 1: base_datapath-arch" {  } { { "base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732616 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_datapath " "Found entity 1: base_datapath" {  } { { "base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wisdom_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_circuit-arch " "Found design unit 1: wisdom_circuit-arch" {  } { { "wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_circuit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732617 ""} { "Info" "ISGN_ENTITY_NAME" "1 wisdom_circuit " "Found entity 1: wisdom_circuit" {  } { { "wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732619 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-with_RCA " "Found design unit 1: alu-with_RCA" {  } { { "alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732620 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-dataflow " "Found design unit 1: xor2-dataflow" {  } { { "xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/xor2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732622 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit-arch " "Found design unit 1: base_circuit-arch" {  } { { "base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732623 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit " "Found entity 1: base_circuit" {  } { { "base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen-arch " "Found design unit 1: num_gen-arch" {  } { { "num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732624 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen " "Found entity 1: num_gen" {  } { { "num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Found design unit 1: full_adder_1-dataflow" {  } { { "full_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732626 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "full_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_circuit_extended.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_circuit_extended.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit_extended-arch " "Found design unit 1: base_circuit_extended-arch" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732628 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit_extended " "Found entity 1: base_circuit_extended" {  } { { "base_circuit_extended.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "galois_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file galois_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Galois_2bits-arch " "Found design unit 1: Galois_2bits-arch" {  } { { "galois_2bits.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/galois_2bits.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Galois_2bits " "Found entity 1: Galois_2bits" {  } { { "galois_2bits.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/galois_2bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_gen-arch " "Found design unit 1: code_gen-arch" {  } { { "code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/code_gen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732630 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_gen " "Found entity 1: code_gen" {  } { { "code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/code_gen.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disciple_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disciple_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_disc-arch " "Found design unit 1: fsm_disc-arch" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732630 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_disc " "Found entity 1: fsm_disc" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch " "Found design unit 1: reg_bank-arch" {  } { { "reg_bank.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732631 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder-structural " "Found design unit 1: rc_adder-structural" {  } { { "rc_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732632 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder " "Found entity 1: rc_adder" {  } { { "rc_adder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-arquitetura " "Found design unit 1: main-arquitetura" {  } { { "main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/main.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732632 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_trigger-arch " "Found design unit 1: counter_trigger-arch" {  } { { "counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/counter_trigger.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732633 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_trigger " "Found entity 1: counter_trigger" {  } { { "counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/counter_trigger.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_main-arch " "Found design unit 1: fsm_main-arch" {  } { { "fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_main.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732634 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Found entity 1: fsm_main" {  } { { "fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_main.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-dataflow " "Found design unit 1: or_2-dataflow" {  } { { "or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/or2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732635 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/or2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_2port-SYN " "Found design unit 1: mem_2port-SYN" {  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732636 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_2port " "Found entity 1: mem_2port" {  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file step_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_counter-arch " "Found design unit 1: step_counter-arch" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732637 ""} { "Info" "ISGN_ENTITY_NAME" "1 step_counter " "Found entity 1: step_counter" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file holder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holder-fsm_arch " "Found design unit 1: holder-fsm_arch" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732638 ""} { "Info" "ISGN_ENTITY_NAME" "1 holder " "Found entity 1: holder" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_init-arch " "Found design unit 1: fsm_init-arch" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732639 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_init " "Found entity 1: fsm_init" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Found design unit 1: comparator-arch" {  } { { "comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732639 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_handler-arch " "Found design unit 1: button_handler-arch" {  } { { "button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/button_handler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732640 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/button_handler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referee-fsm_arch " "Found design unit 1: referee-fsm_arch" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732641 ""} { "Info" "ISGN_ENTITY_NAME" "1 referee " "Found entity 1: referee" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Found design unit 1: wisdom_package" {  } { { "wisdom_package.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disc_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disc_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disc_datapath-arch " "Found design unit 1: disc_datapath-arch" {  } { { "disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732643 ""} { "Info" "ISGN_ENTITY_NAME" "1 disc_datapath " "Found entity 1: disc_datapath" {  } { { "disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625148732643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_disc " "Elaborating entity \"fsm_disc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625148732968 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guru_well_behind disciple_control.vhd(83) " "VHDL Process Statement warning at disciple_control.vhd(83): signal \"guru_well_behind\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625148732981 "|fsm_disc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guru_well_behind disciple_control.vhd(85) " "VHDL Process Statement warning at disciple_control.vhd(85): signal \"guru_well_behind\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625148732982 "|fsm_disc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE disciple_control.vhd(42) " "VHDL Process Statement warning at disciple_control.vhd(42): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625148732985 "|fsm_disc"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_INIT_en disciple_control.vhd(19) " "Using initial value X (don't care) for net \"flags_2_dp.rb_INIT_en\" at disciple_control.vhd(19)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732992 "|fsm_disc"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_b_addr disciple_control.vhd(20) " "Using initial value X (don't care) for net \"flags_2_mem.mem_b_addr\" at disciple_control.vhd(20)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732995 "|fsm_disc"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_b disciple_control.vhd(20) " "Using initial value X (don't care) for net \"flags_2_mem.data_b\" at disciple_control.vhd(20)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148732996 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CLEAR_PREV disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CLEAR_PREV\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733004 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CLEAR_BEHIND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CLEAR_BEHIND\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733004 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CHECK_BEHIND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CHECK_BEHIND\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733006 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CHECK_LAST disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CHECK_LAST\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733006 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WRITE_DISC disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WRITE_DISC\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733007 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WRITE_DUO disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WRITE_DUO\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733008 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CHECK_SAME_ADDR disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CHECK_SAME_ADDR\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733008 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.INCR disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.INCR\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733008 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WAIT_COUNT_DISC disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WAIT_COUNT_DISC\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733009 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WRITE_RAND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WRITE_RAND\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733010 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.RAND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.RAND\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733010 "|fsm_disc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.IDLE disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.IDLE\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148733011 "|fsm_disc"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NEXT_STATE.CHECK_SAME_ADDR_518 " "Latch NEXT_STATE.CHECK_SAME_ADDR_518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA end_of_disc " "Ports D and ENA on the latch are fed by the same signal end_of_disc" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148733968 ""}  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148733968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NEXT_STATE.CHECK_LAST_461 " "Latch NEXT_STATE.CHECK_LAST_461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE.CHECK_LAST " "Ports D and ENA on the latch are fed by the same signal STATE.CHECK_LAST" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148733968 ""}  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148733968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NEXT_STATE.CHECK_BEHIND_442 " "Latch NEXT_STATE.CHECK_BEHIND_442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA end_of_disc " "Ports D and ENA on the latch are fed by the same signal end_of_disc" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625148733968 ""}  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625148733968 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_dp.cg_sel.GURU GND " "Pin \"flags_2_dp.cg_sel.GURU\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_dp.cg_sel.GURU"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_dp.rb_out_sel.REG_DISC_PREV_OUT GND " "Pin \"flags_2_dp.rb_out_sel.REG_DISC_PREV_OUT\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_dp.rb_out_sel.REG_DISC_PREV_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_dp.rb_out_sel.REG_DISC_OUT GND " "Pin \"flags_2_dp.rb_out_sel.REG_DISC_OUT\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_dp.rb_out_sel.REG_DISC_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_dp.rb_out_sel.INIT_OUT GND " "Pin \"flags_2_dp.rb_out_sel.INIT_OUT\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_dp.rb_out_sel.INIT_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_dp.rb_INIT_en GND " "Pin \"flags_2_dp.rb_INIT_en\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_dp.rb_INIT_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_dp.ng_rand_zero GND " "Pin \"flags_2_dp.ng_rand_zero\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_dp.ng_rand_zero"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.cg_sel.GURU GND " "Pin \"flags_2_mem.cg_sel.GURU\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.cg_sel.GURU"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.data_b\[0\] GND " "Pin \"flags_2_mem.data_b\[0\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.data_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.data_b\[1\] GND " "Pin \"flags_2_mem.data_b\[1\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.data_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.data_b\[2\] GND " "Pin \"flags_2_mem.data_b\[2\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.data_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.data_b\[3\] GND " "Pin \"flags_2_mem.data_b\[3\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.data_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.data_b\[4\] GND " "Pin \"flags_2_mem.data_b\[4\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.data_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.data_b\[5\] GND " "Pin \"flags_2_mem.data_b\[5\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.data_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.data_b\[6\] GND " "Pin \"flags_2_mem.data_b\[6\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.data_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.data_b\[7\] GND " "Pin \"flags_2_mem.data_b\[7\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.data_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.mem_b_addr\[0\] GND " "Pin \"flags_2_mem.mem_b_addr\[0\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.mem_b_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.mem_b_addr\[1\] GND " "Pin \"flags_2_mem.mem_b_addr\[1\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.mem_b_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.mem_b_addr\[2\] GND " "Pin \"flags_2_mem.mem_b_addr\[2\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.mem_b_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.mem_b_addr\[3\] GND " "Pin \"flags_2_mem.mem_b_addr\[3\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.mem_b_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.mem_b_addr\[4\] GND " "Pin \"flags_2_mem.mem_b_addr\[4\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.mem_b_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_2_mem.mem_b_addr\[5\] GND " "Pin \"flags_2_mem.mem_b_addr\[5\]\" is stuck at GND" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625148733981 "|fsm_disc|flags_2_mem.mem_b_addr[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625148733981 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625148734106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625148734573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625148734573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625148734728 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625148734728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625148734728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625148734728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "994 " "Peak virtual memory: 994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148734740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:12:14 2021 " "Processing ended: Thu Jul  1 11:12:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148734740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148734740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148734740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625148734740 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1625148745703 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1625148755715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1625148756291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148756292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:12:15 2021 " "Processing started: Thu Jul  1 11:12:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148756292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1625148756292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off disciple_control -c fsm_disc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off disciple_control -c fsm_disc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1625148756292 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1625148756342 ""}
{ "Info" "0" "" "Project  = disciple_control" {  } {  } 0 0 "Project  = disciple_control" 0 0 "Fitter" 0 0 1625148756342 ""}
{ "Info" "0" "" "Revision = fsm_disc" {  } {  } 0 0 "Revision = fsm_disc" 0 0 "Fitter" 0 0 1625148756343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1625148756584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1625148756584 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fsm_disc 5CSEMA6F31C6 " "Selected device 5CSEMA6F31C6 for design \"fsm_disc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1625148756596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625148756682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625148756683 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625148757288 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625148757324 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625148757456 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1625148757779 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1625148773236 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 12 global CLKCTRL_G10 " "clk~inputCLKENA0 with 12 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1625148773514 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1625148773514 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148773514 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625148773517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625148773517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625148773517 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1625148773518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1625148773518 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625148773518 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1625148775114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsm_disc.sdc " "Synopsys Design Constraints File file not found: 'fsm_disc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1625148775115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1625148775115 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1625148775118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1625148775118 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1625148775119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625148775121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1625148775122 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625148775122 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148775159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625148785724 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1625148785986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148790401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625148793146 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625148794556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148794556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625148796706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1625148808144 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625148808144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1625148811768 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625148811768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148811772 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1625148814980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625148815042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625148815743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625148815743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625148816271 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625148821301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2112 " "Peak virtual memory: 2112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148822657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:13:42 2021 " "Processing ended: Thu Jul  1 11:13:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148822657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148822657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148822657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625148822657 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1625148870606 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1625148880630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1625148880662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148880668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:14:17 2021 " "Processing started: Thu Jul  1 11:14:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148880668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1625148880668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off disciple_control -c fsm_disc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off disciple_control -c fsm_disc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1625148880668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1625148881935 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1625148890744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148891556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:14:51 2021 " "Processing ended: Thu Jul  1 11:14:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148891556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148891556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148891556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1625148891556 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1625148891856 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1625148902901 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1625148912910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1625148914589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148914589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:14:52 2021 " "Processing started: Thu Jul  1 11:14:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148914589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1625148914589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta disciple_control -c fsm_disc " "Command: quartus_sta disciple_control -c fsm_disc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1625148914589 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1625148915318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1625148916054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1625148916054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148916134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148916134 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1625148917067 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsm_disc.sdc " "Synopsys Design Constraints File file not found: 'fsm_disc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1625148917225 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148917226 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625148917228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name end_of_disc end_of_disc " "create_clock -period 1.000 -name end_of_disc end_of_disc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625148917228 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148917228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1625148917231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148917232 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1625148917233 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1625148917243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625148917258 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625148917258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.663 " "Worst-case setup slack is -3.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.663             -41.501 end_of_disc  " "   -3.663             -41.501 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852             -18.865 clk  " "   -1.852             -18.865 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148917259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 clk  " "    0.456               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 end_of_disc  " "    1.259               0.000 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148917261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148917261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148917262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.285 clk  " "   -0.394              -6.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 end_of_disc  " "    0.159               0.000 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148917263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148917263 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625148917416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1625148917492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1625148919073 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148919168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625148919172 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625148919172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.712 " "Worst-case setup slack is -3.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.712             -42.548 end_of_disc  " "   -3.712             -42.548 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627             -15.637 clk  " "   -1.627             -15.637 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148919172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk  " "    0.154               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 end_of_disc  " "    1.128               0.000 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148919174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148919175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148919176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.855 clk  " "   -0.394              -6.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 end_of_disc  " "    0.087               0.000 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148919177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148919177 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1625148919190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1625148919434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1625148920911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148920998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625148921000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625148921000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.509 " "Worst-case setup slack is -2.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509             -21.360 end_of_disc  " "   -2.509             -21.360 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835              -8.235 clk  " "   -0.835              -8.235 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148921001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 clk  " "    0.273               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 end_of_disc  " "    0.801               0.000 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148921003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148921004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148921013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.080 " "Worst-case minimum pulse width slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.954 clk  " "   -0.080              -0.954 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.655 end_of_disc  " "   -0.055              -0.655 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148921014 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625148921031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625148921285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625148921287 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625148921287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.289 " "Worst-case setup slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289             -19.276 end_of_disc  " "   -2.289             -19.276 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626              -5.688 clk  " "   -0.626              -5.688 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148921289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 clk  " "    0.133               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 end_of_disc  " "    0.710               0.000 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148921291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148921293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1625148921295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.079 " "Worst-case minimum pulse width slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.936 clk  " "   -0.079              -0.936 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.923 end_of_disc  " "   -0.067              -0.923 end_of_disc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625148921296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625148921296 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625148923477 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625148923477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148923522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:15:23 2021 " "Processing ended: Thu Jul  1 11:15:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148923522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148923522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148923522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1625148923522 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1625148936270 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1625148946278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1625148946303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625148946309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:15:26 2021 " "Processing started: Thu Jul  1 11:15:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625148946309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625148946309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off disciple_control -c fsm_disc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off disciple_control -c fsm_disc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625148946312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1625148947362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fsm_disc.vho /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/simulation/modelsim/ simulation " "Generated file fsm_disc.vho in folder \"/home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625148947487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625148947558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:15:47 2021 " "Processing ended: Thu Jul  1 11:15:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625148947558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625148947558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625148947558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625148947558 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus Prime Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625148947768 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625148995505 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625149005514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625149005518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625149005519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:16:25 2021 " "Processing started: Thu Jul  1 11:16:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625149005519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625149005519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp disciple_control -c fsm_disc --netlist_type=sgate " "Command: quartus_npp disciple_control -c fsm_disc --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625149005520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1625149005755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 3 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625149005773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:16:45 2021 " "Processing ended: Thu Jul  1 11:16:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625149005773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625149005773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625149005773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625149005773 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license " "Can't contact license server \"1800@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625149016675 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@license.lme.usp.br " "Can't contact license server \"1800@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625149026685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625149026692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625149026693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 11:16:46 2021 " "Processing started: Thu Jul  1 11:16:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625149026693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625149026693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp disciple_control -c fsm_disc --netlist_type=sm_process " "Command: quartus_npp disciple_control -c fsm_disc --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625149026693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1625149026849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 3 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "778 " "Peak virtual memory: 778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625149026917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 11:17:06 2021 " "Processing ended: Thu Jul  1 11:17:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625149026917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625149026917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625149026917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625149026917 ""}
