$version Generated by VerilatedVcd $end
$date Sat Nov 19 22:53:27 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 % ImmOp [31:0] $end
  $var wire 12 $ ImmSrc [11:0] $end
  $var wire 32 # instr [31:0] $end
  $scope module sign_extend $end
   $var wire 32 & DATA_WIDTH [31:0] $end
   $var wire 32 ' IMM_WIDTH [31:0] $end
   $var wire 32 % ImmOp [31:0] $end
   $var wire 12 $ ImmSrc [11:0] $end
   $var wire 32 # instr [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11111110000000110001100011100011 #
b111111111111 $
b00000000000000000000000000000000 %
b00000000000000000000000000100000 &
b00000000000000000000000000001100 '
#2
b00001111111100000000001100010011 #
b00000000000000000000111111111111 %
#4
b11111111111111111111111111111111 %
#6
b00000000000000000000010100010011 #
#8
#10
b00000000000000000000010110010011 #
#12
#14
b00000000000001011000010100010011 #
#16
#18
b00000000000101011000010110010011 #
#20
#22
b11111110011001011001110011100011 #
#24
b00000000000000000000111111111111 %
#26
#28
