{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573388251963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573388251963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 12:17:31 2019 " "Processing started: Sun Nov 10 12:17:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573388251963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573388251963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPCRAM -c MPCRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPCRAM -c MPCRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573388251963 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573388252184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/memory/ram_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/memory/ram_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_memory-SYN " "Found design unit 1: ram_memory-SYN" {  } { { "../Memory/RAM_MEMORY.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM_MEMORY.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252511 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_MEMORY " "Found entity 1: RAM_MEMORY" {  } { { "../Memory/RAM_MEMORY.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM_MEMORY.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388252511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulepcram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulepcram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModulePCRAM-behavioral " "Found design unit 1: ModulePCRAM-behavioral" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252513 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModulePCRAM " "Found entity 1: ModulePCRAM" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388252513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelIO_pkg " "Found design unit 1: TopLevelIO_pkg" {  } { { "../TopLevelIO_pkg/TopLevelIO_pkg.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/TopLevelIO_pkg/TopLevelIO_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388252515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/programcountertoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/programcountertoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounterTopLevel-behavioral " "Found design unit 1: ProgramCounterTopLevel-behavioral" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252517 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterTopLevel " "Found entity 1: ProgramCounterTopLevel" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388252517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-behavioral " "Found design unit 1: MUX_2_1-behavioral" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252519 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388252519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_8-Behavioral " "Found design unit 1: DFF_8-Behavioral" {  } { { "../ProgramCounterLAB/DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252521 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Found entity 1: DFF_8" {  } { { "../ProgramCounterLAB/DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388252521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_1-Behavioral " "Found design unit 1: DFF_1-Behavioral" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252523 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388252523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388252523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModulePCRAM " "Elaborating entity \"ModulePCRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573388252556 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 5 ModulePCRAM.vhd(45) " "VHDL expression error at ModulePCRAM.vhd(45): expression has 8 elements, but must have 5 elements" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 45 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1573388252557 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "address ModulePCRAM.vhd(45) " "VHDL error at ModulePCRAM.vhd(45): formal port or parameter \"address\" must have actual or default value" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 45 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1573388252558 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1573388252558 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573388252671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 10 12:17:32 2019 " "Processing ended: Sun Nov 10 12:17:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573388252671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573388252671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573388252671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573388252671 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573388253252 ""}
