
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/dc_drv.0/dc/debug_ip_core.tcl
# set_param synth.enableIncremental 0
# set_param chipscope.flow 0
# set_param synth.rodin.xdcFlow false
# set script_paths {/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/dbg_hub_CV.0/out/get_cs_ip.tcl /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/u_ila_0_CV.0/out/get_cs_ip.tcl}
# foreach script_path $script_paths { 
#     source $script_path
#     lappend debug_ip_vlnv $ip_vlnv 
#     lappend debug_ip_module_name $ip_module_name
#     lappend debug_params $params
#     lappend debug_output_xci $output_xci
#     lappend debug_output_dcp $output_dcp
#     lappend debug_output_dir $output_dir
#     lappend debug_synth_opts $synth_opts
#     lappend debug_xdc_files $xdc_files
# }
## set_param synth.enableIncremental 0
## set_param chipscope.flow 0
## set part xc7z020clg400-1
## set board_part_repo_paths {}
## set board_part tul.com.tw:pynq-z2:part0:1.0
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:xsdbm:3.0
## set ip_module_name dbg_hub
## set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {1}}}
## set output_xci /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/dbg_hub_CV.0/out/result.xci
## set output_dcp /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/dbg_hub_CV.0/out/result.dcp
## set output_dir /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/dbg_hub_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
## set_param synth.enableIncremental 0
## set_param chipscope.flow 0
## set part xc7z020clg400-1
## set board_part_repo_paths {}
## set board_part tul.com.tw:pynq-z2:part0:1.0
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:ila:6.2
## set ip_module_name u_ila_0
## set params {{{PARAM_VALUE.ALL_PROBE_SAME_MU} {true} {PARAM_VALUE.ALL_PROBE_SAME_MU_CNT} {1} {PARAM_VALUE.C_ADV_TRIGGER} {false} {PARAM_VALUE.C_DATA_DEPTH} {131072} {PARAM_VALUE.C_EN_STRG_QUAL} {false} {PARAM_VALUE.C_INPUT_PIPE_STAGES} {0} {PARAM_VALUE.C_NUM_OF_PROBES} {2} {PARAM_VALUE.C_PROBE0_TYPE} {0} {PARAM_VALUE.C_PROBE0_WIDTH} {32} {PARAM_VALUE.C_PROBE1_TYPE} {0} {PARAM_VALUE.C_PROBE1_WIDTH} {1} {PARAM_VALUE.C_TRIGIN_EN} {0} {PARAM_VALUE.C_TRIGOUT_EN} {0}}}
## set output_xci /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/u_ila_0_CV.0/out/result.xci
## set output_dcp /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/u_ila_0_CV.0/out/result.dcp
## set output_dir /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/u_ila_0_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
# set debug_ip_repo_paths $ip_repo_paths
# set debug_ip_output_repo $ip_output_repo
# set debug_ip_cache_permissions $ip_cache_permissions
# set debug_oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set ordering_constrs 1
# set jobs 2
# source {/tools/Xilinx/Vivado/2018.3/scripts/ip/ipxchipscope.tcl}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
IP SYNTH XDC FILES = 

/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/dbg_hub.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dbg_hub, cache-ID = 020e4761bc5dcf22.
INFO: [InternalMarking_CacheHit-1] dbg_hub 020e4761bc5dcf22
IP SYNTH XDC FILES = 

/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/u_ila_0/u_ila_0.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/.Xil/Vivado-24902-noodle-box/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/u_ila_0/u_ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'u_ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_ila_0'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP u_ila_0, cache-ID = 06fca759f67be60d.
INFO: [InternalMarking_CacheHit-1] u_ila_0 06fca759f67be60d
# set failed [catch {ipx::chipscope::run_multi_gen_and_synth_ip_core $part $board_part $board_connections $board_part_repo_paths $tool_flow $debug_ip_vlnv $debug_ip_module_name $debug_params $debug_output_xci $debug_output_dcp $debug_output_dir $debug_ip_repo_paths $debug_ip_output_repo $debug_ip_cache_permissions $debug_oopbus_ip_repo_paths $debug_synth_opts $debug_xdc_files $ordering_constrs $jobs} errMessage]
# if { $failed } {
# send_msg_id {IP_Flow 19-3805} ERROR "Failed to generate and synthesize debug IPs. \n $errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Sun Mar 21 20:24:34 2021...
