Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul 20 16:25:24 2025
| Host         : ChaelChael running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   306 |
|    Minimum number of control sets                        |   306 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   744 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   306 |
| >= 0 to < 4        |    86 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     5 |
| >= 16              |   187 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             375 |          101 |
| No           | No                    | Yes                    |              55 |           17 |
| No           | Yes                   | No                     |             278 |           94 |
| Yes          | No                    | No                     |            2424 |          662 |
| Yes          | No                    | Yes                    |             812 |          282 |
| Yes          | Yes                   | No                     |            1992 |          558 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                                            Set/Reset Signal                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/demoduation_2PSK_0/inst/signal_compare        |                                                                                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__13_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__13_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__14_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__14_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__15_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__15_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__16_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__16_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__17_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__17_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__18_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__18_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__0_n_0   |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__33_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__0_n_0   | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__19_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__19_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__12_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__20_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__20_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__21_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__11_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__11_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1_n_0      |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1_n_0      | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__9_n_0  |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__9_n_0  | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__10_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__10_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                           |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/E[0]                                                                                                                                                               | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_sym_buff_sclr/SR[0]                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__34_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__34_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__35_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__35_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__36_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__36_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__37_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__37_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__38_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__38_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__2_n_0   |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__2_n_0   | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__3_n_0   |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__3_n_0   | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__4_n_0   |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__4_n_0   | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__5_n_0   |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__5_n_0   | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__6_n_0   |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__6_n_0   | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__7_n_0   |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__7_n_0   | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__8_n_0   |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__8_n_0   | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__33_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__21_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__23_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__23_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__24_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__24_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__25_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__25_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__26_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__26_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__27_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__27_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__28_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__28_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__1_n_0   |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__1_n_0   | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int  |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__29_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__29_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__30_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__30_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__31_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__31_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__32_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__32_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__22_n_0 |                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__22_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__12_n_0 | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                     |                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                            | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                      | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                           |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count                                                                                                                             | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count                                                                                                                       | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m     |                                                                                                                                                                                                                                                                                              | design_1_i/demodulation_AM_0/inst/cymometer/resetn_0                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ADC_LTC2220_driver_0/inst/E[0]                                                                                                                                                                                                                                                    | design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                           |                                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                            |                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/AD9744_0/inst/p_0_in                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/wr_enable                                                                                                                                                                 |                                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG |                                                                                                                                                                                                                                                                                              | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                                 |                6 |             15 |         2.50 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__6_n_0         | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__7_n_0         |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__7_n_0         | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__8_n_0         |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__8_n_0         | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/E[0]                                                                                                                                                                     | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_sym_buff_sclr/SR[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                 |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_delay                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[12][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[11][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[13][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[10][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[15][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[0][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[14][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[16][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[18][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[17][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[19][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[1][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[23][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[20][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[21][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[22][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[29][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[24][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[27][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[28][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[26][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[25][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[2][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[32][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[31][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__13_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[34][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[36][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[35][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[37][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[33][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[38][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[39][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[43][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[42][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[40][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[41][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[3][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[44][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[48][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[45][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[46][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[47][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[7][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[9][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[4][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[8][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[49][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[6][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[5][15]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[42].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__41_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[42].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__41_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[42].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__42_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__42_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__43_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__43_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[45].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__44_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                      |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[45].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__44_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[45].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[46].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__45_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[46].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__45_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[46].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[47].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__46_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     |                                                                                                                                                                                                                                                                                              | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[47].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__46_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[47].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[48].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__47_n_0       |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[48].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__47_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[48].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[49].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__48_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[49].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__48_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[49].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__3_n_0         |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__3_n_0         | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[50].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__49_n_0       |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[50].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__49_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[50].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__4_n_0         |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__4_n_0         | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__0_n_0         |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__0_n_0         | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1_n_0            |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1_n_0            | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__9_n_0        |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__9_n_0        | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__10_n_0       |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__10_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__11_n_0       |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__11_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__12_n_0       |                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__12_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__13_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__14_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__14_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__15_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__15_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__16_n_0       |                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__16_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__17_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__17_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__18_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__18_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__19_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__19_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__20_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__20_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__21_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__21_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__22_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__22_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__23_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__23_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__24_n_0       |                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__24_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__25_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__25_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__26_n_0       |                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__26_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[30][15]_i_1_n_0                                                                                                                                                                                                                             | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__27_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__27_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__28_n_0       |                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__28_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__1_n_0         |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__1_n_0         | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__29_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__29_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__30_n_0       |                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__30_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__31_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__31_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__32_n_0       |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__32_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__33_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__33_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__34_n_0       |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__34_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__35_n_0       |                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__35_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__36_n_0       |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__36_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__37_n_0       |                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__37_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__38_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__38_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__2_n_0         |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__2_n_0         | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                4 |             16 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[40].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__39_n_0       |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[40].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__39_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[40].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[41].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__40_n_0       |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[41].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__40_n_0       | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[41].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__5_n_0         |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__5_n_0         | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/sclr_int        |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/wr_enable                                                                                                                                                           |                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][15]_i_1__6_n_0         |                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                8 |             19 |         2.38 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                       |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                      |                                                                                                                                                                                                                                       |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                        |                                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                   | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                              |                                                                                                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                       |               10 |             35 |         3.50 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/E[0]                                                                                                                                                               | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_buff_sclr/SR[0]                                                                                                 |               20 |             41 |         2.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                            |                                                                                                                                                                                                                                       |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               17 |             48 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                       |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                       |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m     | design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                      |                                                                                                                                                                                                                                       |               52 |            175 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                       |               90 |            325 |         3.61 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/E[0]                                                                                                                                                                     | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_buff_sclr/SR[0]                                                                                                       |              258 |            832 |         3.22 |
|  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG | design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                            |                                                                                                                                                                                                                                       |              294 |           2091 |         7.11 |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


