// Seed: 556214117
module module_0 (
    input id_0,
    input id_1
);
  reg id_2;
  reg id_3;
  assign id_2 = 1;
  logic id_4 = 1;
  initial begin
    if (1) id_3 <= id_2;
  end
  logic id_5;
  logic id_6 = id_0;
  logic id_7 = 1;
endmodule
