// Seed: 1739772603
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0
    , id_2,
    output id_1
);
  type_0 id_3 (
      .id_0(id_0),
      .id_1(id_0),
      .id_2(1),
      .id_3(1)
  );
  always @(posedge id_3) begin
    id_1 = 1;
  end
endmodule
