m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/simulation/modelsim
vALU
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1729554288
!i10b 1
!s100 0RzbMzlIFdnnA5d_nn2d81
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGaGUFAEQn_T2Z8b2SUTCo0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1729550161
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv
!i122 1
L0 1 69
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1729554288.000000
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU
Z9 tCvgOpt 0
n@a@l@u
vControl_Unit
R1
R2
!i10b 1
!s100 FE]ASjVZn_MRVM>T][zSo0
R3
IhITTH]S<ezR:0eHMiG1ZM1
R4
S1
R0
w1729549424
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv
!i122 2
L0 1 94
R5
r1
!s85 0
31
R6
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv|
!i113 1
R7
R8
R9
n@control_@unit
vcpu
R1
Z10 !s110 1729554289
!i10b 1
!s100 _8g?0>Fo146R]C0?KXkHe0
R3
I4K7di`zVLnhoWQ0c>;d;H2
R4
S1
R0
w1729550258
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv
!i122 17
L0 1 126
R5
r1
!s85 0
31
Z11 !s108 1729554289.000000
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv|
!i113 1
R7
R8
R9
vcpu_tb2
R1
R10
!i10b 1
!s100 G8Akh1=F6:FAh1jOeEAR=3
R3
I_@IfdRB33EUJNPa_E?E:Z0
R4
S1
R0
w1729554273
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb2.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb2.sv
!i122 18
L0 2 319
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb2.sv|
!i113 1
R7
R8
R9
vData_Memory
R1
R2
!i10b 1
!s100 JX6PGdO4jKLE?zV1L@IRD1
R3
Iom1jD?PGeU52ck3HQT<EU2
R4
S1
R0
w1729549768
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv
!i122 3
L0 1 34
R5
r1
!s85 0
31
R6
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv|
!i113 1
R7
R8
R9
n@data_@memory
vDecode_Cycle
R1
R10
!i10b 1
!s100 jl90ejdLf@CUWIXVf_zi`3
R3
If1oEPF9jIgkJ^RF08mK<:0
R4
S1
R0
w1729549458
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv
!i122 4
L0 1 163
R5
r1
!s85 0
31
R6
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv|
!i113 1
R7
R8
R9
n@decode_@cycle
vExecute_Cycle
R1
R10
!i10b 1
!s100 Y^OTZe1GaP4bFBB_PeHk=3
R3
IPH]>mOgl8oR?eQQJAM;kV0
R4
S1
R0
w1729550529
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv
!i122 5
L0 1 125
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv|
!i113 1
R7
R8
R9
n@execute_@cycle
vFetch_Cycle
R1
R10
!i10b 1
!s100 MYCALI:NbJ;9blb5jhH;e0
R3
I@4lURd5@ajIaaLl>hKhnE0
R4
S1
R0
Z12 w1729535586
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv
!i122 6
L0 1 70
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv|
!i113 1
R7
R8
R9
n@fetch_@cycle
vHazard_Unit
R1
R10
!i10b 1
!s100 o`B_RB4[<WB[>H7LDBF>60
R3
I1OEOZNo7R6iV^UnjfXYUW3
R4
S1
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv
!i122 7
Z13 L0 1 16
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv|
!i113 1
R7
R8
R9
n@hazard_@unit
vinstrROM
R2
!i10b 1
!s100 zo?R@_^z@8@C[9cGl9_oj2
R3
I2SS?cj@EaoB?PCTS4LgVK1
R4
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v
!i122 0
L0 40 61
R5
r1
!s85 0
31
R6
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU
R9
ninstr@r@o@m
vInstruction_Memory
R1
R10
!i10b 1
!s100 Q9PCkBL>`IabTiFGjIPO;0
R3
Iio4P=19>MaJ4P[b:[R4Ea1
R4
S1
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv
!i122 8
L0 1 24
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv|
!i113 1
R7
R8
R9
n@instruction_@memory
vMemory_Cycle
R1
R10
!i10b 1
!s100 [TJ3M`6n6f50jbD6]Kfag3
R3
I9cko;;j>aYE;CamOifI2B3
R4
S1
R0
w1729549781
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv
!i122 9
L0 1 78
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv|
!i113 1
R7
R8
R9
n@memory_@cycle
vMux
R1
R10
!i10b 1
!s100 F52bCOG^3:P]=@o4do^_m3
R3
ILmdZ`AM@:fNz]F8QXm8mR0
R4
S1
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv
!i122 10
L0 1 9
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv|
!i113 1
R7
R8
R9
n@mux
vMux_3_by_1
R1
R10
!i10b 1
!s100 89OG>fm2IQ>Eb;kM0e89J2
R3
IV<69Qa02j7;J5>fI;XS:32
R4
S1
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv
!i122 11
Z14 L0 1 8
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv|
!i113 1
R7
R8
R9
n@mux_3_by_1
vPC_Adder
R1
R10
!i10b 1
!s100 Ye0`JV:V;k5:O>nodHkCg1
R3
I4?DzcgcE5H8OlZS5o]K:m1
R4
S1
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv
!i122 13
R14
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv|
!i113 1
R7
R8
R9
n@p@c_@adder
vPC_Module
R1
R10
!i10b 1
!s100 4hWN>Zh7]YeNhOhQ[<A`M1
R3
IlYYcU^l=HCVhQHEdkTKED3
R4
S1
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv
!i122 12
L0 1 14
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv|
!i113 1
R7
R8
R9
n@p@c_@module
vRegister_File
R1
R10
!i10b 1
!s100 d7T]o?8_RjgFVgXi=0=ZX3
R3
I4ddPKDzH?k48_AK97[T7^2
R4
S1
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv
!i122 14
L0 1 23
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv|
!i113 1
R7
R8
R9
n@register_@file
vSign_Extend
R1
R10
!i10b 1
!s100 XaUW?E0;[YdTo0FDHJF2Z0
R3
I@J@[7>KBf?>bPMF@F?gAf2
R4
S1
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv
!i122 15
R13
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv|
!i113 1
R7
R8
R9
n@sign_@extend
vWriteback_Cycle
R1
R10
!i10b 1
!s100 B8:i^h_>NJN:OO4>bDBf`0
R3
IZC`TaXB3l7R9jQAlWYUC33
R4
S1
R0
R12
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv
!i122 16
R13
R5
r1
!s85 0
31
R11
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv|
!i113 1
R7
R8
R9
n@writeback_@cycle
