# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab1_1.srcs/sources_1/new/lab1_1.vhd"
vhdl xil_defaultlib  "../../../lab1_1.srcs/sim_1/new/tb_lab1_1.vhd"

# Do not sort compile order
nosort
