#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\pds_22\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JIA
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu May 11 20:31:07 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 3)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 14)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 16)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 19)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 47)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 49)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 50)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 54)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 59)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 60)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 61)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 63)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {init_done} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {init_done} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[0]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 101)] | Port pixclk_out has been placed at location M22, whose type is share pin.
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 102)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 107)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 108)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 109)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 111)] Object 'b_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 112)] Object 'b_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 113)] Object 'b_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 114)] Object 'b_in[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 115)] Object 'b_in[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 116)] Object 'b_in[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 117)] Object 'b_in[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 118)] Object 'b_in[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 119)] Object 'de_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 120)] Object 'g_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 121)] Object 'g_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 122)] Object 'g_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 123)] Object 'g_in[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 124)] Object 'g_in[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 125)] Object 'g_in[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 126)] Object 'g_in[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 127)] Object 'g_in[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 128)] Object 'hs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 129)] Object 'pixclk_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 130)] Object 'r_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 131)] Object 'r_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 132)] Object 'r_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 133)] Object 'r_in[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 134)] Object 'r_in[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 135)] Object 'r_in[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 136)] Object 'r_in[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 137)] Object 'r_in[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/PDS_DEMO/ObjectRecognition/device_map/top.pcf(line number: 140)] Object 'vs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_inst_site {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance pll_top_inst/u_pll_e3/goppll to PLL_158_55.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_224.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_276.
Phase 1.1 1st GP placement started.
Design Utilization : 11%.
Wirelength after clock region global placement is 36625.
1st GP placement takes 6.08 sec.

Phase 1.2 Clock placement started.
Mapping instance axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_112.
Mapping instance clkgate_3/gopclkgate to IOCKGATE_6_322.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_109.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg to USCM_84_110.
Mapping instance axi_ctrl_inst/HMIC_S_inst/u_clkbufg_gate/gopclkbufg to USCM_84_111.
Clock placement takes 0.23 sec.

Pre global placement takes 7.48 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_233.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_238.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_241.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_218.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_234.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_217.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_242.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_214.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_229.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_237.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_285.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_270.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_289.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_269.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_286.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_262.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_261.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_265.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_273.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_266.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOL_327_241.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst init_done_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_47_373.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_47_374.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOL_67_373.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOL_67_374.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ms72xx_ctl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst pixclk_out_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOL_327_273.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_327_365.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg on USCM_84_110.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_clkbufg_gate/gopclkbufg on USCM_84_111.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_224.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_276.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_109.
Placed fixed instance clkgate_3/gopclkgate on IOCKGATE_6_322.
Placed fixed instance pll_top_inst/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_0_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Placed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Placed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_224.
Placed instance axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_276.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -8135.
	6 iterations finished.
	Final slack -4752.
Super clustering done.
Design Utilization : 11%.
2nd GP placement takes 6.30 sec.

Wirelength after global placement is 36219.
Global placement takes 6.33 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 38216.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -8135.
	6 iterations finished.
	Final slack -4752.
Super clustering done.
Design Utilization : 11%.
3rd GP placement takes 5.75 sec.

Wirelength after post global placement is 36952.
Post global placement takes 5.77 sec.

Phase 4 Legalization started.
The average distance in LP is 1.707960.
Wirelength after legalization is 50352.
Legalization takes 0.39 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -4163.
Replication placement takes 0.62 sec.

Wirelength after replication placement is 50352.
Phase 5.2 DP placement started.
Legalized cost -4163.000000.
The detailed placement ends at 11th iteration.
DP placement takes 4.08 sec.

Wirelength after detailed placement is 51744.
Timing-driven detailed placement takes 4.70 sec.

Worst slack is -3507, TNS after placement is -1633816.
Placement done.
Total placement takes 26.62 sec.
Finished placement. (CPU time elapsed 0h:00m:26s)

Routing started.
Building routing graph takes 1.56 sec.
Worst slack is -3507, TNS before global route is -1633816.
Processing design graph takes 0.61 sec.
Total memory for routing:
	120.332655 M.
Total nets for routing : 8659.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 69 nets, it takes 0.02 sec.
Unrouted nets 110 at the end of iteration 0.
Unrouted nets 68 at the end of iteration 1.
Unrouted nets 48 at the end of iteration 2.
Unrouted nets 36 at the end of iteration 3.
Unrouted nets 33 at the end of iteration 4.
Unrouted nets 17 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 8 at the end of iteration 8.
Unrouted nets 9 at the end of iteration 9.
Unrouted nets 9 at the end of iteration 10.
Unrouted nets 8 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 5 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 5 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 5 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 4 at the end of iteration 36.
Unrouted nets 3 at the end of iteration 37.
Unrouted nets 3 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 3 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 4 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 3 at the end of iteration 49.
Unrouted nets 2 at the end of iteration 50.
Unrouted nets 2 at the end of iteration 51.
Unrouted nets 2 at the end of iteration 52.
Unrouted nets 2 at the end of iteration 53.
Unrouted nets 2 at the end of iteration 54.
Unrouted nets 2 at the end of iteration 55.
Unrouted nets 2 at the end of iteration 56.
Unrouted nets 3 at the end of iteration 57.
Unrouted nets 2 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 1 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 1 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 1 at the end of iteration 66.
Unrouted nets 1 at the end of iteration 67.
Unrouted nets 1 at the end of iteration 68.
Unrouted nets 1 at the end of iteration 69.
Unrouted nets 1 at the end of iteration 70.
Unrouted nets 1 at the end of iteration 71.
Unrouted nets 0 at the end of iteration 72.
Global Routing step 2 processed 254 nets, it takes 1.55 sec.
Unrouted nets 79 at the end of iteration 0.
Unrouted nets 24 at the end of iteration 1.
Unrouted nets 14 at the end of iteration 2.
Unrouted nets 6 at the end of iteration 3.
Unrouted nets 8 at the end of iteration 4.
Unrouted nets 4 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 0 at the end of iteration 16.
Global Routing step 3 processed 230 nets, it takes 0.31 sec.
Global routing takes 1.89 sec.
Total 9339 subnets.
    forward max bucket size 3743 , backward 863.
        Unrouted nets 6172 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.843750 sec.
    forward max bucket size 3743 , backward 765.
        Unrouted nets 4957 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.562500 sec.
    forward max bucket size 3635 , backward 731.
        Unrouted nets 3965 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.468750 sec.
    forward max bucket size 591 , backward 215.
        Unrouted nets 3352 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.328125 sec.
    forward max bucket size 590 , backward 214.
        Unrouted nets 2551 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.265625 sec.
    forward max bucket size 272 , backward 495.
        Unrouted nets 1906 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.156250 sec.
    forward max bucket size 103 , backward 63.
        Unrouted nets 1388 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.125000 sec.
    forward max bucket size 76 , backward 70.
        Unrouted nets 995 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.125000 sec.
    forward max bucket size 112 , backward 67.
        Unrouted nets 694 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.093750 sec.
    forward max bucket size 111 , backward 65.
        Unrouted nets 518 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.062500 sec.
    forward max bucket size 85 , backward 59.
        Unrouted nets 361 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.046875 sec.
    forward max bucket size 56 , backward 78.
        Unrouted nets 271 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 64 , backward 85.
        Unrouted nets 192 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 40 , backward 32.
        Unrouted nets 143 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 33.
        Unrouted nets 90 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 32.
        Unrouted nets 50 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 31 , backward 37.
        Unrouted nets 36 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.046875 sec.
    forward max bucket size 33 , backward 35.
        Unrouted nets 16 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 19.
        Unrouted nets 16 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 22.
        Unrouted nets 12 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.031250 sec.
    forward max bucket size 13 , backward 15.
        Unrouted nets 9 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 15.
        Unrouted nets 5 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 14.
        Unrouted nets 7 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 0 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
Detailed routing takes 23 iterations
Detailed routing takes 3.58 sec.
Start fix hold violation.
Build tmp routing results takes 0.05 sec.
Timing analysis takes 2.16 sec.
C: Route-2015: Hold violation is 6440 ps over the critical value of 5000 ps, beyond the critical value will not be repaired.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.45 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.42 sec.
Used SRB routing arc is 68366.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 10.91 sec.
W: Timing-4105: The worst slack of endpoint hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D of clock ddrphy_clk_in is -6189ps(slow corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 6 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 905      | 6450          | 15                 
|   FF                     | 2774     | 38700         | 8                  
|   LUT                    | 2629     | 25800         | 11                 
|   LUT-FF pairs           | 1242     | 25800         | 5                  
| Use of CLMS              | 587      | 4250          | 14                 
|   FF                     | 1672     | 25500         | 7                  
|   LUT                    | 1675     | 17000         | 10                 
|   LUT-FF pairs           | 739      | 17000         | 5                  
|   Distributed RAM        | 70       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 5.5      | 134           | 5                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 298      | 6672          | 5                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 110      | 296           | 38                 
|   IOBD                   | 3        | 64            | 5                  
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 103      | 161           | 64                 
|   IOBS_TB                | 1        | 56            | 2                  
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 4        | 20            | 20                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 110      | 400           | 28                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:10s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:47s)
Action pnr: Real time elapsed is 0h:0m:49s
Action pnr: CPU time elapsed is 0h:0m:48s
Action pnr: Process CPU time elapsed is 0h:0m:48s
Current time: Thu May 11 20:31:55 2023
Action pnr: Peak memory pool usage is 1,067 MB
