Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 27 18:45:19 2017
| Host         : DESKTOP-FLLH9B9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_imp_control_sets_placed.rpt
| Design       : test_imp
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|           Clock Signal          |                  Enable Signal                  |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  lista2/value_reg[5]_i_2__0_n_0 |                                                 | lista2/value_reg[0]_i_2__0_n_0                  |                1 |              1 |
|  lista2/value_reg[5]_i_2__0_n_0 |                                                 | lista2/value_reg[2]_i_2_n_0                     |                1 |              1 |
|  CLK_IBUF_BUFG                  |                                                 |                                                 |                1 |              1 |
|  HS_reg_i_2_n_0                 |                                                 | Inst_vga_ctrl_640x480_60Hz/HS0                  |                1 |              1 |
|  HS_reg_i_2_n_0                 |                                                 | Inst_vga_ctrl_640x480_60Hz/VS0                  |                1 |              1 |
|  clk                            |                                                 |                                                 |                1 |              1 |
|  lista2/value_reg[5]_i_2__0_n_0 |                                                 | lista2/value_reg[5]_i_3__0_n_0                  |                2 |              3 |
|  lista2/value_reg[5]_i_2__0_n_0 |                                                 |                                                 |                9 |              9 |
|  HS_reg_i_2_n_0                 | Inst_vga_ctrl_640x480_60Hz/vcounter[10]_i_2_n_0 | Inst_vga_ctrl_640x480_60Hz/vcounter[10]_i_1_n_0 |                3 |             11 |
|  HS_reg_i_2_n_0                 |                                                 | Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_1_n_0  |                7 |             12 |
|  lista4/value_reg[5]_i_2__2_n_0 |                                                 |                                                 |               15 |             16 |
|  lista1/value_reg[5]_i_2_n_0    |                                                 |                                                 |               15 |             17 |
|  lista3/value_reg[5]_i_2__1_n_0 |                                                 |                                                 |               12 |             17 |
|  HS_reg_i_2_n_0                 |                                                 | Inst_vga_ctrl_640x480_60Hz/hcounter[10]_i_1_n_0 |               16 |             28 |
+---------------------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 3      |                     1 |
| 9      |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


