{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583360001985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583360001990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 17:13:21 2020 " "Processing started: Wed Mar 04 17:13:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583360001990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360001990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360001990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583360002413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583360002413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "Altera_UP_I2C.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583360008482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:uart_1 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:uart_1\"" {  } { { "part1.v" "uart_1" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_RX.v(51) " "Verilog HDL assignment warning at UART_RX.v(51): truncated value with size 32 to match size of target (5)" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583360008506 "|part1|UART_RX:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RX.v(54) " "Verilog HDL assignment warning at UART_RX.v(54): truncated value with size 32 to match size of target (4)" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583360008506 "|part1|UART_RX:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_RX.v(69) " "Verilog HDL assignment warning at UART_RX.v(69): truncated value with size 32 to match size of target (5)" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583360008506 "|part1|UART_RX:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_RX.v(73) " "Verilog HDL assignment warning at UART_RX.v(73): truncated value with size 32 to match size of target (5)" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583360008506 "|part1|UART_RX:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_RX.v(85) " "Verilog HDL assignment warning at UART_RX.v(85): truncated value with size 32 to match size of target (3)" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583360008506 "|part1|UART_RX:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_RX.v(99) " "Verilog HDL assignment warning at UART_RX.v(99): truncated value with size 32 to match size of target (5)" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583360008506 "|part1|UART_RX:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_RX.v(112) " "Verilog HDL assignment warning at UART_RX.v(112): truncated value with size 32 to match size of target (5)" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583360008506 "|part1|UART_RX:uart_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 UART_RX.v(147) " "Verilog HDL assignment warning at UART_RX.v(147): truncated value with size 32 to match size of target (18)" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583360008506 "|part1|UART_RX:uart_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "part1.v" "my_clock_gen" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008539 ""}  } { { "clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583360008539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "part1.v" "cfg" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio_and_video_config.v" "Clock_Generator_400KHz" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio_and_video_config.v" "Auto_Initialize" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio_and_video_config.v" "I2C_Controller" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "part1.v" "codec" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_codec.v" "Bit_Clock_Edges" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_codec.v" "Audio_In_Deserializer" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360008730 ""}  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583360008730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o441 " "Found entity 1: scfifo_o441" {  } { { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o441 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated " "Elaborating entity \"scfifo_o441\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bs31 " "Found entity 1: a_dpfifo_bs31" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bs31 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo " "Elaborating entity \"a_dpfifo_bs31\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\"" {  } { { "db/scfifo_o441.tdf" "dpfifo" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\"" {  } { { "db/a_dpfifo_bs31.tdf" "FIFOram" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_bs31.tdf" "almost_full_comparer" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_bs31.tdf" "three_comparison" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bs31.tdf" "rd_ptr_msb" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360008964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360008964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_bs31.tdf" "usedw_counter" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360008965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360009009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360009009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_bs31.tdf" "wr_ptr" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360009009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_codec.v" "Audio_Out_Serializer" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360009175 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1583360009568 "|part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 398 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 428 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 458 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 488 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 518 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 548 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 578 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 608 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 638 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 668 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 698 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 728 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 398 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 428 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 458 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 488 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 518 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 548 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 578 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 608 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 638 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 668 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 698 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 728 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360009876 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1583360009876 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1583360009876 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 398 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 428 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 458 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 488 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 518 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 548 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 578 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 608 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 638 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 668 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 698 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 728 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 398 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 428 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 458 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 488 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 518 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 548 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 578 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 608 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 638 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 668 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 698 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf" 728 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 238 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010117 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1583360010117 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1583360010117 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "part1.v" "Mult1" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "part1.v" "Div1" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010170 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "part1.v" "Mult0" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "part1.v" "Div0" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010170 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583360010170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360010206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010206 ""}  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583360010206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3dt " "Found entity 1: mult_3dt" {  } { { "db/mult_3dt.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360010251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360010251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360010276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583360010276 ""}  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583360010276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/lpm_divide_jkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360010318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360010318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360010329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360010329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/alt_u_div_aaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360010371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360010371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360010424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360010424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583360010467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360010467 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_3dt:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_3dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_3dt.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 44 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010586 "|part1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_3dt:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_3dt:auto_generated\|mac_out8\"" {  } { { "db/mult_3dt.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 44 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010586 "|part1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_3dt:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult1\|mult_3dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_3dt.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 45 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010586 "|part1|lpm_mult:Mult1|mult_3dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_3dt:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult1\|mult_3dt:auto_generated\|mac_out8\"" {  } { { "db/mult_3dt.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 45 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360010586 "|part1|lpm_mult:Mult1|mult_3dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1583360010586 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1583360010586 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "72 " "Ignored 72 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "72 " "Ignored 72 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1583360010870 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1583360010870 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583360010879 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583360010879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583360024076 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583360026256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583360026597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583360026597 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[0\] " "No output dependent on input pin \"GPIO\[0\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[2\] " "No output dependent on input pin \"GPIO\[2\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[3\] " "No output dependent on input pin \"GPIO\[3\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[4\] " "No output dependent on input pin \"GPIO\[4\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[5\] " "No output dependent on input pin \"GPIO\[5\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[6\] " "No output dependent on input pin \"GPIO\[6\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[7\] " "No output dependent on input pin \"GPIO\[7\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[8\] " "No output dependent on input pin \"GPIO\[8\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[9\] " "No output dependent on input pin \"GPIO\[9\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[10\] " "No output dependent on input pin \"GPIO\[10\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[11\] " "No output dependent on input pin \"GPIO\[11\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[12\] " "No output dependent on input pin \"GPIO\[12\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[13\] " "No output dependent on input pin \"GPIO\[13\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[14\] " "No output dependent on input pin \"GPIO\[14\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[15\] " "No output dependent on input pin \"GPIO\[15\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[16\] " "No output dependent on input pin \"GPIO\[16\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[17\] " "No output dependent on input pin \"GPIO\[17\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[18\] " "No output dependent on input pin \"GPIO\[18\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[19\] " "No output dependent on input pin \"GPIO\[19\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[20\] " "No output dependent on input pin \"GPIO\[20\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[21\] " "No output dependent on input pin \"GPIO\[21\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[22\] " "No output dependent on input pin \"GPIO\[22\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[23\] " "No output dependent on input pin \"GPIO\[23\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[24\] " "No output dependent on input pin \"GPIO\[24\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[25\] " "No output dependent on input pin \"GPIO\[25\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[26\] " "No output dependent on input pin \"GPIO\[26\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[27\] " "No output dependent on input pin \"GPIO\[27\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[28\] " "No output dependent on input pin \"GPIO\[28\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[29\] " "No output dependent on input pin \"GPIO\[29\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[30\] " "No output dependent on input pin \"GPIO\[30\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[31\] " "No output dependent on input pin \"GPIO\[31\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[32\] " "No output dependent on input pin \"GPIO\[32\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[33\] " "No output dependent on input pin \"GPIO\[33\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[34\] " "No output dependent on input pin \"GPIO\[34\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[35\] " "No output dependent on input pin \"GPIO\[35\]\"" {  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583360026760 "|part1|GPIO[35]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583360026760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1589 " "Implemented 1589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583360026761 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583360026761 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583360026761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1431 " "Implemented 1431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583360026761 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583360026761 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583360026761 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1583360026761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583360026761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583360026814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 17:13:46 2020 " "Processing ended: Wed Mar 04 17:13:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583360026814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583360026814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583360026814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583360026814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1583360028001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583360028006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 17:13:47 2020 " "Processing started: Wed Mar 04 17:13:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583360028006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1583360028006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part1 -c part1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1583360028006 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1583360028111 ""}
{ "Info" "0" "" "Project  = part1" {  } {  } 0 0 "Project  = part1" 0 0 "Fitter" 0 0 1583360028112 ""}
{ "Info" "0" "" "Revision = part1" {  } {  } 0 0 "Revision = part1" 0 0 "Fitter" 0 0 1583360028112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1583360028197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1583360028197 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"part1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583360028216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583360028266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583360028266 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll Cyclone IV E PLL " "Implemented PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583360028322 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1583360028322 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583360028576 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1583360028581 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583360028751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583360028751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583360028751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583360028751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583360028751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583360028751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583360028751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583360028751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583360028751 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583360028751 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 5784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583360028755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 5786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583360028755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 5788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583360028755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 5790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583360028755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 5792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583360028755 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583360028755 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1583360028756 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1583360029022 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part1.sdc " "Synopsys Design Constraints File file not found: 'part1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1583360030182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1583360030182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1583360030189 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1583360030202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1583360030202 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1583360030203 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583360030368 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583360030368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583360030368 ""}  } { { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583360030368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_RX:uart_1\|tick  " "Automatically promoted node UART_RX:uart_1\|tick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583360030368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_RX:uart_1\|tick~0 " "Destination node UART_RX:uart_1\|tick~0" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 2551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583360030368 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583360030368 ""}  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583360030368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1583360030728 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583360030730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583360030730 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583360030732 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] " "Can't pack node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030738 ""}  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1583360030738 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] " "Can't pack node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030738 ""}  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1583360030738 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] " "Can't pack node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030738 ""}  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1583360030738 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] " "Can't pack node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030739 ""}  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1583360030739 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "UART_RX:uart_1\|counter\[4\] " "Can't pack node UART_RX:uart_1\|counter\[4\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1088 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1254 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1257 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1258 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1260 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1279 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1280 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1281 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1282 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1283 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1301 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1302 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1303 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1304 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1419 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1420 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1421 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1422 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1423 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1425 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1442 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1443 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1444 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1445 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1446 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1447 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1448 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1466 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1467 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1469 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1470 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|transfer_data KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|transfer_data and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|send_stop_bit KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|send_stop_bit and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|send_start_bit KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|send_start_bit and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|middle_of_high_level KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|middle_of_high_level and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|middle_of_low_level KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|middle_of_low_level and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|num_bits_to_transfer\[0\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|num_bits_to_transfer\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|done_dac_channel_sync KEY\[0\] " "Can't pack logic cell audio_codec:codec\|done_dac_channel_sync and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1229 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1406 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|done_adc_channel_sync KEY\[0\] " "Can't pack logic cell audio_codec:codec\|done_adc_channel_sync and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[6\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[5\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[4\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[2\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_6_COMPLETE KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_6_COMPLETE and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_2_START_BIT KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_2_START_BIT and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_5_STOP_BIT KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_5_STOP_BIT and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_1_PRE_START KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_1_PRE_START and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_7_DONE KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_7_DONE and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_4_WAIT KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_4_WAIT and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[10\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[9\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[8\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[1\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[2\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[3\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[4\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[5\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[6\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[7\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[3\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[4\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[0\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[1\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[2\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[3\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[4\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[5\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[3\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[4\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[5\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[7\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[6\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|tick KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|tick and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|statemachine\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|statemachine\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|statemachine\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|statemachine\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|parityBit KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|parityBit and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[3\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[4\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[5\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[7\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[6\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cacheIndex\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cacheIndex\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cacheIndex\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cacheIndex\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cacheIndex\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cacheIndex\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[17\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[16\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[15\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[14\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[12\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[13\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[11\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[10\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[8\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[7\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[9\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[5\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[3\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[6\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[4\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030746 ""}  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1583360030746 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "UART_RX:uart_1\|counter\[4\] " "Can't pack node UART_RX:uart_1\|counter\[4\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1088 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1254 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1257 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1258 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1260 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1279 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1280 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1281 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1282 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1283 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1301 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1302 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1303 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1304 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1419 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1420 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1421 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1422 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1423 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1425 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1442 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1443 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1444 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1445 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1446 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1447 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1448 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1466 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1467 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1469 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1470 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|transfer_data KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|transfer_data and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|send_stop_bit KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|send_stop_bit and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|send_start_bit KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|send_start_bit and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|middle_of_high_level KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|middle_of_high_level and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|middle_of_low_level KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|middle_of_low_level and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[0\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[1\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[2\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|current_bit\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|num_bits_to_transfer\[0\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|num_bits_to_transfer\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|done_dac_channel_sync KEY\[0\] " "Can't pack logic cell audio_codec:codec\|done_dac_channel_sync and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1229 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1406 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|full_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|done_adc_channel_sync KEY\[0\] " "Can't pack logic cell audio_codec:codec\|done_adc_channel_sync and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "audio_codec.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[6\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[5\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[4\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[2\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|data_out\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_6_COMPLETE KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_6_COMPLETE and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_2_START_BIT KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_2_START_BIT and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_5_STOP_BIT KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_5_STOP_BIT and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_1_PRE_START KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\|s_i2c_transceiver.I2C_STATE_1_PRE_START and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_7_DONE KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_7_DONE and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_4_WAIT KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|s_i2c_auto_init.AUTO_STATE_4_WAIT and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[10\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[9\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[8\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[3\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[5\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_out_serializer.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[1\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[2\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[3\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[4\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[5\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[6\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[7\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\|clk_counter\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_slow_clock_generator.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[3\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|pointer\[4\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|pointer\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[0\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[1\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[2\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[3\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[4\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[5\] KEY\[0\] " "Can't pack logic cell audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|rom_address_counter\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_i2c_av_auto_initialize.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] KEY\[0\] " "Can't pack logic cell audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/altera_up_audio_bit_counter.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[3\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[4\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[5\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[7\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|DATA\[6\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|DATA\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|tick KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|tick and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|statemachine\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|statemachine\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|statemachine\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|statemachine\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|parityBit KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|parityBit and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[3\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[4\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[5\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[7\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cache\[6\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cache\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cacheIndex\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cacheIndex\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cacheIndex\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cacheIndex\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|cacheIndex\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|cacheIndex\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[2\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[1\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[17\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[0\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[16\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[15\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[14\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[12\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[13\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[11\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[10\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[8\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[7\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[9\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[5\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[3\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[6\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "UART_RX:uart_1\|counter\[4\] KEY\[0\] " "Can't pack logic cell UART_RX:uart_1\|counter\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 7 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1583360030770 ""}  } { { "UART_RX.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1583360030770 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583360030789 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583360030789 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1583360030789 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583360030789 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1583360030792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1583360031082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Embedded multiplier block " "Packed 28 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1583360031084 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 I/O Input Buffer " "Packed 3 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1583360031084 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 I/O Output Buffer " "Packed 2 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1583360031084 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "29 " "Created 29 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1583360031084 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1583360031084 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll compensate_clock 0 " "PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v" 134 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 106 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1583360031161 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll clk\[0\] AUD_XCK~output " "PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "clock_generator.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v" 134 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 106 0 0 } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583360031161 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583360031445 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1583360031445 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583360031460 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1583360031471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1583360033221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583360033550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1583360033596 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1583360043712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583360043712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1583360044118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1583360047469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1583360047469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1583360048932 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1583360048932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583360048935 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.36 " "Total time spent on timing analysis during the Fitter is 1.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1583360049075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583360049097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583360049372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583360049373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583360049624 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583360050097 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1583360050648 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "43 Cyclone IV E " "43 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "part1.v" "" { Text "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583360050661 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1583360050661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.fit.smsg " "Generated suppressed messages file C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1583360050925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 892 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 892 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6755 " "Peak virtual memory: 6755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583360051492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 17:14:11 2020 " "Processing ended: Wed Mar 04 17:14:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583360051492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583360051492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583360051492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583360051492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1583360052557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583360052562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 17:14:12 2020 " "Processing started: Wed Mar 04 17:14:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583360052562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1583360052562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off part1 -c part1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1583360052562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1583360052892 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1583360054948 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1583360055041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583360055341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 17:14:15 2020 " "Processing ended: Wed Mar 04 17:14:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583360055341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583360055341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583360055341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1583360055341 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1583360055949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1583360056487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583360056491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 17:14:16 2020 " "Processing started: Wed Mar 04 17:14:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583360056491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583360056491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta part1 -c part1 " "Command: quartus_sta part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583360056492 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583360056599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583360056874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583360056874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360056924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360056924 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part1.sdc " "Synopsys Design Constraints File file not found: 'part1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1583360057375 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360057376 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50 " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583360057381 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} " "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583360057381 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583360057381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360057381 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583360057382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_RX:uart_1\|tick UART_RX:uart_1\|tick " "create_clock -period 1.000 -name UART_RX:uart_1\|tick UART_RX:uart_1\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583360057382 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583360057382 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1583360057388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583360057389 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583360057389 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583360057401 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1583360057474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583360057474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.563 " "Worst-case setup slack is -44.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.563           -1283.941 CLOCK_50  " "  -44.563           -1283.941 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775            -124.791 UART_RX:uart_1\|tick  " "   -2.775            -124.791 UART_RX:uart_1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360057479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 CLOCK_50  " "    0.289               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 UART_RX:uart_1\|tick  " "    0.402               0.000 UART_RX:uart_1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360057491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583360057497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583360057502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -448.293 CLOCK_50  " "   -3.000            -448.293 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -118.695 UART_RX:uart_1\|tick  " "   -3.000            -118.695 UART_RX:uart_1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.337               0.000 CLOCK2_50  " "   18.337               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360057510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360057510 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583360057712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583360057733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583360058020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583360058103 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1583360058124 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583360058124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.210 " "Worst-case setup slack is -40.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.210           -1147.723 CLOCK_50  " "  -40.210           -1147.723 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.469            -110.026 UART_RX:uart_1\|tick  " "   -2.469            -110.026 UART_RX:uart_1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360058131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 UART_RX:uart_1\|tick  " "    0.353               0.000 UART_RX:uart_1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360058144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583360058151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583360058157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -447.589 CLOCK_50  " "   -3.000            -447.589 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -118.695 UART_RX:uart_1\|tick  " "   -3.000            -118.695 UART_RX:uart_1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.322               0.000 CLOCK2_50  " "   18.322               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360058165 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583360058364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583360058457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1583360058463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583360058463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.106 " "Worst-case setup slack is -21.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.106            -513.320 CLOCK_50  " "  -21.106            -513.320 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.823             -31.259 UART_RX:uart_1\|tick  " "   -0.823             -31.259 UART_RX:uart_1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360058470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 CLOCK_50  " "    0.106               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 UART_RX:uart_1\|tick  " "    0.181               0.000 UART_RX:uart_1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360058483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583360058491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583360058498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -428.488 CLOCK_50  " "   -3.000            -428.488 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 UART_RX:uart_1\|tick  " "   -1.000             -55.000 UART_RX:uart_1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.924               0.000 CLOCK2_50  " "   17.924               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583360058506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583360058506 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583360059016 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583360059017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583360059123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 17:14:19 2020 " "Processing ended: Wed Mar 04 17:14:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583360059123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583360059123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583360059123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583360059123 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1004 s " "Quartus Prime Full Compilation was successful. 0 errors, 1004 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583360059816 ""}
