<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'RandSeed' will not be exposed as RTL port." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.324-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'RandSeed' is power-on initialization." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.312-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'slow_down_clock' is power-on initialization." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.301-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'newRound' is power-on initialization." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.288-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'decrement_value' is power-on initialization." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.276-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'btn3_verify' is power-on initialization." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.262-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'btn2_verify' is power-on initialization." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.250-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'btn1_verify' is power-on initialization." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.239-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'verify3_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.222-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'verify2_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.208-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'verify1_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.193-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'time_remaining_out_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.170-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lose' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:14.154-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'Gamelogic2' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[89] ('tmp_i_i3', Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109) [88]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[89] ('tmp_1_i_i4', Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109) [89]  (3.02 ns)&#xD;&#xA;&#x9;'urem' operation ('last_num', Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109) [90]  (3.5 ns)" projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:13.740-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.88087ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:13.728-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (Gamelogic2/Gamelogic2.cpp:100:2) in function 'Gamelogic2' is an infinite loop." projectName="Gamelogic2" solutionName="solution1" date="2019-04-21T19:43:13.636-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
