Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jul 13 11:16:45 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file B2G_timing_summary_routed.rpt -pb B2G_timing_summary_routed.pb -rpx B2G_timing_summary_routed.rpx -warn_on_violation
| Design       : B2G
| Device       : xa7a12t-csg325
| Speed File   : -1Q  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.028ns (57.640%)  route 2.960ns (42.360%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V9                   IBUF (Prop_ibuf_I_O)         1.057     1.057 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           1.147     2.204    b_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.150     2.354 r  g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.813     4.167    g_OBUF[0]
    U11                  OBUF (Prop_obuf_I_O)         2.821     6.988 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.988    g[0]
    U11                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 3.797ns (56.729%)  route 2.896ns (43.271%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U9                   IBUF (Prop_ibuf_I_O)         1.056     1.056 r  b_IBUF[2]_inst/O
                         net (fo=2, routed)           1.225     2.281    b_IBUF[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.405 r  g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.076    g_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         2.617     6.693 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.693    g[2]
    T12                                                               r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 3.799ns (57.061%)  route 2.859ns (42.939%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V9                   IBUF (Prop_ibuf_I_O)         1.057     1.057 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           1.147     2.204    b_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.040    g_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         2.618     6.657 r  g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.657    g[1]
    U12                                                               r  g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.656ns  (logic 3.662ns (64.753%)  route 1.994ns (35.247%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V11                  IBUF (Prop_ibuf_I_O)         1.036     1.036 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           1.994     3.030    g_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         2.626     5.656 r  g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.656    g[3]
    V13                                                               r  g[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.329ns (76.933%)  route 0.399ns (23.067%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.399     0.586    g_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         1.142     1.728 r  g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.728    g[3]
    V13                                                               r  g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.366ns (64.658%)  route 0.746ns (35.342%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.404     0.592    g_OBUF[3]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.637 r  g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.979    g_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.133     2.112 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.112    g[2]
    T12                                                               r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.385ns (64.045%)  route 0.777ns (35.955%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.206     0.206 r  b_IBUF[2]_inst/O
                         net (fo=2, routed)           0.421     0.627    b_IBUF[2]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.672 r  g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.029    g_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.133     2.162 r  g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.162    g[1]
    U12                                                               r  g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.423ns (65.027%)  route 0.765ns (34.973%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           0.371     0.549    b_IBUF[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.048     0.597 r  g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.394     0.991    g_OBUF[0]
    U11                  OBUF (Prop_obuf_I_O)         1.197     2.188 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.188    g[0]
    U11                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------





