
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -208.88

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3519.80    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.62    1.32    1.76 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.76   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.20    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.16    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.28    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3519.80    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.62    1.32    1.76 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.76   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    8.52    0.02    0.10    0.10 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.02    0.00    0.10 ^ _16818_/A (BUF_X1)
     3    8.70    0.02    0.04    0.14 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.14 ^ _16819_/A (BUF_X4)
    10   27.52    0.02    0.04    0.18 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.18 ^ _16820_/A (BUF_X2)
    10   34.14    0.04    0.06    0.24 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.01    0.25 ^ _16821_/A (BUF_X2)
    10   38.07    0.04    0.07    0.32 ^ _16821_/Z (BUF_X2)
                                         _10999_ (net)
                  0.04    0.00    0.32 ^ _16822_/A (BUF_X1)
    10   39.70    0.09    0.12    0.44 ^ _16822_/Z (BUF_X1)
                                         _11000_ (net)
                  0.09    0.00    0.44 ^ _16823_/A (BUF_X2)
    10   47.63    0.05    0.08    0.52 ^ _16823_/Z (BUF_X2)
                                         _11001_ (net)
                  0.06    0.01    0.53 ^ _16824_/A (CLKBUF_X2)
    10   40.76    0.05    0.08    0.61 ^ _16824_/Z (CLKBUF_X2)
                                         _11002_ (net)
                  0.05    0.01    0.62 ^ _19879_/S (MUX2_X1)
     1    1.53    0.01    0.06    0.68 v _19879_/Z (MUX2_X1)
                                         _03290_ (net)
                  0.01    0.00    0.68 v _19880_/A2 (NAND2_X1)
     1    1.81    0.02    0.02    0.70 ^ _19880_/ZN (NAND2_X1)
                                         _03291_ (net)
                  0.02    0.00    0.70 ^ _19885_/A2 (NAND3_X1)
     1    1.47    0.02    0.02    0.72 v _19885_/ZN (NAND3_X1)
                                         _03296_ (net)
                  0.02    0.00    0.72 v _19886_/B2 (AOI21_X1)
     2    6.90    0.05    0.06    0.78 ^ _19886_/ZN (AOI21_X1)
                                         _03297_ (net)
                  0.05    0.00    0.78 ^ _20613_/A1 (OR2_X1)
     4   19.10    0.04    0.07    0.86 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.04    0.00    0.86 ^ _20614_/B (MUX2_X1)
     5    9.81    0.03    0.07    0.92 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.92 ^ _20615_/A (CLKBUF_X1)
    10   24.60    0.06    0.09    1.01 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.06    0.00    1.02 ^ _21060_/A2 (NAND2_X1)
     1    3.51    0.01    0.03    1.04 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.01    0.00    1.04 v _30148_/B (FA_X1)
     1    3.92    0.02    0.10    1.14 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.14 v _30149_/B (FA_X1)
     1    1.73    0.01    0.12    1.27 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.27 ^ _21484_/A (INV_X1)
     1    3.41    0.01    0.01    1.28 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.28 v _30525_/A (HA_X1)
     1    3.16    0.01    0.05    1.33 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.33 v _30150_/CI (FA_X1)
     1    1.74    0.01    0.11    1.44 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.44 ^ _21163_/A (INV_X1)
     1    3.52    0.01    0.01    1.45 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.45 v _30151_/B (FA_X1)
     1    3.45    0.01    0.12    1.57 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.57 ^ _30152_/CI (FA_X1)
     1    3.42    0.02    0.09    1.67 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.67 v _21682_/A (INV_X1)
     1    3.57    0.01    0.02    1.69 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.69 ^ _30526_/B (HA_X1)
     4    8.61    0.05    0.08    1.77 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.77 ^ _23473_/A3 (AND3_X1)
     2    3.62    0.01    0.06    1.83 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.83 ^ _23474_/B1 (AOI21_X1)
     2    5.45    0.02    0.02    1.85 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.85 v _23570_/B2 (AOI21_X1)
     3    5.10    0.04    0.05    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    3.92    0.02    0.07    1.97 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.97 ^ _23717_/A1 (NOR2_X1)
     1    1.64    0.01    0.01    1.98 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.98 v _23718_/B2 (AOI21_X1)
     3    7.53    0.05    0.06    2.04 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.04 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.07 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.07 v _23720_/B (XOR2_X1)
     1    3.80    0.03    0.04    2.11 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.11 ^ _23721_/A2 (NOR2_X1)
     1    2.21    0.03    0.01    2.13 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.13 v _23722_/A3 (NOR3_X1)
     2    8.02    0.07    0.10    2.23 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.23 ^ _23724_/B1 (OAI22_X1)
     1    1.77    0.02    0.03    2.26 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.26 v _23725_/B2 (AOI21_X1)
     4   22.57    0.11    0.14    2.40 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.11    0.00    2.40 ^ _23726_/A (BUF_X1)
    10   26.55    0.06    0.09    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.50 ^ _24579_/B2 (OAI21_X1)
     1    1.33    0.02    0.02    2.52 v _24579_/ZN (OAI21_X1)
                                         _01584_ (net)
                  0.02    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3519.80    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.62    1.32    1.76 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.76   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    8.52    0.02    0.10    0.10 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.02    0.00    0.10 ^ _16818_/A (BUF_X1)
     3    8.70    0.02    0.04    0.14 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.14 ^ _16819_/A (BUF_X4)
    10   27.52    0.02    0.04    0.18 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.18 ^ _16820_/A (BUF_X2)
    10   34.14    0.04    0.06    0.24 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.01    0.25 ^ _16821_/A (BUF_X2)
    10   38.07    0.04    0.07    0.32 ^ _16821_/Z (BUF_X2)
                                         _10999_ (net)
                  0.04    0.00    0.32 ^ _16822_/A (BUF_X1)
    10   39.70    0.09    0.12    0.44 ^ _16822_/Z (BUF_X1)
                                         _11000_ (net)
                  0.09    0.00    0.44 ^ _16823_/A (BUF_X2)
    10   47.63    0.05    0.08    0.52 ^ _16823_/Z (BUF_X2)
                                         _11001_ (net)
                  0.06    0.01    0.53 ^ _16824_/A (CLKBUF_X2)
    10   40.76    0.05    0.08    0.61 ^ _16824_/Z (CLKBUF_X2)
                                         _11002_ (net)
                  0.05    0.01    0.62 ^ _19879_/S (MUX2_X1)
     1    1.53    0.01    0.06    0.68 v _19879_/Z (MUX2_X1)
                                         _03290_ (net)
                  0.01    0.00    0.68 v _19880_/A2 (NAND2_X1)
     1    1.81    0.02    0.02    0.70 ^ _19880_/ZN (NAND2_X1)
                                         _03291_ (net)
                  0.02    0.00    0.70 ^ _19885_/A2 (NAND3_X1)
     1    1.47    0.02    0.02    0.72 v _19885_/ZN (NAND3_X1)
                                         _03296_ (net)
                  0.02    0.00    0.72 v _19886_/B2 (AOI21_X1)
     2    6.90    0.05    0.06    0.78 ^ _19886_/ZN (AOI21_X1)
                                         _03297_ (net)
                  0.05    0.00    0.78 ^ _20613_/A1 (OR2_X1)
     4   19.10    0.04    0.07    0.86 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.04    0.00    0.86 ^ _20614_/B (MUX2_X1)
     5    9.81    0.03    0.07    0.92 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.92 ^ _20615_/A (CLKBUF_X1)
    10   24.60    0.06    0.09    1.01 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.06    0.00    1.02 ^ _21060_/A2 (NAND2_X1)
     1    3.51    0.01    0.03    1.04 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.01    0.00    1.04 v _30148_/B (FA_X1)
     1    3.92    0.02    0.10    1.14 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.14 v _30149_/B (FA_X1)
     1    1.73    0.01    0.12    1.27 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.27 ^ _21484_/A (INV_X1)
     1    3.41    0.01    0.01    1.28 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.28 v _30525_/A (HA_X1)
     1    3.16    0.01    0.05    1.33 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.33 v _30150_/CI (FA_X1)
     1    1.74    0.01    0.11    1.44 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.44 ^ _21163_/A (INV_X1)
     1    3.52    0.01    0.01    1.45 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.45 v _30151_/B (FA_X1)
     1    3.45    0.01    0.12    1.57 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.57 ^ _30152_/CI (FA_X1)
     1    3.42    0.02    0.09    1.67 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.67 v _21682_/A (INV_X1)
     1    3.57    0.01    0.02    1.69 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.69 ^ _30526_/B (HA_X1)
     4    8.61    0.05    0.08    1.77 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.77 ^ _23473_/A3 (AND3_X1)
     2    3.62    0.01    0.06    1.83 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.83 ^ _23474_/B1 (AOI21_X1)
     2    5.45    0.02    0.02    1.85 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.85 v _23570_/B2 (AOI21_X1)
     3    5.10    0.04    0.05    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    3.92    0.02    0.07    1.97 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.97 ^ _23717_/A1 (NOR2_X1)
     1    1.64    0.01    0.01    1.98 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.98 v _23718_/B2 (AOI21_X1)
     3    7.53    0.05    0.06    2.04 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.04 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.07 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.07 v _23720_/B (XOR2_X1)
     1    3.80    0.03    0.04    2.11 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.11 ^ _23721_/A2 (NOR2_X1)
     1    2.21    0.03    0.01    2.13 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.13 v _23722_/A3 (NOR3_X1)
     2    8.02    0.07    0.10    2.23 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.23 ^ _23724_/B1 (OAI22_X1)
     1    1.77    0.02    0.03    2.26 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.26 v _23725_/B2 (AOI21_X1)
     4   22.57    0.11    0.14    2.40 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.11    0.00    2.40 ^ _23726_/A (BUF_X1)
    10   26.55    0.06    0.09    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.50 ^ _24579_/B2 (OAI21_X1)
     1    1.33    0.02    0.02    2.52 v _24579_/ZN (OAI21_X1)
                                         _01584_ (net)
                  0.02    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_24776_/ZN                              0.20    0.23   -0.04 (VIOLATED)
_20440_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_17048_/Z                               0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   43.15  -17.82 (VIOLATED)
_24776_/ZN                             16.02   32.70  -16.68 (VIOLATED)
_22344_/ZN                             23.23   39.27  -16.04 (VIOLATED)
_22176_/ZN                             23.23   38.47  -15.24 (VIOLATED)
_22217_/ZN                             23.23   38.07  -14.84 (VIOLATED)
_27512_/ZN                             23.23   37.79  -14.56 (VIOLATED)
_22284_/ZN                             23.23   36.76  -13.53 (VIOLATED)
_20328_/ZN                             16.02   29.21  -13.18 (VIOLATED)
_22089_/ZN                             23.23   35.46  -12.23 (VIOLATED)
_22133_/ZN                             23.23   35.33  -12.09 (VIOLATED)
_20440_/ZN                             10.47   21.28  -10.81 (VIOLATED)
_27504_/ZN                             23.23   33.76  -10.53 (VIOLATED)
_18225_/ZN                             26.02   36.51  -10.50 (VIOLATED)
_19370_/ZN                             26.02   36.40  -10.39 (VIOLATED)
_18471_/ZN                             25.33   35.65  -10.32 (VIOLATED)
_18429_/ZN                             26.02   35.58   -9.56 (VIOLATED)
_22911_/ZN                             10.47   19.90   -9.43 (VIOLATED)
_18303_/ZN                             25.33   34.65   -9.32 (VIOLATED)
_22073_/ZN                             23.23   32.43   -9.20 (VIOLATED)
_18358_/ZN                             25.33   34.21   -8.89 (VIOLATED)
_27522_/ZN                             23.23   32.10   -8.87 (VIOLATED)
_19553_/ZN                             26.02   34.87   -8.85 (VIOLATED)
_20319_/Z                              25.33   33.98   -8.65 (VIOLATED)
_19924_/ZN                             25.33   33.86   -8.53 (VIOLATED)
_19731_/ZN                             26.02   34.40   -8.38 (VIOLATED)
_18417_/ZN                             26.02   34.23   -8.21 (VIOLATED)
_19183_/ZN                             26.70   34.56   -7.86 (VIOLATED)
_18055_/ZN                             28.99   36.83   -7.83 (VIOLATED)
_20890_/ZN                             16.02   23.66   -7.64 (VIOLATED)
_19863_/ZN                             25.33   32.97   -7.64 (VIOLATED)
_22052_/ZN                             23.23   30.68   -7.45 (VIOLATED)
_18215_/ZN                             26.02   33.30   -7.28 (VIOLATED)
_18615_/ZN                             28.99   35.89   -6.90 (VIOLATED)
_18977_/ZN                             26.02   32.88   -6.87 (VIOLATED)
_18028_/ZN                             26.02   32.38   -6.37 (VIOLATED)
_23322_/ZN                             10.47   16.81   -6.34 (VIOLATED)
_20147_/ZN                             10.47   16.80   -6.33 (VIOLATED)
_25831_/ZN                             10.47   16.22   -5.74 (VIOLATED)
_19781_/ZN                             25.33   30.91   -5.58 (VIOLATED)
_22301_/ZN                             10.47   15.98   -5.51 (VIOLATED)
_19639_/ZN                             26.05   31.39   -5.33 (VIOLATED)
_22363_/ZN                             26.05   31.18   -5.13 (VIOLATED)
_18603_/ZN                             26.02   30.99   -4.98 (VIOLATED)
_20318_/Z                              25.33   30.28   -4.95 (VIOLATED)
_22360_/ZN                             10.47   15.31   -4.84 (VIOLATED)
_17917_/ZN                             25.33   29.93   -4.60 (VIOLATED)
_19965_/ZN                             25.33   29.76   -4.43 (VIOLATED)
_23513_/ZN                             13.81   18.23   -4.42 (VIOLATED)
_19421_/ZN                             25.33   29.52   -4.19 (VIOLATED)
_19681_/ZN                             25.33   29.37   -4.04 (VIOLATED)
_17872_/ZN                             25.33   29.20   -3.87 (VIOLATED)
_20352_/ZN                             16.02   19.44   -3.42 (VIOLATED)
_22195_/ZN                             16.02   18.07   -2.05 (VIOLATED)
_19384_/ZN                             26.70   28.70   -2.00 (VIOLATED)
_17229_/ZN                             16.02   17.96   -1.94 (VIOLATED)
_20148_/ZN                             10.47   12.24   -1.77 (VIOLATED)
_21836_/ZN                             10.47   12.17   -1.70 (VIOLATED)
_22107_/ZN                             16.02   17.64   -1.61 (VIOLATED)
_27740_/ZN                             10.47   12.05   -1.58 (VIOLATED)
_27336_/ZN                             25.33   26.88   -1.56 (VIOLATED)
_19718_/ZN                             25.33   26.82   -1.49 (VIOLATED)
_22831_/ZN                             10.47   11.88   -1.41 (VIOLATED)
_28321_/ZN                             16.02   17.22   -1.20 (VIOLATED)
_24996_/ZN                             26.70   27.87   -1.16 (VIOLATED)
_21844_/ZN                             10.47   11.57   -1.10 (VIOLATED)
_23367_/ZN                             16.02   17.12   -1.09 (VIOLATED)
_22868_/ZN                             10.47   11.53   -1.06 (VIOLATED)
_20174_/ZN                             11.48   12.39   -0.91 (VIOLATED)
_17534_/ZN                             13.81   14.63   -0.82 (VIOLATED)
_20612_/ZN                             25.33   26.08   -0.75 (VIOLATED)
_21793_/ZN                             10.47   11.12   -0.65 (VIOLATED)
_26292_/ZN                             26.70   27.22   -0.51 (VIOLATED)
_20150_/ZN                             11.48   11.93   -0.45 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.036438215523958206

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1835

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.81756591796875

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7034

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 73

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1147

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1314

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
   0.10    0.10 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.14 ^ _16818_/Z (BUF_X1)
   0.04    0.18 ^ _16819_/Z (BUF_X4)
   0.06    0.24 ^ _16820_/Z (BUF_X2)
   0.08    0.32 ^ _16821_/Z (BUF_X2)
   0.12    0.44 ^ _16822_/Z (BUF_X1)
   0.08    0.52 ^ _16823_/Z (BUF_X2)
   0.09    0.61 ^ _16824_/Z (CLKBUF_X2)
   0.07    0.68 v _19879_/Z (MUX2_X1)
   0.02    0.70 ^ _19880_/ZN (NAND2_X1)
   0.02    0.72 v _19885_/ZN (NAND3_X1)
   0.06    0.78 ^ _19886_/ZN (AOI21_X1)
   0.07    0.86 ^ _20613_/ZN (OR2_X1)
   0.07    0.92 ^ _20614_/Z (MUX2_X1)
   0.09    1.01 ^ _20615_/Z (CLKBUF_X1)
   0.03    1.04 v _21060_/ZN (NAND2_X1)
   0.10    1.14 v _30148_/S (FA_X1)
   0.12    1.27 ^ _30149_/S (FA_X1)
   0.01    1.28 v _21484_/ZN (INV_X1)
   0.05    1.33 v _30525_/S (HA_X1)
   0.11    1.44 ^ _30150_/S (FA_X1)
   0.01    1.45 v _21163_/ZN (INV_X1)
   0.12    1.57 ^ _30151_/S (FA_X1)
   0.09    1.67 v _30152_/S (FA_X1)
   0.02    1.69 ^ _21682_/ZN (INV_X1)
   0.08    1.77 ^ _30526_/S (HA_X1)
   0.06    1.83 ^ _23473_/ZN (AND3_X1)
   0.02    1.85 v _23474_/ZN (AOI21_X1)
   0.05    1.90 ^ _23570_/ZN (AOI21_X1)
   0.07    1.97 ^ _23655_/ZN (AND4_X1)
   0.01    1.98 v _23717_/ZN (NOR2_X1)
   0.06    2.04 ^ _23718_/ZN (AOI21_X1)
   0.02    2.07 v _23719_/ZN (AOI21_X1)
   0.04    2.11 ^ _23720_/Z (XOR2_X1)
   0.01    2.13 v _23721_/ZN (NOR2_X1)
   0.10    2.23 ^ _23722_/ZN (NOR3_X1)
   0.03    2.26 v _23724_/ZN (OAI22_X1)
   0.14    2.40 ^ _23725_/ZN (AOI21_X1)
   0.10    2.49 ^ _23726_/Z (BUF_X1)
   0.03    2.52 v _24579_/ZN (OAI21_X1)
   0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
           2.52   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.52   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5202

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3647

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.471074

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.28e-02  16.5%
Combinational          2.99e-02   3.43e-02   4.29e-04   6.46e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.61e-02   5.85e-04   7.78e-02 100.0%
                          52.9%      46.4%       0.8%
