# vsim -voptargs="+acc" -debugDB -c tb_rv32i_pipeline -l logs/rv32i_pipeline.log -do "log -r /*; run -all; quit" 
# Start time: 14:38:18 on Feb 17,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=8, depth=131072, type=RAM at location ../rtl/data_memory.sv:18
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_rv32i_pipeline(fast)
# Loading work.rv32_pkg(fast)
# Loading work.rv32i_pipeline(fast)
# Loading work.Program_Counter(fast)
# Loading work.Adder(fast)
# Loading work.imem(fast)
# Loading work.pipe_reg(fast)
# Loading work.decoder(fast)
# Loading work.Control_Logic(fast)
# Loading work.ImmGen(fast)
# Loading work.RegFile(fast)
# Loading work.pipe_reg(fast__1)
# Loading work.pipe_reg(fast__2)
# Loading work.pipe_reg(fast__3)
# Loading work.pipe_reg(fast__4)
# Loading work.Forwarding_Unit(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.pc_selection(fast)
# Loading work.Data_Memory(fast)
# Loading work.Hazard_Detection(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
#  run -all
# Loading instruction memory from: '/home/trangthang/Workspace/02_Project/01_GitHub/05_rv32i_P_extension/sw/load_store_test/load_store.hex'
# Instruction memory loaded.
# ** Note: $finish    : ../tb/tb_rv32i_pipeline.sv(30)
#    Time: 1210 ns  Iteration: 0  Instance: /tb_rv32i_pipeline
# End time: 14:38:19 on Feb 17,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
