
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>Vivado -&gt; TMR -&gt; Vivado &#8212; SimpleCounter  documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <script type="text/javascript" src="../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Yosys -&gt; TMR -&gt; F4PGA" href="../Yosys_F4PGA/index.html" />
    <link rel="prev" title="&lt;no title&gt;" href="../index.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="vivado-tmr-vivado">
<h1>Vivado -&gt; TMR -&gt; Vivado<a class="headerlink" href="#vivado-tmr-vivado" title="Permalink to this headline">¶</a></h1>
<div class="section" id="uploading-the-verilog-hdl-into-vivado">
<h2>Uploading the Verilog HDL into Vivado<a class="headerlink" href="#uploading-the-verilog-hdl-into-vivado" title="Permalink to this headline">¶</a></h2>
<p>The first step is to create an RTL project.</p>
<img alt="../_images/vivado_screenshot1.png" class="align-center" src="../_images/vivado_screenshot1.png" />
<p>Add <strong>simpleCounter.sv</strong> to the project.</p>
<p>Download: <a class="reference download internal" download="" href="../_downloads/2b04ff2c7a8db0cd5a028b837ebe3795/simpleCounter.sv"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter.sv</span></code></a></p>
</div>
<div class="section" id="getting-the-netlist-from-vivado">
<h2>Getting the Netlist from Vivado<a class="headerlink" href="#getting-the-netlist-from-vivado" title="Permalink to this headline">¶</a></h2>
<p>After adding the simpleCounter.sv file to your project, go to the “Flow Navigator” window on the left hand side of the screen, and click on “Run Synthesis.”</p>
<img alt="../_images/vivado_screenshot3.png" class="align-center" id="img-vivado-run-synthesis" src="../_images/vivado_screenshot3.png" />
</div>
<div class="section" id="exporting-the-netlist">
<h2>Exporting the Netlist<a class="headerlink" href="#exporting-the-netlist" title="Permalink to this headline">¶</a></h2>
<p>Once synthesis has been run expand the “Open Synthesized Design” tab under the “Synthesis” section, and click on the “Schematic” option.</p>
<p>To Export the Netlist click on file in the upper left, go down to Export, then click on Export Netlist.</p>
<p>A window pops up with the option to export EDIF and Verilog Netlists. Select the desired file format and file destination.</p>
<img alt="../_images/export_netlist.png" class="align-center" id="img-vivado-export-netlist" src="../_images/export_netlist.png" />
<ul class="simple">
<li>If downloading an EDIF file change the file type from .edn to .edf</li>
</ul>
<div class="section" id="using-the-tcl-command-line">
<h3>Using the tcl command line<a class="headerlink" href="#using-the-tcl-command-line" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li>To export the netlist using the tcl command line in Vivado type <strong>write_edif simpleCounter.edf</strong> or <strong>write_verilog simpleCounter.v</strong></li>
</ul>
</div>
</div>
<div class="section" id="triplicating-the-design-spydrnet-tmr">
<h2>Triplicating the design - SpyDrNet TMR<a class="headerlink" href="#triplicating-the-design-spydrnet-tmr" title="Permalink to this headline">¶</a></h2>
<p>If using the .edf file, the following code runs the netlist through SpyDrNet TMR.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span> <span class="nn">spydrnet</span> <span class="n">as</span> <span class="n">sdn</span>
<span class="n">from</span> <span class="n">spydrnet</span><span class="p">.</span><span class="n">uniquify</span> <span class="k">import</span> <span class="n">uniquify</span>
<span class="n">from</span> <span class="n">spydrnet_tmr</span><span class="p">.</span><span class="n">support_files</span><span class="p">.</span><span class="n">vendor_names</span> <span class="k">import</span> <span class="no">XILINX</span>
<span class="n">from</span> <span class="n">spydrnet_tmr</span><span class="p">.</span><span class="n">apply_tmr_to_netlist</span> <span class="k">import</span> <span class="n">apply_tmr_to_netlist</span>

<span class="p">#</span> <span class="n">Parse</span> <span class="n">in</span> <span class="n">the</span> <span class="n">downloaded</span> <span class="p">.</span><span class="n">edf</span> <span class="n">netlist</span>
<span class="n">netlist</span> <span class="o">=</span> <span class="n">sdn</span><span class="p">.</span><span class="n">parse</span><span class="p">(</span><span class="s">&quot;simpleCounter.edf&quot;</span><span class="p">)</span>

<span class="p">#</span> <span class="n">Makes</span> <span class="n">all</span> <span class="n">instances</span> <span class="k">unique</span> <span class="n">in</span> <span class="n">the</span> <span class="n">netlist</span>
<span class="n">uniquify</span><span class="p">(</span><span class="n">netlist</span><span class="p">)</span>

<span class="p">#</span> <span class="n">Gets</span> <span class="n">all</span> <span class="n">of</span> <span class="n">the</span> <span class="n">hinstances</span> <span class="n">in</span> <span class="n">the</span> <span class="k">design</span> <span class="n">but</span> <span class="n">leaves</span> <span class="n">out</span> <span class="no">VCC</span> <span class="no">GND</span> <span class="k">and</span> <span class="no">IBUF</span> <span class="n">as</span> <span class="n">those</span> <span class="n">should</span> <span class="k">not</span> <span class="n">be</span> <span class="n">triplicated</span>
<span class="n">hinstances_to_replicate</span> <span class="o">=</span> <span class="n">list</span><span class="p">(</span>
   <span class="n">netlist</span><span class="p">.</span><span class="n">get_hinstances</span><span class="p">(</span>
      <span class="n">recursive</span><span class="o">=</span><span class="n">True</span><span class="p">,</span> <span class="n">filter</span><span class="o">=</span><span class="n">lambda</span> <span class="nl">x:</span> <span class="n">x</span><span class="p">.</span><span class="n">item</span><span class="p">.</span><span class="n">reference</span><span class="p">.</span><span class="n">is_leaf</span><span class="p">()</span> <span class="n">is</span> <span class="n">True</span>
                                                   <span class="k">and</span> <span class="s">&quot;VCC&quot;</span> <span class="k">not</span> <span class="n">in</span> <span class="n">x</span><span class="p">.</span><span class="n">name</span>
                                                   <span class="k">and</span> <span class="s">&quot;GND&quot;</span> <span class="k">not</span> <span class="n">in</span> <span class="n">x</span><span class="p">.</span><span class="n">name</span>
                                                   <span class="k">and</span> <span class="s">&quot;ibuf&quot;</span> <span class="k">not</span> <span class="n">in</span> <span class="n">x</span><span class="p">.</span><span class="n">name</span><span class="p">.</span><span class="n">lower</span><span class="p">()</span>
                                                   <span class="k">and</span> <span class="s">&quot;IBUF&quot;</span> <span class="k">not</span> <span class="n">in</span> <span class="n">x</span><span class="p">.</span><span class="n">item</span><span class="p">.</span><span class="n">reference</span><span class="p">.</span><span class="n">name</span> <span class="p">))</span>

<span class="p">#</span> <span class="n">Gets</span> <span class="n">all</span> <span class="n">of</span> <span class="n">the</span> <span class="no">OUT</span> <span class="n">hports</span> <span class="n">in</span> <span class="n">the</span> <span class="k">design</span>
<span class="n">hports_to_replicate</span> <span class="o">=</span> <span class="n">list</span><span class="p">(</span><span class="n">netlist</span><span class="p">.</span><span class="n">get_hports</span><span class="p">(</span><span class="n">filter</span><span class="o">=</span><span class="n">lambda</span> <span class="nl">x:</span> <span class="n">x</span><span class="p">.</span><span class="n">item</span><span class="p">.</span><span class="n">direction</span> <span class="n">is</span> <span class="n">sdn</span><span class="p">.</span><span class="no">OUT</span><span class="p">))</span>


<span class="n">valid_voter_point_dict</span> <span class="o">=</span> <span class="n">dict</span><span class="p">()</span>
<span class="n">valid_voter_point_dict</span><span class="p">[</span><span class="s">&quot;after_ff&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="p">[</span>
      <span class="o">*</span><span class="n">hinstances_to_replicate</span><span class="p">,</span>
      <span class="o">*</span><span class="n">hports_to_replicate</span><span class="p">,</span>
   <span class="p">]</span>

<span class="p">#</span> <span class="n">Triplicates</span> <span class="n">the</span> <span class="k">design</span> <span class="k">and</span> <span class="n">inserts</span> <span class="n">the</span> <span class="n">voters</span>
<span class="n">apply_tmr_to_netlist</span><span class="p">(</span>
      <span class="n">netlist</span><span class="p">,</span>
      <span class="no">XILINX</span><span class="p">,</span>
      <span class="n">hinstances_and_hports_to_replicate</span><span class="o">=</span><span class="p">[</span>
            <span class="o">*</span><span class="n">hinstances_to_replicate</span><span class="p">,</span>
            <span class="o">*</span><span class="n">hports_to_replicate</span><span class="p">,</span>
      <span class="p">],</span>
      <span class="n">valid_voter_point_dict</span><span class="o">=</span><span class="n">valid_voter_point_dict</span><span class="p">,</span>
   <span class="p">)</span>

<span class="p">#</span> <span class="n">Compose</span> <span class="n">the</span> <span class="n">triplicated</span> <span class="n">netlist</span>
<span class="n">netlist</span><span class="p">.</span><span class="n">compose</span><span class="p">(</span><span class="s">&quot;simpleCounter_tmr.edf&quot;</span><span class="p">)</span>
</pre></div>
</div>
<p>Download: <a class="reference download internal" download="" href="../_downloads/d9789331128a439f8c66d7085f3465fa/edf_tmr_script.txt"><code class="xref download docutils literal notranslate"><span class="pre">edf_tmr_script.py</span></code></a></p>
<p>If using the .v file the following code can be downloaded to triplicate the design</p>
<p><em>Note: To be able to run the design through Spydrnet TMR any instances, ports, or wires that have a as the first character and a space as the last character need to have them removed before replication and then replaced after triplication, but before composing.</em></p>
<p>Download: <a class="reference download internal" download="" href="../_downloads/5c9f78f0f067a2a0484e2293ad419895/verilog_tmr_script.txt"><code class="xref download docutils literal notranslate"><span class="pre">verilog_tmr_script.py</span></code></a></p>
</div>
<div class="section" id="spydrnet-tmr-to-vivado">
<h2>SpyDrNet TMR to Vivado<a class="headerlink" href="#spydrnet-tmr-to-vivado" title="Permalink to this headline">¶</a></h2>
<p>Create new project in Vivado and choose Post-synthesis Project</p>
<img alt="../_images/post_synthesis.png" class="align-center" id="img-post-synthesis" src="../_images/post_synthesis.png" />
<p>If working with a .edf file, upload <strong>simpleCounter_tmr.edf</strong> that was just created and <strong>simpleCounter_tmr.xdc</strong> to the project.</p>
<p>If working with a .v file, upload <strong>simpleCoutner_tmr.v</strong> and <strong>simpleCounter_tmr.xdc</strong> to the project.</p>
<p>Download: <a class="reference download internal" download="" href="../_downloads/b10720fc5adbe7b860d5d9e92eb9fea1/simpleCounter_tmr.xdc"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter_tmr.xdc</span></code></a></p>
</div>
<div class="section" id="vivado-to-bitstream">
<h2>Vivado to Bitstream<a class="headerlink" href="#vivado-to-bitstream" title="Permalink to this headline">¶</a></h2>
<p>The verilog netlist asks for a top module to be specified. <em>Click on auto find</em></p>
<p>After adding the source files for your project, go to the “Flow Navigator” window on the left hand side of the screen, and click on “Generate Bitstream” under “Program and Debug.”</p>
<img alt="../_images/vivado_screenshot3.png" class="align-center" id="img-vivado-run-generate-bitstream" src="../_images/vivado_screenshot3.png" />
<p>Once the Bitstream has been generated click on “Open Hardware Manager” under the tab “Program and Debug”, click on “Open Target” then click on “Auto Connect”, next click on “Program Device” then click on the box that pops up. A “Program Device” window should open up, click on program to download the bitstream to your device.</p>
</div>
<div class="section" id="verifying-if-the-design-works">
<h2>Verifying if the Design Works<a class="headerlink" href="#verifying-if-the-design-works" title="Permalink to this headline">¶</a></h2>
<p>The counter in this design increments when btnc is pressed. Once it reaches a count of 16 it rolls over to 0 and starts counting up again. If at any point btnu is pressed the count is reset to 0.
Since this is a TMR design there should be 3 sets of 4 leds in total.</p>
<ul class="simple">
<li>Set 1 (LEDS 0-3), Set 2 (LEDs 5-8), Set 3 (LEDs 10-13)</li>
</ul>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<ol class="last arabic simple">
<li>This example was designed using a BASYS 3 board. If a different FPGA is being used the simpleCounter_tmr.xdc file will need to be modified accordingly.</li>
<li>The Verilog Netlist portion of this example is not functioning properly. The design composes with no problems, but in Vivado the design is not getting the desired output.</li>
</ol>
</div>
<p>Files:</p>
<p><a class="reference download internal" download="" href="../_downloads/2b04ff2c7a8db0cd5a028b837ebe3795/simpleCounter.sv"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter.sv</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/0d41711b6b69bf38621277904f963d59/simpleCounter.edf"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter.edf</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/fcb492610f61152781df7fe66dbdbbd8/simpleCounter_tmr.edf"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter_tmr.edf</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/b10720fc5adbe7b860d5d9e92eb9fea1/simpleCounter_tmr.xdc"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter_tmr.xdc</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/d9789331128a439f8c66d7085f3465fa/edf_tmr_script.txt"><code class="xref download docutils literal notranslate"><span class="pre">edf_tmr_script.py</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/5f889d343b84ed8f44e016449b8e64bb/simpleCounter.v"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter.v</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/d4df469a0bb208d412d618252a84476b/simpleCounter_tmr.v"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter_tmr.v</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/5c9f78f0f067a2a0484e2293ad419895/verilog_tmr_script.txt"><code class="xref download docutils literal notranslate"><span class="pre">verilog_tmr_script.py</span></code></a></p>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">SimpleCounter</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">Vivado -&gt; TMR -&gt; Vivado</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#uploading-the-verilog-hdl-into-vivado">Uploading the Verilog HDL into Vivado</a></li>
<li class="toctree-l2"><a class="reference internal" href="#getting-the-netlist-from-vivado">Getting the Netlist from Vivado</a></li>
<li class="toctree-l2"><a class="reference internal" href="#exporting-the-netlist">Exporting the Netlist</a></li>
<li class="toctree-l2"><a class="reference internal" href="#triplicating-the-design-spydrnet-tmr">Triplicating the design - SpyDrNet TMR</a></li>
<li class="toctree-l2"><a class="reference internal" href="#spydrnet-tmr-to-vivado">SpyDrNet TMR to Vivado</a></li>
<li class="toctree-l2"><a class="reference internal" href="#vivado-to-bitstream">Vivado to Bitstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="#verifying-if-the-design-works">Verifying if the Design Works</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Yosys_F4PGA/index.html">Yosys -&gt; TMR -&gt; F4PGA</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
      <li>Previous: <a href="../index.html" title="previous chapter">&lt;no title&gt;</a></li>
      <li>Next: <a href="../Yosys_F4PGA/index.html" title="next chapter">Yosys -&gt; TMR -&gt; F4PGA</a></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, Ethan Monlux.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.8.5</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.8</a>
      
      |
      <a href="../_sources/vivado_vivado/index.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>