INFO: [EDA] Time: Fri Feb 20 05:29:24 2026 start - eda.work/eda.log
INFO: [EDA] eda: version 0.3.10
INFO: [EDA] main: eda synth --no-color --tool slang_yosys pwr_ctrl_top; (run from /app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd)
INFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed
INFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml
INFO: [EDA] *** OpenCOS EDA ***
INFO: [EDA] Detected slang_yosys (/usr/local/bin/yosys)
INFO: [EDA] synth: top-most target name: pwr_ctrl_top
INFO: [EDA] exec: /usr/local/bin/yosys --scriptfile yosys.slang.f (in /app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth, tee_fpath='yosys.slang.log')
INFO: [EDA] PID 4041 for /usr/local/bin/yosys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `yosys.slang.f' --

1. Executing SLANG frontend.
Top level design units:
    pwr_ctrl_top

Build succeeded: 0 errors, 0 warnings

1.1. Executing UNDRIVEN pass. (resolve undriven signals)

1.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\perf_counters$pwr_ctrl_top.u_perf_counters.$0'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$25'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$17'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$9'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$1'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$58'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$55'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$48'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$42'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$39'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$32'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$26'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$23'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$16'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$10'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$7'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$0'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$28'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$26'.
Found and cleaned up 1 empty switch in `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$21'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$19'.
Found and cleaned up 1 empty switch in `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$14'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$12'.
Found and cleaned up 1 empty switch in `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$7'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$5'.
Found and cleaned up 1 empty switch in `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$0'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$54'.
Found and cleaned up 1 empty switch in `\activity_counter$pwr_ctrl_top.u_activity_counter.$27'.
Found and cleaned up 1 empty switch in `\activity_counter$pwr_ctrl_top.u_activity_counter.$0'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$69'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$64'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$61'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$32'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$0'.
Removing empty process `pwr_ctrl_top.$0'.
Cleaned up 23 empty switches.

1.3. Executing TRIBUF pass.

1.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 25 switch rules as full_case in process $0 in module perf_counters$pwr_ctrl_top.u_perf_counters.
Marked 1 switch rules as full_case in process $58 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 8 switch rules as full_case in process $32 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 1 switch rules as full_case in process $26 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 8 switch rules as full_case in process $48 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 8 switch rules as full_case in process $16 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 1 switch rules as full_case in process $10 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 1 switch rules as full_case in process $42 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 8 switch rules as full_case in process $0 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 3 switch rules as full_case in process $21 in module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Marked 3 switch rules as full_case in process $7 in module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Marked 3 switch rules as full_case in process $14 in module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Marked 3 switch rules as full_case in process $0 in module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Marked 23 switch rules as full_case in process $27 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Marked 23 switch rules as full_case in process $0 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Marked 11 switch rules as full_case in process $69 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 7 switch rules as full_case in process $32 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 4 switch rules as full_case in process $0 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Removed a total of 0 dead cases.

1.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 60 redundant assignments.
Promoted 0 assignments to connections.

1.6. Executing PROC_INIT pass (extract init attributes).

1.7. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~184 debug messages>

1.8. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$0'.
     1/28: $sleep_count[127:96]$68
     2/28: $sleep_count[127:96]$69
     3/28: $idle_cycles[127:96]$61
     4/28: $idle_cycles[127:96]$62
     5/28: $active_cycles[127:96]$56
     6/28: $active_cycles[127:96]$57
     7/28: $sleep_count[95:64]$51
     8/28: $sleep_count[95:64]$52
     9/28: $idle_cycles[95:64]$44
    10/28: $idle_cycles[95:64]$45
    11/28: $active_cycles[95:64]$39
    12/28: $active_cycles[95:64]$40
    13/28: $sleep_count[63:32]$34
    14/28: $sleep_count[63:32]$35
    15/28: $idle_cycles[63:32]$27
    16/28: $idle_cycles[63:32]$28
    17/28: $active_cycles[63:32]$22
    18/28: $active_cycles[63:32]$23
    19/28: $sleep_count[31:0]$17
    20/28: $sleep_count[31:0]$18
    21/28: $idle_cycles[31:0]$10
    22/28: $idle_cycles[31:0]$11
    23/28: $active_cycles[31:0]$5
    24/28: $active_cycles[31:0]$6
    25/28: $prev_state$73
    26/28: $idle_cycles$72
    27/28: $active_cycles$71
    28/28: $sleep_count$70
Creating decoders for process `\clock_gater$pwr_ctrl_top.u_clock_gater.$25'.
     1/3: $enable_latched[3]$27
     2/3: $29
     3/3: $28
Creating decoders for process `\clock_gater$pwr_ctrl_top.u_clock_gater.$17'.
     1/3: $enable_latched[2]$19
     2/3: $21
     3/3: $20
Creating decoders for process `\clock_gater$pwr_ctrl_top.u_clock_gater.$9'.
     1/3: $enable_latched[1]$11
     2/3: $13
     3/3: $12
Creating decoders for process `\clock_gater$pwr_ctrl_top.u_clock_gater.$1'.
     1/3: $enable_latched[0]$3
     2/3: $5
     3/3: $4
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$58'.
     1/1: $clk_req[3]$63
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$32'.
     1/5: $state_next[5:4]$35
     2/5: $state_next[5:4]$36
     3/5: $state_next[5:4]$34
     4/5: $state_next[5:4]$37
     5/5: $state_next[5:4]$38
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$26'.
     1/1: $clk_req[1]$31
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$48'.
     1/5: $state_next[7:6]$51
     2/5: $state_next[7:6]$52
     3/5: $state_next[7:6]$50
     4/5: $state_next[7:6]$53
     5/5: $state_next[7:6]$54
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$16'.
     1/5: $state_next[3:2]$19
     2/5: $state_next[3:2]$20
     3/5: $state_next[3:2]$18
     4/5: $state_next[3:2]$21
     5/5: $state_next[3:2]$22
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$10'.
     1/1: $clk_req[0]$15
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$42'.
     1/1: $clk_req[2]$47
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$0'.
     1/5: $state_next[1:0]$3
     2/5: $state_next[1:0]$4
     3/5: $state_next[1:0]$2
     4/5: $state_next[1:0]$5
     5/5: $state_next[1:0]$6
Creating decoders for process `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$21'.
     1/2: $adaptive_threshold[63:48]$25
     2/2: $g_peripheral[3].adjustment$23
Creating decoders for process `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$7'.
     1/2: $adaptive_threshold[31:16]$11
     2/2: $g_peripheral[1].adjustment$9
Creating decoders for process `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$14'.
     1/2: $adaptive_threshold[47:32]$18
     2/2: $g_peripheral[2].adjustment$16
Creating decoders for process `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$0'.
     1/2: $adaptive_threshold[15:0]$4
     2/2: $g_peripheral[0].adjustment$2
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$27'.
     1/12: $activity_timer[15:12]$51
     2/12: $activity_timer[15:12]$52
     3/12: $activity_timer[15:12]$53
     4/12: $activity_timer[11:8]$45
     5/12: $activity_timer[11:8]$46
     6/12: $activity_timer[11:8]$47
     7/12: $activity_timer[7:4]$39
     8/12: $activity_timer[7:4]$40
     9/12: $activity_timer[7:4]$41
    10/12: $activity_timer[3:0]$33
    11/12: $activity_timer[3:0]$34
    12/12: $activity_timer[3:0]$35
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$0'.
     1/12: $idle_counter[63:48]$24
     2/12: $idle_counter[63:48]$25
     3/12: $idle_counter[63:48]$26
     4/12: $idle_counter[47:32]$18
     5/12: $idle_counter[47:32]$19
     6/12: $idle_counter[47:32]$20
     7/12: $idle_counter[31:16]$12
     8/12: $idle_counter[31:16]$13
     9/12: $idle_counter[31:16]$14
    10/12: $idle_counter[15:0]$6
    11/12: $idle_counter[15:0]$7
    12/12: $idle_counter[15:0]$8
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$69'.
     1/8: $irq_status_reg[3]$90
     2/8: $irq_status_reg[3]$91
     3/8: $irq_status_reg[2]$85
     4/8: $irq_status_reg[2]$86
     5/8: $irq_status_reg[1]$80
     6/8: $irq_status_reg[1]$81
     7/8: $irq_status_reg[0]$75
     8/8: $irq_status_reg[0]$76
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$32'.
     1/8: $cfg_rdata[15:0]$59 [15:4]
     2/8: $cfg_rdata[1:0]$57
     3/8: $cfg_rdata[15:0]$58 [15:2]
     4/8: $cfg_rdata[15:0]$45
     5/8: $cfg_rdata[15:0]$58 [1:0]
     6/8: $cfg_rdata[1:0]$56
     7/8: $cfg_rdata[15:0]$59 [3:0]
     8/8: $cfg_rdata$60
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$0'.
     1/14: $idle_base_th_reg$18
     2/14: $idle_base_th_reg$19
     3/14: $irq_status_reg$25
     4/14: $irq_mask_reg$24
     5/14: $wake_mask_reg$23
     6/14: $alpha_reg$22
     7/14: $idle_base_th_reg$21
     8/14: $periph_en_reg$20
     9/14: $irq_status_reg$31
    10/14: $irq_mask_reg$30
    11/14: $wake_mask_reg$29
    12/14: $alpha_reg$28
    13/14: $idle_base_th_reg$27
    14/14: $periph_en_reg$26

1.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 49 empty switches in `\perf_counters$pwr_ctrl_top.u_perf_counters.$0'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$0'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$25'.
Removing empty process `clock_gater$pwr_ctrl_top.u_clock_gater.$25'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$17'.
Removing empty process `clock_gater$pwr_ctrl_top.u_clock_gater.$17'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$9'.
Removing empty process `clock_gater$pwr_ctrl_top.u_clock_gater.$9'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$1'.
Removing empty process `clock_gater$pwr_ctrl_top.u_clock_gater.$1'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$58'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$58'.
Found and cleaned up 9 empty switches in `\power_fsm$pwr_ctrl_top.u_power_fsm.$32'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$32'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$26'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$26'.
Found and cleaned up 9 empty switches in `\power_fsm$pwr_ctrl_top.u_power_fsm.$48'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$48'.
Found and cleaned up 9 empty switches in `\power_fsm$pwr_ctrl_top.u_power_fsm.$16'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$16'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$10'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$10'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$42'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$42'.
Found and cleaned up 9 empty switches in `\power_fsm$pwr_ctrl_top.u_power_fsm.$0'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$0'.
Found and cleaned up 3 empty switches in `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$21'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$21'.
Found and cleaned up 3 empty switches in `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$7'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$7'.
Found and cleaned up 3 empty switches in `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$14'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$14'.
Found and cleaned up 3 empty switches in `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$0'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$0'.
Found and cleaned up 23 empty switches in `\activity_counter$pwr_ctrl_top.u_activity_counter.$27'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$27'.
Found and cleaned up 23 empty switches in `\activity_counter$pwr_ctrl_top.u_activity_counter.$0'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$0'.
Found and cleaned up 15 empty switches in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$69'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$69'.
Found and cleaned up 11 empty switches in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$32'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$32'.
Found and cleaned up 7 empty switches in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$0'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$0'.
Cleaned up 184 empty switches.

1.10. Executing OPT_EXPR pass (perform const folding).
Optimizing module perf_counters$pwr_ctrl_top.u_perf_counters.
<suppressed ~32 debug messages>
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
<suppressed ~16 debug messages>
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
<suppressed ~40 debug messages>
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
<suppressed ~1 debug messages>
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
<suppressed ~26 debug messages>
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
<suppressed ~20 debug messages>
Optimizing module pwr_ctrl_top.

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
Dumping module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Dumping module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Dumping module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Dumping module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Dumping module `\perf_counters$pwr_ctrl_top.u_perf_counters'.
Dumping module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Dumping module `\pwr_ctrl_top'.

7 modules:
  activity_counter$pwr_ctrl_top.u_activity_counter
  cfg_regs$pwr_ctrl_top.u_cfg_regs
  clock_gater$pwr_ctrl_top.u_clock_gater
  idle_predictor$pwr_ctrl_top.u_idle_predictor
  perf_counters$pwr_ctrl_top.u_perf_counters
  power_fsm$pwr_ctrl_top.u_power_fsm
  pwr_ctrl_top

End of script. Logfile hash: 6130bc9299, CPU: user 0.04s system 0.00s, MEM: 26.98 MB peak
Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 46% 2x read_slang (0 sec), 24% 1x opt_expr (0 sec), ...
INFO: [EDA] subprocess_run_background: wrote: /app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/yosys.slang.log
INFO: [EDA] yosys.slang.f: wrote:  /app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/post_slang_ls.txt
INFO: [EDA] exec: /usr/local/bin/yosys --scriptfile yosys.synth.f (in /app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth, tee_fpath='yosys.synth.log')
INFO: [EDA] PID 4050 for /usr/local/bin/yosys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `yosys.synth.f' --

1. Executing Verilog-2005 frontend: /app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v
Parsing SystemVerilog input from `/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v' to AST representation.
Generating RTLIL representation for module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Generating RTLIL representation for module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Generating RTLIL representation for module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Generating RTLIL representation for module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Generating RTLIL representation for module `\perf_counters$pwr_ctrl_top.u_perf_counters'.
Generating RTLIL representation for module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Generating RTLIL representation for module `\pwr_ctrl_top'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `pwr_ctrl_top'. Setting top module to pwr_ctrl_top.

2.1.1. Analyzing design hierarchy..
Top module:  \pwr_ctrl_top
Used module:     \power_fsm$pwr_ctrl_top.u_power_fsm
Used module:     \perf_counters$pwr_ctrl_top.u_perf_counters
Used module:     \idle_predictor$pwr_ctrl_top.u_idle_predictor
Used module:     \clock_gater$pwr_ctrl_top.u_clock_gater
Used module:     \cfg_regs$pwr_ctrl_top.u_cfg_regs
Used module:     \activity_counter$pwr_ctrl_top.u_activity_counter

2.1.2. Analyzing design hierarchy..
Top module:  \pwr_ctrl_top
Used module:     \power_fsm$pwr_ctrl_top.u_power_fsm
Used module:     \perf_counters$pwr_ctrl_top.u_perf_counters
Used module:     \idle_predictor$pwr_ctrl_top.u_idle_predictor
Used module:     \clock_gater$pwr_ctrl_top.u_clock_gater
Used module:     \cfg_regs$pwr_ctrl_top.u_cfg_regs
Used module:     \activity_counter$pwr_ctrl_top.u_activity_counter
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2394$604 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2390$602 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2386$600 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2382$598 in module power_fsm$pwr_ctrl_top.u_power_fsm.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1576$431 in module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1415$402 in module clock_gater$pwr_ctrl_top.u_clock_gater.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1411$399 in module clock_gater$pwr_ctrl_top.u_clock_gater.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1405$394 in module clock_gater$pwr_ctrl_top.u_clock_gater.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1398$388 in module clock_gater$pwr_ctrl_top.u_clock_gater.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:882$216 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:878$214 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:874$212 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:870$210 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:866$208 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:862$206 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:858$204 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:854$202 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:850$200 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:846$198 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:842$196 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:838$194 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:834$192 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:830$190 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:826$188 in module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:270$49 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:266$47 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:262$45 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:258$43 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:254$41 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:250$39 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:246$37 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Marked 1 switch rules as full_case in process $proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:242$35 in module activity_counter$pwr_ctrl_top.u_activity_counter.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 78 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2394$604'.
Found async reset \rst_n in `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2390$602'.
Found async reset \rst_n in `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2386$600'.
Found async reset \rst_n in `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2382$598'.
Found async reset \rst_n in `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1576$431'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:882$216'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:878$214'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:874$212'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:870$210'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:866$208'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:862$206'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:858$204'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:854$202'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:850$200'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:846$198'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:842$196'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:838$194'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:834$192'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:830$190'.
Found async reset \rst_n in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:826$188'.
Found async reset \rst_n in `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:270$49'.
Found async reset \rst_n in `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:266$47'.
Found async reset \rst_n in `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:262$45'.
Found async reset \rst_n in `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:258$43'.
Found async reset \rst_n in `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:254$41'.
Found async reset \rst_n in `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:250$39'.
Found async reset \rst_n in `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:246$37'.
Found async reset \rst_n in `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:242$35'.

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$700'.
     1/1: $1\_274_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2535$573.$result[1:0]$705
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$694'.
     1/1: $1\_253_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2496$572.$result[1:0]$699
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$688'.
     1/1: $1\_234_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2459$571.$result[1:0]$693
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$682'.
     1/1: $1\_214_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2421$570.$result[1:0]$687
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2394$604'.
     1/1: $0\state[7:6]
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2390$602'.
     1/1: $0\state[5:4]
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2386$600'.
     1/1: $0\state[3:2]
Creating decoders for process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2382$598'.
     1/1: $0\state[1:0]
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1968$501'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1965$500'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1962$499'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1959$498'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1956$497'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1953$496'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1950$495'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1947$494'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1944$493'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1941$492'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1938$491'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1935$490'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1932$489'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1929$488'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1926$487'.
Creating decoders for process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1923$486'.
Creating decoders for process `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1576$431'.
     1/1: $0\sleep_eligible[3:0]
Creating decoders for process `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1415$402'.
     1/1: $1\enable_latched[0:0]
Creating decoders for process `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1411$399'.
     1/1: $1\enable_latched[3:3]
Creating decoders for process `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1405$394'.
     1/1: $1\enable_latched[2:2]
Creating decoders for process `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1398$388'.
     1/1: $1\enable_latched[1:1]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$379'.
     1/1: $1\_448_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1205$118.$result[63:0]$385
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$373'.
     1/1: $1\_429_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1164$117.$result[63:0]$378
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$367'.
     1/1: $1\_421_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1134$116.$result[63:0]$372
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$360'.
     1/1: $1\_411_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1102$115.$result[3:0]$366
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$354'.
     1/1: $1\_404_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1073$114.$result[1:0]$359
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$348'.
     1/1: $1\_394_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1041$113.$result[1:0]$353
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$342'.
     1/1: $1\_386_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1011$112.$result[15:0]$347
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$336'.
     1/1: $1\_377_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:980$111.$result[13:0]$341
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$330'.
     1/1: $1\_369_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:950$110.$result[1:0]$335
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$324'.
     1/1: $1\_360_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:919$109.$result[11:0]$329
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:882$216'.
     1/1: $0\wake_mask_reg[3:0]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:878$214'.
     1/1: $0\state_prev[7:6]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:874$212'.
     1/1: $0\state_prev[5:4]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:870$210'.
     1/1: $0\state_prev[3:2]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:866$208'.
     1/1: $0\state_prev[1:0]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:862$206'.
     1/1: $0\periph_en_reg[3:0]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:858$204'.
     1/1: $1\irq_status_reg[3:0]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:854$202'.
     1/1: $0\irq_status_reg[3:0]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:850$200'.
     1/1: $0\irq_mask_reg[3:0]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:846$198'.
     1/1: $0\idle_base_th_reg[63:48]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:842$196'.
     1/1: $0\idle_base_th_reg[47:32]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:838$194'.
     1/1: $0\idle_base_th_reg[31:16]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:834$192'.
     1/1: $0\idle_base_th_reg[15:0]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:830$190'.
     1/1: $0\cfg_rdata[31:0]
Creating decoders for process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:826$188'.
     1/1: $0\alpha_reg[3:0]
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:270$49'.
     1/1: $0\idle_counter[63:48]
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:266$47'.
     1/1: $0\idle_counter[47:32]
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:262$45'.
     1/1: $0\idle_counter[31:16]
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:258$43'.
     1/1: $0\idle_counter[15:0]
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:254$41'.
     1/1: $0\activity_timer[15:12]
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:250$39'.
     1/1: $0\activity_timer[11:8]
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:246$37'.
     1/1: $0\activity_timer[7:4]
Creating decoders for process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:242$35'.
     1/1: $0\activity_timer[3:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_274_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2535$569.$result' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$700'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_274_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2535$573.$result' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$700'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_274_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2535$573.b' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$700'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_274_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2535$573.s' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$700'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_253_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2496$568.$result' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$694'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_253_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2496$572.$result' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$694'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_253_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2496$572.b' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$694'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_253_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2496$572.s' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$694'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_234_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2459$567.$result' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$688'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_234_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2459$571.$result' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$688'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_234_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2459$571.b' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$688'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_234_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2459$571.s' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$688'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_214_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2421$566.$result' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$682'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_214_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2421$570.$result' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$682'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_214_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2421$570.b' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$682'.
No latch inferred for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\_214_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2421$570.s' from process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$682'.
Latch inferred for signal `\clock_gater$pwr_ctrl_top.u_clock_gater.\enable_latched [0]' from process `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1415$402': $auto$proc_dlatch.cc:432:proc_dlatch$819
Latch inferred for signal `\clock_gater$pwr_ctrl_top.u_clock_gater.\enable_latched [3]' from process `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1411$399': $auto$proc_dlatch.cc:432:proc_dlatch$830
Latch inferred for signal `\clock_gater$pwr_ctrl_top.u_clock_gater.\enable_latched [2]' from process `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1405$394': $auto$proc_dlatch.cc:432:proc_dlatch$841
Latch inferred for signal `\clock_gater$pwr_ctrl_top.u_clock_gater.\enable_latched [1]' from process `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1398$388': $auto$proc_dlatch.cc:432:proc_dlatch$852
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_448_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1205$108.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$379'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_448_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1205$118.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$379'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_448_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1205$118.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$379'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_448_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1205$118.b' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$379'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_448_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1205$118.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$379'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_429_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1164$107.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$373'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_429_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1164$117.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$373'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_429_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1164$117.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$373'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_429_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1164$117.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$373'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_421_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1134$106.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$367'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_421_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1134$116.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$367'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_421_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1134$116.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$367'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_421_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1134$116.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$367'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_411_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1102$105.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$360'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_411_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1102$115.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$360'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_411_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1102$115.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$360'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_411_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1102$115.b' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$360'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_411_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1102$115.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$360'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_404_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1073$104.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$354'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_404_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1073$114.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$354'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_404_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1073$114.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$354'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_404_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1073$114.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$354'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_394_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1041$103.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$348'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_394_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1041$113.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$348'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_394_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1041$113.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$348'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_394_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1041$113.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$348'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_386_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1011$102.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$342'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_386_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1011$112.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$342'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_386_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1011$112.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$342'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_386_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1011$112.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$342'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_377_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:980$101.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$336'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_377_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:980$111.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$336'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_377_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:980$111.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$336'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_377_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:980$111.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$336'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_369_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:950$100.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$330'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_369_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:950$110.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$330'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_369_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:950$110.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$330'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_369_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:950$110.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$330'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_360_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:919$99.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$324'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_360_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:919$109.$result' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$324'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_360_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:919$109.a' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$324'.
No latch inferred for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\_360_$func$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:919$109.s' from process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$324'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\state [7:6]' using process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2394$604'.
  created $adff cell `$procdff$857' with positive edge clock and positive level reset.
Creating register for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\state [5:4]' using process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2390$602'.
  created $adff cell `$procdff$862' with positive edge clock and positive level reset.
Creating register for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\state [3:2]' using process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2386$600'.
  created $adff cell `$procdff$867' with positive edge clock and positive level reset.
Creating register for signal `\power_fsm$pwr_ctrl_top.u_power_fsm.\state [1:0]' using process `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2382$598'.
  created $adff cell `$procdff$872' with positive edge clock and positive level reset.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\sleep_count [127:96]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1968$501'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\sleep_count [95:64]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1965$500'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\sleep_count [63:32]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1962$499'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\sleep_count [31:0]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1959$498'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\prev_state [7:6]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1956$497'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\prev_state [5:4]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1953$496'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\prev_state [3:2]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1950$495'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\prev_state [1:0]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1947$494'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\idle_cycles [127:96]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1944$493'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\idle_cycles [95:64]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1941$492'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\idle_cycles [63:32]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1938$491'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\idle_cycles [31:0]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1935$490'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\active_cycles [127:96]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1932$489'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\active_cycles [95:64]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1929$488'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\active_cycles [63:32]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1926$487'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\perf_counters$pwr_ctrl_top.u_perf_counters.\active_cycles [31:0]' using process `\perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1923$486'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\idle_predictor$pwr_ctrl_top.u_idle_predictor.\sleep_eligible' using process `\idle_predictor$pwr_ctrl_top.u_idle_predictor.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1576$431'.
  created $adff cell `$procdff$893' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\wake_mask_reg' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:882$216'.
  created $adff cell `$procdff$898' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\state_prev [7:6]' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:878$214'.
  created $adff cell `$procdff$903' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\state_prev [5:4]' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:874$212'.
  created $adff cell `$procdff$908' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\state_prev [3:2]' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:870$210'.
  created $adff cell `$procdff$913' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\state_prev [1:0]' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:866$208'.
  created $adff cell `$procdff$918' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\periph_en_reg' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:862$206'.
  created $adff cell `$procdff$923' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:858$204'.
  created $adff cell `$procdff$928' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:854$202'.
  created $adff cell `$procdff$933' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_mask_reg' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:850$200'.
  created $adff cell `$procdff$938' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\idle_base_th_reg [63:48]' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:846$198'.
  created $adff cell `$procdff$943' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\idle_base_th_reg [47:32]' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:842$196'.
  created $adff cell `$procdff$948' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\idle_base_th_reg [31:16]' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:838$194'.
  created $adff cell `$procdff$953' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\idle_base_th_reg [15:0]' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:834$192'.
  created $adff cell `$procdff$958' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\cfg_rdata' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:830$190'.
  created $adff cell `$procdff$963' with positive edge clock and positive level reset.
Creating register for signal `\cfg_regs$pwr_ctrl_top.u_cfg_regs.\alpha_reg' using process `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:826$188'.
  created $adff cell `$procdff$968' with positive edge clock and positive level reset.
Creating register for signal `\activity_counter$pwr_ctrl_top.u_activity_counter.\idle_counter [63:48]' using process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:270$49'.
  created $adff cell `$procdff$973' with positive edge clock and positive level reset.
Creating register for signal `\activity_counter$pwr_ctrl_top.u_activity_counter.\idle_counter [47:32]' using process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:266$47'.
  created $adff cell `$procdff$978' with positive edge clock and positive level reset.
Creating register for signal `\activity_counter$pwr_ctrl_top.u_activity_counter.\idle_counter [31:16]' using process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:262$45'.
  created $adff cell `$procdff$983' with positive edge clock and positive level reset.
Creating register for signal `\activity_counter$pwr_ctrl_top.u_activity_counter.\idle_counter [15:0]' using process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:258$43'.
  created $adff cell `$procdff$988' with positive edge clock and positive level reset.
Creating register for signal `\activity_counter$pwr_ctrl_top.u_activity_counter.\activity_timer [15:12]' using process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:254$41'.
  created $adff cell `$procdff$993' with positive edge clock and positive level reset.
Creating register for signal `\activity_counter$pwr_ctrl_top.u_activity_counter.\activity_timer [11:8]' using process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:250$39'.
  created $adff cell `$procdff$998' with positive edge clock and positive level reset.
Creating register for signal `\activity_counter$pwr_ctrl_top.u_activity_counter.\activity_timer [7:4]' using process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:246$37'.
  created $adff cell `$procdff$1003' with positive edge clock and positive level reset.
Creating register for signal `\activity_counter$pwr_ctrl_top.u_activity_counter.\activity_timer [3:0]' using process `\activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:242$35'.
  created $adff cell `$procdff$1008' with positive edge clock and positive level reset.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$700'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$700'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$694'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$694'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$688'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$688'.
Found and cleaned up 1 empty switch in `\power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$682'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$682'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2394$604'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2390$602'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2386$600'.
Removing empty process `power_fsm$pwr_ctrl_top.u_power_fsm.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2382$598'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1968$501'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1965$500'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1962$499'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1959$498'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1956$497'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1953$496'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1950$495'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1947$494'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1944$493'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1941$492'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1938$491'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1935$490'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1932$489'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1929$488'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1926$487'.
Removing empty process `perf_counters$pwr_ctrl_top.u_perf_counters.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1923$486'.
Removing empty process `idle_predictor$pwr_ctrl_top.u_idle_predictor.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1576$431'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1415$402'.
Removing empty process `clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1415$402'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1411$399'.
Removing empty process `clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1411$399'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1405$394'.
Removing empty process `clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1405$394'.
Found and cleaned up 1 empty switch in `\clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1398$388'.
Removing empty process `clock_gater$pwr_ctrl_top.u_clock_gater.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1398$388'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$379'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$379'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$373'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$373'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$367'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$367'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$360'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$360'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$354'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$354'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$348'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$348'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$342'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$342'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$336'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$336'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$330'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$330'.
Found and cleaned up 1 empty switch in `\cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$324'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:0$324'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:882$216'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:878$214'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:874$212'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:870$210'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:866$208'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:862$206'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:858$204'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:854$202'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:850$200'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:846$198'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:842$196'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:838$194'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:834$192'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:830$190'.
Removing empty process `cfg_regs$pwr_ctrl_top.u_cfg_regs.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:826$188'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:270$49'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:266$47'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:262$45'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:258$43'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:254$41'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:250$39'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:246$37'.
Removing empty process `activity_counter$pwr_ctrl_top.u_activity_counter.$proc$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:242$35'.
Cleaned up 18 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwr_ctrl_top.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
<suppressed ~8 debug messages>
Optimizing module perf_counters$pwr_ctrl_top.u_perf_counters.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
<suppressed ~2 debug messages>
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
<suppressed ~32 debug messages>
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
<suppressed ~32 debug messages>
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
<suppressed ~16 debug messages>

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwr_ctrl_top.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module perf_counters$pwr_ctrl_top.u_perf_counters.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwr_ctrl_top..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \perf_counters$pwr_ctrl_top.u_perf_counters..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Removed 113 unused cells and 1281 unused wires.
<suppressed ~123 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module activity_counter$pwr_ctrl_top.u_activity_counter...
Checking module cfg_regs$pwr_ctrl_top.u_cfg_regs...
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [3]:
    port Q[3] of cell $procdff$928 ($adff)
    port Q[3] of cell $procdff$933 ($adff)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [2]:
    port Q[2] of cell $procdff$928 ($adff)
    port Q[2] of cell $procdff$933 ($adff)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [1]:
    port Q[1] of cell $procdff$928 ($adff)
    port Q[1] of cell $procdff$933 ($adff)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [0]:
    port Q[0] of cell $procdff$928 ($adff)
    port Q[0] of cell $procdff$933 ($adff)
Checking module clock_gater$pwr_ctrl_top.u_clock_gater...
Checking module idle_predictor$pwr_ctrl_top.u_idle_predictor...
Checking module perf_counters$pwr_ctrl_top.u_perf_counters...
Checking module power_fsm$pwr_ctrl_top.u_power_fsm...
Checking module pwr_ctrl_top...
Found and reported 4 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module perf_counters$pwr_ctrl_top.u_perf_counters.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
<suppressed ~12 debug messages>
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
<suppressed ~195 debug messages>
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\perf_counters$pwr_ctrl_top.u_perf_counters'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
<suppressed ~48 debug messages>
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 85 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:274$52.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:275$53.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:277$55.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:280$58.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:281$59.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:283$61.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:286$64.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:287$65.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:289$67.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:292$70.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:293$71.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:295$73.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:298$76.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:299$77.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:301$79.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:304$82.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:305$83.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:307$85.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:310$88.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:311$89.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:313$91.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:316$94.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:317$95.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:319$97.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $procmux$747.
    dead port 2/6 on $pmux $procmux$747.
    dead port 3/6 on $pmux $procmux$747.
    dead port 4/6 on $pmux $procmux$747.
    dead port 5/6 on $pmux $procmux$747.
    dead port 1/6 on $pmux $procmux$754.
    dead port 2/6 on $pmux $procmux$754.
    dead port 3/6 on $pmux $procmux$754.
    dead port 4/6 on $pmux $procmux$754.
    dead port 5/6 on $pmux $procmux$754.
    dead port 1/6 on $pmux $procmux$768.
    dead port 2/6 on $pmux $procmux$768.
    dead port 3/6 on $pmux $procmux$768.
    dead port 4/6 on $pmux $procmux$768.
    dead port 5/6 on $pmux $procmux$768.
    dead port 1/6 on $pmux $procmux$775.
    dead port 2/6 on $pmux $procmux$775.
    dead port 3/6 on $pmux $procmux$775.
    dead port 4/6 on $pmux $procmux$775.
    dead port 5/6 on $pmux $procmux$775.
    dead port 1/6 on $pmux $procmux$782.
    dead port 2/6 on $pmux $procmux$782.
    dead port 3/6 on $pmux $procmux$782.
    dead port 4/6 on $pmux $procmux$782.
    dead port 5/6 on $pmux $procmux$782.
    dead port 1/6 on $pmux $procmux$789.
    dead port 2/6 on $pmux $procmux$789.
    dead port 3/6 on $pmux $procmux$789.
    dead port 4/6 on $pmux $procmux$789.
    dead port 5/6 on $pmux $procmux$789.
    dead port 1/6 on $pmux $procmux$796.
    dead port 2/6 on $pmux $procmux$796.
    dead port 3/6 on $pmux $procmux$796.
    dead port 4/6 on $pmux $procmux$796.
    dead port 5/6 on $pmux $procmux$796.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1017$258.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1047$265.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1049$267.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1050$268.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1079$274.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1108$280.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1111$283.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1140$289.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1170$296.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1173$299.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1176$302.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1179$305.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1182$308.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1211$314.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1214$317.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:771$134.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:779$142.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:886$219.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:889$222.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:892$225.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:895$228.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:925$235.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:927$237.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:956$243.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:986$250.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:988$252.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perf_counters$pwr_ctrl_top.u_perf_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1972$504.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1973$505.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1975$507.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1977$509.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1978$510.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1980$512.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1982$514.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1983$515.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1984$516.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1986$518.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1988$520.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1989$521.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1992$524.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1994$526.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1995$527.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1997$529.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1998$530.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2003$535.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2005$537.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2007$539.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2008$540.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2009$541.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2011$543.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2013$545.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2014$546.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2016$548.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2018$550.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2019$551.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2020$552.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2022$554.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2024$556.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2025$557.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2027$559.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2029$561.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2030$562.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2032$564.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2399$608.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2401$610.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2402$611.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2425$615.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2426$616.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2428$618.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2430$620.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2431$621.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2433$623.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2437$627.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2439$629.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2440$630.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2463$634.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2464$635.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2466$637.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2468$639.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2469$640.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2471$642.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2474$645.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2476$647.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2477$648.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2500$652.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2501$653.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2503$655.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2505$657.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2506$658.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2508$660.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2513$665.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2515$667.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2516$668.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2539$672.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2540$673.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2542$675.
    dead port 1/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2544$677.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2545$678.
    dead port 2/2 on $mux $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2547$680.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 157 multiplexer ports.
<suppressed ~46 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
    New ctrl vector for $pmux cell $procmux$740: $auto$opt_reduce.cc:137:opt_pmux$1010
    New ctrl vector for $pmux cell $procmux$803: $auto$opt_reduce.cc:137:opt_pmux$1012
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \perf_counters$pwr_ctrl_top.u_perf_counters.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 2 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
<suppressed ~3 debug messages>
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\perf_counters$pwr_ctrl_top.u_perf_counters'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 1 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \perf_counters$pwr_ctrl_top.u_perf_counters..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..
Removed 0 unused cells and 215 unused wires.
<suppressed ~4 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module perf_counters$pwr_ctrl_top.u_perf_counters.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perf_counters$pwr_ctrl_top.u_perf_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \perf_counters$pwr_ctrl_top.u_perf_counters.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\perf_counters$pwr_ctrl_top.u_perf_counters'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \perf_counters$pwr_ctrl_top.u_perf_counters..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module perf_counters$pwr_ctrl_top.u_perf_counters.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 15 bits (of 16) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:209$3 ($add).
Removed top 15 bits (of 16) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:212$6 ($add).
Removed top 15 bits (of 16) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:215$9 ($add).
Removed top 28 bits (of 32) from port A of cell activity_counter$pwr_ctrl_top.u_activity_counter.$gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:219$13 ($gt).
Removed top 31 bits (of 32) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:219$13 ($gt).
Removed top 3 bits (of 4) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:220$14 ($sub).
Removed top 28 bits (of 32) from port A of cell activity_counter$pwr_ctrl_top.u_activity_counter.$gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:222$16 ($gt).
Removed top 31 bits (of 32) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:222$16 ($gt).
Removed top 3 bits (of 4) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:223$17 ($sub).
Removed top 28 bits (of 32) from port A of cell activity_counter$pwr_ctrl_top.u_activity_counter.$gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:226$20 ($gt).
Removed top 31 bits (of 32) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:226$20 ($gt).
Removed top 3 bits (of 4) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:227$21 ($sub).
Removed top 28 bits (of 32) from port A of cell activity_counter$pwr_ctrl_top.u_activity_counter.$gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:229$23 ($gt).
Removed top 31 bits (of 32) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:229$23 ($gt).
Removed top 15 bits (of 16) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:230$24 ($add).
Removed top 3 bits (of 4) from port B of cell activity_counter$pwr_ctrl_top.u_activity_counter.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:231$25 ($sub).
Removed top 1 bits (of 32) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:748$120 ($lt).
Removed top 28 bits (of 32) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:748$120 ($lt).
Converting cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:748$120 ($lt) from signed to unsigned.
Removed top 1 bits (of 31) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:748$120 ($lt).
Removed top 1 bits (of 4) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:748$120 ($lt).
Removed top 1 bits (of 32) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:750$122 ($ge).
Removed top 31 bits (of 32) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:750$122 ($ge).
Converting cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:750$122 ($ge) from signed to unsigned.
Removed top 1 bits (of 31) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:750$122 ($ge).
Removed top 3 bits (of 8) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:764$127 ($ge).
Removed top 24 bits (of 32) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:765$128 ($lt).
Removed top 26 bits (of 32) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:765$128 ($lt).
Removed top 24 bits (of 32) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:767$130 ($sub).
Removed top 27 bits (of 32) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:767$130 ($sub).
Removed top 23 bits (of 32) from port Y of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:767$130 ($sub).
Removed top 24 bits (of 32) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:773$136 ($lt).
Removed top 24 bits (of 32) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:773$136 ($lt).
Removed top 24 bits (of 32) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:775$138 ($sub).
Removed top 24 bits (of 32) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:775$138 ($sub).
Removed top 23 bits (of 32) from port Y of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:775$138 ($sub).
Removed top 1 bits (of 32) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:777$140 ($lt).
Removed top 28 bits (of 32) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:777$140 ($lt).
Converting cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:777$140 ($lt) from signed to unsigned.
Removed top 1 bits (of 31) from port A of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:777$140 ($lt).
Removed top 1 bits (of 4) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:777$140 ($lt).
Removed top 1 bits (of 2) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:810$173 ($eq).
Removed top 4 bits (of 8) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1013$254 ($eq).
Removed top 4 bits (of 8) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1014$255 ($eq).
Removed top 5 bits (of 8) from port B of cell cfg_regs$pwr_ctrl_top.u_cfg_regs.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1015$256 ($eq).
Removed top 1 bits (of 17) from port A of cell idle_predictor$pwr_ctrl_top.u_idle_predictor.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1563$419 ($add).
Removed top 1 bits (of 17) from port B of cell idle_predictor$pwr_ctrl_top.u_idle_predictor.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1563$419 ($add).
Removed top 1 bits (of 17) from port A of cell idle_predictor$pwr_ctrl_top.u_idle_predictor.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1566$422 ($add).
Removed top 1 bits (of 17) from port B of cell idle_predictor$pwr_ctrl_top.u_idle_predictor.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1566$422 ($add).
Removed top 1 bits (of 17) from port A of cell idle_predictor$pwr_ctrl_top.u_idle_predictor.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1569$425 ($add).
Removed top 1 bits (of 17) from port B of cell idle_predictor$pwr_ctrl_top.u_idle_predictor.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1569$425 ($add).
Removed top 1 bits (of 17) from port A of cell idle_predictor$pwr_ctrl_top.u_idle_predictor.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1572$428 ($add).
Removed top 1 bits (of 17) from port B of cell idle_predictor$pwr_ctrl_top.u_idle_predictor.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1572$428 ($add).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1882$446 ($add).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1886$450 ($add).
Removed top 1 bits (of 2) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1887$451 ($eq).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1889$453 ($add).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1895$459 ($add).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1898$462 ($add).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1899$463 ($add).
Removed top 1 bits (of 2) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1900$464 ($eq).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1902$466 ($add).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1907$471 ($add).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1910$474 ($add).
Removed top 1 bits (of 2) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1911$475 ($eq).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1913$477 ($add).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1918$482 ($add).
Removed top 1 bits (of 2) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1919$483 ($eq).
Removed top 31 bits (of 32) from port B of cell perf_counters$pwr_ctrl_top.u_perf_counters.$add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1921$485 ($add).
Removed top 1 bits (of 2) from port B of cell power_fsm$pwr_ctrl_top.u_power_fsm.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2360$577 ($eq).
Removed top 1 bits (of 2) from port B of cell power_fsm$pwr_ctrl_top.u_power_fsm.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2366$583 ($eq).
Removed top 1 bits (of 2) from port B of cell power_fsm$pwr_ctrl_top.u_power_fsm.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2372$589 ($eq).
Removed top 1 bits (of 2) from port B of cell power_fsm$pwr_ctrl_top.u_power_fsm.$eq$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2378$595 ($eq).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \perf_counters$pwr_ctrl_top.u_perf_counters..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module perf_counters$pwr_ctrl_top.u_perf_counters.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\perf_counters$pwr_ctrl_top.u_perf_counters'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \perf_counters$pwr_ctrl_top.u_perf_counters..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== activity_counter$pwr_ctrl_top.u_activity_counter ===

   Number of wires:                 52
   Number of wire bits:            490
   Number of public wires:          52
   Number of public wire bits:     490
   Number of ports:                  6
   Number of port bits:             78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                            4
     $adff                           8
     $gt                             4
     $logic_and                      4
     $lt                             4
     $mux                           24
     $sub                            4

=== cfg_regs$pwr_ctrl_top.u_cfg_regs ===

   Number of wires:                114
   Number of wire bits:           1582
   Number of public wires:         113
   Number of public wire bits:    1581
   Number of ports:                 13
   Number of port bits:            161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 92
     $adff                          15
     $and                            2
     $bwmux                          1
     $eq                             7
     $ge                             3
     $logic_and                      8
     $logic_not                      2
     $lt                             4
     $mux                           40
     $ne                             4
     $not                            1
     $pmux                           1
     $reduce_or                      2
     $sub                            2

=== clock_gater$pwr_ctrl_top.u_clock_gater ===

   Number of wires:                 18
   Number of wire bits:             27
   Number of public wires:          18
   Number of public wire bits:      27
   Number of ports:                  5
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            4
     $dlatch                         4
     $or                             4

=== idle_predictor$pwr_ctrl_top.u_idle_predictor ===

   Number of wires:                 41
   Number of wire bits:            610
   Number of public wires:          41
   Number of public wire bits:     610
   Number of ports:                  7
   Number of port bits:            142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add                            4
     $adff                           1
     $ge                             4
     $mux                            8
     $shr                            4

=== perf_counters$pwr_ctrl_top.u_perf_counters ===

   Number of wires:                 79
   Number of wire bits:           1978
   Number of public wires:          79
   Number of public wire bits:    1978
   Number of ports:                  6
   Number of port bits:            394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                           12
     $dff                           16
     $eq                             8
     $logic_and                      4
     $logic_not                      4
     $mux                           28
     $ne                            16

=== power_fsm$pwr_ctrl_top.u_power_fsm ===

   Number of wires:                 56
   Number of wire bits:            130
   Number of public wires:          56
   Number of public wire bits:     130
   Number of ports:                  7
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $adff                           4
     $eq                             8
     $logic_not                      4
     $logic_or                       4
     $mux                           20
     $pmux                           4

=== pwr_ctrl_top ===

   Number of wires:                 22
   Number of wire bits:            278
   Number of public wires:          22
   Number of public wire bits:     278
   Number of ports:                 12
   Number of port bits:            121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            1
     activity_counter$pwr_ctrl_top.u_activity_counter      1
     cfg_regs$pwr_ctrl_top.u_cfg_regs      1
     clock_gater$pwr_ctrl_top.u_clock_gater      1
     idle_predictor$pwr_ctrl_top.u_idle_predictor      1
     power_fsm$pwr_ctrl_top.u_power_fsm      1

=== design hierarchy ===

   pwr_ctrl_top                      1
     activity_counter$pwr_ctrl_top.u_activity_counter      1
     cfg_regs$pwr_ctrl_top.u_cfg_regs      1
     clock_gater$pwr_ctrl_top.u_clock_gater      1
     idle_predictor$pwr_ctrl_top.u_idle_predictor      1
     power_fsm$pwr_ctrl_top.u_power_fsm      1

   Number of wires:                303
   Number of wire bits:           3117
   Number of public wires:         302
   Number of public wire bits:    3116
   Number of ports:                 50
   Number of port bits:            539
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                222
     $add                            8
     $adff                          28
     $and                            7
     $bwmux                          1
     $dlatch                         4
     $eq                            15
     $ge                             7
     $gt                             4
     $logic_and                     12
     $logic_not                      6
     $logic_or                       4
     $lt                             8
     $mux                           92
     $ne                             4
     $not                            1
     $or                             4
     $pmux                           5
     $reduce_or                      2
     $shr                            4
     $sub                            6

2.13. Executing CHECK pass (checking for obvious problems).
Checking module activity_counter$pwr_ctrl_top.u_activity_counter...
Checking module cfg_regs$pwr_ctrl_top.u_cfg_regs...
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [3]:
    port Q[3] of cell $procdff$928 ($adff)
    port Q[3] of cell $procdff$933 ($adff)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [2]:
    port Q[2] of cell $procdff$928 ($adff)
    port Q[2] of cell $procdff$933 ($adff)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [1]:
    port Q[1] of cell $procdff$928 ($adff)
    port Q[1] of cell $procdff$933 ($adff)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [0]:
    port Q[0] of cell $procdff$928 ($adff)
    port Q[0] of cell $procdff$933 ($adff)
Checking module clock_gater$pwr_ctrl_top.u_clock_gater...
Checking module idle_predictor$pwr_ctrl_top.u_idle_predictor...
Checking module perf_counters$pwr_ctrl_top.u_perf_counters...
Checking module power_fsm$pwr_ctrl_top.u_power_fsm...
Checking module pwr_ctrl_top...
Found and reported 4 problems.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module perf_counters$pwr_ctrl_top.u_perf_counters.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4. Executing SYNTH pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `pwr_ctrl_top'. Setting top module to pwr_ctrl_top.

4.1.1. Analyzing design hierarchy..
Top module:  \pwr_ctrl_top
Used module:     \activity_counter$pwr_ctrl_top.u_activity_counter
Used module:     \cfg_regs$pwr_ctrl_top.u_cfg_regs
Used module:     \clock_gater$pwr_ctrl_top.u_clock_gater
Used module:     \idle_predictor$pwr_ctrl_top.u_idle_predictor
Used module:     \power_fsm$pwr_ctrl_top.u_power_fsm

4.1.2. Analyzing design hierarchy..
Top module:  \pwr_ctrl_top
Used module:     \activity_counter$pwr_ctrl_top.u_activity_counter
Used module:     \cfg_regs$pwr_ctrl_top.u_cfg_regs
Used module:     \clock_gater$pwr_ctrl_top.u_clock_gater
Used module:     \idle_predictor$pwr_ctrl_top.u_idle_predictor
Used module:     \power_fsm$pwr_ctrl_top.u_power_fsm
Removing unused module `\perf_counters$pwr_ctrl_top.u_perf_counters'.
Removed 1 unused modules.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.2.4. Executing PROC_INIT pass (extract init attributes).

4.2.5. Executing PROC_ARST pass (detect async resets in processes).

4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.5. Executing CHECK pass (checking for obvious problems).
Checking module activity_counter$pwr_ctrl_top.u_activity_counter...
Checking module cfg_regs$pwr_ctrl_top.u_cfg_regs...
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [3]:
    port Q[3] of cell $procdff$928 ($adff)
    port Q[3] of cell $procdff$933 ($adff)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [2]:
    port Q[2] of cell $procdff$928 ($adff)
    port Q[2] of cell $procdff$933 ($adff)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [1]:
    port Q[1] of cell $procdff$928 ($adff)
    port Q[1] of cell $procdff$933 ($adff)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [0]:
    port Q[0] of cell $procdff$928 ($adff)
    port Q[0] of cell $procdff$933 ($adff)
Checking module clock_gater$pwr_ctrl_top.u_clock_gater...
Checking module idle_predictor$pwr_ctrl_top.u_idle_predictor...
Checking module power_fsm$pwr_ctrl_top.u_power_fsm...
Checking module pwr_ctrl_top...
Found and reported 4 problems.

4.6. Executing OPT pass (performing simple optimizations).

4.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 0 changes.

4.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.6.6. Executing OPT_DFF pass (perform DFF optimizations).

4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.6.9. Finished OPT passes. (There is nothing left to do.)

4.7. Executing FSM pass (extract and optimize FSM).

4.7.1. Executing FSM_DETECT pass (finding FSMs in design).

4.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.8. Executing OPT pass (performing simple optimizations).

4.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 0 changes.

4.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$968 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [3:0], Q = \alpha_reg).
Adding EN signal on $procdff$963 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = { 16'0000000000000000 \_123_ \_189_ }, Q = \cfg_rdata).
Adding EN signal on $procdff$958 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \_007_ [15:0], Q = \idle_base_th_reg [15:0]).
Adding EN signal on $procdff$953 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \_007_ [31:16], Q = \idle_base_th_reg [31:16]).
Adding EN signal on $procdff$948 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \_007_ [47:32], Q = \idle_base_th_reg [47:32]).
Adding EN signal on $procdff$943 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \_007_ [63:48], Q = \idle_base_th_reg [63:48]).
Adding EN signal on $procdff$938 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [3:0], Q = \irq_mask_reg).
Adding EN signal on $procdff$933 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \_027_, Q = \irq_status_reg).
Adding EN signal on $procdff$928 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \_096_, Q = \irq_status_reg [3]).
Adding EN signal on $procdff$928 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \_094_, Q = \irq_status_reg [2]).
Adding EN signal on $procdff$928 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \_092_, Q = \irq_status_reg [1]).
Adding EN signal on $procdff$928 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \_090_, Q = \irq_status_reg [0]).
Adding EN signal on $procdff$923 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [3:0], Q = \periph_en_reg).
Adding EN signal on $procdff$898 ($adff) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [3:0], Q = \wake_mask_reg).
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1016 ($adffe) from module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Adding EN signal on $procdff$872 ($adff) from module power_fsm$pwr_ctrl_top.u_power_fsm (D = \_158_, Q = \state [1:0]).
Adding EN signal on $procdff$867 ($adff) from module power_fsm$pwr_ctrl_top.u_power_fsm (D = \_124_, Q = \state [3:2]).
Adding EN signal on $procdff$862 ($adff) from module power_fsm$pwr_ctrl_top.u_power_fsm (D = \_062_, Q = \state [5:4]).
Adding EN signal on $procdff$857 ($adff) from module power_fsm$pwr_ctrl_top.u_power_fsm (D = \_094_, Q = \state [7:6]).

4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..
Removed 15 unused cells and 15 unused wires.
<suppressed ~16 debug messages>

4.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
<suppressed ~4 debug messages>
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.8.9. Rerunning OPT passes. (Maybe there is more to do..)

4.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

4.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 0 changes.

4.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 6 cells.

4.8.13. Executing OPT_DFF pass (perform DFF optimizations).

4.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.8.16. Rerunning OPT passes. (Maybe there is more to do..)

4.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

4.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 0 changes.

4.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.8.20. Executing OPT_DFF pass (perform DFF optimizations).

4.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.8.23. Finished OPT passes. (There is nothing left to do.)

4.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 4) from port B of cell power_fsm$pwr_ctrl_top.u_power_fsm.$auto$opt_dff.cc:195:make_patterns_logic$1064 ($ne).
Removed top 2 bits (of 4) from port B of cell power_fsm$pwr_ctrl_top.u_power_fsm.$auto$opt_dff.cc:195:make_patterns_logic$1067 ($ne).
Removed top 2 bits (of 4) from port B of cell power_fsm$pwr_ctrl_top.u_power_fsm.$auto$opt_dff.cc:195:make_patterns_logic$1070 ($ne).
Removed top 2 bits (of 4) from port B of cell power_fsm$pwr_ctrl_top.u_power_fsm.$auto$opt_dff.cc:195:make_patterns_logic$1073 ($ne).

4.10. Executing PEEPOPT pass (run peephole optimizers).

4.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module activity_counter$pwr_ctrl_top.u_activity_counter:
  creating $macc model for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:209$3 ($add).
  creating $macc model for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:212$6 ($add).
  creating $macc model for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:215$9 ($add).
  creating $macc model for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:230$24 ($add).
  creating $macc model for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:220$14 ($sub).
  creating $macc model for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:223$17 ($sub).
  creating $macc model for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:227$21 ($sub).
  creating $macc model for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:231$25 ($sub).
  creating $alu model for $macc $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:231$25.
  creating $alu model for $macc $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:227$21.
  creating $alu model for $macc $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:223$17.
  creating $alu model for $macc $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:220$14.
  creating $alu model for $macc $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:230$24.
  creating $alu model for $macc $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:215$9.
  creating $alu model for $macc $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:212$6.
  creating $alu model for $macc $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:209$3.
  creating $alu model for $gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:219$13 ($gt): new $alu
  creating $alu model for $gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:222$16 ($gt): new $alu
  creating $alu model for $gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:226$20 ($gt): new $alu
  creating $alu model for $gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:229$23 ($gt): new $alu
  creating $alu model for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:208$2 ($lt): new $alu
  creating $alu model for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:211$5 ($lt): new $alu
  creating $alu model for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:214$8 ($lt): new $alu
  creating $alu model for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:224$18 ($lt): new $alu
  creating $alu cell for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:224$18: $auto$alumacc.cc:495:replace_alu$1082
  creating $alu cell for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:214$8: $auto$alumacc.cc:495:replace_alu$1087
  creating $alu cell for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:211$5: $auto$alumacc.cc:495:replace_alu$1092
  creating $alu cell for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:208$2: $auto$alumacc.cc:495:replace_alu$1097
  creating $alu cell for $gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:229$23: $auto$alumacc.cc:495:replace_alu$1102
  creating $alu cell for $gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:226$20: $auto$alumacc.cc:495:replace_alu$1113
  creating $alu cell for $gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:222$16: $auto$alumacc.cc:495:replace_alu$1124
  creating $alu cell for $gt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:219$13: $auto$alumacc.cc:495:replace_alu$1135
  creating $alu cell for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:209$3: $auto$alumacc.cc:495:replace_alu$1146
  creating $alu cell for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:212$6: $auto$alumacc.cc:495:replace_alu$1149
  creating $alu cell for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:215$9: $auto$alumacc.cc:495:replace_alu$1152
  creating $alu cell for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:230$24: $auto$alumacc.cc:495:replace_alu$1155
  creating $alu cell for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:220$14: $auto$alumacc.cc:495:replace_alu$1158
  creating $alu cell for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:223$17: $auto$alumacc.cc:495:replace_alu$1161
  creating $alu cell for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:227$21: $auto$alumacc.cc:495:replace_alu$1164
  creating $alu cell for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:231$25: $auto$alumacc.cc:495:replace_alu$1167
  created 16 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cfg_regs$pwr_ctrl_top.u_cfg_regs:
  creating $macc model for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:767$130 ($sub).
  creating $macc model for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:775$138 ($sub).
  creating $alu model for $macc $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:775$138.
  creating $alu model for $macc $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:767$130.
  creating $alu model for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:750$122 ($ge): new $alu
  creating $alu model for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:764$127 ($ge): merged with $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:767$130.
  creating $alu model for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:772$135 ($ge): merged with $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:775$138.
  creating $alu model for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:748$120 ($lt): new $alu
  creating $alu model for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:765$128 ($lt): new $alu
  creating $alu model for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:773$136 ($lt): new $alu
  creating $alu model for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:777$140 ($lt): new $alu
  creating $alu cell for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:777$140: $auto$alumacc.cc:495:replace_alu$1175
  creating $alu cell for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:773$136: $auto$alumacc.cc:495:replace_alu$1180
  creating $alu cell for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:765$128: $auto$alumacc.cc:495:replace_alu$1185
  creating $alu cell for $lt$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:748$120: $auto$alumacc.cc:495:replace_alu$1190
  creating $alu cell for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:750$122: $auto$alumacc.cc:495:replace_alu$1195
  creating $alu cell for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:767$130, $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:764$127: $auto$alumacc.cc:495:replace_alu$1208
  creating $alu cell for $sub$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:775$138, $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:772$135: $auto$alumacc.cc:495:replace_alu$1221
  created 7 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module clock_gater$pwr_ctrl_top.u_clock_gater:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module idle_predictor$pwr_ctrl_top.u_idle_predictor:
  creating $macc model for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1563$419 ($add).
  creating $macc model for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1566$422 ($add).
  creating $macc model for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1569$425 ($add).
  creating $macc model for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1572$428 ($add).
  creating $alu model for $macc $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1572$428.
  creating $alu model for $macc $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1569$425.
  creating $alu model for $macc $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1566$422.
  creating $alu model for $macc $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1563$419.
  creating $alu model for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1564$420 ($ge): new $alu
  creating $alu model for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1567$423 ($ge): new $alu
  creating $alu model for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1570$426 ($ge): new $alu
  creating $alu model for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1573$429 ($ge): new $alu
  creating $alu cell for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1573$429: $auto$alumacc.cc:495:replace_alu$1238
  creating $alu cell for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1570$426: $auto$alumacc.cc:495:replace_alu$1251
  creating $alu cell for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1567$423: $auto$alumacc.cc:495:replace_alu$1264
  creating $alu cell for $ge$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1564$420: $auto$alumacc.cc:495:replace_alu$1277
  creating $alu cell for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1563$419: $auto$alumacc.cc:495:replace_alu$1290
  creating $alu cell for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1566$422: $auto$alumacc.cc:495:replace_alu$1293
  creating $alu cell for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1569$425: $auto$alumacc.cc:495:replace_alu$1296
  creating $alu cell for $add$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1572$428: $auto$alumacc.cc:495:replace_alu$1299
  created 8 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module power_fsm$pwr_ctrl_top.u_power_fsm:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pwr_ctrl_top:
  created 0 $alu and 0 $macc cells.

4.13. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module idle_predictor$pwr_ctrl_top.u_idle_predictor that may be considered for resource sharing.
  Analyzing resource sharing options for $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1574$430 ($shr):
    Found 1 activation_patterns using ctrl signal \recent_activity [1].
    Found 3 candidates: $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1568$424 $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1565$421 $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418
    Analyzing resource sharing with $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1568$424 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [3].
      Forbidden control signals for this pair of cells: { \_07_ [16] \_00_ [16] }
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1574$430: \recent_activity [1] = 1'1
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1568$424: \recent_activity [3] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \recent_activity [3] \recent_activity [1] } = 2'11
    Analyzing resource sharing with $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1565$421 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [2].
      Forbidden control signals for this pair of cells: { \_03_ [16] \_00_ [16] }
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1574$430: \recent_activity [1] = 1'1
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1565$421: \recent_activity [2] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \recent_activity [2:1] = 2'11
    Analyzing resource sharing with $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [0].
      Forbidden control signals for this pair of cells: { \_11_ [16] \_00_ [16] }
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1574$430: \recent_activity [1] = 1'1
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418: \recent_activity [0] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \recent_activity [1:0] = 2'11
  Analyzing resource sharing options for $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1568$424 ($shr):
    Found 1 activation_patterns using ctrl signal \recent_activity [3].
    Found 2 candidates: $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1565$421 $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418
    Analyzing resource sharing with $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1565$421 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [2].
      Forbidden control signals for this pair of cells: { \_07_ [16] \_03_ [16] }
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1568$424: \recent_activity [3] = 1'1
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1565$421: \recent_activity [2] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \recent_activity [3:2] = 2'11
    Analyzing resource sharing with $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [0].
      Forbidden control signals for this pair of cells: { \_11_ [16] \_07_ [16] }
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1568$424: \recent_activity [3] = 1'1
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418: \recent_activity [0] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \recent_activity [3] \recent_activity [0] } = 2'11
  Analyzing resource sharing options for $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1565$421 ($shr):
    Found 1 activation_patterns using ctrl signal \recent_activity [2].
    Found 1 candidates: $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418
    Analyzing resource sharing with $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [0].
      Forbidden control signals for this pair of cells: { \_11_ [16] \_03_ [16] }
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1565$421: \recent_activity [2] = 1'1
      Activation pattern for cell $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418: \recent_activity [0] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \recent_activity [2] \recent_activity [0] } = 2'11
  Analyzing resource sharing options for $shr$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:1562$418 ($shr):
    Found 1 activation_patterns using ctrl signal \recent_activity [0].
    No candidates found.

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
<suppressed ~20 debug messages>
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
<suppressed ~8 debug messages>
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..
Removed 8 unused cells and 54 unused wires.
<suppressed ~16 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 0 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.14.16. Finished OPT passes. (There is nothing left to do.)

4.15. Executing MEMORY pass.

4.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.17. Executing OPT pass (performing simple optimizations).

4.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
<suppressed ~18 debug messages>
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
<suppressed ~8 debug messages>
Optimizing module pwr_ctrl_top.

4.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
<suppressed ~51 debug messages>
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 17 cells.

4.17.3. Executing OPT_DFF pass (perform DFF optimizations).

4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..
Removed 0 unused cells and 36 unused wires.
<suppressed ~2 debug messages>

4.17.5. Finished fast OPT passes.

4.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
    Consolidated identical input bits for $mux cell $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:752$124:
      Old ports: A=16'1111111111111111, B=16'0000000000000000, Y=\_004_
      New ports: A=1'1, B=1'0, Y=\_004_ [0]
      New connections: \_004_ [15:1] = { \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] \_004_ [0] }
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
    Consolidated identical input bits for $mux cell $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:817$180:
      Old ports: A=16'0000000000000000, B=\_004_, Y=\_006_ [15:0]
      New ports: A=1'0, B=\_004_ [0], Y=\_006_ [0]
      New connections: \_006_ [15:1] = { \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] \_006_ [0] }
    Consolidated identical input bits for $mux cell $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:818$181:
      Old ports: A=16'0000000000000000, B=\_004_, Y=\_006_ [31:16]
      New ports: A=1'0, B=\_004_ [0], Y=\_006_ [16]
      New connections: \_006_ [31:17] = { \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] \_006_ [16] }
    Consolidated identical input bits for $mux cell $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:819$182:
      Old ports: A=16'0000000000000000, B=\_004_, Y=\_006_ [47:32]
      New ports: A=1'0, B=\_004_ [0], Y=\_006_ [32]
      New connections: \_006_ [47:33] = { \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] \_006_ [32] }
    Consolidated identical input bits for $mux cell $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:820$183:
      Old ports: A=16'0000000000000000, B=\_004_, Y=\_006_ [63:48]
      New ports: A=1'0, B=\_004_ [0], Y=\_006_ [48]
      New connections: \_006_ [63:49] = { \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] \_006_ [48] }
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
    Consolidated identical input bits for $mux cell $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2398$607:
      Old ports: A=2'00, B=2'10, Y=\_034_
      New ports: A=1'0, B=1'1, Y=\_034_ [1]
      New connections: \_034_ [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2436$626:
      Old ports: A=2'00, B=2'10, Y=\_066_
      New ports: A=1'0, B=1'1, Y=\_066_ [1]
      New connections: \_066_ [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2473$644:
      Old ports: A=2'00, B=2'10, Y=\_096_
      New ports: A=1'0, B=1'1, Y=\_096_ [1]
      New connections: \_096_ [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/slang/pwr_ctrl_top.v:2512$664:
      Old ports: A=2'00, B=2'10, Y=\_130_
      New ports: A=1'0, B=1'1, Y=\_130_ [1]
      New connections: \_130_ [0] = 1'0
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 9 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.19.6. Executing OPT_SHARE pass.

4.19.7. Executing OPT_DFF pass (perform DFF optimizations).

4.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
<suppressed ~5 debug messages>
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
<suppressed ~4 debug messages>
Optimizing module pwr_ctrl_top.

4.19.10. Rerunning OPT passes. (Maybe there is more to do..)

4.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 0 changes.

4.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
<suppressed ~3 debug messages>
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 1 cells.

4.19.14. Executing OPT_SHARE pass.

4.19.15. Executing OPT_DFF pass (perform DFF optimizations).

4.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

4.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.19.18. Rerunning OPT passes. (Maybe there is more to do..)

4.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activity_counter$pwr_ctrl_top.u_activity_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clock_gater$pwr_ctrl_top.u_clock_gater..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \power_fsm$pwr_ctrl_top.u_power_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pwr_ctrl_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activity_counter$pwr_ctrl_top.u_activity_counter.
  Optimizing cells in module \cfg_regs$pwr_ctrl_top.u_cfg_regs.
  Optimizing cells in module \clock_gater$pwr_ctrl_top.u_clock_gater.
  Optimizing cells in module \idle_predictor$pwr_ctrl_top.u_idle_predictor.
  Optimizing cells in module \power_fsm$pwr_ctrl_top.u_power_fsm.
  Optimizing cells in module \pwr_ctrl_top.
Performed a total of 0 changes.

4.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 0 cells.

4.19.22. Executing OPT_SHARE pass.

4.19.23. Executing OPT_DFF pass (perform DFF optimizations).

4.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

4.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.19.26. Finished OPT passes. (There is nothing left to do.)

4.20. Executing TECHMAP pass (map to technology primitives).

4.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:00a5b8c078faac2d9dcf7d1311e85cfd31359fcf$paramod$e31da3c1e7d1078ed1477dabeabe646dcd7d3c9b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_90_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bwmux.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$5546fdacc672a3d7dd1c41165b00804f01545b36\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~3206 debug messages>

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
<suppressed ~856 debug messages>
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
<suppressed ~521 debug messages>
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
<suppressed ~184 debug messages>
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
<suppressed ~68 debug messages>
Optimizing module pwr_ctrl_top.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
<suppressed ~576 debug messages>
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
<suppressed ~531 debug messages>
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
<suppressed ~132 debug messages>
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
<suppressed ~12 debug messages>
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 417 cells.

4.21.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$4078 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [15], Q = \idle_base_th_reg [63]).
Adding EN signal on $auto$ff.cc:266:slice$4094 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [15], Q = \idle_base_th_reg [47]).
Adding EN signal on $auto$ff.cc:266:slice$4110 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [15], Q = \idle_base_th_reg [31]).
Adding EN signal on $auto$ff.cc:266:slice$4126 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [15], Q = \idle_base_th_reg [15]).
Adding EN signal on $auto$ff.cc:266:slice$4125 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [14], Q = \idle_base_th_reg [14]).
Adding EN signal on $auto$ff.cc:266:slice$4120 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [9], Q = \idle_base_th_reg [9]).
Adding EN signal on $auto$ff.cc:266:slice$4121 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [10], Q = \idle_base_th_reg [10]).
Adding EN signal on $auto$ff.cc:266:slice$4122 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [11], Q = \idle_base_th_reg [11]).
Adding EN signal on $auto$ff.cc:266:slice$4123 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [12], Q = \idle_base_th_reg [12]).
Adding EN signal on $auto$ff.cc:266:slice$4124 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [13], Q = \idle_base_th_reg [13]).
Adding EN signal on $auto$ff.cc:266:slice$4063 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [0], Q = \idle_base_th_reg [48]).
Adding EN signal on $auto$ff.cc:266:slice$4064 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [1], Q = \idle_base_th_reg [49]).
Adding EN signal on $auto$ff.cc:266:slice$4065 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [2], Q = \idle_base_th_reg [50]).
Adding EN signal on $auto$ff.cc:266:slice$4066 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [3], Q = \idle_base_th_reg [51]).
Adding EN signal on $auto$ff.cc:266:slice$4067 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [4], Q = \idle_base_th_reg [52]).
Adding EN signal on $auto$ff.cc:266:slice$4068 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [5], Q = \idle_base_th_reg [53]).
Adding EN signal on $auto$ff.cc:266:slice$4069 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [6], Q = \idle_base_th_reg [54]).
Adding EN signal on $auto$ff.cc:266:slice$4070 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [7], Q = \idle_base_th_reg [55]).
Adding EN signal on $auto$ff.cc:266:slice$4071 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [8], Q = \idle_base_th_reg [56]).
Adding EN signal on $auto$ff.cc:266:slice$4072 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [9], Q = \idle_base_th_reg [57]).
Adding EN signal on $auto$ff.cc:266:slice$4073 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [10], Q = \idle_base_th_reg [58]).
Adding EN signal on $auto$ff.cc:266:slice$4074 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [11], Q = \idle_base_th_reg [59]).
Adding EN signal on $auto$ff.cc:266:slice$4075 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [12], Q = \idle_base_th_reg [60]).
Adding EN signal on $auto$ff.cc:266:slice$4076 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [13], Q = \idle_base_th_reg [61]).
Adding EN signal on $auto$ff.cc:266:slice$4077 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [14], Q = \idle_base_th_reg [62]).
Adding EN signal on $auto$ff.cc:266:slice$4079 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [0], Q = \idle_base_th_reg [32]).
Adding EN signal on $auto$ff.cc:266:slice$4080 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [1], Q = \idle_base_th_reg [33]).
Adding EN signal on $auto$ff.cc:266:slice$4081 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [2], Q = \idle_base_th_reg [34]).
Adding EN signal on $auto$ff.cc:266:slice$4082 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [3], Q = \idle_base_th_reg [35]).
Adding EN signal on $auto$ff.cc:266:slice$4083 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [4], Q = \idle_base_th_reg [36]).
Adding EN signal on $auto$ff.cc:266:slice$4084 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [5], Q = \idle_base_th_reg [37]).
Adding EN signal on $auto$ff.cc:266:slice$4085 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [6], Q = \idle_base_th_reg [38]).
Adding EN signal on $auto$ff.cc:266:slice$4086 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [7], Q = \idle_base_th_reg [39]).
Adding EN signal on $auto$ff.cc:266:slice$4087 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [8], Q = \idle_base_th_reg [40]).
Adding EN signal on $auto$ff.cc:266:slice$4088 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [9], Q = \idle_base_th_reg [41]).
Adding EN signal on $auto$ff.cc:266:slice$4089 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [10], Q = \idle_base_th_reg [42]).
Adding EN signal on $auto$ff.cc:266:slice$4090 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [11], Q = \idle_base_th_reg [43]).
Adding EN signal on $auto$ff.cc:266:slice$4091 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [12], Q = \idle_base_th_reg [44]).
Adding EN signal on $auto$ff.cc:266:slice$4092 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [13], Q = \idle_base_th_reg [45]).
Adding EN signal on $auto$ff.cc:266:slice$4093 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [14], Q = \idle_base_th_reg [46]).
Adding EN signal on $auto$ff.cc:266:slice$4095 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [0], Q = \idle_base_th_reg [16]).
Adding EN signal on $auto$ff.cc:266:slice$4096 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [1], Q = \idle_base_th_reg [17]).
Adding EN signal on $auto$ff.cc:266:slice$4097 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [2], Q = \idle_base_th_reg [18]).
Adding EN signal on $auto$ff.cc:266:slice$4098 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [3], Q = \idle_base_th_reg [19]).
Adding EN signal on $auto$ff.cc:266:slice$4099 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [4], Q = \idle_base_th_reg [20]).
Adding EN signal on $auto$ff.cc:266:slice$4100 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [5], Q = \idle_base_th_reg [21]).
Adding EN signal on $auto$ff.cc:266:slice$4101 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [6], Q = \idle_base_th_reg [22]).
Adding EN signal on $auto$ff.cc:266:slice$4102 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [7], Q = \idle_base_th_reg [23]).
Adding EN signal on $auto$ff.cc:266:slice$4103 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [8], Q = \idle_base_th_reg [24]).
Adding EN signal on $auto$ff.cc:266:slice$4104 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [9], Q = \idle_base_th_reg [25]).
Adding EN signal on $auto$ff.cc:266:slice$4105 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [10], Q = \idle_base_th_reg [26]).
Adding EN signal on $auto$ff.cc:266:slice$4106 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [11], Q = \idle_base_th_reg [27]).
Adding EN signal on $auto$ff.cc:266:slice$4107 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [12], Q = \idle_base_th_reg [28]).
Adding EN signal on $auto$ff.cc:266:slice$4108 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [13], Q = \idle_base_th_reg [29]).
Adding EN signal on $auto$ff.cc:266:slice$4109 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [14], Q = \idle_base_th_reg [30]).
Adding EN signal on $auto$ff.cc:266:slice$4111 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [0], Q = \idle_base_th_reg [0]).
Adding EN signal on $auto$ff.cc:266:slice$4112 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [1], Q = \idle_base_th_reg [1]).
Adding EN signal on $auto$ff.cc:266:slice$4113 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [2], Q = \idle_base_th_reg [2]).
Adding EN signal on $auto$ff.cc:266:slice$4114 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [3], Q = \idle_base_th_reg [3]).
Adding EN signal on $auto$ff.cc:266:slice$4115 ($_DFFE_PN0P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [4], Q = \idle_base_th_reg [4]).
Adding EN signal on $auto$ff.cc:266:slice$4116 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [5], Q = \idle_base_th_reg [5]).
Adding EN signal on $auto$ff.cc:266:slice$4117 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [6], Q = \idle_base_th_reg [6]).
Adding EN signal on $auto$ff.cc:266:slice$4118 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [7], Q = \idle_base_th_reg [7]).
Adding EN signal on $auto$ff.cc:266:slice$4119 ($_DFFE_PN1P_) from module cfg_regs$pwr_ctrl_top.u_cfg_regs (D = \cfg_wdata [8], Q = \idle_base_th_reg [8]).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..
Removed 380 unused cells and 1687 unused wires.
<suppressed ~384 debug messages>

4.21.5. Rerunning OPT passes. (Removed registers in this run.)

4.21.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.21.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
<suppressed ~180 debug messages>
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 60 cells.

4.21.8. Executing OPT_DFF pass (perform DFF optimizations).

4.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

4.21.10. Finished fast OPT passes.

4.22. Executing ABC pass (technology mapping using ABC).

4.22.1. Extracting gate netlist of module `\activity_counter$pwr_ctrl_top.u_activity_counter' to `<abc-temp-dir>/input.blif'..
Extracted 472 gates and 562 wires to a netlist network with 88 inputs and 84 outputs.

4.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       12
ABC RESULTS:            ANDNOT cells:      196
ABC RESULTS:              NAND cells:       24
ABC RESULTS:               NOR cells:       12
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:      116
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              XNOR cells:       28
ABC RESULTS:               XOR cells:       44
ABC RESULTS:        internal signals:      390
ABC RESULTS:           input signals:       88
ABC RESULTS:          output signals:       84
Removing temp directory.

4.22.2. Extracting gate netlist of module `\cfg_regs$pwr_ctrl_top.u_cfg_regs' to `<abc-temp-dir>/input.blif'..
Extracted 310 gates and 424 wires to a netlist network with 113 inputs and 38 outputs.

4.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       66
ABC RESULTS:               MUX cells:       60
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:       72
ABC RESULTS:             ORNOT cells:       23
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:      273
ABC RESULTS:           input signals:      113
ABC RESULTS:          output signals:       38
Removing temp directory.

4.22.3. Extracting gate netlist of module `\clock_gater$pwr_ctrl_top.u_clock_gater' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 8 outputs.

4.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:                OR cells:        4
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        8
Removing temp directory.

4.22.4. Extracting gate netlist of module `\idle_predictor$pwr_ctrl_top.u_idle_predictor' to `<abc-temp-dir>/input.blif'..
Extracted 1216 gates and 1354 wires to a netlist network with 136 inputs and 4 outputs.

4.22.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       16
ABC RESULTS:            ANDNOT cells:      432
ABC RESULTS:               MUX cells:      196
ABC RESULTS:              NAND cells:      136
ABC RESULTS:               NOR cells:       52
ABC RESULTS:               NOT cells:       14
ABC RESULTS:                OR cells:       32
ABC RESULTS:             ORNOT cells:       88
ABC RESULTS:              XNOR cells:       40
ABC RESULTS:               XOR cells:      148
ABC RESULTS:        internal signals:     1214
ABC RESULTS:           input signals:      136
ABC RESULTS:          output signals:        4
Removing temp directory.

4.22.5. Extracting gate netlist of module `\power_fsm$pwr_ctrl_top.u_power_fsm' to `<abc-temp-dir>/input.blif'..
Extracted 92 gates and 114 wires to a netlist network with 20 inputs and 16 outputs.

4.22.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:       28
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:        internal signals:       78
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       16
Removing temp directory.

4.22.6. Extracting gate netlist of module `\pwr_ctrl_top' to `<abc-temp-dir>/input.blif'..
Extracted 4 gates and 12 wires to a netlist network with 8 inputs and 4 outputs.

4.22.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

4.23. Executing OPT pass (performing simple optimizations).

4.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module activity_counter$pwr_ctrl_top.u_activity_counter.
Optimizing module cfg_regs$pwr_ctrl_top.u_cfg_regs.
<suppressed ~22 debug messages>
Optimizing module clock_gater$pwr_ctrl_top.u_clock_gater.
Optimizing module idle_predictor$pwr_ctrl_top.u_idle_predictor.
Optimizing module power_fsm$pwr_ctrl_top.u_power_fsm.
Optimizing module pwr_ctrl_top.

4.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Finding identical cells in module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
<suppressed ~3 debug messages>
Finding identical cells in module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Finding identical cells in module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Finding identical cells in module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
<suppressed ~12 debug messages>
Finding identical cells in module `\pwr_ctrl_top'.
Removed a total of 5 cells.

4.23.3. Executing OPT_DFF pass (perform DFF optimizations).

4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..
Removed 2 unused cells and 1211 unused wires.
<suppressed ~21 debug messages>

4.23.5. Finished fast OPT passes.

4.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `pwr_ctrl_top'. Setting top module to pwr_ctrl_top.

4.24.1. Analyzing design hierarchy..
Top module:  \pwr_ctrl_top
Used module:     \activity_counter$pwr_ctrl_top.u_activity_counter
Used module:     \cfg_regs$pwr_ctrl_top.u_cfg_regs
Used module:     \clock_gater$pwr_ctrl_top.u_clock_gater
Used module:     \idle_predictor$pwr_ctrl_top.u_idle_predictor
Used module:     \power_fsm$pwr_ctrl_top.u_power_fsm

4.24.2. Analyzing design hierarchy..
Top module:  \pwr_ctrl_top
Used module:     \activity_counter$pwr_ctrl_top.u_activity_counter
Used module:     \cfg_regs$pwr_ctrl_top.u_cfg_regs
Used module:     \clock_gater$pwr_ctrl_top.u_clock_gater
Used module:     \idle_predictor$pwr_ctrl_top.u_idle_predictor
Used module:     \power_fsm$pwr_ctrl_top.u_power_fsm
Removed 0 unused modules.

4.25. Printing statistics.

=== activity_counter$pwr_ctrl_top.u_activity_counter ===

   Number of wires:                380
   Number of wire bits:            602
   Number of public wires:          20
   Number of public wire bits:     242
   Number of ports:                  6
   Number of port bits:             78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                524
     $_ANDNOT_                     196
     $_AND_                         12
     $_DFF_PN0_                     80
     $_NAND_                        24
     $_NOR_                         12
     $_NOT_                          4
     $_ORNOT_                        8
     $_OR_                         116
     $_XNOR_                        28
     $_XOR_                         44

=== cfg_regs$pwr_ctrl_top.u_cfg_regs ===

   Number of wires:                277
   Number of wire bits:           1142
   Number of public wires:          50
   Number of public wire bits:     915
   Number of ports:                 13
   Number of port bits:            161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $_ANDNOT_                      66
     $_AND_                          6
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                   71
     $_DFFE_PN1P_                   29
     $_DFF_PN0_                      8
     $_MUX_                         60
     $_NAND_                         5
     $_NOR_                          9
     $_NOT_                          2
     $_ORNOT_                       23
     $_OR_                          71
     $_XOR_                         10

=== clock_gater$pwr_ctrl_top.u_clock_gater ===

   Number of wires:                 18
   Number of wire bits:             27
   Number of public wires:          18
   Number of public wire bits:      27
   Number of ports:                  5
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $_AND_                          4
     $_DLATCH_N_                     4
     $_OR_                           4

=== idle_predictor$pwr_ctrl_top.u_idle_predictor ===

   Number of wires:               1162
   Number of wire bits:           1300
   Number of public wires:          12
   Number of public wire bits:     150
   Number of ports:                  7
   Number of port bits:            142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1158
     $_ANDNOT_                     432
     $_AND_                         16
     $_DFF_PN0_                      4
     $_MUX_                        196
     $_NAND_                       136
     $_NOR_                         52
     $_NOT_                         14
     $_ORNOT_                       88
     $_OR_                          32
     $_XNOR_                        40
     $_XOR_                        148

=== power_fsm$pwr_ctrl_top.u_power_fsm ===

   Number of wires:                 68
   Number of wire bits:            126
   Number of public wires:          24
   Number of public wire bits:      82
   Number of ports:                  7
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_ANDNOT_                       8
     $_AND_                          4
     $_DFFE_PN0P_                    8
     $_MUX_                          4
     $_NOR_                          4
     $_NOT_                          4
     $_ORNOT_                        8
     $_OR_                          24

=== pwr_ctrl_top ===

   Number of wires:                 22
   Number of wire bits:            278
   Number of public wires:          22
   Number of public wire bits:     278
   Number of ports:                 12
   Number of port bits:            121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_AND_                          4
     activity_counter$pwr_ctrl_top.u_activity_counter      1
     cfg_regs$pwr_ctrl_top.u_cfg_regs      1
     clock_gater$pwr_ctrl_top.u_clock_gater      1
     idle_predictor$pwr_ctrl_top.u_idle_predictor      1
     power_fsm$pwr_ctrl_top.u_power_fsm      1

=== design hierarchy ===

   pwr_ctrl_top                      1
     activity_counter$pwr_ctrl_top.u_activity_counter      1
     cfg_regs$pwr_ctrl_top.u_cfg_regs      1
     clock_gater$pwr_ctrl_top.u_clock_gater      1
     idle_predictor$pwr_ctrl_top.u_idle_predictor      1
     power_fsm$pwr_ctrl_top.u_power_fsm      1

   Number of wires:               1927
   Number of wire bits:           3475
   Number of public wires:         146
   Number of public wire bits:    1694
   Number of ports:                 50
   Number of port bits:            539
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2126
     $_ANDNOT_                     702
     $_AND_                         46
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                   79
     $_DFFE_PN1P_                   29
     $_DFF_PN0_                     92
     $_DLATCH_N_                     4
     $_MUX_                        260
     $_NAND_                       165
     $_NOR_                         77
     $_NOT_                         24
     $_ORNOT_                      127
     $_OR_                         247
     $_XNOR_                        68
     $_XOR_                        202

4.26. Executing CHECK pass (checking for obvious problems).
Checking module activity_counter$pwr_ctrl_top.u_activity_counter...
Checking module cfg_regs$pwr_ctrl_top.u_cfg_regs...
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$4054 ($_DFFE_PN0P_)
    port Q[0] of cell $auto$ff.cc:266:slice$4058 ($_DFFE_PN0N_)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$3979 ($_DFFE_PN0P_)
    port Q[0] of cell $auto$ff.cc:266:slice$4055 ($_DFFE_PN0N_)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$3974 ($_DFFE_PN0P_)
    port Q[0] of cell $auto$ff.cc:266:slice$4056 ($_DFFE_PN0N_)
Warning: multiple conflicting drivers for cfg_regs$pwr_ctrl_top.u_cfg_regs.\irq_status_reg [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$3971 ($_DFFE_PN0P_)
    port Q[0] of cell $auto$ff.cc:266:slice$4057 ($_DFFE_PN0N_)
Checking module clock_gater$pwr_ctrl_top.u_clock_gater...
Checking module idle_predictor$pwr_ctrl_top.u_idle_predictor...
Checking module power_fsm$pwr_ctrl_top.u_power_fsm...
Checking module pwr_ctrl_top...
Found and reported 4 problems.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activity_counter$pwr_ctrl_top.u_activity_counter..
Finding unused cells or wires in module \cfg_regs$pwr_ctrl_top.u_cfg_regs..
Finding unused cells or wires in module \clock_gater$pwr_ctrl_top.u_clock_gater..
Finding unused cells or wires in module \idle_predictor$pwr_ctrl_top.u_idle_predictor..
Finding unused cells or wires in module \power_fsm$pwr_ctrl_top.u_power_fsm..
Finding unused cells or wires in module \pwr_ctrl_top..

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\activity_counter$pwr_ctrl_top.u_activity_counter'.
Dumping module `\cfg_regs$pwr_ctrl_top.u_cfg_regs'.
Dumping module `\clock_gater$pwr_ctrl_top.u_clock_gater'.
Dumping module `\idle_predictor$pwr_ctrl_top.u_idle_predictor'.
Dumping module `\power_fsm$pwr_ctrl_top.u_power_fsm'.
Dumping module `\pwr_ctrl_top'.

7. Executing JSON backend.

Warnings: 8 unique messages, 16 total
End of script. Logfile hash: 0b409a9f8c, CPU: user 0.89s system 0.02s, MEM: 40.02 MB peak
Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 27% 1x abc (0 sec), 17% 32x opt_clean (0 sec), ...
INFO: [EDA] subprocess_run_background: wrote: /app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/yosys.synth.log
INFO: [EDA] yosys: wrote verilog to /app/eda.work/cbb2a720-199a-4181-ad7b-e62ea15bcaf5.edacmd/eda.work/pwr_ctrl_top.synth/yosys/pwr_ctrl_top.v
INFO: [EDA] Time: Fri Feb 20 05:29:26 2026 stop - eda.work/eda.log
INFO: [EDA] Closing logfile: eda.work/eda.log
