--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8343 paths analyzed, 1203 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.431ns.
--------------------------------------------------------------------------------
Slack:                  12.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.691 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X21Y44.C4      net (fanout=13)       1.790   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X21Y44.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (1.150ns logic, 6.118ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  12.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.244ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.691 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X20Y44.C4      net (fanout=13)       1.800   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X20Y44.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (1.116ns logic, 6.128ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  12.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.691 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X21Y44.B5      net (fanout=13)       1.705   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X21Y44.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (1.150ns logic, 6.033ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  12.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.178ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.691 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X21Y44.A5      net (fanout=13)       1.700   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X21Y44.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.178ns (1.150ns logic, 6.028ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  12.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.161ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.691 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X20Y44.A5      net (fanout=13)       1.717   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X20Y44.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (1.116ns logic, 6.045ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  12.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.125ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.691 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X20Y44.B5      net (fanout=13)       1.681   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X20Y44.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.125ns (1.116ns logic, 6.009ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  12.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.190ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.688 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y45.B6       net (fanout=4)        1.517   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X9Y45.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y32.C4      net (fanout=18)       1.762   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y32.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (1.627ns logic, 5.563ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  12.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.082ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X21Y44.C4      net (fanout=13)       1.790   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X21Y44.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (1.651ns logic, 5.431ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.057ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.688 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y29.D4      net (fanout=5)        1.254   M_myState_buttonCounter[1]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y45.B6       net (fanout=4)        1.517   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X9Y45.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y32.C4      net (fanout=18)       1.762   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y32.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.057ns (1.678ns logic, 5.379ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  12.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.058ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X20Y44.C4      net (fanout=13)       1.800   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X20Y44.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.058ns (1.617ns logic, 5.441ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.997ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X21Y44.B5      net (fanout=13)       1.705   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X21Y44.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.997ns (1.651ns logic, 5.346ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.992ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X21Y44.A5      net (fanout=13)       1.700   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X21Y44.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.992ns (1.651ns logic, 5.341ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X20Y44.A5      net (fanout=13)       1.717   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X20Y44.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.975ns (1.617ns logic, 5.358ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.949ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y29.D4      net (fanout=5)        1.254   M_myState_buttonCounter[1]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X21Y44.C4      net (fanout=13)       1.790   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X21Y44.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.949ns (1.702ns logic, 5.247ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  13.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.939ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X20Y44.B5      net (fanout=13)       1.681   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X20Y44.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.939ns (1.617ns logic, 5.322ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.823ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (0.686 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X18Y44.C4      net (fanout=13)       1.369   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X18Y44.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.823ns (1.126ns logic, 5.697ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  13.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.925ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y29.D4      net (fanout=5)        1.254   M_myState_buttonCounter[1]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X20Y44.C4      net (fanout=13)       1.800   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X20Y44.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.925ns (1.668ns logic, 5.257ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  13.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y29.D4      net (fanout=5)        1.254   M_myState_buttonCounter[1]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X21Y44.B5      net (fanout=13)       1.705   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X21Y44.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (1.702ns logic, 5.162ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  13.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.859ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y29.D4      net (fanout=5)        1.254   M_myState_buttonCounter[1]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X21Y44.A5      net (fanout=13)       1.700   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X21Y44.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (1.702ns logic, 5.157ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  13.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.880ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.714 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y29.C3      net (fanout=2)        1.022   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y29.C       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X9Y44.B1       net (fanout=47)       3.004   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o
    SLICE_X9Y44.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_21_rstpot
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.880ns (1.416ns logic, 5.464ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  13.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.734ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (0.686 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X18Y44.D4      net (fanout=13)       1.280   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X18Y44.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (1.126ns logic, 5.608ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  13.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y29.D4      net (fanout=5)        1.254   M_myState_buttonCounter[1]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X20Y44.A5      net (fanout=13)       1.717   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X20Y44.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (1.668ns logic, 5.174ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.833ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.688 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_0
    SLICE_X15Y29.D6      net (fanout=6)        1.081   M_myState_buttonCounter[0]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y45.B6       net (fanout=4)        1.517   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X9Y45.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y32.C4      net (fanout=18)       1.762   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y32.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.833ns (1.627ns logic, 5.206ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  13.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numbreg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.837ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.714 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/numbreg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X15Y29.C3      net (fanout=2)        1.022   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X15Y29.C       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X8Y44.A2       net (fanout=47)       2.995   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o
    SLICE_X8Y44.CLK      Tas                   0.339   myState/M_regs_q_2
                                                       myState/mainState/mypropogater/randomizer/numbreg/M_regs_q_0_rstpot
                                                       myState/mainState/mypropogater/randomizer/numbreg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (1.382ns logic, 5.455ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  13.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.806ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.691 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y29.D4      net (fanout=5)        1.254   M_myState_buttonCounter[1]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X13Y49.B6      net (fanout=4)        1.357   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X20Y44.B5      net (fanout=13)       1.681   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X20Y44.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.806ns (1.668ns logic, 5.138ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  13.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.685ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (0.686 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X18Y44.B5      net (fanout=13)       1.231   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X18Y44.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.685ns (1.126ns logic, 5.559ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  13.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.648ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (0.686 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X13Y49.B4      net (fanout=53)       4.328   M_reset_cond3_out
    SLICE_X13Y49.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X18Y44.A5      net (fanout=13)       1.194   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X18Y44.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.648ns (1.126ns logic, 5.522ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  13.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.744ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.678 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y45.B6       net (fanout=4)        1.517   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X9Y45.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y38.C4      net (fanout=18)       1.316   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y38.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d231
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.744ns (1.627ns logic, 5.117ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  13.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.740ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.688 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_3
    SLICE_X16Y30.D6      net (fanout=7)        1.040   M_myState_buttonCounter[3]
    SLICE_X16Y30.D       Tilo                  0.254   M_myState_buttonCounter[7]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW0
    SLICE_X14Y32.B4      net (fanout=2)        0.799   myState/N4
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y45.B6       net (fanout=4)        1.517   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X9Y45.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y32.C4      net (fanout=18)       1.762   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y32.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.740ns (1.622ns logic, 5.118ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  13.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.720ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.684 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y29.D1      net (fanout=7)        1.438   M_myState_buttonCounter[2]
    SLICE_X15Y29.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y32.B3      net (fanout=2)        0.846   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y32.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X9Y45.B6       net (fanout=4)        1.517   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X9Y45.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X19Y43.C4      net (fanout=18)       1.268   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X19Y43.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (1.651ns logic, 5.069ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_3/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_4/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_5/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_6/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_7/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_8/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_9/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_10/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_11/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_12/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_13/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_14/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_15/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_16/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_17/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_18/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_19/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.431|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8343 paths, 0 nets, and 1061 connections

Design statistics:
   Minimum period:   7.431ns{1}   (Maximum frequency: 134.571MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 07:32:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



