m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.0
Eadder_n
Z0 w1511780930
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb
Z5 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/adder_n.vhd
Z6 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/adder_n.vhd
l0
L5
VzEZRP<09YR?gN@Jg4^hzK2
!s100 >i>@zdjFLJV71JYA6kG`>0
Z7 OV;C;10.5b;63
32
Z8 !s110 1512735465
!i10b 1
Z9 !s108 1512735465.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/adder_n.vhd|
Z11 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/adder_n.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abeh_adder
R1
R2
R3
DEx4 work 7 adder_n 0 22 zEZRP<09YR?gN@Jg4^hzK2
l18
L16
VlN?a5hc>hC4_89YMadELj1
!s100 n2z@ME>7I]]Wa@`JoMTFZ3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eampersand
Z14 w1512327189
R1
R2
R3
R4
Z15 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/AMPERSAND.vhd
Z16 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/AMPERSAND.vhd
l0
L5
VJOSS2F3zj1hnW<27UBhk40
!s100 P05eP3ni`>Z=5oh0YOZfT3
R7
32
Z17 !s110 1512735464
!i10b 1
Z18 !s108 1512735464.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/AMPERSAND.vhd|
Z20 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/AMPERSAND.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 9 ampersand 0 22 JOSS2F3zj1hnW<27UBhk40
l17
L16
VB_;DP1]oX24A:EVg1=:NQ3
!s100 5hSbL=zP;MKCGiP=VAQ=g3
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Ebk_19bit
Z21 w1512734407
R2
R3
R4
Z22 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_19bit.vhd
Z23 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_19bit.vhd
l0
L5
Vo9e12cDW[c_:SnBiRDE=J3
!s100 <ea2beU1YE5ZQBVK3JFV?2
R7
32
R17
!i10b 1
R18
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_19bit.vhd|
Z25 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_19bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 8 bk_19bit 0 22 o9e12cDW[c_:SnBiRDE=J3
l45
L15
VZ8ND:P^b;dg0<T;MnnRlz2
!s100 i?@z2o9CbRd=ChjYLlL]R2
R7
32
R17
!i10b 1
R18
R24
R25
!i113 1
R12
R13
Ebk_2bit
R21
R2
R3
R4
Z26 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_2bit.vhd
Z27 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_2bit.vhd
l0
L5
V7dh2VXcXShjYkP34HYgHh0
!s100 ?9bMGOihlj5hE]H1Y]a`f1
R7
32
R17
!i10b 1
R18
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_2bit.vhd|
Z29 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_2bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_2bit 0 22 7dh2VXcXShjYkP34HYgHh0
l35
L15
V8EXdf59[VPB^kn?LTVd1>2
!s100 [G9HVTTOC^ULHNkfQ:K]z3
R7
32
R17
!i10b 1
R18
R28
R29
!i113 1
R12
R13
Ebk_4bit
R21
R2
R3
R4
Z30 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_4bit.vhd
Z31 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_4bit.vhd
l0
L5
V[h38a7ZM>RRRH3<_]EQ=61
!s100 YJR0c>0L0BQhzA]AUBi4V3
R7
32
R17
!i10b 1
R18
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_4bit.vhd|
Z33 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_4bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_4bit 0 22 [h38a7ZM>RRRH3<_]EQ=61
l45
L15
VC`T<b:gJVnz5ODWSNCdhQ0
!s100 4BJb_2;7`>lUMHFJNBNaZ0
R7
32
R17
!i10b 1
R18
R32
R33
!i113 1
R12
R13
Ebk_9bit
R21
R2
R3
R4
Z34 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_9bit.vhd
Z35 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_9bit.vhd
l0
L5
Va78_e5S]QZ9K?cgU3o;9]0
!s100 LUCC>za^nkIH^H]iWAXA;2
R7
32
R17
!i10b 1
R18
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_9bit.vhd|
Z37 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/BK_9bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_9bit 0 22 a78_e5S]QZ9K?cgU3o;9]0
l45
L15
V8BaX2n8Ag1;@^23SfGi2m1
!s100 R^R1mC5njVVUfO1]CTi[z2
R7
32
R17
!i10b 1
R18
R36
R37
!i113 1
R12
R13
Ecarry_unit
R14
R1
R2
R3
R4
Z38 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/CARRY_UNIT.vhd
Z39 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/CARRY_UNIT.vhd
l0
L5
Vc;31X<LKbI;E8?1<hXjd43
!s100 68I02hf_<FZm>0R^DYbUN0
R7
32
R17
!i10b 1
R18
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/CARRY_UNIT.vhd|
Z41 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/CARRY_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 carry_unit 0 22 c;31X<LKbI;E8?1<hXjd43
l16
L15
V3o8n^?AKWB1SL9KkMZkk02
!s100 [0MEO:K9GNFNRCiT]bjF`1
R7
32
R17
!i10b 1
R18
R40
R41
!i113 1
R12
R13
Ecell
Z42 w1511781093
R1
R2
R3
R4
Z43 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd
Z44 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd
l0
L5
V7O2z=?zJ>NVX<USThh5oK3
!s100 fI;NjY`eNJ:GPJ^FKPW620
R7
32
Z45 !s110 1512735462
!i10b 1
Z46 !s108 1512735462.000000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd|
Z48 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd|
!i113 1
R12
R13
Abeh_cell
R1
R2
R3
DEx4 work 4 cell 0 22 7O2z=?zJ>NVX<USThh5oK3
l36
L15
VG57;V;`8^eMV3<mUBmKKf3
!s100 >J5W1dXLcH@W_Km7iDiH=0
R7
32
R45
!i10b 1
R46
R47
R48
!i113 1
R12
R13
Ecell_roorda
Z49 w1512335935
R1
R2
R3
R4
Z50 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd
Z51 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd
l0
L5
V>FRgF]iHGVF1CY9m=YPoN0
!s100 7`>0odj<mJ=Wdf=ek373M2
R7
32
R45
!i10b 1
R46
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd|
Z53 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd|
!i113 1
R12
R13
Abeh_cell
R1
R2
R3
DEx4 work 11 cell_roorda 0 22 >FRgF]iHGVF1CY9m=YPoN0
l36
L15
Vb1ef?blUWCK`l6[f6zOBo2
!s100 oMJXoD0E[eMHai@Qz;9gf3
R7
32
R45
!i10b 1
R46
R52
R53
!i113 1
R12
R13
Ecompressor_53
Z54 w1511612552
R2
R3
R4
Z55 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd
Z56 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd
l0
L4
VNgOXUhhcmoWdgh;P3URBV2
!s100 joVf35[Gm=D=RiJjER_nW3
R7
32
R45
!i10b 1
R46
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd|
Z58 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 13 compressor_53 0 22 NgOXUhhcmoWdgh;P3URBV2
l18
L9
VcA:Ac776B[5iK<4:F0B>^2
!s100 d0I9GMU37eA;5Q52;SmNj2
R7
32
R45
!i10b 1
R46
R57
R58
!i113 1
R12
R13
Ecompressor_53_approx
Z59 w1512560402
R2
R3
R4
Z60 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd
Z61 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd
l0
L5
VnCV]Skl9fI>[m=zQng1l>0
!s100 =ZoSN9fGX1D2jU_M@B>o91
R7
32
R45
!i10b 1
R46
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd|
Z63 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 20 compressor_53_approx 0 22 nCV]Skl9fI>[m=zQng1l>0
l20
L15
VM8BfHg65=co6O2^hfMO>U2
!s100 X5n7M5NVzX2TT9=CA;g7S1
R7
32
R45
!i10b 1
R46
R62
R63
!i113 1
R12
R13
Edadda_tree_18x5_ext
Z64 w1511780115
R1
R2
R3
R4
Z65 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd
Z66 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd
l0
L5
VRO@K3o?em1=<^U_Z<lR@[3
!s100 IZfBA2<<QiR:]:J3E]fYR0
R7
32
R45
!i10b 1
R46
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd|
Z68 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd|
!i113 1
R12
R13
Astructural
R1
R2
R3
DEx4 work 19 dadda_tree_18x5_ext 0 22 RO@K3o?em1=<^U_Z<lR@[3
l41
L17
VmVkoSiWP:8?:Ig=FC2AY13
!s100 Yeb8g^?EIc]e1[n2?B=942
R7
32
R45
!i10b 1
R46
R67
R68
!i113 1
R12
R13
Edadda_tree_18x6_noext
Z69 w1512731729
R1
R2
R3
R4
Z70 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd
Z71 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd
l0
L5
VYNa`dMDDVeoiXO=HbheNI1
!s100 fdg_AiEX:NE;zhReQ543I1
R7
32
Z72 !s110 1512735463
!i10b 1
R46
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd|
Z74 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd|
!i113 1
R12
R13
Aapproxcut
R1
R2
R3
Z75 DEx4 work 21 dadda_tree_18x6_noext 0 22 YNa`dMDDVeoiXO=HbheNI1
l500
L474
V[;NB5>D_?WU8bR]n]NoiC2
!s100 Dcb0>CF1^80CmF6Re9lz;3
R7
32
R72
!i10b 1
R46
R73
R74
!i113 1
R12
R13
Aapprox
R1
R2
R3
R75
l272
L246
VJ1HS<n[LMVhfMQL5OK0:U1
!s100 =WSWc[VVdg:SOP^Ih2Pi32
R7
32
R72
!i10b 1
R46
R73
R74
!i113 1
R12
R13
Astructural
R1
R2
R3
R75
l44
L18
V^c6T4D<NZDWZhn3Tbj8bU3
!s100 lhGZ]n;OYaI?Y6QOSUk662
R7
32
R72
!i10b 1
R46
R73
R74
!i113 1
R12
R13
Efa_array
R14
R1
R2
R3
R4
Z76 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FA_ARRAY.vhd
Z77 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FA_ARRAY.vhd
l0
L5
VigZz9bmT`m???:T_X[zRO3
!s100 E3LPA<>AlYnZkYC9O9dGT2
R7
32
R17
!i10b 1
R18
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FA_ARRAY.vhd|
Z79 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FA_ARRAY.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 fa_array 0 22 igZz9bmT`m???:T_X[zRO3
l27
L17
VR5]LQFdEZ]IQJoIn:EkYc0
!s100 PN>aUMgSln8Cl;ki<Mj5g1
R7
32
R17
!i10b 1
R18
R78
R79
!i113 1
R12
R13
Efulladd
R14
R2
R3
R4
Z80 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FULLADD.vhd
Z81 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FULLADD.vhd
l0
L4
VKo=]T8LY<TF>:c0EacDc`3
!s100 nKGYGEA0Cz7_bkca538B82
R7
32
R17
!i10b 1
R18
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FULLADD.vhd|
Z83 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/FULLADD.vhd|
!i113 1
R12
R13
Abeh
R2
R3
DEx4 work 7 fulladd 0 22 Ko=]T8LY<TF>:c0EacDc`3
l11
L10
VgA3`VVL1hbz]^;`aCnmed1
!s100 i;PUaOXZ<fh7Uim9YOVaM0
R7
32
R17
!i10b 1
R18
R82
R83
!i113 1
R12
R13
Egp_unit
R14
R1
R2
R3
R4
Z84 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/GP_UNIT.vhd
Z85 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/GP_UNIT.vhd
l0
L5
Vb:8kaXm=biC01]gkl`4];2
!s100 L;CY3C;W8MWD4blj?S0?A1
R7
32
R8
!i10b 1
R9
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/GP_UNIT.vhd|
Z87 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/GP_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 7 gp_unit 0 22 b:8kaXm=biC01]gkl`4];2
l16
L15
V]bhFZ?H1Az0Po3a[kjZ1n0
!s100 9Uc<fUi@0nZ]T9HUdkWFE1
R7
32
R8
!i10b 1
R9
R86
R87
!i113 1
R12
R13
Ehalfadd
Z88 w1511612551
R2
R3
R4
Z89 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd
Z90 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd
l0
L4
VQ0dUUikUoQERWjWKnR8IX3
!s100 h[k:m<S6ik2K8UJKzED?^1
R7
32
R72
!i10b 1
Z91 !s108 1512735463.000000
Z92 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd|
Z93 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 7 halfadd 0 22 Q0dUUikUoQERWjWKnR8IX3
l10
L9
VHWP?GncNWFk>^HXV;Kbc<0
!s100 cR6lVFQnz[0W@kIok8@P53
R7
32
R72
!i10b 1
R91
R92
R93
!i113 1
R12
R13
Embe
R42
Z94 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R4
Z95 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd
Z96 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd
l0
L6
VI15[oCl<FN^L95VK1=kL<3
!s100 _MTzj3S0[ge5id6kbgVI52
R7
32
R72
!i10b 1
R91
Z97 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd|
Z98 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd|
!i113 1
R12
R13
Abeh_mbe
R94
R1
R2
R3
DEx4 work 3 mbe 0 22 I15[oCl<FN^L95VK1=kL<3
l30
L16
VOohY]34h<jQ6S1IZnFN6a3
!s100 ]OB2Pz_?zFYIMI9e1n8h53
R7
32
R72
!i10b 1
R91
R97
R98
!i113 1
R12
R13
Embe_dadda_mult_9x9
Z99 w1512725083
R94
R1
R2
R3
R4
Z100 8C:\Users\meaep\Documents\GitHub\ISA2\VHDL\MBE_dadda_mult\MBE_dadda_mult_9x9.vhd
Z101 FC:\Users\meaep\Documents\GitHub\ISA2\VHDL\MBE_dadda_mult\MBE_dadda_mult_9x9.vhd
l0
L6
V@Wl5NjKlfgWEVO`nn[XI33
!s100 28^Uol:7AFPVNgaV3S?gl0
R7
32
R72
!i10b 1
R91
Z102 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\meaep\Documents\GitHub\ISA2\VHDL\MBE_dadda_mult\MBE_dadda_mult_9x9.vhd|
Z103 !s107 C:\Users\meaep\Documents\GitHub\ISA2\VHDL\MBE_dadda_mult\MBE_dadda_mult_9x9.vhd|
!i113 1
R12
R13
Aapproxcut
R75
R94
R1
R2
R3
Z104 DEx4 work 18 mbe_dadda_mult_9x9 0 22 @Wl5NjKlfgWEVO`nn[XI33
l219
L186
VRSNam?WAFHQ4<3>;7bTCe2
!s100 PechclWd7eGXYQbCIVP]M1
R7
32
R72
!i10b 1
R91
R102
R103
!i113 1
R12
R13
Aapprox
R75
R94
R1
R2
R3
R104
l161
L128
VO?;4^jEPWYBZiNj]_57280
!s100 6j9PQXFNCETZBOlO7A@B[0
R7
32
R72
!i10b 1
R91
R102
R103
!i113 1
R12
R13
Anoext
R75
R94
R1
R2
R3
R104
l102
L69
V3O23UML]cI]=n][ak[5m41
!s100 1[fkGl2YSK7=jaUN^5ez[2
R7
32
R72
!i10b 1
R91
R102
R103
!i113 1
R12
R13
Astructural
R94
R1
R2
R3
R104
l45
L13
V82cNoMYQ^dnYNcjIX66=n3
!s100 0073SIek]l=2=jKhOa1`42
R7
32
R72
!i10b 1
R91
R102
R103
!i113 1
R12
R13
Embe_roorda
Z105 w1512380380
R1
R2
R3
R4
Z106 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd
Z107 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd
l0
L5
V`MSZ6d2@1W7kOHf4`YWJ41
!s100 XS^3<RSjV5ANn9HTchYl50
R7
32
R72
!i10b 1
R91
Z108 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd|
Z109 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd|
!i113 1
R12
R13
Abeh_mbe
R1
R2
R3
DEx4 work 10 mbe_roorda 0 22 `MSZ6d2@1W7kOHf4`YWJ41
l29
L15
V0C9kb4`GDgUezcF4=zDXV2
!s100 JfSIMoDO;^QaWdGf`DNJi3
R7
32
R72
!i10b 1
R91
R108
R109
!i113 1
R12
R13
Emux_mbe
R42
R1
R2
R3
R4
Z110 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd
Z111 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd
l0
L5
Vfoi`NK7EV<RE9aNLSQG_52
!s100 Mazh?[L8hB77l[ZnWkZ@V2
R7
32
R72
!i10b 1
R91
Z112 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd|
Z113 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd|
!i113 1
R12
R13
Abeh_mux_mbe
R1
R2
R3
DEx4 work 7 mux_mbe 0 22 foi`NK7EV<RE9aNLSQG_52
l16
L13
V0cYIVjl6fHiY6FPM8Rj<N0
!s100 XgFXZ4`YG4[8j0`T0IGCn1
R7
32
R72
!i10b 1
R91
R112
R113
!i113 1
R12
R13
Emux_mbe_roorda
R105
R1
R2
R3
R4
Z114 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd
Z115 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd
l0
L5
VgJJl;GV:LGg=1SMh<_W<12
!s100 >[_c:JgQkc;]?`71]E8:B3
R7
32
R72
!i10b 1
R91
Z116 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd|
Z117 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd|
!i113 1
R12
R13
Abeh_mux_mbe
R1
R2
R3
DEx4 work 14 mux_mbe_roorda 0 22 gJJl;GV:LGg=1SMh<_W<12
l16
L13
V2;Ed=RaD6A9g1]l[W<=dk2
!s100 J9kzHh@BMf[;UVH[8k8KU0
R7
32
R72
!i10b 1
R91
R116
R117
!i113 1
R12
R13
Epp_adder
R14
R1
R2
R3
R4
Z118 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd
Z119 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd
l0
L5
VkQ[Sf;Y4:MH@RJQNa1=jP1
!s100 F>]Sik2MZ^mmN;H2j;`ZE0
R7
32
R8
!i10b 1
R9
Z120 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd|
Z121 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 pp_adder 0 22 kQ[Sf;Y4:MH@RJQNa1=jP1
l62
L16
Vf4J5mmkj6W<XCgb=YAOBg3
!s100 ;GSaMIDcSdB61WDNS:Ffm3
R7
32
R8
!i10b 1
R9
R120
R121
!i113 1
R12
R13
Eshift_n
R42
R1
R2
R3
R4
Z122 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd
Z123 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd
l0
L4
V2S^Djl5Cm:Kk?bPclkL:b2
!s100 S6k2H=7H8]7PJT4O[[REl0
R7
32
R72
!i10b 1
R91
Z124 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd|
Z125 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd|
!i113 1
R12
R13
Abeh_shift
R1
R2
R3
DEx4 work 7 shift_n 0 22 2S^Djl5Cm:Kk?bPclkL:b2
l15
L13
VKeBlCFmAijc`_<3Ohg4B@3
!s100 5H=?ji=kaga0UWSdO1X>62
R7
32
R72
!i10b 1
R91
R124
R125
!i113 1
R12
R13
Eshift_n_roorda
Z126 w1512335949
R1
R2
R3
R4
Z127 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd
Z128 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd
l0
L5
V5<`:R8amkbajD^YYT[zi;2
!s100 G=Nh5RQ2]gk;@cEiObXPl2
R7
32
R45
!i10b 1
R46
Z129 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd|
Z130 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd|
!i113 1
R12
R13
Abeh_shift
R1
R2
R3
DEx4 work 14 shift_n_roorda 0 22 5<`:R8amkbajD^YYT[zi;2
l16
L14
VIf6]`;;Ek]7]_6Tl70AIZ1
!s100 :KK3:c3a9dcCl?XI28n`B0
R7
32
R45
!i10b 1
R46
R129
R130
!i113 1
R12
R13
Etb_dadda_mult_basic
Z131 w1512725715
R1
R2
R3
R4
Z132 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb/tb_dadda_mult_basic.vhd
Z133 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb/tb_dadda_mult_basic.vhd
l0
L5
VQgHC2igGXBMmPMQ>9PRiO3
!s100 eZ;Q:5NRKNMLF_ba6PjE22
R7
32
R72
!i10b 1
R91
Z134 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb/tb_dadda_mult_basic.vhd|
Z135 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb/tb_dadda_mult_basic.vhd|
!i113 1
R12
R13
Atest
R94
R104
R1
R2
R3
DEx4 work 19 tb_dadda_mult_basic 0 22 QgHC2igGXBMmPMQ>9PRiO3
l21
L9
Vg5K`aG]@8?FKRgT?S9Dea0
!s100 cjIzd4bSoeLmf8FMJ_Q@d3
R7
32
R72
!i10b 1
R91
R134
R135
!i113 1
R12
R13
Etb_dadda_mult_rand
Z136 w1512381939
R94
R1
R2
R3
R4
Z137 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb/tb_dadda_mult_rand.vhd
Z138 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb/tb_dadda_mult_rand.vhd
l0
L6
VdaZPc9zXk[RlkF_DhD1b<0
!s100 AD<9nF;VGR43<a8CYBDUR3
R7
32
R17
!i10b 1
R18
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb/tb_dadda_mult_rand.vhd|
Z140 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb/tb_dadda_mult_rand.vhd|
!i113 1
R12
R13
Atest
R104
R94
R1
R2
R3
DEx4 work 18 tb_dadda_mult_rand 0 22 daZPc9zXk[RlkF_DhD1b<0
l28
L10
Vo;C2jQ1]eRIdha47m<QTZ3
!s100 GT?MVi6iohR8dR@URhKR@1
R7
32
R17
!i10b 1
R18
R139
R140
!i113 1
R12
R13
