git clone --depth 1 --no-tags https://github.com/apfelaudio/eurorack-pmod.git f:/verilog_sva_gh_scraper/data/full_repos/504905833
git clone --depth 1 --no-tags https://github.com/agg23/analogue-pocket-utils.git f:/verilog_sva_gh_scraper/data/full_repos/532355474
git clone --depth 1 --no-tags https://github.com/pulp-platform/cheshire.git f:/verilog_sva_gh_scraper/data/full_repos/531413954
git clone --depth 1 --no-tags https://github.com/mathis-s/SoomRV.git f:/verilog_sva_gh_scraper/data/full_repos/535133158
git clone --depth 1 --no-tags https://github.com/lizhirui/AXI-SDCard-High-Speed-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/529559093
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-SATA-HBA.git f:/verilog_sva_gh_scraper/data/full_repos/524988427
git clone --depth 1 --no-tags https://github.com/pulp-platform/iDMA.git f:/verilog_sva_gh_scraper/data/full_repos/518051260
git clone --depth 1 --no-tags https://github.com/lowRISC/muntjac.git f:/verilog_sva_gh_scraper/data/full_repos/502094220
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/SystemVerilogCourse.git f:/verilog_sva_gh_scraper/data/full_repos/509037539
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class.git f:/verilog_sva_gh_scraper/data/full_repos/499296047
git clone --depth 1 --no-tags https://github.com/Shehab-Naga/ddr5_phy.git f:/verilog_sva_gh_scraper/data/full_repos/509060808
git clone --depth 1 --no-tags https://github.com/ericlewis/openfpga-spacerace.git f:/verilog_sva_gh_scraper/data/full_repos/534664989
git clone --depth 1 --no-tags https://github.com/aignacio/axi_dma.git f:/verilog_sva_gh_scraper/data/full_repos/505109321
git clone --depth 1 --no-tags https://github.com/ttchisholm/10g-low-latency-ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/505082250
git clone --depth 1 --no-tags https://github.com/krikzz/tot6502.git f:/verilog_sva_gh_scraper/data/full_repos/492438386
git clone --depth 1 --no-tags https://github.com/avashist003/SystemVerilog_Design_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/513341931
git clone --depth 1 --no-tags https://github.com/wenxuan-hu/SSRL_work.git f:/verilog_sva_gh_scraper/data/full_repos/529362201
git clone --depth 1 --no-tags https://github.com/abdelrhman-oun/DDR5_PHY_WriteOperation.git f:/verilog_sva_gh_scraper/data/full_repos/530251710
git clone --depth 1 --no-tags https://github.com/pulp-platform/sne.git f:/verilog_sva_gh_scraper/data/full_repos/526725531
git clone --depth 1 --no-tags https://github.com/WajahatRiaz/QuadSPI.git f:/verilog_sva_gh_scraper/data/full_repos/495970930
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_llc.git f:/verilog_sva_gh_scraper/data/full_repos/525359830
git clone --depth 1 --no-tags https://github.com/ved-rivos/iommu-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/494849014
git clone --depth 1 --no-tags https://github.com/GabbedT/ApogeoRV.git f:/verilog_sva_gh_scraper/data/full_repos/524937438
git clone --depth 1 --no-tags https://github.com/ZSusskind/BTHOWeN.git f:/verilog_sva_gh_scraper/data/full_repos/521079566
git clone --depth 1 --no-tags https://github.com/muneeb-mbytes/UVMF.git f:/verilog_sva_gh_scraper/data/full_repos/499101616
git clone --depth 1 --no-tags https://github.com/enkerewpo/methane.git f:/verilog_sva_gh_scraper/data/full_repos/521213430
git clone --depth 1 --no-tags https://github.com/apriya-ram/AXI_FIFO_BFM.git f:/verilog_sva_gh_scraper/data/full_repos/508226520
git clone --depth 1 --no-tags https://github.com/cyyself/CDIM-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/537065710
git clone --depth 1 --no-tags https://github.com/ElectronAsh/sim_3do.git f:/verilog_sva_gh_scraper/data/full_repos/512250226
git clone --depth 1 --no-tags https://github.com/antmicro/verilator-verification-features-tests.git f:/verilog_sva_gh_scraper/data/full_repos/511050271
git clone --depth 1 --no-tags https://github.com/FPGA-MAFIA/fpga_mafia.git f:/verilog_sva_gh_scraper/data/full_repos/522160671
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/PokemonMini_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/532514377
git clone --depth 1 --no-tags https://github.com/flashbangout/apb_watchdog-.git f:/verilog_sva_gh_scraper/data/full_repos/502999446
git clone --depth 1 --no-tags https://github.com/suisuisi/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/521973574
git clone --depth 1 --no-tags https://github.com/SavourySnaX/MiSTer_KonixMultisystem.git f:/verilog_sva_gh_scraper/data/full_repos/492200628
git clone --depth 1 --no-tags https://github.com/robfinch/rfPhoenix.git f:/verilog_sva_gh_scraper/data/full_repos/529011642
git clone --depth 1 --no-tags https://github.com/Raghavi9860/UVM_based_Verification_of_APB_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/492569213
git clone --depth 1 --no-tags https://github.com/ninglixin98/AHB_GPIO.git f:/verilog_sva_gh_scraper/data/full_repos/522598915
git clone --depth 1 --no-tags https://github.com/taneroksuz/wolv-z7.git f:/verilog_sva_gh_scraper/data/full_repos/499518333
git clone --depth 1 --no-tags https://github.com/BrianHGinc/BHG_I2C_init_RS232_debugger.git f:/verilog_sva_gh_scraper/data/full_repos/525378073
git clone --depth 1 --no-tags https://github.com/LTDS-Capo/ProcessORC.git f:/verilog_sva_gh_scraper/data/full_repos/513640887
git clone --depth 1 --no-tags https://github.com/antmicro/ahb-tl-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/534550284
git clone --depth 1 --no-tags https://github.com/Reconfigurable-Computing/flex_BRAM_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/535922655
git clone --depth 1 --no-tags https://github.com/pulp-platform/CUTIE.git f:/verilog_sva_gh_scraper/data/full_repos/493728891
git clone --depth 1 --no-tags https://github.com/amiq-consulting/amiq_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/507760948
git clone --depth 1 --no-tags https://github.com/lizhirui/MyRISC-VCore-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/516677790
git clone --depth 1 --no-tags https://github.com/andreili/RISC-V-core.git f:/verilog_sva_gh_scraper/data/full_repos/533907587
git clone --depth 1 --no-tags https://github.com/hgoli02/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/519338892
git clone --depth 1 --no-tags https://github.com/avinash-nonholonomy/olin-cafe-f22.git f:/verilog_sva_gh_scraper/data/full_repos/538658456
git clone --depth 1 --no-tags https://github.com/tinylabs/crypto-rtl-cores.git f:/verilog_sva_gh_scraper/data/full_repos/507687519
git clone --depth 1 --no-tags https://github.com/vishal1303/Thanos.git f:/verilog_sva_gh_scraper/data/full_repos/502399131
git clone --depth 1 --no-tags https://github.com/antmicro/tl-ahb-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/534553835
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/532362979
git clone --depth 1 --no-tags https://github.com/chanum/uvm_spi_apb_verification.git f:/verilog_sva_gh_scraper/data/full_repos/513161082
git clone --depth 1 --no-tags https://github.com/supranational/minroot_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/504655245
git clone --depth 1 --no-tags https://github.com/nockieboy/YM2149_PSG_system.git f:/verilog_sva_gh_scraper/data/full_repos/528048675
git clone --depth 1 --no-tags https://github.com/xing-benjamin/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/537926063
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/Processor_that_can_communicate_with_UART.git f:/verilog_sva_gh_scraper/data/full_repos/516225939
git clone --depth 1 --no-tags https://github.com/cggewehr/RISCV-crypto.git f:/verilog_sva_gh_scraper/data/full_repos/524807763
git clone --depth 1 --no-tags https://github.com/coverify/axi4reg.git f:/verilog_sva_gh_scraper/data/full_repos/492761940
git clone --depth 1 --no-tags https://github.com/abrahamjdn/Systemverilog-Verification-MIPS-Multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/511058223
git clone --depth 1 --no-tags https://github.com/CompuSAR/control_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/540781092
git clone --depth 1 --no-tags https://github.com/kashifminhas/IBEX-Design-Verification-Environment.git f:/verilog_sva_gh_scraper/data/full_repos/501519142
git clone --depth 1 --no-tags https://github.com/ninglixin98/SRAM_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/526706011
git clone --depth 1 --no-tags https://github.com/charkster/tang_nano_9k-uart_block_ram.git f:/verilog_sva_gh_scraper/data/full_repos/493063119
git clone --depth 1 --no-tags https://github.com/iammituraj/reset_and_cdc_synchronizers.git f:/verilog_sva_gh_scraper/data/full_repos/525889628
git clone --depth 1 --no-tags https://github.com/ModestyJ/sv_mon_logic.git f:/verilog_sva_gh_scraper/data/full_repos/499214347
git clone --depth 1 --no-tags https://github.com/Ziboooo/simple_butterfly_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/491620891
git clone --depth 1 --no-tags https://github.com/redchenjs/axi_h266enc.git f:/verilog_sva_gh_scraper/data/full_repos/514589649
git clone --depth 1 --no-tags https://github.com/ddvca/2022-bishkek.git f:/verilog_sva_gh_scraper/data/full_repos/524174709
git clone --depth 1 --no-tags https://github.com/parsanoori/ca-project-mips.git f:/verilog_sva_gh_scraper/data/full_repos/508451561
git clone --depth 1 --no-tags https://github.com/zhangershuo/system_verilog-labs.git f:/verilog_sva_gh_scraper/data/full_repos/501468665
git clone --depth 1 --no-tags https://github.com/NishantSahay123/RAM_VERIFICATION_SV.git f:/verilog_sva_gh_scraper/data/full_repos/502082299
git clone --depth 1 --no-tags https://github.com/mitshine/AXI_FIFO_BFMs.git f:/verilog_sva_gh_scraper/data/full_repos/518438861
git clone --depth 1 --no-tags https://github.com/pulp-platform/rpc_dram_controller.git f:/verilog_sva_gh_scraper/data/full_repos/531481542
git clone --depth 1 --no-tags https://github.com/victor-welter/EC4-ACD-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/526386445
git clone --depth 1 --no-tags https://github.com/imocanu/dvf.git f:/verilog_sva_gh_scraper/data/full_repos/526861073
git clone --depth 1 --no-tags https://github.com/hdlguy/zuboard.git f:/verilog_sva_gh_scraper/data/full_repos/522703681
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab4.git f:/verilog_sva_gh_scraper/data/full_repos/540159873
git clone --depth 1 --no-tags https://github.com/eshanbhatia22/Multi_Core_Caches_Source_Code.git f:/verilog_sva_gh_scraper/data/full_repos/497089771
git clone --depth 1 --no-tags https://github.com/RedaCB/AES256-IP-Core.git f:/verilog_sva_gh_scraper/data/full_repos/494039926
git clone --depth 1 --no-tags https://github.com/seanpm2001/Learn-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/540629640
git clone --depth 1 --no-tags https://github.com/dh73/uninterpreted_functions.git f:/verilog_sva_gh_scraper/data/full_repos/496668871
git clone --depth 1 --no-tags https://github.com/jpdoane/6502.git f:/verilog_sva_gh_scraper/data/full_repos/529698737
git clone --depth 1 --no-tags https://github.com/HarieshAnbalagan/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/535097296
git clone --depth 1 --no-tags https://github.com/mitshine/virtual_sequences_and_virtual_sequencer.git f:/verilog_sva_gh_scraper/data/full_repos/508784924
git clone --depth 1 --no-tags https://github.com/minecraftdixit/spi-.git f:/verilog_sva_gh_scraper/data/full_repos/525885950
git clone --depth 1 --no-tags https://github.com/Marc43/NES-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/494815089
git clone --depth 1 --no-tags https://github.com/PaulThomas20002/S4-DIGITAL-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/518469625
git clone --depth 1 --no-tags https://github.com/SkillSurf/a-risc.git f:/verilog_sva_gh_scraper/data/full_repos/519885576
git clone --depth 1 --no-tags https://github.com/wbbbbbb123/UVM-based-Asynchronous-FIFO-verification-platform-design.git f:/verilog_sva_gh_scraper/data/full_repos/522488871
git clone --depth 1 --no-tags https://github.com/maedehdehghanam/risc-v-Multi-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/510884251
git clone --depth 1 --no-tags https://github.com/gr33nka/LZC.git f:/verilog_sva_gh_scraper/data/full_repos/527342310
git clone --depth 1 --no-tags https://github.com/wxiaoyao17/ces_svtb_2016.06.git f:/verilog_sva_gh_scraper/data/full_repos/534559624
git clone --depth 1 --no-tags https://github.com/SiavashShams/ARM-Processor_With_Forwarding_And_SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/538168013
git clone --depth 1 --no-tags https://github.com/ninglixin98/AHB_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/512069749
git clone --depth 1 --no-tags https://github.com/dagronlund/reptilia.git f:/verilog_sva_gh_scraper/data/full_repos/512906688
git clone --depth 1 --no-tags https://github.com/ccbrown/axi-lite-sv.git f:/verilog_sva_gh_scraper/data/full_repos/495688580
git clone --depth 1 --no-tags https://github.com/huihui0717/AXI2APB_bridge-TestBench.git f:/verilog_sva_gh_scraper/data/full_repos/530566175
git clone --depth 1 --no-tags https://github.com/imjp2020/UVM_FIFO_TB.git f:/verilog_sva_gh_scraper/data/full_repos/540809689
