{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 29 13:46:46 2006 " "Info: Processing started: Fri Dec 29 13:46:46 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off init_load -c init_load " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off init_load -c init_load" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2CLK " "Info: Assuming node \"FX2CLK\" is an undefined clock" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 9 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2CLK register DDC_CNTRL_REG\[3\] register data\[3\] 107.69 MHz 9.286 ns Internal " "Info: Clock \"FX2CLK\" has Internal fmax of 107.69 MHz between source register \"DDC_CNTRL_REG\[3\]\" and destination register \"data\[3\]\" (period= 9.286 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.577 ns + Longest register register " "Info: + Longest register to register delay is 8.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDC_CNTRL_REG\[3\] 1 REG LC_X6_Y3_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N5; Fanout = 2; REG Node = 'DDC_CNTRL_REG\[3\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC_CNTRL_REG[3] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.067 ns) + CELL(0.200 ns) 3.267 ns Selector4~19 2 COMB LC_X6_Y3_N4 1 " "Info: 2: + IC(3.067 ns) + CELL(0.200 ns) = 3.267 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; COMB Node = 'Selector4~19'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { DDC_CNTRL_REG[3] Selector4~19 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.200 ns) 5.609 ns Selector4~20 3 COMB LC_X5_Y3_N3 1 " "Info: 3: + IC(2.142 ns) + CELL(0.200 ns) = 5.609 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Selector4~20'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { Selector4~19 Selector4~20 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(1.183 ns) 8.577 ns data\[3\] 4 REG LC_X5_Y4_N4 1 " "Info: 4: + IC(1.785 ns) + CELL(1.183 ns) = 8.577 ns; Loc. = LC_X5_Y4_N4; Fanout = 1; REG Node = 'data\[3\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { Selector4~20 data[3] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 18.46 % ) " "Info: Total cell delay = 1.583 ns ( 18.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.994 ns ( 81.54 % ) " "Info: Total interconnect delay = 6.994 ns ( 81.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "8.577 ns" { DDC_CNTRL_REG[3] Selector4~19 Selector4~20 data[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "8.577 ns" { DDC_CNTRL_REG[3] Selector4~19 Selector4~20 data[3] } { 0.000ns 3.067ns 2.142ns 1.785ns } { 0.000ns 0.200ns 0.200ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2CLK destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns FX2CLK 1 CLK PIN_12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 65; CLK Node = 'FX2CLK'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2CLK } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns data\[3\] 2 REG LC_X5_Y4_N4 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y4_N4; Fanout = 1; REG Node = 'data\[3\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { FX2CLK data[3] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK data[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout data[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2CLK source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"FX2CLK\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns FX2CLK 1 CLK PIN_12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 65; CLK Node = 'FX2CLK'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2CLK } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns DDC_CNTRL_REG\[3\] 2 REG LC_X6_Y3_N5 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y3_N5; Fanout = 2; REG Node = 'DDC_CNTRL_REG\[3\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { FX2CLK DDC_CNTRL_REG[3] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK DDC_CNTRL_REG[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout DDC_CNTRL_REG[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK data[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout data[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK DDC_CNTRL_REG[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout DDC_CNTRL_REG[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "8.577 ns" { DDC_CNTRL_REG[3] Selector4~19 Selector4~20 data[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "8.577 ns" { DDC_CNTRL_REG[3] Selector4~19 Selector4~20 data[3] } { 0.000ns 3.067ns 2.142ns 1.785ns } { 0.000ns 0.200ns 0.200ns 1.183ns } "" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK data[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout data[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK DDC_CNTRL_REG[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout DDC_CNTRL_REG[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "data\[3\] A\[3\] FX2CLK 7.762 ns register " "Info: tsu for register \"data\[3\]\" (data pin = \"A\[3\]\", clock pin = \"FX2CLK\") is 7.762 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.777 ns + Longest pin register " "Info: + Longest pin to register delay is 10.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns A\[3\] 1 PIN PIN_83 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 2; PIN Node = 'A\[3\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.620 ns) + CELL(0.511 ns) 4.263 ns Decoder0~292 2 COMB LC_X5_Y4_N2 6 " "Info: 2: + IC(2.620 ns) + CELL(0.511 ns) = 4.263 ns; Loc. = LC_X5_Y4_N2; Fanout = 6; COMB Node = 'Decoder0~292'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { A[3] Decoder0~292 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.200 ns) 6.406 ns data\[7\]~210 3 COMB LC_X4_Y1_N1 14 " "Info: 3: + IC(1.943 ns) + CELL(0.200 ns) = 6.406 ns; Loc. = LC_X4_Y1_N1; Fanout = 14; COMB Node = 'data\[7\]~210'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { Decoder0~292 data[7]~210 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.608 ns) + CELL(0.200 ns) 9.214 ns CPLD_GPIO_REG\[7\]~2218 4 COMB LC_X5_Y4_N7 1 " "Info: 4: + IC(2.608 ns) + CELL(0.200 ns) = 9.214 ns; Loc. = LC_X5_Y4_N7; Fanout = 1; COMB Node = 'CPLD_GPIO_REG\[7\]~2218'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { data[7]~210 CPLD_GPIO_REG[7]~2218 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.804 ns) 10.777 ns data\[3\] 5 REG LC_X5_Y4_N4 1 " "Info: 5: + IC(0.759 ns) + CELL(0.804 ns) = 10.777 ns; Loc. = LC_X5_Y4_N4; Fanout = 1; REG Node = 'data\[3\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CPLD_GPIO_REG[7]~2218 data[3] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.847 ns ( 26.42 % ) " "Info: Total cell delay = 2.847 ns ( 26.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.930 ns ( 73.58 % ) " "Info: Total interconnect delay = 7.930 ns ( 73.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "10.777 ns" { A[3] Decoder0~292 data[7]~210 CPLD_GPIO_REG[7]~2218 data[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "10.777 ns" { A[3] A[3]~combout Decoder0~292 data[7]~210 CPLD_GPIO_REG[7]~2218 data[3] } { 0.000ns 0.000ns 2.620ns 1.943ns 2.608ns 0.759ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2CLK destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns FX2CLK 1 CLK PIN_12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 65; CLK Node = 'FX2CLK'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2CLK } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns data\[3\] 2 REG LC_X5_Y4_N4 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y4_N4; Fanout = 1; REG Node = 'data\[3\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { FX2CLK data[3] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK data[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout data[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "10.777 ns" { A[3] Decoder0~292 data[7]~210 CPLD_GPIO_REG[7]~2218 data[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "10.777 ns" { A[3] A[3]~combout Decoder0~292 data[7]~210 CPLD_GPIO_REG[7]~2218 data[3] } { 0.000ns 0.000ns 2.620ns 1.943ns 2.608ns 0.759ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns 0.804ns } "" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK data[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout data[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "FX2CLK PGA LTC2208_CNTRL_REG\[3\] 8.861 ns register " "Info: tco from clock \"FX2CLK\" to destination pin \"PGA\" through register \"LTC2208_CNTRL_REG\[3\]\" is 8.861 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2CLK source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"FX2CLK\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns FX2CLK 1 CLK PIN_12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 65; CLK Node = 'FX2CLK'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2CLK } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns LTC2208_CNTRL_REG\[3\] 2 REG LC_X6_Y3_N4 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y3_N4; Fanout = 2; REG Node = 'LTC2208_CNTRL_REG\[3\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { FX2CLK LTC2208_CNTRL_REG[3] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK LTC2208_CNTRL_REG[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout LTC2208_CNTRL_REG[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.137 ns + Longest register pin " "Info: + Longest register to pin delay is 5.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LTC2208_CNTRL_REG\[3\] 1 REG LC_X6_Y3_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N4; Fanout = 2; REG Node = 'LTC2208_CNTRL_REG\[3\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTC2208_CNTRL_REG[3] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.815 ns) + CELL(2.322 ns) 5.137 ns PGA 2 PIN PIN_18 0 " "Info: 2: + IC(2.815 ns) + CELL(2.322 ns) = 5.137 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'PGA'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "5.137 ns" { LTC2208_CNTRL_REG[3] PGA } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 45.20 % ) " "Info: Total cell delay = 2.322 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 54.80 % ) " "Info: Total interconnect delay = 2.815 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "5.137 ns" { LTC2208_CNTRL_REG[3] PGA } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "5.137 ns" { LTC2208_CNTRL_REG[3] PGA } { 0.000ns 2.815ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK LTC2208_CNTRL_REG[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout LTC2208_CNTRL_REG[3] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "5.137 ns" { LTC2208_CNTRL_REG[3] PGA } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "5.137 ns" { LTC2208_CNTRL_REG[3] PGA } { 0.000ns 2.815ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RD_N D\[7\] 10.602 ns Longest " "Info: Longest tpd from source pin \"RD_N\" to destination pin \"D\[7\]\" is 10.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RD_N 1 PIN PIN_76 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_76; Fanout = 5; PIN Node = 'RD_N'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_N } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.407 ns) + CELL(0.200 ns) 4.739 ns decode_ddc1~81 2 COMB LC_X2_Y4_N4 2 " "Info: 2: + IC(3.407 ns) + CELL(0.200 ns) = 4.739 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; COMB Node = 'decode_ddc1~81'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.607 ns" { RD_N decode_ddc1~81 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.511 ns) 6.030 ns decode_ddc0~1 3 COMB LC_X2_Y4_N7 2 " "Info: 3: + IC(0.780 ns) + CELL(0.511 ns) = 6.030 ns; Loc. = LC_X2_Y4_N7; Fanout = 2; COMB Node = 'decode_ddc0~1'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { decode_ddc1~81 decode_ddc0~1 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 7.317 ns do_read~39 4 COMB LC_X2_Y4_N6 8 " "Info: 4: + IC(0.776 ns) + CELL(0.511 ns) = 7.317 ns; Loc. = LC_X2_Y4_N6; Fanout = 8; COMB Node = 'do_read~39'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { decode_ddc0~1 do_read~39 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(1.604 ns) 10.602 ns D\[7\] 5 PIN PIN_8 0 " "Info: 5: + IC(1.681 ns) + CELL(1.604 ns) = 10.602 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'D\[7\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.285 ns" { do_read~39 D[7] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.958 ns ( 37.33 % ) " "Info: Total cell delay = 3.958 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.644 ns ( 62.67 % ) " "Info: Total interconnect delay = 6.644 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "10.602 ns" { RD_N decode_ddc1~81 decode_ddc0~1 do_read~39 D[7] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "10.602 ns" { RD_N RD_N~combout decode_ddc1~81 decode_ddc0~1 do_read~39 D[7] } { 0.000ns 0.000ns 3.407ns 0.780ns 0.776ns 1.681ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.511ns 1.604ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ATTN_REG\[4\] D\[4\] FX2CLK -1.228 ns register " "Info: th for register \"ATTN_REG\[4\]\" (data pin = \"D\[4\]\", clock pin = \"FX2CLK\") is -1.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2CLK destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"FX2CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns FX2CLK 1 CLK PIN_12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 65; CLK Node = 'FX2CLK'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2CLK } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ATTN_REG\[4\] 2 REG LC_X4_Y3_N5 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y3_N5; Fanout = 2; REG Node = 'ATTN_REG\[4\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { FX2CLK ATTN_REG[4] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK ATTN_REG[4] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout ATTN_REG[4] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.797 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D\[4\] 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'D\[4\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns D\[4\]~3 2 COMB IOC_X1_Y4_N3 3 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X1_Y4_N3; Fanout = 3; COMB Node = 'D\[4\]~3'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { D[4] D[4]~3 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.482 ns) + CELL(1.183 ns) 4.797 ns ATTN_REG\[4\] 3 REG LC_X4_Y3_N5 2 " "Info: 3: + IC(2.482 ns) + CELL(1.183 ns) = 4.797 ns; Loc. = LC_X4_Y3_N5; Fanout = 2; REG Node = 'ATTN_REG\[4\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.665 ns" { D[4]~3 ATTN_REG[4] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 48.26 % ) " "Info: Total cell delay = 2.315 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.482 ns ( 51.74 % ) " "Info: Total interconnect delay = 2.482 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "4.797 ns" { D[4] D[4]~3 ATTN_REG[4] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "4.797 ns" { D[4] D[4]~3 ATTN_REG[4] } { 0.000ns 0.000ns 2.482ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { FX2CLK ATTN_REG[4] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { FX2CLK FX2CLK~combout ATTN_REG[4] } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "4.797 ns" { D[4] D[4]~3 ATTN_REG[4] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61web/quartus/bin/Technology_Viewer.qrui" "4.797 ns" { D[4] D[4]~3 ATTN_REG[4] } { 0.000ns 0.000ns 2.482ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "98 " "Info: Allocated 98 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 29 13:46:48 2006 " "Info: Processing ended: Fri Dec 29 13:46:48 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
