$comment
	File created using the following command:
		vcd file counter_modulo_k_with_data_load.msim.vcd -direction
$end
$date
	Fri Apr 19 22:53:22 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module counter_modulo_k_with_data_load_vlg_vec_tst $end
$var reg 1 ! aclr $end
$var reg 1 " clk $end
$var reg 3 # data [2:0] $end
$var reg 1 $ enable $end
$var reg 1 % load $end
$var wire 1 & Q [2] $end
$var wire 1 ' Q [1] $end
$var wire 1 ( Q [0] $end
$var wire 1 ) rollover $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 aclr~input_o $end
$var wire 1 2 data[0]~input_o $end
$var wire 1 3 load~input_o $end
$var wire 1 4 Q[2]~16_combout $end
$var wire 1 5 Q[0]~1_combout $end
$var wire 1 6 clk~input_o $end
$var wire 1 7 clk~inputCLKENA0_outclk $end
$var wire 1 8 Q[0]~3_combout $end
$var wire 1 9 Q[0]~0_combout $end
$var wire 1 : enable~input_o $end
$var wire 1 ; Q[0]~reg0_emulated_q $end
$var wire 1 < Q[0]~2_combout $end
$var wire 1 = data[1]~input_o $end
$var wire 1 > Q[1]~5_combout $end
$var wire 1 ? data[2]~input_o $end
$var wire 1 @ Q[2]~9_combout $end
$var wire 1 A Q[2]~11_combout $end
$var wire 1 B Q[2]~reg0_emulated_q $end
$var wire 1 C Q[2]~10_combout $end
$var wire 1 D Q[1]~7_combout $end
$var wire 1 E Q[1]~reg0_emulated_q $end
$var wire 1 F Q[1]~6_combout $end
$var wire 1 G Equal0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
b11 #
1$
1%
1(
1'
0&
0)
0*
1+
x,
1-
1.
1/
00
11
12
13
14
15
06
07
18
19
1:
0;
1<
1=
1>
0?
0@
1A
0B
0C
1D
0E
1F
0G
$end
#2000
1"
16
17
#4000
0%
0"
03
06
07
04
09
#6000
1"
16
17
1E
1B
1;
0<
1C
0F
0'
1&
0(
08
#8000
b1 #
b0 #
0"
02
0=
06
07
#10000
1"
16
17
0;
1<
1(
1G
0A
18
1)
#12000
0"
06
07
#14000
1"
16
17
0B
1;
0<
0C
0&
0(
0G
08
0)
#16000
0"
06
07
#18000
1"
16
17
0;
1<
1(
0D
18
#20000
0"
06
07
#22000
1"
16
17
0E
1;
0<
1F
1'
0(
08
#24000
0"
06
07
#26000
1"
16
17
0;
1<
1(
1D
1A
18
#28000
0"
06
07
#30000
1"
16
17
1E
1B
1;
0<
1C
0F
0'
1&
0(
08
#32000
0"
06
07
#34000
1"
16
17
0;
1<
1(
1G
0A
18
1)
#36000
0"
06
07
#38000
1"
16
17
0B
1;
0<
0C
0&
0(
0G
08
0)
#40000
0"
06
07
#42000
1"
16
17
0;
1<
1(
0D
18
#44000
0$
0"
0:
06
07
#46000
1"
16
17
#48000
1$
0"
1:
06
07
#50000
1"
16
17
0E
1;
0<
1F
1'
0(
08
#52000
0!
0"
01
06
07
0>
19
05
0F
0'
18
0;
#54000
1"
16
17
#56000
1!
0"
11
06
07
09
#58000
1"
16
17
1;
1<
1(
1D
08
#60000
0"
06
07
#62000
1"
16
17
1E
0;
0<
1F
1'
0(
18
#64000
0"
06
07
#65000
