add.uw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zba.*)
    opcode: 	
      add.uw: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_unsgn , *base_rs2val_unsgn , *rfmt_val_comb_unsgn]
      abstract_comb:
        'bitmanip_dataset(xlen,signed=False)': 0
        <<: [*rs1val_walking_unsgn, *rs2val_walking_unsgn]
        
sh1add:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zba.*)
    opcode: 
      sh1add: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_sgn , *base_rs2val_sgn , *rfmt_val_comb_sgn]
      abstract_comb:
        'bitmanip_dataset(xlen)': 0
        <<: [*rs1val_walking, *rs2val_walking]

        
sh1add.uw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zba.*)
    opcode: 
      sh1add.uw: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_unsgn , *base_rs2val_unsgn , *rfmt_val_comb_unsgn]
      abstract_comb:
        'bitmanip_dataset(xlen,signed=False)': 0
        <<: [*rs1val_walking_unsgn, *rs2val_walking_unsgn]
        
sh2add:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zba.*)
    opcode: 
      sh2add: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_sgn , *base_rs2val_sgn , *rfmt_val_comb_sgn]
      abstract_comb:
        'bitmanip_dataset(xlen)': 0
        <<: [*rs1val_walking, *rs2val_walking]
        
sh2add.uw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zba.*)
    opcode: 
      sh2add.uw: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_unsgn , *base_rs2val_unsgn , *rfmt_val_comb_unsgn]
      abstract_comb:
        'bitmanip_dataset(xlen,signed=False)': 0
        <<: [*rs1val_walking_unsgn, *rs2val_walking_unsgn]
        
sh3add:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zba.*)
    opcode: 
      sh3add: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_sgn , *base_rs2val_sgn , *rfmt_val_comb_sgn]
      abstract_comb:
        'bitmanip_dataset(xlen)': 0
        <<: [*rs1val_walking, *rs2val_walking]
        
sh3add.uw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zba.*)
    opcode: 
      sh3add.uw: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_unsgn , *base_rs2val_unsgn , *rfmt_val_comb_unsgn]
      abstract_comb:
        'bitmanip_dataset(xlen,signed=False)': 0
        <<: [*rs1val_walking_unsgn, *rs2val_walking_unsgn]
        
slli.uw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zba.*)
    opcode: 
      slli.uw: 0
    rs1: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:      
        'bitmanip_dataset(xlen,["rs1_val"],signed=False)': 0
        <<: [*rs1val_walking_unsgn]
        'walking_ones("imm_val", 5, False)': 0
        'walking_zeros("imm_val", 5, False)': 0
        'alternate("imm_val", 5, False)': 0

xnor:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      xnor: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_unsgn , *base_rs2val_unsgn , *rfmt_val_comb_unsgn]
      abstract_comb:
        'bitmanip_dataset(xlen,signed=False)': 0
        <<: [*rs1val_walking_unsgn, *rs2val_walking_unsgn]
        'uniform_random(20, 100, ["rs1_val","rs2_val"], [xlen, xlen])': 0
        
zext.h:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      zext.h: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      'rs1_val == 0': 0
      'rs1_val == 0x80': 0
      'rs1_val == 0xFF80': 0
      abstract_comb:
        'walking_ones("rs1_val", xlen, False)': 0
        'walking_zeros("rs1_val", xlen, False)': 0
        'uniform_random(20, 100, ["rs1_val"], [xlen])': 0
andn:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      andn: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_unsgn , *base_rs2val_unsgn , *rfmt_val_comb_unsgn]
      abstract_comb:
        <<: [*rs1val_walking_unsgn, *rs2val_walking_unsgn]
        'uniform_random(5, 100, ["rs1_val","rs2_val"], [xlen, xlen])': 0
        'bitmanip_dataset(xlen,["rs1_val","rs2_val"],False)': 0

clz:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      clz: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        <<: [*rs1val_walking_unsgn]
        'leading_zeros("rs1_val", xlen, False)': 0
        'leading_ones("rs1_val", xlen, False)': 0
        'trailing_zeros("rs1_val", xlen, False)': 0
        'trailing_ones("rs1_val", xlen, False)': 0

        
clzw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zbb.*)
    opcode: 
      clzw: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        <<: [*rs1val_walking_unsgn]
        'leading_zeros("rs1_val", xlen, False)': 0
        'leading_ones("rs1_val", xlen, False)': 0
        'trailing_zeros("rs1_val", xlen, False)': 0
        'trailing_ones("rs1_val", xlen, False)': 0
        
ctz:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      ctz: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        <<: [*rs1val_walking_unsgn]
        'leading_zeros("rs1_val", xlen, False)': 0
        'leading_ones("rs1_val", xlen, False)': 0
        'trailing_zeros("rs1_val", xlen, False)': 0
        'trailing_ones("rs1_val", xlen, False)': 0
        
ctzw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zbb.*)
    opcode: 
      ctzw: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        <<: [*rs1val_walking_unsgn]
        'leading_zeros("rs1_val", xlen, False)': 0
        'leading_ones("rs1_val", xlen, False)': 0
        'trailing_zeros("rs1_val", xlen, False)': 0
        'trailing_ones("rs1_val", xlen, False)': 0

        
cpop:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      cpop: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        <<: [*rs1val_walking_unsgn]
        'leading_zeros("rs1_val", xlen, False)': 0
        'leading_ones("rs1_val", xlen, False)': 0
        'trailing_zeros("rs1_val", xlen, False)': 0
        'trailing_ones("rs1_val", xlen, False)': 0
        
cpopw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zbb.*)
    opcode: 
      cpopw: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        <<: [*rs1val_walking_unsgn]
        'leading_zeros("rs1_val", xlen, False)': 0
        'leading_ones("rs1_val", xlen, False)': 0
        'trailing_zeros("rs1_val", xlen, False)': 0
        'trailing_ones("rs1_val", xlen, False)': 0
        
max:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      max: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_sgn , *base_rs2val_sgn , *rfmt_val_comb_sgn]
      abstract_comb:
        'bitmanip_dataset(xlen)': 0
        <<: [*rs1val_walking, *rs2val_walking]

maxu:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      maxu: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_unsgn , *base_rs2val_unsgn , *rfmt_val_comb_unsgn]
      abstract_comb:
        'bitmanip_dataset(xlen,signed=False)': 0
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]
        
min:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      min: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_sgn , *base_rs2val_sgn , *rfmt_val_comb_sgn]
      abstract_comb:
        'bitmanip_dataset(xlen)': 0
        <<: [*rs1val_walking, *rs2val_walking]
        
minu:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      minu: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_unsgn , *base_rs2val_unsgn , *rfmt_val_comb_unsgn]
      abstract_comb:
        'bitmanip_dataset(xlen,signed=False)': 0
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]
        
orc.b:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      orc.b: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      'rs1_val == 0x102040801020408': 0
      'rs1_val == 0x204080102040801': 0
      'rs1_val == 0x408010204080102': 0
      'rs1_val == 0x801020408010204': 0
      abstract_comb:
        <<: [*rs1val_walking_unsgn]

        
orn:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      orn: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      <<: [*base_rs1val_unsgn , *base_rs2val_unsgn , *rfmt_val_comb_unsgn]
      abstract_comb:
        'bitmanip_dataset(xlen,signed=False)': 0
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]
        'uniform_random(20, 100, ["rs1_val","rs2_val"], [xlen, xlen])': 0

rev8:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      rev8: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      'rs1_val == 0x102040801020408': 0
      'rs1_val == 0x204080102040801': 0
      'rs1_val == 0x408010204080102': 0
      'rs1_val == 0x801020408010204': 0
      abstract_comb:
        'leading_ones(64, ["rs1_val"], [32])': 0
        'trailing_ones(64, ["rs1_val"], [32])': 0
        'leading_zeros(64, ["rs1_val"], [32])': 0
        'trailing_zeros(64, ["rs1_val"], [32])': 0
        'bitmanip_dataset(xlen,["rs1_val"],signed=False)': 0
        
rol:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      rol: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:      
        'leading_ones(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'trailing_ones(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'leading_zeros(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'trailing_zeros(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0

rolw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zbb.*)
    opcode: 
      rolw: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:      
        'leading_ones(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'trailing_ones(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'leading_zeros(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'trailing_zeros(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        
ror:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      ror: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:      
        'leading_ones(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'trailing_ones(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'leading_zeros(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'trailing_zeros(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        
rori:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      rori: 0
    rs1: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:      
        'leading_ones(64, ["rs1_val","imm_val"],[32,5])': 0
        'trailing_ones(64, ["rs1_val","imm_val"],[32,5])': 0
        'leading_zeros(64, ["rs1_val","imm_val"],[32,5])': 0
        'trailing_zeros(64, ["rs1_val","imm_val"],[32,5])': 0

        
roriw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zbb.*)
    opcode: 
      roriw: 0
    rs1: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:      
        'leading_ones(64, ["rs1_val","imm_val"],[32,5])': 0
        'trailing_ones(64, ["rs1_val","imm_val"],[32,5])': 0
        'leading_zeros(64, ["rs1_val","imm_val"],[32,5])': 0
        'trailing_zeros(64, ["rs1_val","imm_val"],[32,5])': 0

rorw:
    config: 
      - check ISA:=regex(.*RV64.*I.*B.*)
      - check ISA:=regex(.*RV64.*I.*Zbb.*)
    opcode: 
      rorw: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'leading_ones(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'trailing_ones(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'leading_zeros(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0
        'trailing_zeros(64, ["rs1_val","rs2_val"],[xlen,xlen])': 0

        
sext.b:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      sext.b: 0
    rs1: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      'rs1_val == 0': 0
      'rs1_val == 0x8000': 0
      abstract_comb:      
        'walking_ones("rs1_val", xlen, False)': 0
        'walking_zeros("rs1_val", xlen, False)': 0
        'uniform_random(20, 100, ["rs1_val"], [xlen])': 0

sext.h:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbb.*)
    opcode: 
      sext.h: 0
    rs1: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      'rs1_val == 0': 0
      'rs1_val == 0x80': 0
      'rs1_val == 0xff80': 0
      abstract_comb:      
        'walking_ones("rs1_val", xlen, False)': 0
        'walking_zeros("rs1_val", xlen, False)': 0
        'uniform_random(20, 100, ["rs1_val"], [xlen])': 0

clmul:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbc.*)
    opcode: 
      clmul: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      'rs1_val==1 and rs2_val==1': 0
      'rs1_val==1 and rs2_val==0': 0 
      'rs1_val==1 and rs2_val==0x1000': 0
      'rs1_val==0 and rs2_val==1': 0
      'rs1_val==0 and rs2_val==0': 0 
      'rs1_val==0 and rs2_val==0x1000': 0
      abstract_comb:
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]
        'uniform_random(20, 100, ["rs1_val","rs2_val"], [xlen, xlen])': 0
        
clmulh:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbc.*)
    opcode: 
      clmulh: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      'rs1_val==1 and rs2_val==1': 0
      'rs1_val==1 and rs2_val==0': 0 
      'rs1_val==1 and rs2_val==0x1000': 0
      'rs1_val==0 and rs2_val==1': 0
      'rs1_val==0 and rs2_val==0': 0 
      'rs1_val==0 and rs2_val==0x1000': 0
      abstract_comb:
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]
        'uniform_random(20, 100, ["rs1_val","rs2_val"], [xlen, xlen])': 0

        
clmulr:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbc.*)
    opcode: 
      clmulr: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      'rs1_val==1 and rs2_val==1': 0
      'rs1_val==1 and rs2_val==0': 0 
      'rs1_val==1 and rs2_val==0x1000': 0
      'rs1_val==0 and rs2_val==1': 0
      'rs1_val==0 and rs2_val==0': 0 
      'rs1_val==0 and rs2_val==0x1000': 0
      abstract_comb:
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]
        'uniform_random(20, 100, ["rs1_val","rs2_val"], [xlen, xlen])': 0

bclr:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbs.*)
    opcode: 
      bclr: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'xlenlim("rs1_val", xlen)': 0
        'xlenlim("rs2_val", xlen )': 0
        'walking_ones("rs1_val", ceil(log(xlen, 2)), False)': 0
        'walking_ones("rs2_val", ceil(log(xlen, 2)), False)': 0
        'leading_ones(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'trailing_ones(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'leading_zeros(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'trailing_zeros(64, ["rs1_val", "rs2_val"], [32,5])': 0
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]

        
bclri:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbs.*)
    opcode: 
      bclri: 0
    rs1: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:      
        'xlenlim("rs1_val", xlen)': 0
        'leading_ones(64, ["rs1_val", "imm_val"], [32,5])': 0
        'trailing_ones(64, ["rs1_val", "imm_val"], [32,5])': 0
        'leading_zeros(64, ["rs1_val", "imm_val"], [32,5])': 0
        'trailing_zeros(64, ["rs1_val", "imm_val"], [32,5])': 0

        
bext:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbs.*)
    opcode: 
      bext: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'xlenlim("rs1_val", xlen)': 0
        'xlenlim("rs2_val", xlen )': 0
        'walking_ones("rs1_val", ceil(log(xlen, 2)), False)': 0
        'walking_ones("rs2_val", ceil(log(xlen, 2)), False)': 0
        'leading_ones(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'trailing_ones(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'leading_zeros(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'trailing_zeros(64, ["rs1_val", "rs2_val"], [32,5])': 0
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]

        
bexti:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbs.*)
    opcode: 
      bexti: 0
    rs1: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:      
        'xlenlim("rs1_val", xlen)': 0
        'leading_ones(64, ["rs1_val", "imm_val"], [32,5])': 0
        'trailing_ones(64, ["rs1_val", "imm_val"], [32,5])': 0
        'leading_zeros(64, ["rs1_val", "imm_val"], [32,5])': 0
        'trailing_zeros(64, ["rs1_val", "imm_val"], [32,5])': 0

        
binv:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbs.*)
    opcode: 
      binv: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'xlenlim("rs1_val", xlen)': 0
        'xlenlim("rs2_val", xlen )': 0
        'walking_ones("rs1_val", ceil(log(xlen, 2)), False)': 0
        'walking_ones("rs2_val", ceil(log(xlen, 2)), False)': 0
        'leading_ones(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'trailing_ones(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'leading_zeros(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'trailing_zeros(64, ["rs1_val", "rs2_val"], [32,5])': 0
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]

        
binvi:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbs.*)
    opcode: 
      binvi: 0
    rs1: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:      
        'xlenlim("rs1_val", xlen)': 0
        'leading_ones(64, ["rs1_val", "imm_val"], [32,5])': 0
        'trailing_ones(64, ["rs1_val", "imm_val"], [32,5])': 0
        'leading_zeros(64, ["rs1_val", "imm_val"], [32,5])': 0
        'trailing_zeros(64, ["rs1_val", "imm_val"], [32,5])': 0
        
bset:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbs.*)
    opcode: 
      bset: 0
    rs1: 
      <<: *all_regs
    rs2: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'xlenlim("rs1_val", xlen)': 0
        'xlenlim("rs2_val", xlen )': 0
        'walking_ones("rs1_val", ceil(log(xlen, 2)), False)': 0
        'walking_ones("rs2_val", ceil(log(xlen, 2)), False)': 0
        'leading_ones(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'trailing_ones(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'leading_zeros(64, ["rs1_val", "rs2_val"], [32,5])': 0
        'trailing_zeros(64, ["rs1_val", "rs2_val"], [32,5])': 0
        <<: [*rs1val_walking_unsgn,*rs2val_walking_unsgn]


        
bseti:
    config: 
      - check ISA:=regex(.*I.*B.*)
      - check ISA:=regex(.*I.*Zbs.*)
    opcode: 
      bseti: 0
    rs1: 
      <<: *all_regs
    rd:
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:      
        'xlenlim("rs1_val", xlen)': 0
        'leading_ones(64, ["rs1_val", "imm_val"], [32,5])': 0
        'trailing_ones(64, ["rs1_val", "imm_val"], [32,5])': 0
        'leading_zeros(64, ["rs1_val", "imm_val"], [32,5])': 0
        'trailing_zeros(64, ["rs1_val", "imm_val"], [32,5])': 0
