This project implements a 4-bit Arithmetic Logic Unit (ALU) using Verilog. The ALU is designed to perform various arithmetic, logical, and comparison operations on 4-bit binary numbers. This project showcases the design and verification of the ALU's functionality through simulation.
