<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1429</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1429-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1429.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-149</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:207px;left:186px;white-space:nowrap" class="ft02">33:24</p>
<p style="position:absolute;top:207px;left:452px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:231px;left:186px;white-space:nowrap" class="ft02">34</p>
<p style="position:absolute;top:231px;left:361px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:231px;left:452px;white-space:nowrap" class="ft04">XD&#160;Bit Disable (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:276px;left:186px;white-space:nowrap" class="ft02">37:35</p>
<p style="position:absolute;top:276px;left:452px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:299px;left:186px;white-space:nowrap" class="ft02">38</p>
<p style="position:absolute;top:299px;left:361px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:299px;left:452px;white-space:nowrap" class="ft05">Turbo Mode&#160;Disable (R/W)<br/>When&#160;set to&#160;1 on&#160;processors that&#160;support Intel Turbo Boost&#160;</p>
<p style="position:absolute;top:337px;left:452px;white-space:nowrap" class="ft02">Technology, the turbo&#160;mode&#160;feature is&#160;disabled&#160;and&#160;the&#160;IDA_Enable&#160;</p>
<p style="position:absolute;top:353px;left:452px;white-space:nowrap" class="ft05">feature flag will be clear&#160;(CPUID.06H: EAX[1]=0).<br/>When set to&#160;a 0 on processors that&#160;support IDA,&#160;CPUID.06H:&#160;</p>
<p style="position:absolute;top:391px;left:452px;white-space:nowrap" class="ft05">EAX[1] reports the&#160;processor’s support of&#160;turbo mode is&#160;enabled.<br/>Note:&#160;the power-on&#160;default value is&#160;used&#160;by BIOS&#160;to&#160;detect&#160;</p>
<p style="position:absolute;top:429px;left:452px;white-space:nowrap" class="ft02">hardware&#160;support of&#160;turbo mode. If&#160;power-on&#160;default value&#160;is&#160;1,&#160;</p>
<p style="position:absolute;top:445px;left:452px;white-space:nowrap" class="ft02">turbo&#160;mode&#160;is&#160;available in&#160;the&#160;processor.&#160;If&#160;power-on&#160;default value&#160;</p>
<p style="position:absolute;top:462px;left:452px;white-space:nowrap" class="ft02">is 0,&#160;turbo mode&#160;is not available.</p>
<p style="position:absolute;top:485px;left:186px;white-space:nowrap" class="ft02">63:39</p>
<p style="position:absolute;top:485px;left:452px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:510px;left:80px;white-space:nowrap" class="ft02">1A2H</p>
<p style="position:absolute;top:510px;left:141px;white-space:nowrap" class="ft02">418</p>
<p style="position:absolute;top:510px;left:186px;white-space:nowrap" class="ft02">MSR_</p>
<p style="position:absolute;top:526px;left:186px;white-space:nowrap" class="ft02">TEMPERATURE_TARGET</p>
<p style="position:absolute;top:510px;left:361px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:550px;left:186px;white-space:nowrap" class="ft02">15:0</p>
<p style="position:absolute;top:550px;left:452px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:574px;left:186px;white-space:nowrap" class="ft02">23:16</p>
<p style="position:absolute;top:574px;left:452px;white-space:nowrap" class="ft04">Temperature Target&#160;(R)&#160;<br/>The&#160;minimum&#160;temperature at&#160;which&#160;PROCHOT# will be&#160;asserted.&#160;</p>
<p style="position:absolute;top:611px;left:452px;white-space:nowrap" class="ft02">The value is&#160;degree&#160;C.</p>
<p style="position:absolute;top:636px;left:186px;white-space:nowrap" class="ft02">63:24</p>
<p style="position:absolute;top:636px;left:452px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:660px;left:80px;white-space:nowrap" class="ft02">1A4H</p>
<p style="position:absolute;top:660px;left:141px;white-space:nowrap" class="ft02">420</p>
<p style="position:absolute;top:660px;left:186px;white-space:nowrap" class="ft02">MSR_MISC_FEATURE_</p>
<p style="position:absolute;top:676px;left:186px;white-space:nowrap" class="ft02">CONTROL</p>
<p style="position:absolute;top:660px;left:452px;white-space:nowrap" class="ft02">Miscellaneous Feature&#160;Control&#160;(R/W)&#160;</p>
<p style="position:absolute;top:700px;left:186px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:700px;left:361px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:700px;left:452px;white-space:nowrap" class="ft04">L2&#160;Hardware&#160;Prefetcher&#160;Disable (R/W)&#160;<br/>If 1, disables the L2 hardware&#160;prefetcher, which fetches additional&#160;</p>
<p style="position:absolute;top:737px;left:452px;white-space:nowrap" class="ft02">lines&#160;of&#160;code&#160;or&#160;data&#160;into&#160;the L2 cache.</p>
<p style="position:absolute;top:762px;left:186px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:762px;left:361px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:762px;left:452px;white-space:nowrap" class="ft04">L2&#160;Adjacent&#160;Cache Line Prefetcher Disable (R/W)&#160;<br/>If 1,&#160;disables&#160;the&#160;adjacent&#160;cache line&#160;prefetcher,&#160;which&#160;fetches&#160;the&#160;</p>
<p style="position:absolute;top:799px;left:452px;white-space:nowrap" class="ft02">cache line that&#160;comprises a&#160;cache line&#160;pair&#160;(128&#160;bytes).</p>
<p style="position:absolute;top:823px;left:186px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:823px;left:361px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:823px;left:452px;white-space:nowrap" class="ft05">DCU&#160;Hardware&#160;Prefetcher&#160;Disable&#160;(R/W)&#160;<br/>If&#160;1,&#160;disables&#160;the&#160;L1&#160;data&#160;cache&#160;prefetcher,&#160;which fetches the next&#160;</p>
<p style="position:absolute;top:861px;left:452px;white-space:nowrap" class="ft02">cache line into&#160;L1 data cache.</p>
<p style="position:absolute;top:885px;left:186px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:885px;left:361px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:885px;left:452px;white-space:nowrap" class="ft04">DCU IP&#160;Prefetcher&#160;Disable (R/W)&#160;<br/>If&#160;1,&#160;disables the L1&#160;data&#160;cache IP prefetcher, which uses&#160;</p>
<p style="position:absolute;top:922px;left:452px;white-space:nowrap" class="ft02">sequential load&#160;history (based&#160;on&#160;instruction Pointer of&#160;previous&#160;</p>
<p style="position:absolute;top:939px;left:452px;white-space:nowrap" class="ft02">loads) to&#160;determine whether to&#160;prefetch&#160;additional lines.</p>
<p style="position:absolute;top:962px;left:186px;white-space:nowrap" class="ft02">63:4</p>
<p style="position:absolute;top:962px;left:452px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:987px;left:80px;white-space:nowrap" class="ft02">1A6H</p>
<p style="position:absolute;top:987px;left:141px;white-space:nowrap" class="ft02">422</p>
<p style="position:absolute;top:987px;left:186px;white-space:nowrap" class="ft02">MSR_OFFCORE_RSP_0</p>
<p style="position:absolute;top:987px;left:361px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:987px;left:452px;white-space:nowrap" class="ft02">Offcore Response Event&#160;Select Register (R/W)</p>
<p style="position:absolute;top:1011px;left:80px;white-space:nowrap" class="ft02">1A7H</p>
<p style="position:absolute;top:1011px;left:141px;white-space:nowrap" class="ft02">422</p>
<p style="position:absolute;top:1011px;left:186px;white-space:nowrap" class="ft02">MSR_OFFCORE_RSP_1</p>
<p style="position:absolute;top:1011px;left:361px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:1011px;left:452px;white-space:nowrap" class="ft02">Offcore Response Event&#160;Select Register (R/W)</p>
<p style="position:absolute;top:1034px;left:80px;white-space:nowrap" class="ft02">1AAH</p>
<p style="position:absolute;top:1034px;left:141px;white-space:nowrap" class="ft02">426</p>
<p style="position:absolute;top:1034px;left:186px;white-space:nowrap" class="ft02">MSR_MISC_PWR_MGMT</p>
<p style="position:absolute;top:1034px;left:452px;white-space:nowrap" class="ft02">See http://biosbits.org.</p>
<p style="position:absolute;top:1059px;left:81px;white-space:nowrap" class="ft02">1B0H</p>
<p style="position:absolute;top:1059px;left:141px;white-space:nowrap" class="ft02">432</p>
<p style="position:absolute;top:1059px;left:186px;white-space:nowrap" class="ft02">IA32_ENERGY_PERF_BIAS</p>
<p style="position:absolute;top:1059px;left:361px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:1059px;left:452px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:100px;left:283px;white-space:nowrap" class="ft03">Table 35-18. &#160;MSRs Supported&#160;by&#160;Intel®&#160;Processors&#160;</p>
<p style="position:absolute;top:118px;left:229px;white-space:nowrap" class="ft03">based&#160;on&#160;Intel® microarchitecture code name&#160;Sandy Bridge (Contd.)</p>
<p style="position:absolute;top:142px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:159px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:159px;left:223px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:142px;left:382px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:159px;left:597px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:182px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:182px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
