// Seed: 1280555656
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    output tri1  id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  wire  id_5,
    output uwire id_6,
    input  tri1  id_7
);
  assign id_2 = id_4;
  wire id_9 = id_4, id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wire id_2
    , id_11,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output tri0 id_6,
    input supply0 id_7,
    output wor id_8,
    input supply0 id_9
);
  assign id_2 = {1, -1, 1'b0, id_5 - id_9, id_1, -1'b0};
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_9,
      id_7,
      id_1,
      id_8,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
