

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Tue Apr 23 13:38:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop  |        ?|        ?|    3 ~ 69|          -|          -|     ?|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 122
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 48 115 120 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 120 
47 --> 121 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 121 122 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 114 121 
120 --> 114 121 
121 --> 2 
122 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 123 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 124 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 125 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_out_user_V = alloca i32 1"   --->   Operation 126 'alloca' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_out_id_V = alloca i32 1"   --->   Operation 127 'alloca' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = alloca i32 1"   --->   Operation 128 'alloca' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 129 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [equalizer.cpp:3]   --->   Operation 130 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 131 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 99, void @empty_9, void @empty_6, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 152 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 153 [1/1] (3.52ns)   --->   "%empty = add i64 %coefs_read, i64 4"   --->   Operation 153 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln0 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63"   --->   Operation 154 'partselect' 'trunc_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln0 = sext i62 %trunc_ln0"   --->   Operation 155 'sext' 'sext_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln0"   --->   Operation 156 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:58]   --->   Operation 157 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i62 %trunc_ln" [equalizer.cpp:58]   --->   Operation 158 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln58" [equalizer.cpp:58]   --->   Operation 159 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 0, i32 %state" [equalizer.cpp:26]   --->   Operation 160 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln26 = br void %while.body" [equalizer.cpp:26]   --->   Operation 161 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = load i32 %tmp_out_data_V"   --->   Operation 162 'load' 'tmp_out_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = load i4 %tmp_out_keep_V"   --->   Operation 163 'load' 'tmp_out_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = load i4 %tmp_out_strb_V"   --->   Operation 164 'load' 'tmp_out_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = load i1 %tmp_out_user_V"   --->   Operation 165 'load' 'tmp_out_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = load i1 %tmp_out_id_V"   --->   Operation 166 'load' 'tmp_out_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = load i1 %tmp_out_dest_V"   --->   Operation 167 'load' 'tmp_out_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%state_2 = load i32 %state"   --->   Operation 168 'load' 'state_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [equalizer.cpp:18]   --->   Operation 169 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%empty_18 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 170 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty_18"   --->   Operation 171 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty_18"   --->   Operation 172 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty_18"   --->   Operation 173 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty_18"   --->   Operation 174 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty_18"   --->   Operation 175 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty_18"   --->   Operation 176 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty_18"   --->   Operation 177 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (1.58ns)   --->   "%switch_ln29 = switch i32 %state_2, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %for.inc, i32 4096, void %for.inc24" [equalizer.cpp:29]   --->   Operation 178 'switch' 'switch_ln29' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 179 [7/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 33" [equalizer.cpp:58]   --->   Operation 179 'readreq' 'empty_53' <Predicate = (state_2 == 4096)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 180 [1/1] (7.30ns)   --->   "%empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 32"   --->   Operation 180 'writereq' 'empty_50' <Predicate = (state_2 == 17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 181 [6/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 33" [equalizer.cpp:58]   --->   Operation 181 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 182 [5/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 33" [equalizer.cpp:58]   --->   Operation 182 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 183 [4/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 33" [equalizer.cpp:58]   --->   Operation 183 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 184 [3/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 33" [equalizer.cpp:58]   --->   Operation 184 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 185 [2/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 33" [equalizer.cpp:58]   --->   Operation 185 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 186 [1/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 33" [equalizer.cpp:58]   --->   Operation 186 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 187 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 187 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 188 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 188 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 189 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 189 'read' 'gmem_addr_1_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 190 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 190 'read' 'gmem_addr_1_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 191 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 191 'read' 'gmem_addr_1_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 192 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 192 'read' 'gmem_addr_1_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 193 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 193 'read' 'gmem_addr_1_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%signal_shift_reg_5_load = load i32 %signal_shift_reg_5" [equalizer.cpp:57]   --->   Operation 194 'load' 'signal_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%signal_shift_reg_4_load = load i32 %signal_shift_reg_4" [equalizer.cpp:57]   --->   Operation 195 'load' 'signal_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_4_load, i32 %signal_shift_reg_5" [equalizer.cpp:57]   --->   Operation 196 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [2/2] (6.91ns)   --->   "%mul_ln58_26 = mul i32 %signal_shift_reg_4_load, i32 %gmem_addr_1_read_5" [equalizer.cpp:58]   --->   Operation 197 'mul' 'mul_ln58_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%signal_shift_reg_3_load = load i32 %signal_shift_reg_3" [equalizer.cpp:57]   --->   Operation 198 'load' 'signal_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_3_load, i32 %signal_shift_reg_4" [equalizer.cpp:57]   --->   Operation 199 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [2/2] (6.91ns)   --->   "%mul_ln58_27 = mul i32 %signal_shift_reg_3_load, i32 %gmem_addr_1_read_4" [equalizer.cpp:58]   --->   Operation 200 'mul' 'mul_ln58_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%signal_shift_reg_2_load = load i32 %signal_shift_reg_2" [equalizer.cpp:57]   --->   Operation 201 'load' 'signal_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_2_load, i32 %signal_shift_reg_3" [equalizer.cpp:57]   --->   Operation 202 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [2/2] (6.91ns)   --->   "%mul_ln58_28 = mul i32 %signal_shift_reg_2_load, i32 %gmem_addr_1_read_3" [equalizer.cpp:58]   --->   Operation 203 'mul' 'mul_ln58_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%signal_shift_reg_1_load = load i32 %signal_shift_reg_1" [equalizer.cpp:57]   --->   Operation 204 'load' 'signal_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_1_load, i32 %signal_shift_reg_2" [equalizer.cpp:57]   --->   Operation 205 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [2/2] (6.91ns)   --->   "%mul_ln58_29 = mul i32 %signal_shift_reg_1_load, i32 %gmem_addr_1_read_2" [equalizer.cpp:58]   --->   Operation 206 'mul' 'mul_ln58_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 207 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 207 'read' 'gmem_addr_1_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%signal_shift_reg_6_load = load i32 %signal_shift_reg_6" [equalizer.cpp:57]   --->   Operation 208 'load' 'signal_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_5_load, i32 %signal_shift_reg_6" [equalizer.cpp:57]   --->   Operation 209 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [2/2] (6.91ns)   --->   "%mul_ln58_25 = mul i32 %signal_shift_reg_5_load, i32 %gmem_addr_1_read_6" [equalizer.cpp:58]   --->   Operation 210 'mul' 'mul_ln58_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/2] (6.91ns)   --->   "%mul_ln58_26 = mul i32 %signal_shift_reg_4_load, i32 %gmem_addr_1_read_5" [equalizer.cpp:58]   --->   Operation 211 'mul' 'mul_ln58_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/2] (6.91ns)   --->   "%mul_ln58_27 = mul i32 %signal_shift_reg_3_load, i32 %gmem_addr_1_read_4" [equalizer.cpp:58]   --->   Operation 212 'mul' 'mul_ln58_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/2] (6.91ns)   --->   "%mul_ln58_28 = mul i32 %signal_shift_reg_2_load, i32 %gmem_addr_1_read_3" [equalizer.cpp:58]   --->   Operation 213 'mul' 'mul_ln58_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/2] (6.91ns)   --->   "%mul_ln58_29 = mul i32 %signal_shift_reg_1_load, i32 %gmem_addr_1_read_2" [equalizer.cpp:58]   --->   Operation 214 'mul' 'mul_ln58_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 215 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 215 'read' 'gmem_addr_1_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 216 [2/2] (6.91ns)   --->   "%mul_ln58_24 = mul i32 %signal_shift_reg_6_load, i32 %gmem_addr_1_read_7" [equalizer.cpp:58]   --->   Operation 216 'mul' 'mul_ln58_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/2] (6.91ns)   --->   "%mul_ln58_25 = mul i32 %signal_shift_reg_5_load, i32 %gmem_addr_1_read_6" [equalizer.cpp:58]   --->   Operation 217 'mul' 'mul_ln58_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (2.55ns)   --->   "%add_ln61 = add i32 %mul_ln58_28, i32 %mul_ln58_29" [equalizer.cpp:61]   --->   Operation 218 'add' 'add_ln61' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (2.55ns)   --->   "%add_ln61_1 = add i32 %mul_ln58_27, i32 %mul_ln58_26" [equalizer.cpp:61]   --->   Operation 219 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 220 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 220 'read' 'gmem_addr_1_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 221 [1/2] (6.91ns)   --->   "%mul_ln58_24 = mul i32 %signal_shift_reg_6_load, i32 %gmem_addr_1_read_7" [equalizer.cpp:58]   --->   Operation 221 'mul' 'mul_ln58_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 222 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 222 'read' 'gmem_addr_1_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%signal_shift_reg_9_load = load i32 %signal_shift_reg_9" [equalizer.cpp:57]   --->   Operation 223 'load' 'signal_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%signal_shift_reg_8_load = load i32 %signal_shift_reg_8" [equalizer.cpp:57]   --->   Operation 224 'load' 'signal_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_8_load, i32 %signal_shift_reg_9" [equalizer.cpp:57]   --->   Operation 225 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [2/2] (6.91ns)   --->   "%mul_ln58_22 = mul i32 %signal_shift_reg_8_load, i32 %gmem_addr_1_read_9" [equalizer.cpp:58]   --->   Operation 226 'mul' 'mul_ln58_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%signal_shift_reg_7_load = load i32 %signal_shift_reg_7" [equalizer.cpp:57]   --->   Operation 227 'load' 'signal_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_7_load, i32 %signal_shift_reg_8" [equalizer.cpp:57]   --->   Operation 228 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [2/2] (6.91ns)   --->   "%mul_ln58_23 = mul i32 %signal_shift_reg_7_load, i32 %gmem_addr_1_read_8" [equalizer.cpp:58]   --->   Operation 229 'mul' 'mul_ln58_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_6_load, i32 %signal_shift_reg_7" [equalizer.cpp:57]   --->   Operation 230 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (2.55ns)   --->   "%add_ln61_4 = add i32 %mul_ln58_25, i32 %mul_ln58_24" [equalizer.cpp:61]   --->   Operation 231 'add' 'add_ln61_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 232 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 232 'read' 'gmem_addr_1_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%signal_shift_reg_10_load = load i32 %signal_shift_reg_10" [equalizer.cpp:57]   --->   Operation 233 'load' 'signal_shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_9_load, i32 %signal_shift_reg_10" [equalizer.cpp:57]   --->   Operation 234 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 235 [2/2] (6.91ns)   --->   "%mul_ln58_21 = mul i32 %signal_shift_reg_9_load, i32 %gmem_addr_1_read_10" [equalizer.cpp:58]   --->   Operation 235 'mul' 'mul_ln58_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 236 [1/2] (6.91ns)   --->   "%mul_ln58_22 = mul i32 %signal_shift_reg_8_load, i32 %gmem_addr_1_read_9" [equalizer.cpp:58]   --->   Operation 236 'mul' 'mul_ln58_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 237 [1/2] (6.91ns)   --->   "%mul_ln58_23 = mul i32 %signal_shift_reg_7_load, i32 %gmem_addr_1_read_8" [equalizer.cpp:58]   --->   Operation 237 'mul' 'mul_ln58_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 238 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 238 'read' 'gmem_addr_1_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 239 [2/2] (6.91ns)   --->   "%mul_ln58_20 = mul i32 %signal_shift_reg_10_load, i32 %gmem_addr_1_read_11" [equalizer.cpp:58]   --->   Operation 239 'mul' 'mul_ln58_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/2] (6.91ns)   --->   "%mul_ln58_21 = mul i32 %signal_shift_reg_9_load, i32 %gmem_addr_1_read_10" [equalizer.cpp:58]   --->   Operation 240 'mul' 'mul_ln58_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_3 = add i32 %mul_ln58_23, i32 %mul_ln58_22" [equalizer.cpp:61]   --->   Operation 241 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 242 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_5 = add i32 %add_ln61_4, i32 %add_ln61_3" [equalizer.cpp:61]   --->   Operation 242 'add' 'add_ln61_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 243 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 243 'read' 'gmem_addr_1_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 244 [1/2] (6.91ns)   --->   "%mul_ln58_20 = mul i32 %signal_shift_reg_10_load, i32 %gmem_addr_1_read_11" [equalizer.cpp:58]   --->   Operation 244 'mul' 'mul_ln58_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i32 %add_ln61_1, i32 %add_ln61" [equalizer.cpp:61]   --->   Operation 245 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 246 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_6 = add i32 %add_ln61_5, i32 %add_ln61_2" [equalizer.cpp:61]   --->   Operation 246 'add' 'add_ln61_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 247 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 247 'read' 'gmem_addr_1_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%signal_shift_reg_13_load = load i32 %signal_shift_reg_13" [equalizer.cpp:57]   --->   Operation 248 'load' 'signal_shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%signal_shift_reg_12_load = load i32 %signal_shift_reg_12" [equalizer.cpp:57]   --->   Operation 249 'load' 'signal_shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_12_load, i32 %signal_shift_reg_13" [equalizer.cpp:57]   --->   Operation 250 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 251 [2/2] (6.91ns)   --->   "%mul_ln58_18 = mul i32 %signal_shift_reg_12_load, i32 %gmem_addr_1_read_13" [equalizer.cpp:58]   --->   Operation 251 'mul' 'mul_ln58_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%signal_shift_reg_11_load = load i32 %signal_shift_reg_11" [equalizer.cpp:57]   --->   Operation 252 'load' 'signal_shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_11_load, i32 %signal_shift_reg_12" [equalizer.cpp:57]   --->   Operation 253 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [2/2] (6.91ns)   --->   "%mul_ln58_19 = mul i32 %signal_shift_reg_11_load, i32 %gmem_addr_1_read_12" [equalizer.cpp:58]   --->   Operation 254 'mul' 'mul_ln58_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_10_load, i32 %signal_shift_reg_11" [equalizer.cpp:57]   --->   Operation 255 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (2.55ns)   --->   "%add_ln61_11 = add i32 %mul_ln58_21, i32 %mul_ln58_20" [equalizer.cpp:61]   --->   Operation 256 'add' 'add_ln61_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 257 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 257 'read' 'gmem_addr_1_read_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%signal_shift_reg_14_load = load i32 %signal_shift_reg_14" [equalizer.cpp:57]   --->   Operation 258 'load' 'signal_shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_13_load, i32 %signal_shift_reg_14" [equalizer.cpp:57]   --->   Operation 259 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [2/2] (6.91ns)   --->   "%mul_ln58_17 = mul i32 %signal_shift_reg_13_load, i32 %gmem_addr_1_read_14" [equalizer.cpp:58]   --->   Operation 260 'mul' 'mul_ln58_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 261 [1/2] (6.91ns)   --->   "%mul_ln58_18 = mul i32 %signal_shift_reg_12_load, i32 %gmem_addr_1_read_13" [equalizer.cpp:58]   --->   Operation 261 'mul' 'mul_ln58_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/2] (6.91ns)   --->   "%mul_ln58_19 = mul i32 %signal_shift_reg_11_load, i32 %gmem_addr_1_read_12" [equalizer.cpp:58]   --->   Operation 262 'mul' 'mul_ln58_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 263 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 263 'read' 'gmem_addr_1_read_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%signal_shift_reg_15_load = load i32 %signal_shift_reg_15" [equalizer.cpp:57]   --->   Operation 264 'load' 'signal_shift_reg_15_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_14_load, i32 %signal_shift_reg_15" [equalizer.cpp:57]   --->   Operation 265 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 266 [2/2] (6.91ns)   --->   "%mul_ln58_16 = mul i32 %signal_shift_reg_14_load, i32 %gmem_addr_1_read_15" [equalizer.cpp:58]   --->   Operation 266 'mul' 'mul_ln58_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 267 [1/2] (6.91ns)   --->   "%mul_ln58_17 = mul i32 %signal_shift_reg_13_load, i32 %gmem_addr_1_read_14" [equalizer.cpp:58]   --->   Operation 267 'mul' 'mul_ln58_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_10 = add i32 %mul_ln58_19, i32 %mul_ln58_18" [equalizer.cpp:61]   --->   Operation 268 'add' 'add_ln61_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 269 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_12 = add i32 %add_ln61_11, i32 %add_ln61_10" [equalizer.cpp:61]   --->   Operation 269 'add' 'add_ln61_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 270 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 270 'read' 'gmem_addr_1_read_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 271 [1/2] (6.91ns)   --->   "%mul_ln58_16 = mul i32 %signal_shift_reg_14_load, i32 %gmem_addr_1_read_15" [equalizer.cpp:58]   --->   Operation 271 'mul' 'mul_ln58_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 272 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 272 'read' 'gmem_addr_1_read_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%signal_shift_reg_17_load = load i32 %signal_shift_reg_17" [equalizer.cpp:57]   --->   Operation 273 'load' 'signal_shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%signal_shift_reg_16_load = load i32 %signal_shift_reg_16" [equalizer.cpp:57]   --->   Operation 274 'load' 'signal_shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_16_load, i32 %signal_shift_reg_17" [equalizer.cpp:57]   --->   Operation 275 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [2/2] (6.91ns)   --->   "%mul_ln58_14 = mul i32 %signal_shift_reg_16_load, i32 %gmem_addr_1_read_17" [equalizer.cpp:58]   --->   Operation 276 'mul' 'mul_ln58_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_15_load, i32 %signal_shift_reg_16" [equalizer.cpp:57]   --->   Operation 277 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 278 [2/2] (6.91ns)   --->   "%mul_ln58_15 = mul i32 %signal_shift_reg_15_load, i32 %gmem_addr_1_read_16" [equalizer.cpp:58]   --->   Operation 278 'mul' 'mul_ln58_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (2.55ns)   --->   "%add_ln61_8 = add i32 %mul_ln58_17, i32 %mul_ln58_16" [equalizer.cpp:61]   --->   Operation 279 'add' 'add_ln61_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 280 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 280 'read' 'gmem_addr_1_read_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 281 [1/1] (0.00ns)   --->   "%signal_shift_reg_18_load = load i32 %signal_shift_reg_18" [equalizer.cpp:57]   --->   Operation 281 'load' 'signal_shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_17_load, i32 %signal_shift_reg_18" [equalizer.cpp:57]   --->   Operation 282 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 283 [2/2] (6.91ns)   --->   "%mul_ln58_13 = mul i32 %signal_shift_reg_17_load, i32 %gmem_addr_1_read_18" [equalizer.cpp:58]   --->   Operation 283 'mul' 'mul_ln58_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 284 [1/2] (6.91ns)   --->   "%mul_ln58_14 = mul i32 %signal_shift_reg_16_load, i32 %gmem_addr_1_read_17" [equalizer.cpp:58]   --->   Operation 284 'mul' 'mul_ln58_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 285 [1/2] (6.91ns)   --->   "%mul_ln58_15 = mul i32 %signal_shift_reg_15_load, i32 %gmem_addr_1_read_16" [equalizer.cpp:58]   --->   Operation 285 'mul' 'mul_ln58_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 286 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 286 'read' 'gmem_addr_1_read_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 287 [1/1] (0.00ns)   --->   "%signal_shift_reg_19_load = load i32 %signal_shift_reg_19" [equalizer.cpp:57]   --->   Operation 287 'load' 'signal_shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_18_load, i32 %signal_shift_reg_19" [equalizer.cpp:57]   --->   Operation 288 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 289 [2/2] (6.91ns)   --->   "%mul_ln58_12 = mul i32 %signal_shift_reg_18_load, i32 %gmem_addr_1_read_19" [equalizer.cpp:58]   --->   Operation 289 'mul' 'mul_ln58_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 290 [1/2] (6.91ns)   --->   "%mul_ln58_13 = mul i32 %signal_shift_reg_17_load, i32 %gmem_addr_1_read_18" [equalizer.cpp:58]   --->   Operation 290 'mul' 'mul_ln58_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 291 [1/1] (0.00ns)   --->   "%signal_shift_reg_0_load = load i32 %signal_shift_reg_0" [equalizer.cpp:57]   --->   Operation 291 'load' 'signal_shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 292 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_0_load, i32 %signal_shift_reg_1" [equalizer.cpp:57]   --->   Operation 292 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 293 [2/2] (6.91ns)   --->   "%mul_ln58_30 = mul i32 %signal_shift_reg_0_load, i32 %gmem_addr_1_read_1" [equalizer.cpp:58]   --->   Operation 293 'mul' 'mul_ln58_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 294 [1/1] (2.55ns)   --->   "%add_ln61_7 = add i32 %mul_ln58_15, i32 %mul_ln58_14" [equalizer.cpp:61]   --->   Operation 294 'add' 'add_ln61_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_9 = add i32 %add_ln61_8, i32 %add_ln61_7" [equalizer.cpp:61]   --->   Operation 295 'add' 'add_ln61_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 296 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_13 = add i32 %add_ln61_12, i32 %add_ln61_9" [equalizer.cpp:61]   --->   Operation 296 'add' 'add_ln61_13' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 %tmp_data_V, i32 %signal_shift_reg_0" [equalizer.cpp:62]   --->   Operation 297 'store' 'store_ln62' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 298 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 298 'read' 'gmem_addr_1_read_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 299 [1/1] (0.00ns)   --->   "%signal_shift_reg_20_load = load i32 %signal_shift_reg_20" [equalizer.cpp:57]   --->   Operation 299 'load' 'signal_shift_reg_20_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_19_load, i32 %signal_shift_reg_20" [equalizer.cpp:57]   --->   Operation 300 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 301 [2/2] (6.91ns)   --->   "%mul_ln58_11 = mul i32 %signal_shift_reg_19_load, i32 %gmem_addr_1_read_20" [equalizer.cpp:58]   --->   Operation 301 'mul' 'mul_ln58_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 302 [1/2] (6.91ns)   --->   "%mul_ln58_12 = mul i32 %signal_shift_reg_18_load, i32 %gmem_addr_1_read_19" [equalizer.cpp:58]   --->   Operation 302 'mul' 'mul_ln58_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 303 [1/2] (6.91ns)   --->   "%mul_ln58_30 = mul i32 %signal_shift_reg_0_load, i32 %gmem_addr_1_read_1" [equalizer.cpp:58]   --->   Operation 303 'mul' 'mul_ln58_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 304 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 304 'read' 'gmem_addr_1_read_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 305 [1/1] (0.00ns)   --->   "%signal_shift_reg_21_load = load i32 %signal_shift_reg_21" [equalizer.cpp:57]   --->   Operation 305 'load' 'signal_shift_reg_21_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_20_load, i32 %signal_shift_reg_21" [equalizer.cpp:57]   --->   Operation 306 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 307 [2/2] (6.91ns)   --->   "%mul_ln58_10 = mul i32 %signal_shift_reg_20_load, i32 %gmem_addr_1_read_21" [equalizer.cpp:58]   --->   Operation 307 'mul' 'mul_ln58_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 308 [1/2] (6.91ns)   --->   "%mul_ln58_11 = mul i32 %signal_shift_reg_19_load, i32 %gmem_addr_1_read_20" [equalizer.cpp:58]   --->   Operation 308 'mul' 'mul_ln58_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_26 = add i32 %mul_ln58_12, i32 %mul_ln58_30" [equalizer.cpp:61]   --->   Operation 309 'add' 'add_ln61_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 310 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_27 = add i32 %add_ln61_26, i32 %mul_ln58_13" [equalizer.cpp:61]   --->   Operation 310 'add' 'add_ln61_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 311 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 311 'read' 'gmem_addr_1_read_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 312 [1/1] (0.00ns)   --->   "%signal_shift_reg_22_load = load i32 %signal_shift_reg_22" [equalizer.cpp:57]   --->   Operation 312 'load' 'signal_shift_reg_22_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_21_load, i32 %signal_shift_reg_22" [equalizer.cpp:57]   --->   Operation 313 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 314 [2/2] (6.91ns)   --->   "%mul_ln58_9 = mul i32 %signal_shift_reg_21_load, i32 %gmem_addr_1_read_22" [equalizer.cpp:58]   --->   Operation 314 'mul' 'mul_ln58_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 315 [1/2] (6.91ns)   --->   "%mul_ln58_10 = mul i32 %signal_shift_reg_20_load, i32 %gmem_addr_1_read_21" [equalizer.cpp:58]   --->   Operation 315 'mul' 'mul_ln58_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 316 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 316 'read' 'gmem_addr_1_read_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 317 [1/1] (0.00ns)   --->   "%signal_shift_reg_23_load = load i32 %signal_shift_reg_23" [equalizer.cpp:57]   --->   Operation 317 'load' 'signal_shift_reg_23_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_22_load, i32 %signal_shift_reg_23" [equalizer.cpp:57]   --->   Operation 318 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 319 [2/2] (6.91ns)   --->   "%mul_ln58_8 = mul i32 %signal_shift_reg_22_load, i32 %gmem_addr_1_read_23" [equalizer.cpp:58]   --->   Operation 319 'mul' 'mul_ln58_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 320 [1/2] (6.91ns)   --->   "%mul_ln58_9 = mul i32 %signal_shift_reg_21_load, i32 %gmem_addr_1_read_22" [equalizer.cpp:58]   --->   Operation 320 'mul' 'mul_ln58_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_25 = add i32 %mul_ln58_11, i32 %mul_ln58_10" [equalizer.cpp:61]   --->   Operation 321 'add' 'add_ln61_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 322 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_28 = add i32 %add_ln61_27, i32 %add_ln61_25" [equalizer.cpp:61]   --->   Operation 322 'add' 'add_ln61_28' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 323 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 323 'read' 'gmem_addr_1_read_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 324 [1/2] (6.91ns)   --->   "%mul_ln58_8 = mul i32 %signal_shift_reg_22_load, i32 %gmem_addr_1_read_23" [equalizer.cpp:58]   --->   Operation 324 'mul' 'mul_ln58_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 325 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 325 'read' 'gmem_addr_1_read_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 326 [1/1] (0.00ns)   --->   "%signal_shift_reg_25_load = load i32 %signal_shift_reg_25" [equalizer.cpp:57]   --->   Operation 326 'load' 'signal_shift_reg_25_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 327 [1/1] (0.00ns)   --->   "%signal_shift_reg_24_load = load i32 %signal_shift_reg_24" [equalizer.cpp:57]   --->   Operation 327 'load' 'signal_shift_reg_24_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_24_load, i32 %signal_shift_reg_25" [equalizer.cpp:57]   --->   Operation 328 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 329 [2/2] (6.91ns)   --->   "%mul_ln58_6 = mul i32 %signal_shift_reg_24_load, i32 %gmem_addr_1_read_25" [equalizer.cpp:58]   --->   Operation 329 'mul' 'mul_ln58_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_23_load, i32 %signal_shift_reg_24" [equalizer.cpp:57]   --->   Operation 330 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 331 [2/2] (6.91ns)   --->   "%mul_ln58_7 = mul i32 %signal_shift_reg_23_load, i32 %gmem_addr_1_read_24" [equalizer.cpp:58]   --->   Operation 331 'mul' 'mul_ln58_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 332 [1/1] (2.55ns)   --->   "%add_ln61_23 = add i32 %mul_ln58_9, i32 %mul_ln58_8" [equalizer.cpp:61]   --->   Operation 332 'add' 'add_ln61_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 333 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 333 'read' 'gmem_addr_1_read_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 334 [1/1] (0.00ns)   --->   "%signal_shift_reg_26_load = load i32 %signal_shift_reg_26" [equalizer.cpp:57]   --->   Operation 334 'load' 'signal_shift_reg_26_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_25_load, i32 %signal_shift_reg_26" [equalizer.cpp:57]   --->   Operation 335 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 336 [2/2] (6.91ns)   --->   "%mul_ln58_5 = mul i32 %signal_shift_reg_25_load, i32 %gmem_addr_1_read_26" [equalizer.cpp:58]   --->   Operation 336 'mul' 'mul_ln58_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 337 [1/2] (6.91ns)   --->   "%mul_ln58_6 = mul i32 %signal_shift_reg_24_load, i32 %gmem_addr_1_read_25" [equalizer.cpp:58]   --->   Operation 337 'mul' 'mul_ln58_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 338 [1/2] (6.91ns)   --->   "%mul_ln58_7 = mul i32 %signal_shift_reg_23_load, i32 %gmem_addr_1_read_24" [equalizer.cpp:58]   --->   Operation 338 'mul' 'mul_ln58_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 339 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 339 'read' 'gmem_addr_1_read_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 340 [1/1] (0.00ns)   --->   "%signal_shift_reg_27_load = load i32 %signal_shift_reg_27" [equalizer.cpp:57]   --->   Operation 340 'load' 'signal_shift_reg_27_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_26_load, i32 %signal_shift_reg_27" [equalizer.cpp:57]   --->   Operation 341 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 342 [2/2] (6.91ns)   --->   "%mul_ln58_4 = mul i32 %signal_shift_reg_26_load, i32 %gmem_addr_1_read_27" [equalizer.cpp:58]   --->   Operation 342 'mul' 'mul_ln58_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 343 [1/2] (6.91ns)   --->   "%mul_ln58_5 = mul i32 %signal_shift_reg_25_load, i32 %gmem_addr_1_read_26" [equalizer.cpp:58]   --->   Operation 343 'mul' 'mul_ln58_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 344 [1/1] (2.55ns)   --->   "%add_ln61_22 = add i32 %mul_ln58_7, i32 %mul_ln58_6" [equalizer.cpp:61]   --->   Operation 344 'add' 'add_ln61_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_24 = add i32 %add_ln61_23, i32 %add_ln61_22" [equalizer.cpp:61]   --->   Operation 345 'add' 'add_ln61_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 346 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_29 = add i32 %add_ln61_28, i32 %add_ln61_24" [equalizer.cpp:61]   --->   Operation 346 'add' 'add_ln61_29' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 347 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 347 'read' 'gmem_addr_1_read_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 348 [2/2] (6.91ns)   --->   "%mul_ln58_3 = mul i32 %signal_shift_reg_27_load, i32 %gmem_addr_1_read_28" [equalizer.cpp:58]   --->   Operation 348 'mul' 'mul_ln58_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 349 [1/2] (6.91ns)   --->   "%mul_ln58_4 = mul i32 %signal_shift_reg_26_load, i32 %gmem_addr_1_read_27" [equalizer.cpp:58]   --->   Operation 349 'mul' 'mul_ln58_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 350 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 350 'read' 'gmem_addr_1_read_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 351 [1/1] (0.00ns)   --->   "%signal_shift_reg_29_load = load i32 %signal_shift_reg_29" [equalizer.cpp:57]   --->   Operation 351 'load' 'signal_shift_reg_29_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 352 [1/1] (0.00ns)   --->   "%signal_shift_reg_28_load = load i32 %signal_shift_reg_28" [equalizer.cpp:57]   --->   Operation 352 'load' 'signal_shift_reg_28_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_28_load, i32 %signal_shift_reg_29" [equalizer.cpp:57]   --->   Operation 353 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 354 [2/2] (6.91ns)   --->   "%mul_ln58_2 = mul i32 %signal_shift_reg_28_load, i32 %gmem_addr_1_read_29" [equalizer.cpp:58]   --->   Operation 354 'mul' 'mul_ln58_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_27_load, i32 %signal_shift_reg_28" [equalizer.cpp:57]   --->   Operation 355 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 356 [1/2] (6.91ns)   --->   "%mul_ln58_3 = mul i32 %signal_shift_reg_27_load, i32 %gmem_addr_1_read_28" [equalizer.cpp:58]   --->   Operation 356 'mul' 'mul_ln58_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 357 [1/1] (2.55ns)   --->   "%add_ln61_19 = add i32 %mul_ln58_5, i32 %mul_ln58_4" [equalizer.cpp:61]   --->   Operation 357 'add' 'add_ln61_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 358 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 358 'read' 'gmem_addr_1_read_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 359 [1/1] (0.00ns)   --->   "%signal_shift_reg_30_load = load i32 %signal_shift_reg_30" [equalizer.cpp:57]   --->   Operation 359 'load' 'signal_shift_reg_30_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_29_load, i32 %signal_shift_reg_30" [equalizer.cpp:57]   --->   Operation 360 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 361 [2/2] (6.91ns)   --->   "%mul_ln58_1 = mul i32 %signal_shift_reg_29_load, i32 %gmem_addr_1_read_30" [equalizer.cpp:58]   --->   Operation 361 'mul' 'mul_ln58_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 362 [1/2] (6.91ns)   --->   "%mul_ln58_2 = mul i32 %signal_shift_reg_28_load, i32 %gmem_addr_1_read_29" [equalizer.cpp:58]   --->   Operation 362 'mul' 'mul_ln58_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 363 [1/1] (0.00ns)   --->   "%signal_shift_reg_31_load = load i32 %signal_shift_reg_31" [equalizer.cpp:57]   --->   Operation 363 'load' 'signal_shift_reg_31_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 364 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [equalizer.cpp:58]   --->   Operation 364 'read' 'gmem_addr_1_read_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln57 = store i32 %signal_shift_reg_30_load, i32 %signal_shift_reg_31" [equalizer.cpp:57]   --->   Operation 365 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 366 [2/2] (6.91ns)   --->   "%mul_ln58 = mul i32 %signal_shift_reg_30_load, i32 %gmem_addr_1_read_31" [equalizer.cpp:58]   --->   Operation 366 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 367 [1/2] (6.91ns)   --->   "%mul_ln58_1 = mul i32 %signal_shift_reg_29_load, i32 %gmem_addr_1_read_30" [equalizer.cpp:58]   --->   Operation 367 'mul' 'mul_ln58_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_18 = add i32 %mul_ln58_3, i32 %mul_ln58_2" [equalizer.cpp:61]   --->   Operation 368 'add' 'add_ln61_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 369 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_20 = add i32 %add_ln61_19, i32 %add_ln61_18" [equalizer.cpp:61]   --->   Operation 369 'add' 'add_ln61_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 370 [2/2] (6.91ns)   --->   "%accumulate = mul i32 %signal_shift_reg_31_load, i32 %gmem_addr_1_read_32" [equalizer.cpp:58]   --->   Operation 370 'mul' 'accumulate' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 371 [1/2] (6.91ns)   --->   "%mul_ln58 = mul i32 %signal_shift_reg_30_load, i32 %gmem_addr_1_read_31" [equalizer.cpp:58]   --->   Operation 371 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 372 [2/2] (6.91ns)   --->   "%mul_ln61 = mul i32 %tmp_data_V, i32 %gmem_addr_1_read" [equalizer.cpp:61]   --->   Operation 372 'mul' 'mul_ln61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 373 [1/2] (6.91ns)   --->   "%accumulate = mul i32 %signal_shift_reg_31_load, i32 %gmem_addr_1_read_32" [equalizer.cpp:58]   --->   Operation 373 'mul' 'accumulate' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 374 [1/2] (6.91ns)   --->   "%mul_ln61 = mul i32 %tmp_data_V, i32 %gmem_addr_1_read" [equalizer.cpp:61]   --->   Operation 374 'mul' 'mul_ln61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 375 [1/1] (2.55ns)   --->   "%add_ln61_16 = add i32 %mul_ln58_1, i32 %mul_ln58" [equalizer.cpp:61]   --->   Operation 375 'add' 'add_ln61_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.37>
ST_44 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_15 = add i32 %mul_ln61, i32 %accumulate" [equalizer.cpp:61]   --->   Operation 376 'add' 'add_ln61_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 377 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_17 = add i32 %add_ln61_16, i32 %add_ln61_15" [equalizer.cpp:61]   --->   Operation 377 'add' 'add_ln61_17' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 4.37>
ST_45 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_21 = add i32 %add_ln61_20, i32 %add_ln61_17" [equalizer.cpp:61]   --->   Operation 378 'add' 'add_ln61_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 379 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln61_30 = add i32 %add_ln61_29, i32 %add_ln61_21" [equalizer.cpp:61]   --->   Operation 379 'add' 'add_ln61_30' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 4.37>
ST_46 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_14 = add i32 %add_ln61_13, i32 %add_ln61_6" [equalizer.cpp:61]   --->   Operation 380 'add' 'add_ln61_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 381 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%accumulate_2 = add i32 %add_ln61_30, i32 %add_ln61_14" [equalizer.cpp:61]   --->   Operation 381 'add' 'accumulate_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_last_V, void %if.end44, void %for.inc24.sw.epilog_crit_edge" [equalizer.cpp:72]   --->   Operation 382 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 383 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 383 'write' 'write_ln304' <Predicate = (!tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_46 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln83 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:83]   --->   Operation 384 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln83 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:83]   --->   Operation 385 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln83 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:83]   --->   Operation 386 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln83 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:83]   --->   Operation 387 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln83 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:83]   --->   Operation 388 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln83 = store i32 %accumulate_2, i32 %tmp_out_data_V" [equalizer.cpp:83]   --->   Operation 389 'store' 'store_ln83' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln72 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:72]   --->   Operation 390 'store' 'store_ln72' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 391 [1/1] (0.00ns)   --->   "%store_ln72 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:72]   --->   Operation 391 'store' 'store_ln72' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 392 [1/1] (0.00ns)   --->   "%store_ln72 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:72]   --->   Operation 392 'store' 'store_ln72' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 393 [1/1] (0.00ns)   --->   "%store_ln72 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:72]   --->   Operation 393 'store' 'store_ln72' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 394 [1/1] (0.00ns)   --->   "%store_ln72 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:72]   --->   Operation 394 'store' 'store_ln72' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 395 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %accumulate_2, i32 %tmp_out_data_V" [equalizer.cpp:72]   --->   Operation 395 'store' 'store_ln72' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_46 : Operation 396 [1/1] (1.58ns)   --->   "%br_ln72 = br void %sw.epilog" [equalizer.cpp:72]   --->   Operation 396 'br' 'br_ln72' <Predicate = (tmp_last_V)> <Delay = 1.58>

State 47 <SV = 46> <Delay = 1.82>
ST_47 : Operation 397 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 397 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_47 : Operation 398 [1/1] (1.82ns)   --->   "%br_ln83 = br void %if.end50" [equalizer.cpp:83]   --->   Operation 398 'br' 'br_ln83' <Predicate = true> <Delay = 1.82>

State 48 <SV = 2> <Delay = 0.00>
ST_48 : Operation 399 [1/1] (0.00ns)   --->   "%empty_19 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 399 'read' 'empty_19' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_48 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i44 %empty_19"   --->   Operation 400 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>

State 49 <SV = 3> <Delay = 0.00>
ST_49 : Operation 401 [1/1] (0.00ns)   --->   "%empty_20 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 401 'read' 'empty_20' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_49 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i44 %empty_20"   --->   Operation 402 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>

State 50 <SV = 4> <Delay = 0.00>
ST_50 : Operation 403 [1/1] (0.00ns)   --->   "%empty_21 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 403 'read' 'empty_21' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_50 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i44 %empty_21"   --->   Operation 404 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>

State 51 <SV = 5> <Delay = 0.00>
ST_51 : Operation 405 [1/1] (0.00ns)   --->   "%empty_22 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 405 'read' 'empty_22' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_51 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i44 %empty_22"   --->   Operation 406 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>

State 52 <SV = 6> <Delay = 0.00>
ST_52 : Operation 407 [1/1] (0.00ns)   --->   "%empty_23 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 407 'read' 'empty_23' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_52 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue i44 %empty_23"   --->   Operation 408 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>

State 53 <SV = 7> <Delay = 0.00>
ST_53 : Operation 409 [1/1] (0.00ns)   --->   "%empty_24 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 409 'read' 'empty_24' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_53 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue i44 %empty_24"   --->   Operation 410 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>

State 54 <SV = 8> <Delay = 0.00>
ST_54 : Operation 411 [1/1] (0.00ns)   --->   "%empty_25 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 411 'read' 'empty_25' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_54 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue i44 %empty_25"   --->   Operation 412 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>

State 55 <SV = 9> <Delay = 0.00>
ST_55 : Operation 413 [1/1] (0.00ns)   --->   "%empty_26 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 413 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_55 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue i44 %empty_26"   --->   Operation 414 'extractvalue' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00>

State 56 <SV = 10> <Delay = 0.00>
ST_56 : Operation 415 [1/1] (0.00ns)   --->   "%empty_27 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 415 'read' 'empty_27' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_56 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue i44 %empty_27"   --->   Operation 416 'extractvalue' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00>

State 57 <SV = 11> <Delay = 0.00>
ST_57 : Operation 417 [1/1] (0.00ns)   --->   "%empty_28 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 417 'read' 'empty_28' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_57 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue i44 %empty_28"   --->   Operation 418 'extractvalue' 'tmp_data_V_10' <Predicate = true> <Delay = 0.00>

State 58 <SV = 12> <Delay = 0.00>
ST_58 : Operation 419 [1/1] (0.00ns)   --->   "%empty_29 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 419 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_58 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = extractvalue i44 %empty_29"   --->   Operation 420 'extractvalue' 'tmp_data_V_11' <Predicate = true> <Delay = 0.00>

State 59 <SV = 13> <Delay = 0.00>
ST_59 : Operation 421 [1/1] (0.00ns)   --->   "%empty_30 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 421 'read' 'empty_30' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue i44 %empty_30"   --->   Operation 422 'extractvalue' 'tmp_data_V_12' <Predicate = true> <Delay = 0.00>

State 60 <SV = 14> <Delay = 0.00>
ST_60 : Operation 423 [1/1] (0.00ns)   --->   "%empty_31 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 423 'read' 'empty_31' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_60 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_data_V_13 = extractvalue i44 %empty_31"   --->   Operation 424 'extractvalue' 'tmp_data_V_13' <Predicate = true> <Delay = 0.00>

State 61 <SV = 15> <Delay = 0.00>
ST_61 : Operation 425 [1/1] (0.00ns)   --->   "%empty_32 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 425 'read' 'empty_32' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_61 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = extractvalue i44 %empty_32"   --->   Operation 426 'extractvalue' 'tmp_data_V_14' <Predicate = true> <Delay = 0.00>

State 62 <SV = 16> <Delay = 0.00>
ST_62 : Operation 427 [1/1] (0.00ns)   --->   "%empty_33 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 427 'read' 'empty_33' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_62 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = extractvalue i44 %empty_33"   --->   Operation 428 'extractvalue' 'tmp_data_V_15' <Predicate = true> <Delay = 0.00>

State 63 <SV = 17> <Delay = 0.00>
ST_63 : Operation 429 [1/1] (0.00ns)   --->   "%empty_34 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 429 'read' 'empty_34' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_63 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_data_V_16 = extractvalue i44 %empty_34"   --->   Operation 430 'extractvalue' 'tmp_data_V_16' <Predicate = true> <Delay = 0.00>

State 64 <SV = 18> <Delay = 0.00>
ST_64 : Operation 431 [1/1] (0.00ns)   --->   "%empty_35 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 431 'read' 'empty_35' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_64 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_data_V_17 = extractvalue i44 %empty_35"   --->   Operation 432 'extractvalue' 'tmp_data_V_17' <Predicate = true> <Delay = 0.00>

State 65 <SV = 19> <Delay = 0.00>
ST_65 : Operation 433 [1/1] (0.00ns)   --->   "%empty_36 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 433 'read' 'empty_36' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_65 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_data_V_18 = extractvalue i44 %empty_36"   --->   Operation 434 'extractvalue' 'tmp_data_V_18' <Predicate = true> <Delay = 0.00>

State 66 <SV = 20> <Delay = 0.00>
ST_66 : Operation 435 [1/1] (0.00ns)   --->   "%empty_37 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 435 'read' 'empty_37' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_66 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_data_V_19 = extractvalue i44 %empty_37"   --->   Operation 436 'extractvalue' 'tmp_data_V_19' <Predicate = true> <Delay = 0.00>

State 67 <SV = 21> <Delay = 0.00>
ST_67 : Operation 437 [1/1] (0.00ns)   --->   "%empty_38 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 437 'read' 'empty_38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_67 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_data_V_20 = extractvalue i44 %empty_38"   --->   Operation 438 'extractvalue' 'tmp_data_V_20' <Predicate = true> <Delay = 0.00>

State 68 <SV = 22> <Delay = 0.00>
ST_68 : Operation 439 [1/1] (0.00ns)   --->   "%empty_39 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 439 'read' 'empty_39' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_68 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_data_V_21 = extractvalue i44 %empty_39"   --->   Operation 440 'extractvalue' 'tmp_data_V_21' <Predicate = true> <Delay = 0.00>

State 69 <SV = 23> <Delay = 0.00>
ST_69 : Operation 441 [1/1] (0.00ns)   --->   "%empty_40 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 441 'read' 'empty_40' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_69 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_data_V_22 = extractvalue i44 %empty_40"   --->   Operation 442 'extractvalue' 'tmp_data_V_22' <Predicate = true> <Delay = 0.00>

State 70 <SV = 24> <Delay = 0.00>
ST_70 : Operation 443 [1/1] (0.00ns)   --->   "%empty_41 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 443 'read' 'empty_41' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_70 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_data_V_23 = extractvalue i44 %empty_41"   --->   Operation 444 'extractvalue' 'tmp_data_V_23' <Predicate = true> <Delay = 0.00>

State 71 <SV = 25> <Delay = 0.00>
ST_71 : Operation 445 [1/1] (0.00ns)   --->   "%empty_42 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 445 'read' 'empty_42' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_71 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_data_V_24 = extractvalue i44 %empty_42"   --->   Operation 446 'extractvalue' 'tmp_data_V_24' <Predicate = true> <Delay = 0.00>

State 72 <SV = 26> <Delay = 0.00>
ST_72 : Operation 447 [1/1] (0.00ns)   --->   "%empty_43 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 447 'read' 'empty_43' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_72 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_data_V_25 = extractvalue i44 %empty_43"   --->   Operation 448 'extractvalue' 'tmp_data_V_25' <Predicate = true> <Delay = 0.00>

State 73 <SV = 27> <Delay = 0.00>
ST_73 : Operation 449 [1/1] (0.00ns)   --->   "%empty_44 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 449 'read' 'empty_44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_73 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_data_V_26 = extractvalue i44 %empty_44"   --->   Operation 450 'extractvalue' 'tmp_data_V_26' <Predicate = true> <Delay = 0.00>

State 74 <SV = 28> <Delay = 0.00>
ST_74 : Operation 451 [1/1] (0.00ns)   --->   "%empty_45 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 451 'read' 'empty_45' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_74 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_data_V_27 = extractvalue i44 %empty_45"   --->   Operation 452 'extractvalue' 'tmp_data_V_27' <Predicate = true> <Delay = 0.00>

State 75 <SV = 29> <Delay = 0.00>
ST_75 : Operation 453 [1/1] (0.00ns)   --->   "%empty_46 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 453 'read' 'empty_46' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_75 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_data_V_28 = extractvalue i44 %empty_46"   --->   Operation 454 'extractvalue' 'tmp_data_V_28' <Predicate = true> <Delay = 0.00>

State 76 <SV = 30> <Delay = 0.00>
ST_76 : Operation 455 [1/1] (0.00ns)   --->   "%empty_47 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 455 'read' 'empty_47' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_76 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_data_V_29 = extractvalue i44 %empty_47"   --->   Operation 456 'extractvalue' 'tmp_data_V_29' <Predicate = true> <Delay = 0.00>

State 77 <SV = 31> <Delay = 0.00>
ST_77 : Operation 457 [1/1] (0.00ns)   --->   "%empty_48 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 457 'read' 'empty_48' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_77 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_data_V_30 = extractvalue i44 %empty_48"   --->   Operation 458 'extractvalue' 'tmp_data_V_30' <Predicate = true> <Delay = 0.00>

State 78 <SV = 32> <Delay = 7.30>
ST_78 : Operation 459 [1/1] (0.00ns)   --->   "%empty_49 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 459 'read' 'empty_49' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_78 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_data_V_31 = extractvalue i44 %empty_49"   --->   Operation 460 'extractvalue' 'tmp_data_V_31' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 461 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_31, i4 15"   --->   Operation 461 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 33> <Delay = 7.30>
ST_79 : Operation 462 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_30, i4 15"   --->   Operation 462 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 34> <Delay = 7.30>
ST_80 : Operation 463 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_29, i4 15"   --->   Operation 463 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 35> <Delay = 7.30>
ST_81 : Operation 464 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_28, i4 15"   --->   Operation 464 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 36> <Delay = 7.30>
ST_82 : Operation 465 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_27, i4 15"   --->   Operation 465 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 37> <Delay = 7.30>
ST_83 : Operation 466 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_26, i4 15"   --->   Operation 466 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 38> <Delay = 7.30>
ST_84 : Operation 467 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_25, i4 15"   --->   Operation 467 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 39> <Delay = 7.30>
ST_85 : Operation 468 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_24, i4 15"   --->   Operation 468 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 40> <Delay = 7.30>
ST_86 : Operation 469 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_23, i4 15"   --->   Operation 469 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 41> <Delay = 7.30>
ST_87 : Operation 470 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_22, i4 15"   --->   Operation 470 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 42> <Delay = 7.30>
ST_88 : Operation 471 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_21, i4 15"   --->   Operation 471 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 43> <Delay = 7.30>
ST_89 : Operation 472 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_20, i4 15"   --->   Operation 472 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 44> <Delay = 7.30>
ST_90 : Operation 473 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_19, i4 15"   --->   Operation 473 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 45> <Delay = 7.30>
ST_91 : Operation 474 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_18, i4 15"   --->   Operation 474 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 46> <Delay = 7.30>
ST_92 : Operation 475 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_17, i4 15"   --->   Operation 475 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 47> <Delay = 7.30>
ST_93 : Operation 476 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_16, i4 15"   --->   Operation 476 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 48> <Delay = 7.30>
ST_94 : Operation 477 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_15, i4 15"   --->   Operation 477 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 49> <Delay = 7.30>
ST_95 : Operation 478 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_14, i4 15"   --->   Operation 478 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 50> <Delay = 7.30>
ST_96 : Operation 479 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_13, i4 15"   --->   Operation 479 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 51> <Delay = 7.30>
ST_97 : Operation 480 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_12, i4 15"   --->   Operation 480 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 52> <Delay = 7.30>
ST_98 : Operation 481 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_11, i4 15"   --->   Operation 481 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 53> <Delay = 7.30>
ST_99 : Operation 482 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_10, i4 15"   --->   Operation 482 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 54> <Delay = 7.30>
ST_100 : Operation 483 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_9, i4 15"   --->   Operation 483 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 55> <Delay = 7.30>
ST_101 : Operation 484 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_8, i4 15"   --->   Operation 484 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 56> <Delay = 7.30>
ST_102 : Operation 485 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_7, i4 15"   --->   Operation 485 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 57> <Delay = 7.30>
ST_103 : Operation 486 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_6, i4 15"   --->   Operation 486 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 58> <Delay = 7.30>
ST_104 : Operation 487 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_5, i4 15"   --->   Operation 487 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 59> <Delay = 7.30>
ST_105 : Operation 488 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_4, i4 15"   --->   Operation 488 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 60> <Delay = 7.30>
ST_106 : Operation 489 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_3, i4 15"   --->   Operation 489 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 61> <Delay = 7.30>
ST_107 : Operation 490 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_2, i4 15"   --->   Operation 490 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 62> <Delay = 7.30>
ST_108 : Operation 491 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V_1, i4 15"   --->   Operation 491 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 63> <Delay = 7.30>
ST_109 : Operation 492 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_data_V, i4 15"   --->   Operation 492 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 64> <Delay = 7.30>
ST_110 : Operation 493 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 493 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 65> <Delay = 7.30>
ST_111 : Operation 494 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 494 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 66> <Delay = 7.30>
ST_112 : Operation 495 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 495 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 67> <Delay = 7.30>
ST_113 : Operation 496 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 496 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 68> <Delay = 7.30>
ST_114 : Operation 497 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 497 'writeresp' 'empty_51' <Predicate = (state_2 == 17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 498 [1/1] (0.00ns)   --->   "%empty_52 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 498 'read' 'empty_52' <Predicate = (state_2 == 17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_114 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln46)   --->   "%tmp_data_V_32 = extractvalue i44 %empty_52"   --->   Operation 499 'extractvalue' 'tmp_data_V_32' <Predicate = (state_2 == 17)> <Delay = 0.00>
ST_114 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i44 %empty_52"   --->   Operation 500 'extractvalue' 'tmp_last_V_2' <Predicate = (state_2 == 17)> <Delay = 0.00>
ST_114 : Operation 501 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln46 = icmp_eq  i32 %tmp_data_V_32, i32 43962" [equalizer.cpp:46]   --->   Operation 501 'icmp' 'icmp_ln46' <Predicate = (state_2 == 17)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 502 [1/1] (0.70ns)   --->   "%select_ln17_1 = select i1 %icmp_ln46, i32 4096, i32 17" [equalizer.cpp:17]   --->   Operation 502 'select' 'select_ln17_1' <Predicate = (state_2 == 17)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 503 [1/1] (1.82ns)   --->   "%br_ln83 = br i1 %tmp_last_V_2, void %if.end50, void %while.end" [equalizer.cpp:83]   --->   Operation 503 'br' 'br_ln83' <Predicate = (state_2 == 17)> <Delay = 1.82>
ST_114 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %for.inc, i1 %tmp_out_dest_V_4, void %sw.epilog"   --->   Operation 504 'phi' 'tmp_dest_V_1' <Predicate = (state_2 == 17 & tmp_last_V_2) | (state_2 != 0 & state_2 != 17 & tmp_last_V_1) | (state_2 == 0 & tmp_last_V)> <Delay = 0.00>
ST_114 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %for.inc, i1 %tmp_out_id_V_4, void %sw.epilog"   --->   Operation 505 'phi' 'tmp_id_V_1' <Predicate = (state_2 == 17 & tmp_last_V_2) | (state_2 != 0 & state_2 != 17 & tmp_last_V_1) | (state_2 == 0 & tmp_last_V)> <Delay = 0.00>
ST_114 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %for.inc, i1 %tmp_out_user_V_4, void %sw.epilog"   --->   Operation 506 'phi' 'tmp_user_V_1' <Predicate = (state_2 == 17 & tmp_last_V_2) | (state_2 != 0 & state_2 != 17 & tmp_last_V_1) | (state_2 == 0 & tmp_last_V)> <Delay = 0.00>
ST_114 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %for.inc, i4 %tmp_out_strb_V_4, void %sw.epilog"   --->   Operation 507 'phi' 'tmp_strb_V_1' <Predicate = (state_2 == 17 & tmp_last_V_2) | (state_2 != 0 & state_2 != 17 & tmp_last_V_1) | (state_2 == 0 & tmp_last_V)> <Delay = 0.00>
ST_114 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %for.inc, i4 %tmp_out_keep_V_4, void %sw.epilog"   --->   Operation 508 'phi' 'tmp_keep_V_1' <Predicate = (state_2 == 17 & tmp_last_V_2) | (state_2 != 0 & state_2 != 17 & tmp_last_V_1) | (state_2 == 0 & tmp_last_V)> <Delay = 0.00>
ST_114 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_data_V_34 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %for.inc, i32 %tmp_out_data_V_4, void %sw.epilog"   --->   Operation 509 'phi' 'tmp_data_V_34' <Predicate = (state_2 == 17 & tmp_last_V_2) | (state_2 != 0 & state_2 != 17 & tmp_last_V_1) | (state_2 == 0 & tmp_last_V)> <Delay = 0.00>
ST_114 : Operation 510 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_34, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 510 'write' 'write_ln304' <Predicate = (state_2 == 17 & tmp_last_V_2) | (state_2 != 0 & state_2 != 17 & tmp_last_V_1) | (state_2 == 0 & tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 115 <SV = 63> <Delay = 2.47>
ST_115 : Operation 511 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:31]   --->   Operation 511 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 64> <Delay = 0.00>

State 117 <SV = 65> <Delay = 0.00>

State 118 <SV = 66> <Delay = 0.00>

State 119 <SV = 67> <Delay = 1.82>
ST_119 : Operation 512 [1/1] (1.18ns)   --->   "%select_ln17 = select i1 %icmp_ln31, i32 17, i32 0" [equalizer.cpp:17]   --->   Operation 512 'select' 'select_ln17' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 513 [1/1] (1.82ns)   --->   "%br_ln83 = br i1 %tmp_last_V, void %if.end50, void %while.end" [equalizer.cpp:83]   --->   Operation 513 'br' 'br_ln83' <Predicate = true> <Delay = 1.82>

State 120 <SV = 67> <Delay = 1.82>
ST_120 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 %tmp_last_V, void %while.body, i1 1, void %for.inc24.sw.epilog_crit_edge"   --->   Operation 514 'phi' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 515 [1/1] (0.00ns)   --->   "%state_1 = phi i32 %state_2, void %while.body, i32 4096, void %for.inc24.sw.epilog_crit_edge"   --->   Operation 515 'phi' 'state_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_out_data_V_4 = load i32 %tmp_out_data_V"   --->   Operation 516 'load' 'tmp_out_data_V_4' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_4 = load i4 %tmp_out_keep_V"   --->   Operation 517 'load' 'tmp_out_keep_V_4' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_4 = load i4 %tmp_out_strb_V"   --->   Operation 518 'load' 'tmp_out_strb_V_4' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_out_user_V_4 = load i1 %tmp_out_user_V"   --->   Operation 519 'load' 'tmp_out_user_V_4' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_out_id_V_4 = load i1 %tmp_out_id_V"   --->   Operation 520 'load' 'tmp_out_id_V_4' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_4 = load i1 %tmp_out_dest_V"   --->   Operation 521 'load' 'tmp_out_dest_V_4' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 522 [1/1] (1.82ns)   --->   "%br_ln83 = br i1 %tmp_last_V_1, void %if.end50, void %while.end" [equalizer.cpp:83]   --->   Operation 522 'br' 'br_ln83' <Predicate = true> <Delay = 1.82>

State 121 <SV = 69> <Delay = 1.58>
ST_121 : Operation 523 [1/1] (0.00ns)   --->   "%state_3239 = phi i32 4096, void %if.end44, i32 %select_ln17, void %sw.bb, i32 %select_ln17_1, void %for.inc, i32 %state_1, void %sw.epilog"   --->   Operation 523 'phi' 'state_3239' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 524 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 %state_3239, i32 %state" [equalizer.cpp:26]   --->   Operation 524 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_121 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln26 = br void %while.body" [equalizer.cpp:26]   --->   Operation 525 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 122 <SV = 69> <Delay = 0.00>
ST_122 : Operation 526 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_34, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 526 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_122 : Operation 527 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [equalizer.cpp:89]   --->   Operation 527 'ret' 'ret_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	s_axi read operation ('coefs_read') on port 'coefs' [78]  (1 ns)
	'add' operation ('empty') [79]  (3.52 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_53', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [108]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_53', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [108]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_53', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [108]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_53', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [108]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_53', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [108]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_53', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [108]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_53', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [108]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [109]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [110]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_2', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [111]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_3', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [112]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_4', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [113]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_5', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [114]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_6', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [115]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_7', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [116]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_8', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [117]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_9', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [118]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_10', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [119]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_11', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [120]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_12', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [121]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_13', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [122]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_14', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [123]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_15', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [124]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_16', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [125]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_17', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [126]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_18', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [127]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_19', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [128]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_20', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [129]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_21', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [130]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_22', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [131]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_23', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [132]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_24', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [133]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_25', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [134]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_26', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [135]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_27', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [136]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_28', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [137]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_29', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [138]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_30', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [139]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_31', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [140]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_32', equalizer.cpp:58) on port 'gmem' (equalizer.cpp:58) [141]  (7.3 ns)

 <State 42>: 6.91ns
The critical path consists of the following:
	'mul' operation ('accumulate', equalizer.cpp:58) [142]  (6.91 ns)

 <State 43>: 6.91ns
The critical path consists of the following:
	'mul' operation ('accumulate', equalizer.cpp:58) [142]  (6.91 ns)

 <State 44>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln61_15', equalizer.cpp:61) [252]  (0 ns)
	'add' operation ('add_ln61_17', equalizer.cpp:61) [254]  (4.37 ns)

 <State 45>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln61_21', equalizer.cpp:61) [258]  (0 ns)
	'add' operation ('add_ln61_30', equalizer.cpp:61) [267]  (4.37 ns)

 <State 46>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln61_14', equalizer.cpp:61) [251]  (0 ns)
	'add' operation ('accumulate', equalizer.cpp:61) [268]  (4.37 ns)
	axis write operation ('write_ln304') on port 'output_r_V_data_V' [272]  (0 ns)

 <State 47>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('state') with incoming values : ('state') ('select_ln17_1', equalizer.cpp:17) ('select_ln17', equalizer.cpp:17) [406]  (1.83 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 7.3ns
The critical path consists of the following:
	axis read operation ('empty_49') on port 'input_r_V_data_V' [349]  (0 ns)
	bus write operation ('write_ln0') on port 'gmem' [352]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [353]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [354]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [355]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [356]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [357]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [358]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [359]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [360]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [361]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [362]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [363]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [364]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [365]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [366]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [367]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [368]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [369]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [370]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [371]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [372]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [373]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [374]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [375]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [376]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [377]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [378]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [379]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [380]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [381]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [382]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [383]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51') on port 'gmem' [384]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51') on port 'gmem' [384]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51') on port 'gmem' [384]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51') on port 'gmem' [384]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51') on port 'gmem' [384]  (7.3 ns)

 <State 115>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln31', equalizer.cpp:31) [392]  (2.47 ns)

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp_out.dest.V') with incoming values : ('tmp_out.dest.V') [410]  (1.83 ns)

 <State 120>: 1.83ns
The critical path consists of the following:
	'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V') [396]  (0 ns)
	multiplexor before 'phi' operation ('tmp_out.dest.V') with incoming values : ('tmp_out.dest.V') [410]  (1.83 ns)

 <State 121>: 1.59ns
The critical path consists of the following:
	'phi' operation ('state') with incoming values : ('state') ('select_ln17_1', equalizer.cpp:17) ('select_ln17', equalizer.cpp:17) [406]  (0 ns)
	'store' operation ('store_ln26', equalizer.cpp:26) of variable 'state' on local variable 'state' [407]  (1.59 ns)

 <State 122>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
