<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="# Error: Error loading design&#xD;&#xA;#        Executing onElabError command(s): &#xD;&#xA;#     set fl [open &quot;.exit.err&quot; w]&#xD;&#xA;#     puts $fl &quot;Elaboration errors in executing modelsim simulator&quot;&#xD;&#xA;#     close $fl&#xD;&#xA;#     quit&#xD;&#xA;# &#xD;&#xA;# End time: 17:50:16 on Aug 20,2020, Elapsed time: 0:00:07&#xD;&#xA;# Errors: 2, Warnings: 0" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:50:17.268+0800"/>
        <logs message="# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 211.&#xD;&#xA;# Error loading design" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:50:16.416+0800"/>
        <logs message="# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 211.&#xD;&#xA;# ** Fatal: Unexpected signal: 11.&#xD;&#xA;###### D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E1.vhd(3865): END OF FILE&#xD;&#xA;# ** Note: D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E1.vhd(3865): Vopt Compiler exiting" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:50:16.400+0800"/>
        <logs message="ERROR: [COSIM 212-344] Rtl simulation failed." projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:46.621+0800"/>
        <logs message="ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  " projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:46.582+0800"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="# ** Warning: Copied D:/ProgramData/Xilinx/XLib10.7/modelsim.ini to modelsim.ini.&#xD;&#xA;# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017&#xD;&#xA;# vmap xil_defaultlib xil_defaultlib &#xD;&#xA;# Modifying modelsim.ini&#xD;&#xA;# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017&#xD;&#xA;# vmap work work &#xD;&#xA;# Modifying modelsim.ini&#xD;&#xA;# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:07 on Aug 20,2020&#xD;&#xA;# vcom -work xil_defaultlib ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd &#xD;&#xA;# -- Loading package STANDARD&#xD;&#xA;# -- Loading package TEXTIO&#xD;&#xA;# -- Loading package std_logic_1164&#xD;&#xA;# -- Loading package NUMERIC_STD&#xD;&#xA;# -- Compiling entity Conv_ap_fadd_3_full_dsp_32&#xD;&#xA;# -- Compiling architecture Conv_ap_fadd_3_full_dsp_32_arch of Conv_ap_fadd_3_full_dsp_32&#xD;&#xA;# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:07 on Aug 20,2020&#xD;&#xA;# vcom -work xil_defaultlib ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd &#xD;&#xA;# -- Loading package STANDARD&#xD;&#xA;# -- Loading package TEXTIO&#xD;&#xA;# -- Loading package std_logic_1164&#xD;&#xA;# -- Loading package NUMERIC_STD&#xD;&#xA;# -- Compiling entity Conv_ap_fcmp_0_no_dsp_32&#xD;&#xA;# -- Compiling architecture Conv_ap_fcmp_0_no_dsp_32_arch of Conv_ap_fcmp_0_no_dsp_32&#xD;&#xA;# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:07 on Aug 20,2020&#xD;&#xA;# vcom -work xil_defaultlib ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd &#xD;&#xA;# -- Loading package STANDARD&#xD;&#xA;# -- Loading package TEXTIO&#xD;&#xA;# -- Loading package std_logic_1164&#xD;&#xA;# -- Loading package NUMERIC_STD&#xD;&#xA;# -- Compiling entity Conv_ap_fmul_2_max_dsp_32&#xD;&#xA;# -- Compiling architecture Conv_ap_fmul_2_max_dsp_32_arch of Conv_ap_fmul_2_max_dsp_32&#xD;&#xA;# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:07 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work glbl.v &#xD;&#xA;# -- Compiling module glbl&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;glbl&#xD;&#xA;# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:07 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work AESL_axi_master_gmem.v &#xD;&#xA;# -- Compiling module AESL_axi_master_gmem&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_axi_master_gmem&#xD;&#xA;# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:07 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work AESL_axi_slave_AXILiteS.v &#xD;&#xA;# -- Compiling module AESL_axi_slave_AXILiteS&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_axi_slave_AXILiteS&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:01&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv.autotb.v &#xD;&#xA;# -- Compiling module apatb_Conv_top&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;apatb_Conv_top&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv.v &#xD;&#xA;# -- Compiling module Conv&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv_AXILiteS_s_axi.v &#xD;&#xA;# -- Compiling module Conv_AXILiteS_s_axi&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv_AXILiteS_s_axi&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv_fadd_32ns_32bkb.v &#xD;&#xA;# -- Compiling module Conv_fadd_32ns_32bkb&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv_fadd_32ns_32bkb&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv_fcmp_32ns_32dEe.v &#xD;&#xA;# -- Compiling module Conv_fcmp_32ns_32dEe&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv_fcmp_32ns_32dEe&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv_fmul_32ns_32cud.v &#xD;&#xA;# -- Compiling module Conv_fmul_32ns_32cud&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv_fmul_32ns_32cud&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv_gmem_m_axi.v &#xD;&#xA;# -- Compiling module Conv_gmem_m_axi&#xD;&#xA;# -- Compiling module Conv_gmem_m_axi_reg_slice&#xD;&#xA;# -- Compiling module Conv_gmem_m_axi_fifo&#xD;&#xA;# -- Compiling module Conv_gmem_m_axi_buffer&#xD;&#xA;# -- Compiling module Conv_gmem_m_axi_decoder&#xD;&#xA;# -- Compiling module Conv_gmem_m_axi_throttl&#xD;&#xA;# -- Compiling module Conv_gmem_m_axi_read&#xD;&#xA;# -- Compiling module Conv_gmem_m_axi_write&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv_gmem_m_axi&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv_mac_muladd_1hbi.v &#xD;&#xA;# -- Compiling module Conv_mac_muladd_1hbi_DSP48_2&#xD;&#xA;# -- Compiling module Conv_mac_muladd_1hbi&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv_mac_muladd_1hbi&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv_mul_mul_16nsfYi.v &#xD;&#xA;# -- Compiling module Conv_mul_mul_16nsfYi_DSP48_0&#xD;&#xA;# -- Compiling module Conv_mul_mul_16nsfYi&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv_mul_mul_16nsfYi&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv_mul_mul_16nsg8j.v &#xD;&#xA;# -- Compiling module Conv_mul_mul_16nsg8j_DSP48_1&#xD;&#xA;# -- Compiling module Conv_mul_mul_16nsg8j&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv_mul_mul_16nsg8j&#xD;&#xA;# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017&#xD;&#xA;# Start time: 17:50:08 on Aug 20,2020&#xD;&#xA;# vlog -sv -work work Conv_sdiv_19s_9nseOg.v &#xD;&#xA;# -- Compiling module Conv_sdiv_19s_9nseOg_div_u&#xD;&#xA;# -- Compiling module Conv_sdiv_19s_9nseOg_div&#xD;&#xA;# -- Compiling module Conv_sdiv_19s_9nseOg&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;Conv_sdiv_19s_9nseOg&#xD;&#xA;# End time: 17:50:09 on Aug 20,2020, Elapsed time: 0:00:01&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# vsim -debugDB -t 10ps -voptargs=&quot;&quot;+acc&quot;&quot; -L xil_defaultlib -L work -L unisims_ver apatb_Conv_top glbl -suppress 6630 -wlf Conv.wlf &#xD;&#xA;# Start time: 17:50:09 on Aug 20,2020&#xD;&#xA;# ** Note: (vsim-3812) Design is being optimized...&#xD;&#xA;# ** Note: (vsim-8611) Generating debug db.&#xD;&#xA;# ** Note: (vopt-143) Recognized 1 FSM in module &quot;Conv(fast)&quot;.&#xD;&#xA;# ** Note: (vopt-143) Recognized 2 FSMs in module &quot;Conv_AXILiteS_s_axi(fast)&quot;.&#xD;&#xA;# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=35, depth=256, type=RAM at location Conv_gmem_m_axi.v:555&#xD;&#xA;# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=36, depth=256, type=RAM at location Conv_gmem_m_axi.v:555&#xD;&#xA;# ** Note: (vopt-143) Recognized 1 FSM in module &quot;Conv_gmem_m_axi_reg_slice(fast__1)&quot;.&#xD;&#xA;# ** Note: (vopt-143) Recognized 1 FSM in module &quot;Conv_gmem_m_axi_reg_slice(fast)&quot;.&#xD;&#xA;# ** Fatal: Unexpected signal: 11.&#xD;&#xA;###### D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E2.vhd(2298): END OF FILE&#xD;&#xA;# ** Note: D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E2.vhd(2298): Vopt Compiler exiting" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:50:16.383+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_out' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.&#xD;&#xA;   Build using &quot;D:/ProgramData/Xilinx/Vivado/2018.2/msys64/mingw64/bin/g++&quot;&#xD;&#xA;   Compiling main.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling conv_core.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling apatb_Conv.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:49:47.192+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'bias' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2020-08-20T17:49:39.608+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'W' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2020-08-20T17:49:39.594+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_in' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2020-08-20T17:49:39.580+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2545 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address          5 exceed AXI master gmem array depth:          4&#xD;&#xA;$finish called at time : 2675 ns : File &quot;E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v&quot; Line 710&#xD;&#xA;## quit" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:46.083+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2295 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:42.542+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2045 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:42.531+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1795 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:42.517+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:42.504+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd:194]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling module xil_defaultlib.Conv_AXILiteS_s_axi&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_throttl_default&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice(N=64)&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=6...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DEPTH=5,DEP...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_write(NUM_WRITE_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice(N=34)&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_read(NUM_READ_OU...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi(NUM_READ_OUTSTAN...&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.Conv_ap_fadd_3_full_dsp_32 [conv_ap_fadd_3_full_dsp_32_defau...]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fadd_32ns_32bkb&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.Conv_ap_fmul_2_max_dsp_32 [conv_ap_fmul_2_max_dsp_32_defaul...]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fmul_32ns_32cud(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.Conv_ap_fcmp_0_no_dsp_32 [conv_ap_fcmp_0_no_dsp_32_default]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fcmp_32ns_32dEe(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16nsfYi_DSP48_0&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16nsfYi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16nsg8j_DSP48_1&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16nsg8j(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mac_muladd_1hbi_DSP48_2&#xD;&#xA;Compiling module xil_defaultlib.Conv_mac_muladd_1hbi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.Conv&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS&#xD;&#xA;Compiling module xil_defaultlib.apatb_Conv_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot Conv&#xD;&#xA;&#xD;&#xA;****** Webtalk v2018.2 (64-bit)&#xD;&#xA;  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018&#xD;&#xA;  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018&#xD;&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/xsim.dir/Conv/webtalk/xsim_webtalk.tcl -notrace" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:39.929+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:33.029+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:33.009+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd:195]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:32.981+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:32.158+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:32.148+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.982+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.970+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.953+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.940+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.925+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.913+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.903+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.893+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.879+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.869+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.859+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd:195]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:31.022+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.811+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.802+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.229+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.218+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.204+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.193+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.183+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.169+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.149+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.138+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.089+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:28.030+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:27.953+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:27.943+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:27.737+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:27.160+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:24.988+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_out' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.&#xD;&#xA;   Build using &quot;D:/ProgramData/Xilinx/Vivado/2018.2/msys64/mingw64/bin/g++&quot;&#xD;&#xA;   Compiling main.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling conv_core.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling apatb_Conv.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="conv_core" solutionName="solution1" date="2020-08-20T17:46:04.725+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'bias' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2020-08-20T17:45:57.303+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'W' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2020-08-20T17:45:57.293+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_in' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2020-08-20T17:45:57.283+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'Conv_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="conv_core" solutionName="solution1" date="2020-08-20T17:50:55.053+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
