module _register3_r (clk,reset_n, d, q);

	input clk, reset_n;
	input [2:0] d;
	output [2:0] q;
	
	
	_dff_r u0 (clk,reset_n,d[0],q[0]);
	
	_dff_r u1 (clk,reset_n,d[1],q[1]);
	
	_dff_r u2 (clk,reset_n,d[2],q[2]);
	
endmodule

