Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Apr  6 17:30:08 2025
| Host         : pippin.ifi.uio.no running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.255        0.000                      0                  284        0.179        0.000                      0                  284        4.020        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.255        0.000                      0                  284        0.179        0.000                      0                  284        4.020        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 DUT_seg7ctrl/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_seg7ctrl/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.297ns (24.058%)  route 4.094ns (75.942%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.835     5.597    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  DUT_seg7ctrl/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.478     6.075 r  DUT_seg7ctrl/counter_reg[2]/Q
                         net (fo=2, routed)           1.019     7.094    DUT_seg7ctrl/counter[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.295     7.389 f  DUT_seg7ctrl/counter[20]_i_6/O
                         net (fo=1, routed)           0.303     7.692    DUT_seg7ctrl/counter[20]_i_6_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     7.816 r  DUT_seg7ctrl/counter[20]_i_5/O
                         net (fo=1, routed)           0.491     8.307    DUT_seg7ctrl/counter[20]_i_5_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  DUT_seg7ctrl/counter[20]_i_3/O
                         net (fo=1, routed)           0.490     8.921    DUT_seg7ctrl/counter[20]_i_3_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.045 r  DUT_seg7ctrl/counter[20]_i_2/O
                         net (fo=21, routed)          1.380    10.425    DUT_seg7ctrl/counter[20]_i_2_n_0
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.152    10.577 r  DUT_seg7ctrl/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.411    10.989    DUT_seg7ctrl/counter[0]_i_1__0_n_0
    SLICE_X1Y6           FDCE                                         r  DUT_seg7ctrl/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.656    15.139    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  DUT_seg7ctrl/counter_reg[0]/C
                         clock pessimism              0.436    15.575    
                         clock uncertainty           -0.035    15.540    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)       -0.296    15.244    DUT_seg7ctrl/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/rcount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.466ns (43.207%)  route 3.241ns (56.793%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.593ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.831     5.593    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     6.111 f  DUT_velocity_reader/rcount_reg[16]/Q
                         net (fo=8, routed)           0.877     6.988    DUT_velocity_reader/rcount_reg[16]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     7.112 r  DUT_velocity_reader/rcount[12]_i_6/O
                         net (fo=2, routed)           0.645     7.757    DUT_velocity_reader/rcount[12]_i_6_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.881 r  DUT_velocity_reader/rcount[0]_i_11/O
                         net (fo=7, routed)           0.540     8.422    DUT_velocity_reader/rcount[0]_i_11_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  DUT_velocity_reader/rcount[0]_i_7/O
                         net (fo=2, routed)           0.694     9.239    DUT_velocity_reader/rcount[0]_i_7_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I0_O)        0.150     9.389 r  DUT_velocity_reader/rcount[0]_i_2/O
                         net (fo=1, routed)           0.485     9.875    DUT_velocity_reader/rcount[0]_i_2_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    10.627 r  DUT_velocity_reader/rcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.627    DUT_velocity_reader/rcount_reg[0]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.744 r  DUT_velocity_reader/rcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.744    DUT_velocity_reader/rcount_reg[4]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.861 r  DUT_velocity_reader/rcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.861    DUT_velocity_reader/rcount_reg[8]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  DUT_velocity_reader/rcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    DUT_velocity_reader/rcount_reg[12]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.301 r  DUT_velocity_reader/rcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.301    DUT_velocity_reader/rcount_reg[16]_i_1_n_6
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.652    15.135    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[17]/C
                         clock pessimism              0.458    15.593    
                         clock uncertainty           -0.035    15.558    
    SLICE_X6Y11          FDCE (Setup_fdce_C_D)        0.109    15.667    DUT_velocity_reader/rcount_reg[17]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/rcount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 2.458ns (43.127%)  route 3.241ns (56.873%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.593ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.831     5.593    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     6.111 f  DUT_velocity_reader/rcount_reg[16]/Q
                         net (fo=8, routed)           0.877     6.988    DUT_velocity_reader/rcount_reg[16]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     7.112 r  DUT_velocity_reader/rcount[12]_i_6/O
                         net (fo=2, routed)           0.645     7.757    DUT_velocity_reader/rcount[12]_i_6_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.881 r  DUT_velocity_reader/rcount[0]_i_11/O
                         net (fo=7, routed)           0.540     8.422    DUT_velocity_reader/rcount[0]_i_11_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  DUT_velocity_reader/rcount[0]_i_7/O
                         net (fo=2, routed)           0.694     9.239    DUT_velocity_reader/rcount[0]_i_7_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I0_O)        0.150     9.389 r  DUT_velocity_reader/rcount[0]_i_2/O
                         net (fo=1, routed)           0.485     9.875    DUT_velocity_reader/rcount[0]_i_2_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    10.627 r  DUT_velocity_reader/rcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.627    DUT_velocity_reader/rcount_reg[0]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.744 r  DUT_velocity_reader/rcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.744    DUT_velocity_reader/rcount_reg[4]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.861 r  DUT_velocity_reader/rcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.861    DUT_velocity_reader/rcount_reg[8]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  DUT_velocity_reader/rcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    DUT_velocity_reader/rcount_reg[12]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.293 r  DUT_velocity_reader/rcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.293    DUT_velocity_reader/rcount_reg[16]_i_1_n_4
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.652    15.135    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[19]/C
                         clock pessimism              0.458    15.593    
                         clock uncertainty           -0.035    15.558    
    SLICE_X6Y11          FDCE (Setup_fdce_C_D)        0.109    15.667    DUT_velocity_reader/rcount_reg[19]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 1.870ns (33.580%)  route 3.699ns (66.420%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  DUT_velocity_reader/rcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.518     6.112 r  DUT_velocity_reader/rcount_reg[15]/Q
                         net (fo=5, routed)           0.982     7.095    DUT_velocity_reader/rcount_reg[15]
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.219 r  DUT_velocity_reader/rcount[12]_i_7/O
                         net (fo=4, routed)           0.318     7.537    DUT_velocity_reader/rcount[12]_i_7_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.124     7.661 r  DUT_velocity_reader/rcount[0]_i_8/O
                         net (fo=13, routed)          0.700     8.360    DUT_velocity_reader/rcount[0]_i_8_n_0
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.484 r  DUT_velocity_reader/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.403     8.887    DUT_velocity_reader/moving_sum[11]_i_5_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124     9.011 f  DUT_velocity_reader/moving_sum[11]_i_2/O
                         net (fo=60, routed)          0.776     9.787    DUT_velocity_reader/ten_ms_pulse
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.124     9.911 r  DUT_velocity_reader/i__carry_i_2/O
                         net (fo=1, routed)           0.520    10.431    DUT_velocity_reader/i__carry_i_2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.829 r  DUT_velocity_reader/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.829    DUT_velocity_reader/_inferred__0/i__carry_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.163 r  DUT_velocity_reader/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    11.163    DUT_velocity_reader/_inferred__0/i__carry__0_n_6
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.650    15.133    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[5]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.062    15.593    DUT_velocity_reader/pos_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/rcount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 2.382ns (42.359%)  route 3.241ns (57.641%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.593ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.831     5.593    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     6.111 f  DUT_velocity_reader/rcount_reg[16]/Q
                         net (fo=8, routed)           0.877     6.988    DUT_velocity_reader/rcount_reg[16]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     7.112 r  DUT_velocity_reader/rcount[12]_i_6/O
                         net (fo=2, routed)           0.645     7.757    DUT_velocity_reader/rcount[12]_i_6_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.881 r  DUT_velocity_reader/rcount[0]_i_11/O
                         net (fo=7, routed)           0.540     8.422    DUT_velocity_reader/rcount[0]_i_11_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  DUT_velocity_reader/rcount[0]_i_7/O
                         net (fo=2, routed)           0.694     9.239    DUT_velocity_reader/rcount[0]_i_7_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I0_O)        0.150     9.389 r  DUT_velocity_reader/rcount[0]_i_2/O
                         net (fo=1, routed)           0.485     9.875    DUT_velocity_reader/rcount[0]_i_2_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    10.627 r  DUT_velocity_reader/rcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.627    DUT_velocity_reader/rcount_reg[0]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.744 r  DUT_velocity_reader/rcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.744    DUT_velocity_reader/rcount_reg[4]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.861 r  DUT_velocity_reader/rcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.861    DUT_velocity_reader/rcount_reg[8]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  DUT_velocity_reader/rcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    DUT_velocity_reader/rcount_reg[12]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.217 r  DUT_velocity_reader/rcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.217    DUT_velocity_reader/rcount_reg[16]_i_1_n_5
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.652    15.135    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[18]/C
                         clock pessimism              0.458    15.593    
                         clock uncertainty           -0.035    15.558    
    SLICE_X6Y11          FDCE (Setup_fdce_C_D)        0.109    15.667    DUT_velocity_reader/rcount_reg[18]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 1.849ns (33.329%)  route 3.699ns (66.671%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  DUT_velocity_reader/rcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.518     6.112 r  DUT_velocity_reader/rcount_reg[15]/Q
                         net (fo=5, routed)           0.982     7.095    DUT_velocity_reader/rcount_reg[15]
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.219 r  DUT_velocity_reader/rcount[12]_i_7/O
                         net (fo=4, routed)           0.318     7.537    DUT_velocity_reader/rcount[12]_i_7_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.124     7.661 r  DUT_velocity_reader/rcount[0]_i_8/O
                         net (fo=13, routed)          0.700     8.360    DUT_velocity_reader/rcount[0]_i_8_n_0
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.484 r  DUT_velocity_reader/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.403     8.887    DUT_velocity_reader/moving_sum[11]_i_5_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124     9.011 f  DUT_velocity_reader/moving_sum[11]_i_2/O
                         net (fo=60, routed)          0.776     9.787    DUT_velocity_reader/ten_ms_pulse
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.124     9.911 r  DUT_velocity_reader/i__carry_i_2/O
                         net (fo=1, routed)           0.520    10.431    DUT_velocity_reader/i__carry_i_2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.829 r  DUT_velocity_reader/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.829    DUT_velocity_reader/_inferred__0/i__carry_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.142 r  DUT_velocity_reader/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    11.142    DUT_velocity_reader/_inferred__0/i__carry__0_n_4
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.650    15.133    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[7]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.062    15.593    DUT_velocity_reader/pos_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/rcount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.349ns (42.018%)  route 3.241ns (57.982%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.593ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.831     5.593    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     6.111 f  DUT_velocity_reader/rcount_reg[16]/Q
                         net (fo=8, routed)           0.877     6.988    DUT_velocity_reader/rcount_reg[16]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     7.112 r  DUT_velocity_reader/rcount[12]_i_6/O
                         net (fo=2, routed)           0.645     7.757    DUT_velocity_reader/rcount[12]_i_6_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.881 r  DUT_velocity_reader/rcount[0]_i_11/O
                         net (fo=7, routed)           0.540     8.422    DUT_velocity_reader/rcount[0]_i_11_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  DUT_velocity_reader/rcount[0]_i_7/O
                         net (fo=2, routed)           0.694     9.239    DUT_velocity_reader/rcount[0]_i_7_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I0_O)        0.150     9.389 r  DUT_velocity_reader/rcount[0]_i_2/O
                         net (fo=1, routed)           0.485     9.875    DUT_velocity_reader/rcount[0]_i_2_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    10.627 r  DUT_velocity_reader/rcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.627    DUT_velocity_reader/rcount_reg[0]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.744 r  DUT_velocity_reader/rcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.744    DUT_velocity_reader/rcount_reg[4]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.861 r  DUT_velocity_reader/rcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.861    DUT_velocity_reader/rcount_reg[8]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.184 r  DUT_velocity_reader/rcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.184    DUT_velocity_reader/rcount_reg[12]_i_1_n_6
    SLICE_X6Y10          FDCE                                         r  DUT_velocity_reader/rcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.653    15.136    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  DUT_velocity_reader/rcount_reg[13]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)        0.109    15.643    DUT_velocity_reader/rcount_reg[13]
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/rcount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 2.341ns (41.935%)  route 3.241ns (58.065%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.593ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.831     5.593    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     6.111 f  DUT_velocity_reader/rcount_reg[16]/Q
                         net (fo=8, routed)           0.877     6.988    DUT_velocity_reader/rcount_reg[16]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     7.112 r  DUT_velocity_reader/rcount[12]_i_6/O
                         net (fo=2, routed)           0.645     7.757    DUT_velocity_reader/rcount[12]_i_6_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.881 r  DUT_velocity_reader/rcount[0]_i_11/O
                         net (fo=7, routed)           0.540     8.422    DUT_velocity_reader/rcount[0]_i_11_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  DUT_velocity_reader/rcount[0]_i_7/O
                         net (fo=2, routed)           0.694     9.239    DUT_velocity_reader/rcount[0]_i_7_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I0_O)        0.150     9.389 r  DUT_velocity_reader/rcount[0]_i_2/O
                         net (fo=1, routed)           0.485     9.875    DUT_velocity_reader/rcount[0]_i_2_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    10.627 r  DUT_velocity_reader/rcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.627    DUT_velocity_reader/rcount_reg[0]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.744 r  DUT_velocity_reader/rcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.744    DUT_velocity_reader/rcount_reg[4]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.861 r  DUT_velocity_reader/rcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.861    DUT_velocity_reader/rcount_reg[8]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.176 r  DUT_velocity_reader/rcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.176    DUT_velocity_reader/rcount_reg[12]_i_1_n_4
    SLICE_X6Y10          FDCE                                         r  DUT_velocity_reader/rcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.653    15.136    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  DUT_velocity_reader/rcount_reg[15]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)        0.109    15.643    DUT_velocity_reader/rcount_reg[15]
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/rcount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.362ns (42.153%)  route 3.241ns (57.847%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.593ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.831     5.593    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     6.111 f  DUT_velocity_reader/rcount_reg[16]/Q
                         net (fo=8, routed)           0.877     6.988    DUT_velocity_reader/rcount_reg[16]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     7.112 r  DUT_velocity_reader/rcount[12]_i_6/O
                         net (fo=2, routed)           0.645     7.757    DUT_velocity_reader/rcount[12]_i_6_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.881 r  DUT_velocity_reader/rcount[0]_i_11/O
                         net (fo=7, routed)           0.540     8.422    DUT_velocity_reader/rcount[0]_i_11_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  DUT_velocity_reader/rcount[0]_i_7/O
                         net (fo=2, routed)           0.694     9.239    DUT_velocity_reader/rcount[0]_i_7_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I0_O)        0.150     9.389 r  DUT_velocity_reader/rcount[0]_i_2/O
                         net (fo=1, routed)           0.485     9.875    DUT_velocity_reader/rcount[0]_i_2_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    10.627 r  DUT_velocity_reader/rcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.627    DUT_velocity_reader/rcount_reg[0]_i_1_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.744 r  DUT_velocity_reader/rcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.744    DUT_velocity_reader/rcount_reg[4]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.861 r  DUT_velocity_reader/rcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.861    DUT_velocity_reader/rcount_reg[8]_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.978 r  DUT_velocity_reader/rcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    DUT_velocity_reader/rcount_reg[12]_i_1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.197 r  DUT_velocity_reader/rcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.197    DUT_velocity_reader/rcount_reg[16]_i_1_n_7
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.652    15.135    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  DUT_velocity_reader/rcount_reg[16]/C
                         clock pessimism              0.458    15.593    
                         clock uncertainty           -0.035    15.558    
    SLICE_X6Y11          FDCE (Setup_fdce_C_D)        0.109    15.667    DUT_velocity_reader/rcount_reg[16]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.775ns (32.427%)  route 3.699ns (67.573%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  DUT_velocity_reader/rcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.518     6.112 r  DUT_velocity_reader/rcount_reg[15]/Q
                         net (fo=5, routed)           0.982     7.095    DUT_velocity_reader/rcount_reg[15]
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.219 r  DUT_velocity_reader/rcount[12]_i_7/O
                         net (fo=4, routed)           0.318     7.537    DUT_velocity_reader/rcount[12]_i_7_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.124     7.661 r  DUT_velocity_reader/rcount[0]_i_8/O
                         net (fo=13, routed)          0.700     8.360    DUT_velocity_reader/rcount[0]_i_8_n_0
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.124     8.484 r  DUT_velocity_reader/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.403     8.887    DUT_velocity_reader/moving_sum[11]_i_5_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124     9.011 f  DUT_velocity_reader/moving_sum[11]_i_2/O
                         net (fo=60, routed)          0.776     9.787    DUT_velocity_reader/ten_ms_pulse
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.124     9.911 r  DUT_velocity_reader/i__carry_i_2/O
                         net (fo=1, routed)           0.520    10.431    DUT_velocity_reader/i__carry_i_2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.829 r  DUT_velocity_reader/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.829    DUT_velocity_reader/_inferred__0/i__carry_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.068 r  DUT_velocity_reader/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    11.068    DUT_velocity_reader/_inferred__0/i__carry__0_n_5
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.650    15.133    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[6]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.062    15.593    DUT_velocity_reader/pos_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  4.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[7][5]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.490%)  route 0.169ns (54.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  DUT_velocity_reader/pos_count_reg[5]/Q
                         net (fo=11, routed)          0.169     1.876    DUT_velocity_reader/pos_count[5]
    SLICE_X6Y12          SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][5]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.888     2.082    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y12          SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][5]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.582    
    SLICE_X6Y12          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.697    DUT_velocity_reader/pos_shift_reg[7][5]_srl8_DUT_velocity_reader_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.908%)  route 0.180ns (56.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  DUT_velocity_reader/pos_count_reg[4]/Q
                         net (fo=11, routed)          0.180     1.887    DUT_velocity_reader/pos_count[4]
    SLICE_X6Y12          SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.888     2.082    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y12          SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.582    
    SLICE_X6Y12          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.699    DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[7][7]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.339%)  route 0.177ns (55.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  DUT_velocity_reader/pos_count_reg[7]/Q
                         net (fo=10, routed)          0.177     1.884    DUT_velocity_reader/pos_count[7]
    SLICE_X4Y13          SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][7]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.887     2.081    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y13          SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][7]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.502     1.579    
    SLICE_X4Y13          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.694    DUT_velocity_reader/pos_shift_reg[7][7]_srl8_DUT_velocity_reader_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[7][6]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.819%)  route 0.181ns (56.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  DUT_velocity_reader/pos_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  DUT_velocity_reader/pos_count_reg[6]/Q
                         net (fo=10, routed)          0.181     1.888    DUT_velocity_reader/pos_count[6]
    SLICE_X4Y13          SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][6]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.887     2.081    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y13          SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][6]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.502     1.579    
    SLICE_X4Y13          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.696    DUT_velocity_reader/pos_shift_reg[7][6]_srl8_DUT_velocity_reader_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 DUT_input_synchronizer/SA_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.062%)  route 0.154ns (44.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_input_synchronizer/mclk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  DUT_input_synchronizer/SA_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 f  DUT_input_synchronizer/SA_synch_reg/Q
                         net (fo=5, routed)           0.154     1.861    DUT_quadrature_decoder/SA_synch_sig
    SLICE_X7Y12          LUT5 (Prop_lut5_I3_O)        0.048     1.909 r  DUT_quadrature_decoder/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    DUT_quadrature_decoder/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X7Y12          FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.888     2.082    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.500     1.582    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.107     1.689    DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DUT_self_test_module/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_self_test_module/duty_cycle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.551%)  route 0.189ns (50.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.614     1.561    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  DUT_self_test_module/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  DUT_self_test_module/en_reg/Q
                         net (fo=6, routed)           0.189     1.891    DUT_self_test_module/en_reg_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I2_O)        0.045     1.936 r  DUT_self_test_module/duty_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    DUT_self_test_module/duty_cycle[0]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  DUT_self_test_module/duty_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.881     2.075    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  DUT_self_test_module/duty_cycle_reg[0]/C
                         clock pessimism             -0.480     1.595    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.120     1.715    DUT_self_test_module/duty_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 DUT_input_synchronizer/SA_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.033%)  route 0.155ns (44.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_input_synchronizer/mclk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  DUT_input_synchronizer/SA_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  DUT_input_synchronizer/SA_synch_reg/Q
                         net (fo=5, routed)           0.155     1.862    DUT_quadrature_decoder/SA_synch_sig
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.049     1.911 r  DUT_quadrature_decoder/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    DUT_quadrature_decoder/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X7Y12          FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.888     2.082    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.500     1.582    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.104     1.686    DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 DUT_input_synchronizer/SA_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_input_synchronizer/mclk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  DUT_input_synchronizer/SA_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  DUT_input_synchronizer/SA_synch_reg/Q
                         net (fo=5, routed)           0.154     1.861    DUT_quadrature_decoder/SA_synch_sig
    SLICE_X7Y12          LUT5 (Prop_lut5_I3_O)        0.045     1.906 r  DUT_quadrature_decoder/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    DUT_quadrature_decoder/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X7Y12          FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.888     2.082    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.500     1.582    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.091     1.673    DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_shift_reg[8][7]_DUT_velocity_reader_pos_shift_reg_c_7/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[9][7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.250ns (62.441%)  route 0.150ns (37.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  DUT_velocity_reader/pos_shift_reg[8][7]_DUT_velocity_reader_pos_shift_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.148     1.714 r  DUT_velocity_reader/pos_shift_reg[8][7]_DUT_velocity_reader_pos_shift_reg_c_7/Q
                         net (fo=1, routed)           0.150     1.864    DUT_velocity_reader/pos_shift_reg[8][7]_DUT_velocity_reader_pos_shift_reg_c_7_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.102     1.966 r  DUT_velocity_reader/pos_shift_reg_gate/O
                         net (fo=1, routed)           0.000     1.966    DUT_velocity_reader/pos_shift_reg_gate_n_0
    SLICE_X2Y13          FDCE                                         r  DUT_velocity_reader/pos_shift_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.888     2.082    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  DUT_velocity_reader/pos_shift_reg[9][7]/C
                         clock pessimism             -0.480     1.602    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.131     1.733    DUT_velocity_reader/pos_shift_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_shift_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  DUT_velocity_reader/pos_shift_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.730 r  DUT_velocity_reader/pos_shift_reg_c_2/Q
                         net (fo=1, routed)           0.163     1.893    DUT_velocity_reader/pos_shift_reg_c_2_n_0
    SLICE_X6Y15          FDCE                                         r  DUT_velocity_reader/pos_shift_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.886     2.080    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  DUT_velocity_reader/pos_shift_reg_c_3/C
                         clock pessimism             -0.514     1.566    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.090     1.656    DUT_velocity_reader/pos_shift_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y13    DUT_input_synchronizer/SA_synch_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y13    DUT_input_synchronizer/SB_synch_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y14    DUT_input_synchronizer/ffa_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y14    DUT_input_synchronizer/ffb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y25    DUT_output_sync/dir_synch_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y24    DUT_output_sync/en_synch_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y24    DUT_pulse_width_modulator/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y24    DUT_pulse_width_modulator/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y19    DUT_pulse_width_modulator/counter_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y12    DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y12    DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y10    DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y12    DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y12    DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.025ns  (logic 6.323ns (48.546%)  route 6.702ns (51.454%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     6.050 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=5, routed)           1.128     7.178    DUT_velocity_reader/moving_sum[2]
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.302 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.302    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.835 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.835    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  DUT_velocity_reader/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.952    DUT_velocity_reader/velocity1_carry_i_9_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.191 f  DUT_velocity_reader/velocity1_carry_i_8/O[2]
                         net (fo=2, routed)           0.816     9.007    DUT_velocity_reader/velocity3[11]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.301     9.308 r  DUT_velocity_reader/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.308    DUT_velocity_reader/velocity1_carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.709 f  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=16, routed)          1.313    11.022    DUT_velocity_reader/velocity1
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.152    11.174 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.960    12.134    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.326    12.460 r  DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.817    13.277    DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_6_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.401 r  DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668    15.069    abcdefg_out_OBUF[0]
    AB7                  OBUF (Prop_obuf_I_O)         3.550    18.619 r  abcdefg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.619    abcdefg_out[0]
    AB7                                                               r  abcdefg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.807ns  (logic 6.263ns (48.906%)  route 6.543ns (51.094%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     6.050 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=5, routed)           1.128     7.178    DUT_velocity_reader/moving_sum[2]
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.302 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.302    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.835 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.835    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  DUT_velocity_reader/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.952    DUT_velocity_reader/velocity1_carry_i_9_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.191 f  DUT_velocity_reader/velocity1_carry_i_8/O[2]
                         net (fo=2, routed)           0.816     9.007    DUT_velocity_reader/velocity3[11]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.301     9.308 r  DUT_velocity_reader/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.308    DUT_velocity_reader/velocity1_carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.709 f  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=16, routed)          0.938    10.647    DUT_velocity_reader/velocity1
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.150    10.797 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.827    11.624    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_15_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I1_O)        0.328    11.952 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.812    12.764    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I3_O)        0.124    12.888 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.022    14.911    abcdefg_out_OBUF[6]
    V5                   OBUF (Prop_obuf_I_O)         3.490    18.401 r  abcdefg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.401    abcdefg_out[6]
    V5                                                                r  abcdefg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.733ns  (logic 6.077ns (47.725%)  route 6.656ns (52.275%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     6.050 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=5, routed)           1.128     7.178    DUT_velocity_reader/moving_sum[2]
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.302 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.302    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.835 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.835    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  DUT_velocity_reader/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.952    DUT_velocity_reader/velocity1_carry_i_9_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.191 f  DUT_velocity_reader/velocity1_carry_i_8/O[2]
                         net (fo=2, routed)           0.816     9.007    DUT_velocity_reader/velocity3[11]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.301     9.308 r  DUT_velocity_reader/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.308    DUT_velocity_reader/velocity1_carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.709 f  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=16, routed)          1.598    11.307    DUT_velocity_reader/velocity1
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.124    11.431 r  DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.419    11.850    DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_11_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.974 r  DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.884    12.858    DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.982 r  DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.812    14.793    abcdefg_out_OBUF[3]
    AA4                  OBUF (Prop_obuf_I_O)         3.534    18.327 r  abcdefg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.327    abcdefg_out[3]
    AA4                                                               r  abcdefg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.581ns  (logic 6.314ns (50.191%)  route 6.266ns (49.809%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     6.050 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=5, routed)           1.128     7.178    DUT_velocity_reader/moving_sum[2]
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.302 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.302    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.835 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.835    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  DUT_velocity_reader/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.952    DUT_velocity_reader/velocity1_carry_i_9_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.191 f  DUT_velocity_reader/velocity1_carry_i_8/O[2]
                         net (fo=2, routed)           0.816     9.007    DUT_velocity_reader/velocity3[11]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.301     9.308 r  DUT_velocity_reader/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.308    DUT_velocity_reader/velocity1_carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.709 f  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=16, routed)          1.313    11.022    DUT_velocity_reader/velocity1
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.152    11.174 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.342    11.516    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.326    11.842 r  DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.831    12.673    DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_6_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124    12.797 r  DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.837    14.634    abcdefg_out_OBUF[1]
    AB6                  OBUF (Prop_obuf_I_O)         3.541    18.175 r  abcdefg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.175    abcdefg_out[1]
    AB6                                                               r  abcdefg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.304ns  (logic 6.167ns (50.124%)  route 6.137ns (49.876%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     6.050 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=5, routed)           1.128     7.178    DUT_velocity_reader/moving_sum[2]
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.302 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.302    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.835 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.835    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  DUT_velocity_reader/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.952    DUT_velocity_reader/velocity1_carry_i_9_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.191 f  DUT_velocity_reader/velocity1_carry_i_8/O[2]
                         net (fo=2, routed)           0.816     9.007    DUT_velocity_reader/velocity3[11]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.301     9.308 r  DUT_velocity_reader/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.308    DUT_velocity_reader/velocity1_carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.709 r  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=16, routed)          1.366    11.075    DUT_velocity_reader/velocity1
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.150    11.225 r  DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.156    12.382    DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.332    12.714 r  DUT_velocity_reader/abcdefg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671    14.384    abcdefg_out_OBUF[2]
    Y4                   OBUF (Prop_obuf_I_O)         3.514    17.899 r  abcdefg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.899    abcdefg_out[2]
    Y4                                                                r  abcdefg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.142ns  (logic 5.914ns (48.712%)  route 6.227ns (51.288%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     6.050 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=5, routed)           1.128     7.178    DUT_velocity_reader/moving_sum[2]
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.302 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.302    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.835 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.835    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  DUT_velocity_reader/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.952    DUT_velocity_reader/velocity1_carry_i_9_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.191 f  DUT_velocity_reader/velocity1_carry_i_8/O[2]
                         net (fo=2, routed)           0.816     9.007    DUT_velocity_reader/velocity3[11]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.301     9.308 r  DUT_velocity_reader/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.308    DUT_velocity_reader/velocity1_carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.709 r  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=16, routed)          1.411    11.120    DUT_velocity_reader/velocity1
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.244 r  DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.648    11.892    DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.124    12.016 r  DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.224    14.241    abcdefg_out_OBUF[5]
    W7                   OBUF (Prop_obuf_I_O)         3.495    17.736 r  abcdefg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.736    abcdefg_out[5]
    W7                                                                r  abcdefg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.760ns  (logic 5.911ns (50.261%)  route 5.849ns (49.739%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.832     5.594    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     6.050 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=5, routed)           1.128     7.178    DUT_velocity_reader/moving_sum[2]
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     7.302 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.302    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.835 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.835    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  DUT_velocity_reader/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.952    DUT_velocity_reader/velocity1_carry_i_9_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.191 f  DUT_velocity_reader/velocity1_carry_i_8/O[2]
                         net (fo=2, routed)           0.816     9.007    DUT_velocity_reader/velocity3[11]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.301     9.308 r  DUT_velocity_reader/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.308    DUT_velocity_reader/velocity1_carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.709 r  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=16, routed)          1.313    11.022    DUT_velocity_reader/velocity1
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.146 r  DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.670    11.817    DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_5_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.124    11.941 r  DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.922    13.863    abcdefg_out_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         3.492    17.355 r  abcdefg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.355    abcdefg_out[4]
    V7                                                                r  abcdefg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_output_sync/en_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_synch_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 4.116ns (63.910%)  route 2.324ns (36.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.815     5.577    DUT_output_sync/mclk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  DUT_output_sync/en_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     6.033 r  DUT_output_sync/en_synch_reg/Q
                         net (fo=1, routed)           2.324     8.358    en_synch_out_OBUF
    W11                  OBUF (Prop_obuf_I_O)         3.660    12.018 r  en_synch_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.018    en_synch_out
    W11                                                               r  en_synch_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_output_sync/dir_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dir_synch_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 4.182ns (66.610%)  route 2.097ns (33.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.815     5.577    DUT_output_sync/mclk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  DUT_output_sync/dir_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     6.033 r  DUT_output_sync/dir_synch_reg/Q
                         net (fo=1, routed)           2.097     8.130    dir_synch_out_OBUF
    W12                  OBUF (Prop_obuf_I_O)         3.726    11.856 r  dir_synch_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.856    dir_synch_out
    W12                                                               r  dir_synch_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_seg7ctrl/c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.940ns  (logic 4.012ns (67.551%)  route 1.927ns (32.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.830     5.592    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  DUT_seg7ctrl/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     6.110 r  DUT_seg7ctrl/c_reg_reg/Q
                         net (fo=36, routed)          1.927     8.038    c_out_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.494    11.532 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.532    c_out
    V4                                                                r  c_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT_seg7ctrl/c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.360ns (73.572%)  route 0.488ns (26.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  DUT_seg7ctrl/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.164     1.730 r  DUT_seg7ctrl/c_reg_reg/Q
                         net (fo=36, routed)          0.488     2.218    c_out_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.196     3.414 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.414    c_out
    V4                                                                r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_output_sync/dir_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dir_synch_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.566ns (75.346%)  route 0.513ns (24.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.610     1.557    DUT_output_sync/mclk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  DUT_output_sync/dir_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  DUT_output_sync/dir_synch_reg/Q
                         net (fo=1, routed)           0.513     2.210    dir_synch_out_OBUF
    W12                  OBUF (Prop_obuf_I_O)         1.425     3.636 r  dir_synch_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.636    dir_synch_out
    W12                                                               r  dir_synch_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_output_sync/en_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_synch_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.500ns (70.519%)  route 0.627ns (29.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.610     1.557    DUT_output_sync/mclk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  DUT_output_sync/en_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  DUT_output_sync/en_synch_reg/Q
                         net (fo=1, routed)           0.627     2.325    en_synch_out_OBUF
    W11                  OBUF (Prop_obuf_I_O)         1.359     3.685 r  en_synch_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.685    en_synch_out
    W11                                                               r  en_synch_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.446ns (66.978%)  route 0.713ns (33.022%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  DUT_velocity_reader/moving_sum_reg[11]/Q
                         net (fo=44, routed)          0.236     1.943    DUT_velocity_reader/Q[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.988 r  DUT_velocity_reader/abcdefg_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.128    DUT_velocity_reader/abcdefg_out_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.045     2.173 r  DUT_velocity_reader/abcdefg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.510    abcdefg_out_OBUF[2]
    Y4                   OBUF (Prop_obuf_I_O)         1.215     3.725 r  abcdefg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.725    abcdefg_out[2]
    Y4                                                                r  abcdefg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.466ns (67.230%)  route 0.714ns (32.770%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  DUT_velocity_reader/moving_sum_reg[11]/Q
                         net (fo=44, routed)          0.209     1.915    DUT_velocity_reader/Q[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.108     2.068    DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.045     2.113 r  DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.511    abcdefg_out_OBUF[3]
    AA4                  OBUF (Prop_obuf_I_O)         1.235     3.746 r  abcdefg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.746    abcdefg_out[3]
    AA4                                                               r  abcdefg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.424ns (64.764%)  route 0.775ns (35.236%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.707 r  DUT_velocity_reader/moving_sum_reg[11]/Q
                         net (fo=44, routed)          0.276     1.982    DUT_velocity_reader/Q[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.045     2.027 r  DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.052     2.079    DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.045     2.124 r  DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.572    abcdefg_out_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         1.193     3.765 r  abcdefg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.765    abcdefg_out[4]
    V7                                                                r  abcdefg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.423ns (62.565%)  route 0.851ns (37.435%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.619     1.566    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.707 f  DUT_velocity_reader/moving_sum_reg[9]/Q
                         net (fo=13, routed)          0.331     2.038    DUT_velocity_reader/moving_sum[9]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.045     2.083 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.052     2.135    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I2_O)        0.045     2.180 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.468     2.648    abcdefg_out_OBUF[6]
    V5                   OBUF (Prop_obuf_I_O)         1.192     3.840 r  abcdefg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.840    abcdefg_out[6]
    V5                                                                r  abcdefg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.482ns (64.736%)  route 0.807ns (35.264%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.620     1.567    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.708 r  DUT_velocity_reader/moving_sum_reg[4]/Q
                         net (fo=17, routed)          0.363     2.071    DUT_velocity_reader/moving_sum[4]
    SLICE_X3Y14          LUT6 (Prop_lut6_I4_O)        0.045     2.116 r  DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.125     2.241    DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.045     2.286 r  DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.605    abcdefg_out_OBUF[0]
    AB7                  OBUF (Prop_obuf_I_O)         1.251     3.856 r  abcdefg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.856    abcdefg_out[0]
    AB7                                                               r  abcdefg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.473ns (60.731%)  route 0.953ns (39.269%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.620     1.567    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.708 f  DUT_velocity_reader/moving_sum_reg[6]/Q
                         net (fo=13, routed)          0.426     2.134    DUT_velocity_reader/moving_sum[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.045     2.179 r  DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.122     2.301    DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I3_O)        0.045     2.346 r  DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.750    abcdefg_out_OBUF[1]
    AB6                  OBUF (Prop_obuf_I_O)         1.242     3.993 r  abcdefg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.993    abcdefg_out[1]
    AB6                                                               r  abcdefg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.428ns (54.632%)  route 1.186ns (45.368%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.620     1.567    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  DUT_velocity_reader/moving_sum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.708 r  DUT_velocity_reader/moving_sum_reg[5]/Q
                         net (fo=18, routed)          0.355     2.063    DUT_velocity_reader/moving_sum[5]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.045     2.108 r  DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.282     2.389    DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.045     2.434 r  DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.549     2.983    abcdefg_out_OBUF[5]
    W7                   OBUF (Prop_obuf_I_O)         1.197     4.180 r  abcdefg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.180    abcdefg_out[5]
    W7                                                                r  abcdefg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.534ns  (logic 1.459ns (17.101%)  route 7.075ns (82.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         7.075     8.534    DUT_seg7ctrl/reset_IBUF
    SLICE_X1Y6           FDCE                                         f  DUT_seg7ctrl/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.656     5.139    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  DUT_seg7ctrl/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.534ns  (logic 1.459ns (17.101%)  route 7.075ns (82.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         7.075     8.534    DUT_seg7ctrl/reset_IBUF
    SLICE_X0Y6           FDCE                                         f  DUT_seg7ctrl/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.656     5.139    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  DUT_seg7ctrl/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.534ns  (logic 1.459ns (17.101%)  route 7.075ns (82.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         7.075     8.534    DUT_seg7ctrl/reset_IBUF
    SLICE_X0Y6           FDCE                                         f  DUT_seg7ctrl/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.656     5.139    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  DUT_seg7ctrl/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.534ns  (logic 1.459ns (17.101%)  route 7.075ns (82.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         7.075     8.534    DUT_seg7ctrl/reset_IBUF
    SLICE_X0Y6           FDCE                                         f  DUT_seg7ctrl/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.656     5.139    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  DUT_seg7ctrl/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.534ns  (logic 1.459ns (17.101%)  route 7.075ns (82.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         7.075     8.534    DUT_seg7ctrl/reset_IBUF
    SLICE_X0Y6           FDCE                                         f  DUT_seg7ctrl/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.656     5.139    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  DUT_seg7ctrl/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.476ns  (logic 1.459ns (17.219%)  route 7.016ns (82.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         7.016     8.476    DUT_seg7ctrl/reset_IBUF
    SLICE_X0Y7           FDCE                                         f  DUT_seg7ctrl/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.655     5.138    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  DUT_seg7ctrl/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.476ns  (logic 1.459ns (17.219%)  route 7.016ns (82.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         7.016     8.476    DUT_seg7ctrl/reset_IBUF
    SLICE_X0Y7           FDCE                                         f  DUT_seg7ctrl/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.655     5.138    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  DUT_seg7ctrl/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.476ns  (logic 1.459ns (17.219%)  route 7.016ns (82.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         7.016     8.476    DUT_seg7ctrl/reset_IBUF
    SLICE_X0Y7           FDCE                                         f  DUT_seg7ctrl/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.655     5.138    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  DUT_seg7ctrl/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.476ns  (logic 1.459ns (17.219%)  route 7.016ns (82.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         7.016     8.476    DUT_seg7ctrl/reset_IBUF
    SLICE_X0Y7           FDCE                                         f  DUT_seg7ctrl/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.655     5.138    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  DUT_seg7ctrl/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_seg7ctrl/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.375ns  (logic 1.459ns (17.427%)  route 6.915ns (82.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=167, routed)         6.915     8.375    DUT_seg7ctrl/reset_IBUF
    SLICE_X0Y8           FDCE                                         f  DUT_seg7ctrl/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.655     5.138    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  DUT_seg7ctrl/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SA
                            (input port)
  Destination:            DUT_input_synchronizer/ffa_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.266ns (21.675%)  route 0.963ns (78.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SA (IN)
                         net (fo=0)                   0.000     0.000    SA
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SA_IBUF_inst/O
                         net (fo=1, routed)           0.963     1.229    DUT_input_synchronizer/SA_IBUF
    SLICE_X6Y14          FDRE                                         r  DUT_input_synchronizer/ffa_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.887     2.081    DUT_input_synchronizer/mclk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  DUT_input_synchronizer/ffa_reg/C

Slack:                    inf
  Source:                 SB
                            (input port)
  Destination:            DUT_input_synchronizer/ffb_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.350ns (26.616%)  route 0.964ns (73.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  SB (IN)
                         net (fo=0)                   0.000     0.000    SB
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SB_IBUF_inst/O
                         net (fo=1, routed)           0.964     1.313    DUT_input_synchronizer/SB_IBUF
    SLICE_X6Y14          FDRE                                         r  DUT_input_synchronizer/ffb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.887     2.081    DUT_input_synchronizer/mclk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  DUT_input_synchronizer/ffb_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_self_test_module/ROM_index_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.248ns  (logic 0.227ns (10.120%)  route 2.020ns (89.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=167, routed)         2.020     2.248    DUT_self_test_module/reset_IBUF
    SLICE_X2Y26          FDRE                                         r  DUT_self_test_module/ROM_index_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     2.072    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  DUT_self_test_module/ROM_index_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_self_test_module/ROM_index_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.248ns  (logic 0.227ns (10.120%)  route 2.020ns (89.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=167, routed)         2.020     2.248    DUT_self_test_module/reset_IBUF
    SLICE_X2Y26          FDRE                                         r  DUT_self_test_module/ROM_index_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     2.072    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  DUT_self_test_module/ROM_index_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_self_test_module/ROM_index_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.248ns  (logic 0.227ns (10.120%)  route 2.020ns (89.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=167, routed)         2.020     2.248    DUT_self_test_module/reset_IBUF
    SLICE_X2Y26          FDRE                                         r  DUT_self_test_module/ROM_index_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     2.072    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  DUT_self_test_module/ROM_index_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_self_test_module/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.227ns (9.954%)  route 2.058ns (90.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=167, routed)         2.058     2.285    DUT_self_test_module/reset_IBUF
    SLICE_X6Y23          FDRE                                         r  DUT_self_test_module/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.877     2.071    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  DUT_self_test_module/counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_self_test_module/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.227ns (9.954%)  route 2.058ns (90.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=167, routed)         2.058     2.285    DUT_self_test_module/reset_IBUF
    SLICE_X6Y23          FDRE                                         r  DUT_self_test_module/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.877     2.071    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  DUT_self_test_module/counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_self_test_module/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.227ns (9.954%)  route 2.058ns (90.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=167, routed)         2.058     2.285    DUT_self_test_module/reset_IBUF
    SLICE_X6Y23          FDRE                                         r  DUT_self_test_module/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.877     2.071    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  DUT_self_test_module/counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_self_test_module/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.227ns (9.954%)  route 2.058ns (90.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=167, routed)         2.058     2.285    DUT_self_test_module/reset_IBUF
    SLICE_X6Y23          FDRE                                         r  DUT_self_test_module/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.877     2.071    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  DUT_self_test_module/counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_self_test_module/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.288ns  (logic 0.227ns (9.941%)  route 2.061ns (90.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=167, routed)         2.061     2.288    DUT_self_test_module/reset_IBUF
    SLICE_X6Y25          FDRE                                         r  DUT_self_test_module/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.876     2.070    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  DUT_self_test_module/counter_reg[25]/C






