/home/oxnh/Code/Rust/ElectronicChessBoard/Code/chess2/target/thumbv7m-none-eabi/release/deps/cortex_m-4cd146ba4b38897c.rmeta: /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/lib.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/call_asm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/macros.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/asm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/critical_section.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/delay.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/interrupt.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/itm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/mod.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/cbp.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/cpuid.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/dcb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/dwt.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/fpb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/icb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/itm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/mpu.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/nvic.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/scb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/syst.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/tpiu.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/prelude.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/mod.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/basepri.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/basepri_max.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/control.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/faultmask.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/msp.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/primask.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/psp.rs

/home/oxnh/Code/Rust/ElectronicChessBoard/Code/chess2/target/thumbv7m-none-eabi/release/deps/libcortex_m-4cd146ba4b38897c.rlib: /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/lib.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/call_asm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/macros.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/asm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/critical_section.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/delay.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/interrupt.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/itm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/mod.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/cbp.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/cpuid.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/dcb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/dwt.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/fpb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/icb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/itm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/mpu.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/nvic.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/scb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/syst.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/tpiu.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/prelude.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/mod.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/basepri.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/basepri_max.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/control.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/faultmask.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/msp.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/primask.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/psp.rs

/home/oxnh/Code/Rust/ElectronicChessBoard/Code/chess2/target/thumbv7m-none-eabi/release/deps/cortex_m-4cd146ba4b38897c.d: /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/lib.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/call_asm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/macros.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/asm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/critical_section.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/delay.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/interrupt.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/itm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/mod.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/cbp.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/cpuid.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/dcb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/dwt.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/fpb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/icb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/itm.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/mpu.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/nvic.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/scb.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/syst.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/tpiu.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/prelude.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/mod.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/basepri.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/basepri_max.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/control.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/faultmask.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/msp.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/primask.rs /home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/psp.rs

/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/lib.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/call_asm.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/macros.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/asm.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/critical_section.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/delay.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/interrupt.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/itm.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/mod.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/cbp.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/cpuid.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/dcb.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/dwt.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/fpb.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/icb.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/itm.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/mpu.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/nvic.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/scb.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/syst.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/peripheral/tpiu.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/prelude.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/mod.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/basepri.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/basepri_max.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/control.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/faultmask.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/msp.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/primask.rs:
/home/oxnh/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.7.7/src/register/psp.rs:
