Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/if_loop_2/test-fpga.prj/components/if_loop_2/if_loop_2.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/if_loop_2/test-fpga.prj/components/if_loop_2/if_loop_2 --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: if_loop_2: "Transforming system: if_loop_2"
Info: if_loop_2: "Naming system components in system: if_loop_2"
Info: if_loop_2: "Processing generation queue"
Info: if_loop_2: "Generating: if_loop_2"
Info: if_loop_2: "Generating: if_loop_2_internal"
Info: if_loop_2: Done "if_loop_2" with 2 modules, 177 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/if_loop_2/test-fpga.prj/components/if_loop_2/if_loop_2.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/if_loop_2/test-fpga.prj/components/if_loop_2/if_loop_2 --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: Finished: IP-XACT
