
USB_OTG_FS_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc14  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  0800bd9c  0800bd9c  0000cd9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c26c  0800c26c  0000e168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c26c  0800c26c  0000d26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c274  0800c274  0000e168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c274  0800c274  0000d274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c278  0800c278  0000d278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800c27c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e168  2**0
                  CONTENTS
 10 .bss          0000c898  20000168  20000168  0000e168  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  2000ca00  2000ca00  0000e168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e168  2**0
                  CONTENTS, READONLY
 13 .debug_info   000184c1  00000000  00000000  0000e198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042cb  00000000  00000000  00026659  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001590  00000000  00000000  0002a928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001062  00000000  00000000  0002beb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025386  00000000  00000000  0002cf1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ccb0  00000000  00000000  000522a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce3c7  00000000  00000000  0006ef50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013d317  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c14  00000000  00000000  0013d35c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  00142f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000168 	.word	0x20000168
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800bd84 	.word	0x0800bd84

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000016c 	.word	0x2000016c
 80001c4:	0800bd84 	.word	0x0800bd84

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b988 	b.w	8000e3c <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	9d08      	ldr	r5, [sp, #32]
 8000b4a:	468e      	mov	lr, r1
 8000b4c:	4604      	mov	r4, r0
 8000b4e:	4688      	mov	r8, r1
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d14a      	bne.n	8000bea <__udivmoddi4+0xa6>
 8000b54:	428a      	cmp	r2, r1
 8000b56:	4617      	mov	r7, r2
 8000b58:	d962      	bls.n	8000c20 <__udivmoddi4+0xdc>
 8000b5a:	fab2 f682 	clz	r6, r2
 8000b5e:	b14e      	cbz	r6, 8000b74 <__udivmoddi4+0x30>
 8000b60:	f1c6 0320 	rsb	r3, r6, #32
 8000b64:	fa01 f806 	lsl.w	r8, r1, r6
 8000b68:	fa20 f303 	lsr.w	r3, r0, r3
 8000b6c:	40b7      	lsls	r7, r6
 8000b6e:	ea43 0808 	orr.w	r8, r3, r8
 8000b72:	40b4      	lsls	r4, r6
 8000b74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b78:	fa1f fc87 	uxth.w	ip, r7
 8000b7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b80:	0c23      	lsrs	r3, r4, #16
 8000b82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d909      	bls.n	8000ba6 <__udivmoddi4+0x62>
 8000b92:	18fb      	adds	r3, r7, r3
 8000b94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b98:	f080 80ea 	bcs.w	8000d70 <__udivmoddi4+0x22c>
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	f240 80e7 	bls.w	8000d70 <__udivmoddi4+0x22c>
 8000ba2:	3902      	subs	r1, #2
 8000ba4:	443b      	add	r3, r7
 8000ba6:	1a9a      	subs	r2, r3, r2
 8000ba8:	b2a3      	uxth	r3, r4
 8000baa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bb6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bba:	459c      	cmp	ip, r3
 8000bbc:	d909      	bls.n	8000bd2 <__udivmoddi4+0x8e>
 8000bbe:	18fb      	adds	r3, r7, r3
 8000bc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bc4:	f080 80d6 	bcs.w	8000d74 <__udivmoddi4+0x230>
 8000bc8:	459c      	cmp	ip, r3
 8000bca:	f240 80d3 	bls.w	8000d74 <__udivmoddi4+0x230>
 8000bce:	443b      	add	r3, r7
 8000bd0:	3802      	subs	r0, #2
 8000bd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bd6:	eba3 030c 	sub.w	r3, r3, ip
 8000bda:	2100      	movs	r1, #0
 8000bdc:	b11d      	cbz	r5, 8000be6 <__udivmoddi4+0xa2>
 8000bde:	40f3      	lsrs	r3, r6
 8000be0:	2200      	movs	r2, #0
 8000be2:	e9c5 3200 	strd	r3, r2, [r5]
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	428b      	cmp	r3, r1
 8000bec:	d905      	bls.n	8000bfa <__udivmoddi4+0xb6>
 8000bee:	b10d      	cbz	r5, 8000bf4 <__udivmoddi4+0xb0>
 8000bf0:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	e7f5      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000bfa:	fab3 f183 	clz	r1, r3
 8000bfe:	2900      	cmp	r1, #0
 8000c00:	d146      	bne.n	8000c90 <__udivmoddi4+0x14c>
 8000c02:	4573      	cmp	r3, lr
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0xc8>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 8105 	bhi.w	8000e16 <__udivmoddi4+0x2d2>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	4690      	mov	r8, r2
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d0e5      	beq.n	8000be6 <__udivmoddi4+0xa2>
 8000c1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c1e:	e7e2      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000c20:	2a00      	cmp	r2, #0
 8000c22:	f000 8090 	beq.w	8000d46 <__udivmoddi4+0x202>
 8000c26:	fab2 f682 	clz	r6, r2
 8000c2a:	2e00      	cmp	r6, #0
 8000c2c:	f040 80a4 	bne.w	8000d78 <__udivmoddi4+0x234>
 8000c30:	1a8a      	subs	r2, r1, r2
 8000c32:	0c03      	lsrs	r3, r0, #16
 8000c34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c38:	b280      	uxth	r0, r0
 8000c3a:	b2bc      	uxth	r4, r7
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d907      	bls.n	8000c62 <__udivmoddi4+0x11e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c58:	d202      	bcs.n	8000c60 <__udivmoddi4+0x11c>
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	f200 80e0 	bhi.w	8000e20 <__udivmoddi4+0x2dc>
 8000c60:	46c4      	mov	ip, r8
 8000c62:	1a9b      	subs	r3, r3, r2
 8000c64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c70:	fb02 f404 	mul.w	r4, r2, r4
 8000c74:	429c      	cmp	r4, r3
 8000c76:	d907      	bls.n	8000c88 <__udivmoddi4+0x144>
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c7e:	d202      	bcs.n	8000c86 <__udivmoddi4+0x142>
 8000c80:	429c      	cmp	r4, r3
 8000c82:	f200 80ca 	bhi.w	8000e1a <__udivmoddi4+0x2d6>
 8000c86:	4602      	mov	r2, r0
 8000c88:	1b1b      	subs	r3, r3, r4
 8000c8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c8e:	e7a5      	b.n	8000bdc <__udivmoddi4+0x98>
 8000c90:	f1c1 0620 	rsb	r6, r1, #32
 8000c94:	408b      	lsls	r3, r1
 8000c96:	fa22 f706 	lsr.w	r7, r2, r6
 8000c9a:	431f      	orrs	r7, r3
 8000c9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ca0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ca4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ca8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cac:	4323      	orrs	r3, r4
 8000cae:	fa00 f801 	lsl.w	r8, r0, r1
 8000cb2:	fa1f fc87 	uxth.w	ip, r7
 8000cb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000cba:	0c1c      	lsrs	r4, r3, #16
 8000cbc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cc0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cc4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	fa02 f201 	lsl.w	r2, r2, r1
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x1a0>
 8000cd0:	193c      	adds	r4, r7, r4
 8000cd2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cd6:	f080 809c 	bcs.w	8000e12 <__udivmoddi4+0x2ce>
 8000cda:	45a6      	cmp	lr, r4
 8000cdc:	f240 8099 	bls.w	8000e12 <__udivmoddi4+0x2ce>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	443c      	add	r4, r7
 8000ce4:	eba4 040e 	sub.w	r4, r4, lr
 8000ce8:	fa1f fe83 	uxth.w	lr, r3
 8000cec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cf0:	fb09 4413 	mls	r4, r9, r3, r4
 8000cf4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cf8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x1ce>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d06:	f080 8082 	bcs.w	8000e0e <__udivmoddi4+0x2ca>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	d97f      	bls.n	8000e0e <__udivmoddi4+0x2ca>
 8000d0e:	3b02      	subs	r3, #2
 8000d10:	443c      	add	r4, r7
 8000d12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d16:	eba4 040c 	sub.w	r4, r4, ip
 8000d1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d1e:	4564      	cmp	r4, ip
 8000d20:	4673      	mov	r3, lr
 8000d22:	46e1      	mov	r9, ip
 8000d24:	d362      	bcc.n	8000dec <__udivmoddi4+0x2a8>
 8000d26:	d05f      	beq.n	8000de8 <__udivmoddi4+0x2a4>
 8000d28:	b15d      	cbz	r5, 8000d42 <__udivmoddi4+0x1fe>
 8000d2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d32:	fa04 f606 	lsl.w	r6, r4, r6
 8000d36:	fa22 f301 	lsr.w	r3, r2, r1
 8000d3a:	431e      	orrs	r6, r3
 8000d3c:	40cc      	lsrs	r4, r1
 8000d3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d42:	2100      	movs	r1, #0
 8000d44:	e74f      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000d46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d4a:	0c01      	lsrs	r1, r0, #16
 8000d4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d50:	b280      	uxth	r0, r0
 8000d52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d56:	463b      	mov	r3, r7
 8000d58:	4638      	mov	r0, r7
 8000d5a:	463c      	mov	r4, r7
 8000d5c:	46b8      	mov	r8, r7
 8000d5e:	46be      	mov	lr, r7
 8000d60:	2620      	movs	r6, #32
 8000d62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d66:	eba2 0208 	sub.w	r2, r2, r8
 8000d6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d6e:	e766      	b.n	8000c3e <__udivmoddi4+0xfa>
 8000d70:	4601      	mov	r1, r0
 8000d72:	e718      	b.n	8000ba6 <__udivmoddi4+0x62>
 8000d74:	4610      	mov	r0, r2
 8000d76:	e72c      	b.n	8000bd2 <__udivmoddi4+0x8e>
 8000d78:	f1c6 0220 	rsb	r2, r6, #32
 8000d7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000d80:	40b7      	lsls	r7, r6
 8000d82:	40b1      	lsls	r1, r6
 8000d84:	fa20 f202 	lsr.w	r2, r0, r2
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d92:	b2bc      	uxth	r4, r7
 8000d94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d98:	0c11      	lsrs	r1, r2, #16
 8000d9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d9e:	fb08 f904 	mul.w	r9, r8, r4
 8000da2:	40b0      	lsls	r0, r6
 8000da4:	4589      	cmp	r9, r1
 8000da6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000daa:	b280      	uxth	r0, r0
 8000dac:	d93e      	bls.n	8000e2c <__udivmoddi4+0x2e8>
 8000dae:	1879      	adds	r1, r7, r1
 8000db0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000db4:	d201      	bcs.n	8000dba <__udivmoddi4+0x276>
 8000db6:	4589      	cmp	r9, r1
 8000db8:	d81f      	bhi.n	8000dfa <__udivmoddi4+0x2b6>
 8000dba:	eba1 0109 	sub.w	r1, r1, r9
 8000dbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc2:	fb09 f804 	mul.w	r8, r9, r4
 8000dc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dca:	b292      	uxth	r2, r2
 8000dcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dd0:	4542      	cmp	r2, r8
 8000dd2:	d229      	bcs.n	8000e28 <__udivmoddi4+0x2e4>
 8000dd4:	18ba      	adds	r2, r7, r2
 8000dd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dda:	d2c4      	bcs.n	8000d66 <__udivmoddi4+0x222>
 8000ddc:	4542      	cmp	r2, r8
 8000dde:	d2c2      	bcs.n	8000d66 <__udivmoddi4+0x222>
 8000de0:	f1a9 0102 	sub.w	r1, r9, #2
 8000de4:	443a      	add	r2, r7
 8000de6:	e7be      	b.n	8000d66 <__udivmoddi4+0x222>
 8000de8:	45f0      	cmp	r8, lr
 8000dea:	d29d      	bcs.n	8000d28 <__udivmoddi4+0x1e4>
 8000dec:	ebbe 0302 	subs.w	r3, lr, r2
 8000df0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000df4:	3801      	subs	r0, #1
 8000df6:	46e1      	mov	r9, ip
 8000df8:	e796      	b.n	8000d28 <__udivmoddi4+0x1e4>
 8000dfa:	eba7 0909 	sub.w	r9, r7, r9
 8000dfe:	4449      	add	r1, r9
 8000e00:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e04:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e08:	fb09 f804 	mul.w	r8, r9, r4
 8000e0c:	e7db      	b.n	8000dc6 <__udivmoddi4+0x282>
 8000e0e:	4673      	mov	r3, lr
 8000e10:	e77f      	b.n	8000d12 <__udivmoddi4+0x1ce>
 8000e12:	4650      	mov	r0, sl
 8000e14:	e766      	b.n	8000ce4 <__udivmoddi4+0x1a0>
 8000e16:	4608      	mov	r0, r1
 8000e18:	e6fd      	b.n	8000c16 <__udivmoddi4+0xd2>
 8000e1a:	443b      	add	r3, r7
 8000e1c:	3a02      	subs	r2, #2
 8000e1e:	e733      	b.n	8000c88 <__udivmoddi4+0x144>
 8000e20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e24:	443b      	add	r3, r7
 8000e26:	e71c      	b.n	8000c62 <__udivmoddi4+0x11e>
 8000e28:	4649      	mov	r1, r9
 8000e2a:	e79c      	b.n	8000d66 <__udivmoddi4+0x222>
 8000e2c:	eba1 0109 	sub.w	r1, r1, r9
 8000e30:	46c4      	mov	ip, r8
 8000e32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e36:	fb09 f804 	mul.w	r8, r9, r4
 8000e3a:	e7c4      	b.n	8000dc6 <__udivmoddi4+0x282>

08000e3c <__aeabi_idiv0>:
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop

08000e40 <Generate_Sine_Segment>:

uint32_t t_short = 200;
uint32_t t_gap   = 4;

/* --- DSP Fonksiyonu --- */
void Generate_Sine_Segment(int16_t *buffer, uint32_t start_index, uint32_t length, float freq) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b088      	sub	sp, #32
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
 8000e4c:	ed87 0a00 	vstr	s0, [r7]
    float phase_increment = (2.0f * M_PI * freq) / (float)SAMPLING_FREQ;
 8000e50:	6838      	ldr	r0, [r7, #0]
 8000e52:	f7ff fb1d 	bl	8000490 <__aeabi_f2d>
 8000e56:	a33e      	add	r3, pc, #248	@ (adr r3, 8000f50 <Generate_Sine_Segment+0x110>)
 8000e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e5c:	f7ff fb70 	bl	8000540 <__aeabi_dmul>
 8000e60:	4602      	mov	r2, r0
 8000e62:	460b      	mov	r3, r1
 8000e64:	4610      	mov	r0, r2
 8000e66:	4619      	mov	r1, r3
 8000e68:	a33d      	add	r3, pc, #244	@ (adr r3, 8000f60 <Generate_Sine_Segment+0x120>)
 8000e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6e:	f7ff fc91 	bl	8000794 <__aeabi_ddiv>
 8000e72:	4602      	mov	r2, r0
 8000e74:	460b      	mov	r3, r1
 8000e76:	4610      	mov	r0, r2
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f7ff fdfb 	bl	8000a74 <__aeabi_d2f>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	61bb      	str	r3, [r7, #24]
    for (uint32_t i = start_index; i < start_index + length; i += 2) {
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	61fb      	str	r3, [r7, #28]
 8000e86:	e055      	b.n	8000f34 <Generate_Sine_Segment+0xf4>
        current_phase += phase_increment;
 8000e88:	4b33      	ldr	r3, [pc, #204]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000e8a:	ed93 7a00 	vldr	s14, [r3]
 8000e8e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e96:	4b30      	ldr	r3, [pc, #192]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000e98:	edc3 7a00 	vstr	s15, [r3]
        if (current_phase >= 2.0f * M_PI) current_phase -= 2.0f * M_PI;
 8000e9c:	4b2e      	ldr	r3, [pc, #184]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff faf5 	bl	8000490 <__aeabi_f2d>
 8000ea6:	a32a      	add	r3, pc, #168	@ (adr r3, 8000f50 <Generate_Sine_Segment+0x110>)
 8000ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eac:	f7ff fdce 	bl	8000a4c <__aeabi_dcmpge>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d012      	beq.n	8000edc <Generate_Sine_Segment+0x9c>
 8000eb6:	4b28      	ldr	r3, [pc, #160]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fae8 	bl	8000490 <__aeabi_f2d>
 8000ec0:	a323      	add	r3, pc, #140	@ (adr r3, 8000f50 <Generate_Sine_Segment+0x110>)
 8000ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec6:	f7ff f983 	bl	80001d0 <__aeabi_dsub>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	460b      	mov	r3, r1
 8000ece:	4610      	mov	r0, r2
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f7ff fdcf 	bl	8000a74 <__aeabi_d2f>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a1f      	ldr	r2, [pc, #124]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000eda:	6013      	str	r3, [r2, #0]

        int16_t val = (freq == 0) ? 0 : (int16_t)(5000 * sinf(current_phase));
 8000edc:	edd7 7a00 	vldr	s15, [r7]
 8000ee0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ee8:	d012      	beq.n	8000f10 <Generate_Sine_Segment+0xd0>
 8000eea:	4b1b      	ldr	r3, [pc, #108]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000eec:	edd3 7a00 	vldr	s15, [r3]
 8000ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ef4:	f00a fa16 	bl	800b324 <sinf>
 8000ef8:	eef0 7a40 	vmov.f32	s15, s0
 8000efc:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8000f5c <Generate_Sine_Segment+0x11c>
 8000f00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f08:	ee17 3a90 	vmov	r3, s15
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	e000      	b.n	8000f12 <Generate_Sine_Segment+0xd2>
 8000f10:	2300      	movs	r3, #0
 8000f12:	82fb      	strh	r3, [r7, #22]
        buffer[i]     = val;
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	8afa      	ldrh	r2, [r7, #22]
 8000f1e:	801a      	strh	r2, [r3, #0]
        buffer[i + 1] = val;
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	3301      	adds	r3, #1
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	68fa      	ldr	r2, [r7, #12]
 8000f28:	4413      	add	r3, r2
 8000f2a:	8afa      	ldrh	r2, [r7, #22]
 8000f2c:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = start_index; i < start_index + length; i += 2) {
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3302      	adds	r3, #2
 8000f32:	61fb      	str	r3, [r7, #28]
 8000f34:	68ba      	ldr	r2, [r7, #8]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4413      	add	r3, r2
 8000f3a:	69fa      	ldr	r2, [r7, #28]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d3a3      	bcc.n	8000e88 <Generate_Sine_Segment+0x48>
    }
}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	3720      	adds	r7, #32
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	f3af 8000 	nop.w
 8000f50:	54442d18 	.word	0x54442d18
 8000f54:	401921fb 	.word	0x401921fb
 8000f58:	20008184 	.word	0x20008184
 8000f5c:	459c4000 	.word	0x459c4000
 8000f60:	00000000 	.word	0x00000000
 8000f64:	40e77000 	.word	0x40e77000

08000f68 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/* --- DMA Callbacks --- */
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
	//for loop kullanlarak audio ring buffer'dan filter ring buffer'a veri kopyalanacak.
    for (uint32_t i = 0; i < RING_BUFFER_SIZE/2 ; i++)
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	e00a      	b.n	8000f8a <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x22>
    {
    	Filter_Ring_Buffer[i] = Audio_Ring_Buffer[i];
 8000f74:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x48>)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000f7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x4c>)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint32_t i = 0; i < RING_BUFFER_SIZE/2 ; i++)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	3301      	adds	r3, #1
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000f90:	d3f0      	bcc.n	8000f74 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc>
    }
    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE / 2, target_frequency);
 8000f92:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x50>)
 8000f94:	edd3 7a00 	vldr	s15, [r3]
 8000f98:	eeb0 0a67 	vmov.f32	s0, s15
 8000f9c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4803      	ldr	r0, [pc, #12]	@ (8000fb0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x48>)
 8000fa4:	f7ff ff4c 	bl	8000e40 <Generate_Sine_Segment>

}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000184 	.word	0x20000184
 8000fb4:	20004184 	.word	0x20004184
 8000fb8:	20008188 	.word	0x20008188

08000fbc <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
	//for loop kullanlarak audio ring buffer'dan filter ring buffer'a veri kopyalanacak.
	for (uint32_t i = RING_BUFFER_SIZE/2; i < RING_BUFFER_SIZE ; i++)
 8000fc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	e00a      	b.n	8000fe0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>
	    {
	    	Filter_Ring_Buffer[i] = Audio_Ring_Buffer[i];
 8000fca:	4a0f      	ldr	r2, [pc, #60]	@ (8001008 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x4c>)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800100c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x50>)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint32_t i = RING_BUFFER_SIZE/2; i < RING_BUFFER_SIZE ; i++)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000fe6:	d3f0      	bcc.n	8000fca <BSP_AUDIO_OUT_TransferComplete_CallBack+0xe>
	    }

    Generate_Sine_Segment(Audio_Ring_Buffer, RING_BUFFER_SIZE / 2, RING_BUFFER_SIZE / 2, target_frequency);
 8000fe8:	4b09      	ldr	r3, [pc, #36]	@ (8001010 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x54>)
 8000fea:	edd3 7a00 	vldr	s15, [r3]
 8000fee:	eeb0 0a67 	vmov.f32	s0, s15
 8000ff2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ff6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ffa:	4803      	ldr	r0, [pc, #12]	@ (8001008 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x4c>)
 8000ffc:	f7ff ff20 	bl	8000e40 <Generate_Sine_Segment>
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000184 	.word	0x20000184
 800100c:	20004184 	.word	0x20004184
 8001010:	20008188 	.word	0x20008188

08001014 <App_Init>:


/* --- Uygulama Balatma --- */
void App_Init(void) {
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
    // DAC Reset
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2110      	movs	r1, #16
 800101c:	4813      	ldr	r0, [pc, #76]	@ (800106c <App_Init+0x58>)
 800101e:	f002 fba9 	bl	8003774 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8001022:	2032      	movs	r0, #50	@ 0x32
 8001024:	f001 fc0a 	bl	800283c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8001028:	2201      	movs	r2, #1
 800102a:	2110      	movs	r1, #16
 800102c:	480f      	ldr	r0, [pc, #60]	@ (800106c <App_Init+0x58>)
 800102e:	f002 fba1 	bl	8003774 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8001032:	2032      	movs	r0, #50	@ 0x32
 8001034:	f001 fc02 	bl	800283c <HAL_Delay>

    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 100, SAMPLING_FREQ) != AUDIO_OK) {
 8001038:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800103c:	2164      	movs	r1, #100	@ 0x64
 800103e:	2002      	movs	r0, #2
 8001040:	f000 ff38 	bl	8001eb4 <BSP_AUDIO_OUT_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <App_Init+0x3a>
        Error_Handler();
 800104a:	f000 fde1 	bl	8001c10 <Error_Handler>
    }

    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE, 0);
 800104e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8001070 <App_Init+0x5c>
 8001052:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001056:	2100      	movs	r1, #0
 8001058:	4806      	ldr	r0, [pc, #24]	@ (8001074 <App_Init+0x60>)
 800105a:	f7ff fef1 	bl	8000e40 <Generate_Sine_Segment>
    BSP_AUDIO_OUT_Play((uint16_t*)Filter_Ring_Buffer, RING_BUFFER_SIZE * sizeof(int16_t));
 800105e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001062:	4805      	ldr	r0, [pc, #20]	@ (8001078 <App_Init+0x64>)
 8001064:	f000 ff74 	bl	8001f50 <BSP_AUDIO_OUT_Play>
}
 8001068:	bf00      	nop
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40020c00 	.word	0x40020c00
 8001070:	00000000 	.word	0x00000000
 8001074:	20000184 	.word	0x20000184
 8001078:	20004184 	.word	0x20004184

0800107c <App_Loop>:

/* --- Ana Melodi Dngs --- */
void App_Loop(void) {
 800107c:	b5b0      	push	{r4, r5, r7, lr}
 800107e:	b092      	sub	sp, #72	@ 0x48
 8001080:	af00      	add	r7, sp, #0
    // --- LK 3 TEKRAR ---
    for(int i=0; i<2; i++) {
 8001082:	2300      	movs	r3, #0
 8001084:	647b      	str	r3, [r7, #68]	@ 0x44
 8001086:	e021      	b.n	80010cc <App_Loop+0x50>
        float verse[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_E4, NOTE_E4};
 8001088:	4b2c      	ldr	r3, [pc, #176]	@ (800113c <App_Loop+0xc0>)
 800108a:	1d3c      	adds	r4, r7, #4
 800108c:	461d      	mov	r5, r3
 800108e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001090:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001092:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001096:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        for(int j=0; j<7; j++) {
 800109a:	2300      	movs	r3, #0
 800109c:	643b      	str	r3, [r7, #64]	@ 0x40
 800109e:	e00f      	b.n	80010c0 <App_Loop+0x44>
            target_frequency = verse[j]; HAL_Delay(t_short);
 80010a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	3348      	adds	r3, #72	@ 0x48
 80010a6:	443b      	add	r3, r7
 80010a8:	3b44      	subs	r3, #68	@ 0x44
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a24      	ldr	r2, [pc, #144]	@ (8001140 <App_Loop+0xc4>)
 80010ae:	6013      	str	r3, [r2, #0]
 80010b0:	4b24      	ldr	r3, [pc, #144]	@ (8001144 <App_Loop+0xc8>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f001 fbc1 	bl	800283c <HAL_Delay>
        for(int j=0; j<7; j++) {
 80010ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010bc:	3301      	adds	r3, #1
 80010be:	643b      	str	r3, [r7, #64]	@ 0x40
 80010c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010c2:	2b06      	cmp	r3, #6
 80010c4:	ddec      	ble.n	80010a0 <App_Loop+0x24>
    for(int i=0; i<2; i++) {
 80010c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010c8:	3301      	adds	r3, #1
 80010ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80010cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	ddda      	ble.n	8001088 <App_Loop+0xc>
        }
    }

    // --- SON SATIR ---
    float chorus_end[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_D4, NOTE_CS4};
 80010d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001148 <App_Loop+0xcc>)
 80010d4:	f107 0420 	add.w	r4, r7, #32
 80010d8:	461d      	mov	r5, r3
 80010da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    for(int j=0; j<7; j++) {
 80010e6:	2300      	movs	r3, #0
 80010e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010ea:	e00f      	b.n	800110c <App_Loop+0x90>
        target_frequency = chorus_end[j]; HAL_Delay(t_short);
 80010ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	3348      	adds	r3, #72	@ 0x48
 80010f2:	443b      	add	r3, r7
 80010f4:	3b28      	subs	r3, #40	@ 0x28
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a11      	ldr	r2, [pc, #68]	@ (8001140 <App_Loop+0xc4>)
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <App_Loop+0xc8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4618      	mov	r0, r3
 8001102:	f001 fb9b 	bl	800283c <HAL_Delay>
    for(int j=0; j<7; j++) {
 8001106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001108:	3301      	adds	r3, #1
 800110a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800110c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800110e:	2b06      	cmp	r3, #6
 8001110:	ddec      	ble.n	80010ec <App_Loop+0x70>
    }
    target_frequency = NOTE_B3;  HAL_Delay(t_short * 2);
 8001112:	4b0b      	ldr	r3, [pc, #44]	@ (8001140 <App_Loop+0xc4>)
 8001114:	4a0d      	ldr	r2, [pc, #52]	@ (800114c <App_Loop+0xd0>)
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	4b0a      	ldr	r3, [pc, #40]	@ (8001144 <App_Loop+0xc8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	4618      	mov	r0, r3
 8001120:	f001 fb8c 	bl	800283c <HAL_Delay>
    target_frequency = 0;        HAL_Delay(1000);
 8001124:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <App_Loop+0xc4>)
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001130:	f001 fb84 	bl	800283c <HAL_Delay>
}
 8001134:	bf00      	nop
 8001136:	3748      	adds	r7, #72	@ 0x48
 8001138:	46bd      	mov	sp, r7
 800113a:	bdb0      	pop	{r4, r5, r7, pc}
 800113c:	0800bd9c 	.word	0x0800bd9c
 8001140:	20008188 	.word	0x20008188
 8001144:	20000000 	.word	0x20000000
 8001148:	0800bdb8 	.word	0x0800bdb8
 800114c:	4376f0a4 	.word	0x4376f0a4

08001150 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	4603      	mov	r3, r0
 800115a:	81fb      	strh	r3, [r7, #14]
 800115c:	460b      	mov	r3, r1
 800115e:	81bb      	strh	r3, [r7, #12]
 8001160:	4613      	mov	r3, r2
 8001162:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8001168:	f000 fe3e 	bl	8001de8 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 800116c:	89fb      	ldrh	r3, [r7, #14]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2201      	movs	r2, #1
 8001172:	2102      	movs	r1, #2
 8001174:	4618      	mov	r0, r3
 8001176:	f000 fb01 	bl	800177c <CODEC_IO_Write>
 800117a:	4603      	mov	r3, r0
 800117c:	461a      	mov	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	4413      	add	r3, r2
 8001182:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8001184:	89bb      	ldrh	r3, [r7, #12]
 8001186:	3b01      	subs	r3, #1
 8001188:	2b03      	cmp	r3, #3
 800118a:	d81b      	bhi.n	80011c4 <cs43l22_Init+0x74>
 800118c:	a201      	add	r2, pc, #4	@ (adr r2, 8001194 <cs43l22_Init+0x44>)
 800118e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001192:	bf00      	nop
 8001194:	080011a5 	.word	0x080011a5
 8001198:	080011ad 	.word	0x080011ad
 800119c:	080011b5 	.word	0x080011b5
 80011a0:	080011bd 	.word	0x080011bd
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80011a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001314 <cs43l22_Init+0x1c4>)
 80011a6:	22fa      	movs	r2, #250	@ 0xfa
 80011a8:	701a      	strb	r2, [r3, #0]
    break;
 80011aa:	e00f      	b.n	80011cc <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80011ac:	4b59      	ldr	r3, [pc, #356]	@ (8001314 <cs43l22_Init+0x1c4>)
 80011ae:	22af      	movs	r2, #175	@ 0xaf
 80011b0:	701a      	strb	r2, [r3, #0]
    break;
 80011b2:	e00b      	b.n	80011cc <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80011b4:	4b57      	ldr	r3, [pc, #348]	@ (8001314 <cs43l22_Init+0x1c4>)
 80011b6:	22aa      	movs	r2, #170	@ 0xaa
 80011b8:	701a      	strb	r2, [r3, #0]
    break;
 80011ba:	e007      	b.n	80011cc <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80011bc:	4b55      	ldr	r3, [pc, #340]	@ (8001314 <cs43l22_Init+0x1c4>)
 80011be:	2205      	movs	r2, #5
 80011c0:	701a      	strb	r2, [r3, #0]
    break;    
 80011c2:	e003      	b.n	80011cc <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 80011c4:	4b53      	ldr	r3, [pc, #332]	@ (8001314 <cs43l22_Init+0x1c4>)
 80011c6:	2205      	movs	r2, #5
 80011c8:	701a      	strb	r2, [r3, #0]
    break;    
 80011ca:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80011cc:	89fb      	ldrh	r3, [r7, #14]
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	4a50      	ldr	r2, [pc, #320]	@ (8001314 <cs43l22_Init+0x1c4>)
 80011d2:	7812      	ldrb	r2, [r2, #0]
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	2104      	movs	r1, #4
 80011d8:	4618      	mov	r0, r3
 80011da:	f000 facf 	bl	800177c <CODEC_IO_Write>
 80011de:	4603      	mov	r3, r0
 80011e0:	461a      	mov	r2, r3
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	4413      	add	r3, r2
 80011e6:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 80011e8:	89fb      	ldrh	r3, [r7, #14]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	2281      	movs	r2, #129	@ 0x81
 80011ee:	2105      	movs	r1, #5
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 fac3 	bl	800177c <CODEC_IO_Write>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	4413      	add	r3, r2
 80011fe:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8001200:	89fb      	ldrh	r3, [r7, #14]
 8001202:	b2db      	uxtb	r3, r3
 8001204:	2204      	movs	r2, #4
 8001206:	2106      	movs	r1, #6
 8001208:	4618      	mov	r0, r3
 800120a:	f000 fab7 	bl	800177c <CODEC_IO_Write>
 800120e:	4603      	mov	r3, r0
 8001210:	461a      	mov	r2, r3
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	4413      	add	r3, r2
 8001216:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001218:	7afa      	ldrb	r2, [r7, #11]
 800121a:	89fb      	ldrh	r3, [r7, #14]
 800121c:	4611      	mov	r1, r2
 800121e:	4618      	mov	r0, r3
 8001220:	f000 f964 	bl	80014ec <cs43l22_SetVolume>
 8001224:	4602      	mov	r2, r0
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	4413      	add	r3, r2
 800122a:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 800122c:	89bb      	ldrh	r3, [r7, #12]
 800122e:	2b02      	cmp	r3, #2
 8001230:	d023      	beq.n	800127a <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8001232:	89fb      	ldrh	r3, [r7, #14]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2206      	movs	r2, #6
 8001238:	210f      	movs	r1, #15
 800123a:	4618      	mov	r0, r3
 800123c:	f000 fa9e 	bl	800177c <CODEC_IO_Write>
 8001240:	4603      	mov	r3, r0
 8001242:	461a      	mov	r2, r3
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	4413      	add	r3, r2
 8001248:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 800124a:	89fb      	ldrh	r3, [r7, #14]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2200      	movs	r2, #0
 8001250:	2124      	movs	r1, #36	@ 0x24
 8001252:	4618      	mov	r0, r3
 8001254:	f000 fa92 	bl	800177c <CODEC_IO_Write>
 8001258:	4603      	mov	r3, r0
 800125a:	461a      	mov	r2, r3
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	4413      	add	r3, r2
 8001260:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8001262:	89fb      	ldrh	r3, [r7, #14]
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2200      	movs	r2, #0
 8001268:	2125      	movs	r1, #37	@ 0x25
 800126a:	4618      	mov	r0, r3
 800126c:	f000 fa86 	bl	800177c <CODEC_IO_Write>
 8001270:	4603      	mov	r3, r0
 8001272:	461a      	mov	r2, r3
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	4413      	add	r3, r2
 8001278:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 800127a:	89fb      	ldrh	r3, [r7, #14]
 800127c:	b2db      	uxtb	r3, r3
 800127e:	2200      	movs	r2, #0
 8001280:	210a      	movs	r1, #10
 8001282:	4618      	mov	r0, r3
 8001284:	f000 fa7a 	bl	800177c <CODEC_IO_Write>
 8001288:	4603      	mov	r3, r0
 800128a:	461a      	mov	r2, r3
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	4413      	add	r3, r2
 8001290:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001292:	89fb      	ldrh	r3, [r7, #14]
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2204      	movs	r2, #4
 8001298:	210e      	movs	r1, #14
 800129a:	4618      	mov	r0, r3
 800129c:	f000 fa6e 	bl	800177c <CODEC_IO_Write>
 80012a0:	4603      	mov	r3, r0
 80012a2:	461a      	mov	r2, r3
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	4413      	add	r3, r2
 80012a8:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80012aa:	89fb      	ldrh	r3, [r7, #14]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2200      	movs	r2, #0
 80012b0:	2127      	movs	r1, #39	@ 0x27
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 fa62 	bl	800177c <CODEC_IO_Write>
 80012b8:	4603      	mov	r3, r0
 80012ba:	461a      	mov	r2, r3
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	4413      	add	r3, r2
 80012c0:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80012c2:	89fb      	ldrh	r3, [r7, #14]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	220f      	movs	r2, #15
 80012c8:	211f      	movs	r1, #31
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fa56 	bl	800177c <CODEC_IO_Write>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461a      	mov	r2, r3
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	4413      	add	r3, r2
 80012d8:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 80012da:	89fb      	ldrh	r3, [r7, #14]
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	220a      	movs	r2, #10
 80012e0:	211a      	movs	r1, #26
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 fa4a 	bl	800177c <CODEC_IO_Write>
 80012e8:	4603      	mov	r3, r0
 80012ea:	461a      	mov	r2, r3
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	4413      	add	r3, r2
 80012f0:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 80012f2:	89fb      	ldrh	r3, [r7, #14]
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	220a      	movs	r2, #10
 80012f8:	211b      	movs	r1, #27
 80012fa:	4618      	mov	r0, r3
 80012fc:	f000 fa3e 	bl	800177c <CODEC_IO_Write>
 8001300:	4603      	mov	r3, r0
 8001302:	461a      	mov	r2, r3
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	4413      	add	r3, r2
 8001308:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800130a:	697b      	ldr	r3, [r7, #20]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	2000818c 	.word	0x2000818c

08001318 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800131c:	f000 fd9c 	bl	8001e58 <AUDIO_IO_DeInit>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}

08001324 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800132e:	f000 fd5b 	bl	8001de8 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2101      	movs	r1, #1
 8001338:	4618      	mov	r0, r3
 800133a:	f000 fda7 	bl	8001e8c <AUDIO_IO_Read>
 800133e:	4603      	mov	r3, r0
 8001340:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	f023 0307 	bic.w	r3, r3, #7
 8001348:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800134a:	7bfb      	ldrb	r3, [r7, #15]
}
 800134c:	4618      	mov	r0, r3
 800134e:	3710      	adds	r7, #16
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	6039      	str	r1, [r7, #0]
 800135e:	80fb      	strh	r3, [r7, #6]
 8001360:	4613      	mov	r3, r2
 8001362:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001368:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <cs43l22_Play+0x70>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d123      	bne.n	80013b8 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001370:	88fb      	ldrh	r3, [r7, #6]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	2206      	movs	r2, #6
 8001376:	210e      	movs	r1, #14
 8001378:	4618      	mov	r0, r3
 800137a:	f000 f9ff 	bl	800177c <CODEC_IO_Write>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	4413      	add	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	2100      	movs	r1, #0
 800138c:	4618      	mov	r0, r3
 800138e:	f000 f919 	bl	80015c4 <cs43l22_SetMute>
 8001392:	4602      	mov	r2, r0
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	4413      	add	r3, r2
 8001398:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800139a:	88fb      	ldrh	r3, [r7, #6]
 800139c:	b2db      	uxtb	r3, r3
 800139e:	229e      	movs	r2, #158	@ 0x9e
 80013a0:	2102      	movs	r1, #2
 80013a2:	4618      	mov	r0, r3
 80013a4:	f000 f9ea 	bl	800177c <CODEC_IO_Write>
 80013a8:	4603      	mov	r3, r0
 80013aa:	461a      	mov	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4413      	add	r3, r2
 80013b0:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80013b2:	4b04      	ldr	r3, [pc, #16]	@ (80013c4 <cs43l22_Play+0x70>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80013b8:	68fb      	ldr	r3, [r7, #12]
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000034 	.word	0x20000034

080013c8 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80013d6:	88fb      	ldrh	r3, [r7, #6]
 80013d8:	2101      	movs	r1, #1
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 f8f2 	bl	80015c4 <cs43l22_SetMute>
 80013e0:	4602      	mov	r2, r0
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	4413      	add	r3, r2
 80013e6:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2201      	movs	r2, #1
 80013ee:	2102      	movs	r1, #2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f000 f9c3 	bl	800177c <CODEC_IO_Write>
 80013f6:	4603      	mov	r3, r0
 80013f8:	461a      	mov	r2, r3
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	4413      	add	r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001400:	68fb      	ldr	r3, [r7, #12]
}
 8001402:	4618      	mov	r0, r3
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
	...

0800140c <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f000 f8ce 	bl	80015c4 <cs43l22_SetMute>
 8001428:	4602      	mov	r2, r0
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	4413      	add	r3, r2
 800142e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001430:	2300      	movs	r3, #0
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	e002      	b.n	800143c <cs43l22_Resume+0x30>
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	3301      	adds	r3, #1
 800143a:	60bb      	str	r3, [r7, #8]
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	2bfe      	cmp	r3, #254	@ 0xfe
 8001440:	d9f9      	bls.n	8001436 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001442:	88fb      	ldrh	r3, [r7, #6]
 8001444:	b2db      	uxtb	r3, r3
 8001446:	4a0e      	ldr	r2, [pc, #56]	@ (8001480 <cs43l22_Resume+0x74>)
 8001448:	7812      	ldrb	r2, [r2, #0]
 800144a:	b2d2      	uxtb	r2, r2
 800144c:	2104      	movs	r1, #4
 800144e:	4618      	mov	r0, r3
 8001450:	f000 f994 	bl	800177c <CODEC_IO_Write>
 8001454:	4603      	mov	r3, r0
 8001456:	461a      	mov	r2, r3
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800145e:	88fb      	ldrh	r3, [r7, #6]
 8001460:	b2db      	uxtb	r3, r3
 8001462:	229e      	movs	r2, #158	@ 0x9e
 8001464:	2102      	movs	r1, #2
 8001466:	4618      	mov	r0, r3
 8001468:	f000 f988 	bl	800177c <CODEC_IO_Write>
 800146c:	4603      	mov	r3, r0
 800146e:	461a      	mov	r2, r3
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	4413      	add	r3, r2
 8001474:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001476:	68fb      	ldr	r3, [r7, #12]
}
 8001478:	4618      	mov	r0, r3
 800147a:	3710      	adds	r7, #16
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	2000818c 	.word	0x2000818c

08001484 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	6039      	str	r1, [r7, #0]
 800148e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	2101      	movs	r1, #1
 8001498:	4618      	mov	r0, r3
 800149a:	f000 f893 	bl	80015c4 <cs43l22_SetMute>
 800149e:	4602      	mov	r2, r0
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	4413      	add	r3, r2
 80014a4:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80014a6:	88fb      	ldrh	r3, [r7, #6]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2204      	movs	r2, #4
 80014ac:	210e      	movs	r1, #14
 80014ae:	4618      	mov	r0, r3
 80014b0:	f000 f964 	bl	800177c <CODEC_IO_Write>
 80014b4:	4603      	mov	r3, r0
 80014b6:	461a      	mov	r2, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	4413      	add	r3, r2
 80014bc:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80014be:	88fb      	ldrh	r3, [r7, #6]
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	229f      	movs	r2, #159	@ 0x9f
 80014c4:	2102      	movs	r1, #2
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f958 	bl	800177c <CODEC_IO_Write>
 80014cc:	4603      	mov	r3, r0
 80014ce:	461a      	mov	r2, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	4413      	add	r3, r2
 80014d4:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80014d6:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <cs43l22_Stop+0x64>)
 80014d8:	2201      	movs	r2, #1
 80014da:	701a      	strb	r2, [r3, #0]
  return counter;    
 80014dc:	68fb      	ldr	r3, [r7, #12]
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3710      	adds	r7, #16
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000034 	.word	0x20000034

080014ec <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	460a      	mov	r2, r1
 80014f6:	80fb      	strh	r3, [r7, #6]
 80014f8:	4613      	mov	r3, r2
 80014fa:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001500:	797b      	ldrb	r3, [r7, #5]
 8001502:	2b64      	cmp	r3, #100	@ 0x64
 8001504:	d80b      	bhi.n	800151e <cs43l22_SetVolume+0x32>
 8001506:	797a      	ldrb	r2, [r7, #5]
 8001508:	4613      	mov	r3, r2
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	1a9b      	subs	r3, r3, r2
 800150e:	4a25      	ldr	r2, [pc, #148]	@ (80015a4 <cs43l22_SetVolume+0xb8>)
 8001510:	fb82 1203 	smull	r1, r2, r2, r3
 8001514:	1152      	asrs	r2, r2, #5
 8001516:	17db      	asrs	r3, r3, #31
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	b2db      	uxtb	r3, r3
 800151c:	e000      	b.n	8001520 <cs43l22_SetVolume+0x34>
 800151e:	23ff      	movs	r3, #255	@ 0xff
 8001520:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001522:	7afb      	ldrb	r3, [r7, #11]
 8001524:	2be6      	cmp	r3, #230	@ 0xe6
 8001526:	d91c      	bls.n	8001562 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	b2d8      	uxtb	r0, r3
 800152c:	7afb      	ldrb	r3, [r7, #11]
 800152e:	3319      	adds	r3, #25
 8001530:	b2db      	uxtb	r3, r3
 8001532:	461a      	mov	r2, r3
 8001534:	2120      	movs	r1, #32
 8001536:	f000 f921 	bl	800177c <CODEC_IO_Write>
 800153a:	4603      	mov	r3, r0
 800153c:	461a      	mov	r2, r3
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4413      	add	r3, r2
 8001542:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001544:	88fb      	ldrh	r3, [r7, #6]
 8001546:	b2d8      	uxtb	r0, r3
 8001548:	7afb      	ldrb	r3, [r7, #11]
 800154a:	3319      	adds	r3, #25
 800154c:	b2db      	uxtb	r3, r3
 800154e:	461a      	mov	r2, r3
 8001550:	2121      	movs	r1, #33	@ 0x21
 8001552:	f000 f913 	bl	800177c <CODEC_IO_Write>
 8001556:	4603      	mov	r3, r0
 8001558:	461a      	mov	r2, r3
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	4413      	add	r3, r2
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	e01b      	b.n	800159a <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001562:	88fb      	ldrh	r3, [r7, #6]
 8001564:	b2d8      	uxtb	r0, r3
 8001566:	7afb      	ldrb	r3, [r7, #11]
 8001568:	3319      	adds	r3, #25
 800156a:	b2db      	uxtb	r3, r3
 800156c:	461a      	mov	r2, r3
 800156e:	2120      	movs	r1, #32
 8001570:	f000 f904 	bl	800177c <CODEC_IO_Write>
 8001574:	4603      	mov	r3, r0
 8001576:	461a      	mov	r2, r3
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	4413      	add	r3, r2
 800157c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800157e:	88fb      	ldrh	r3, [r7, #6]
 8001580:	b2d8      	uxtb	r0, r3
 8001582:	7afb      	ldrb	r3, [r7, #11]
 8001584:	3319      	adds	r3, #25
 8001586:	b2db      	uxtb	r3, r3
 8001588:	461a      	mov	r2, r3
 800158a:	2121      	movs	r1, #33	@ 0x21
 800158c:	f000 f8f6 	bl	800177c <CODEC_IO_Write>
 8001590:	4603      	mov	r3, r0
 8001592:	461a      	mov	r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	4413      	add	r3, r2
 8001598:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800159a:	68fb      	ldr	r3, [r7, #12]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	51eb851f 	.word	0x51eb851f

080015a8 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	6039      	str	r1, [r7, #0]
 80015b2:	80fb      	strh	r3, [r7, #6]
  return 0;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
	...

080015c4 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	6039      	str	r1, [r7, #0]
 80015ce:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d124      	bne.n	8001624 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	22ff      	movs	r2, #255	@ 0xff
 80015e0:	2104      	movs	r1, #4
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 f8ca 	bl	800177c <CODEC_IO_Write>
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4413      	add	r3, r2
 80015f0:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2201      	movs	r2, #1
 80015f8:	2122      	movs	r1, #34	@ 0x22
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 f8be 	bl	800177c <CODEC_IO_Write>
 8001600:	4603      	mov	r3, r0
 8001602:	461a      	mov	r2, r3
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	4413      	add	r3, r2
 8001608:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800160a:	88fb      	ldrh	r3, [r7, #6]
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2201      	movs	r2, #1
 8001610:	2123      	movs	r1, #35	@ 0x23
 8001612:	4618      	mov	r0, r3
 8001614:	f000 f8b2 	bl	800177c <CODEC_IO_Write>
 8001618:	4603      	mov	r3, r0
 800161a:	461a      	mov	r2, r3
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	4413      	add	r3, r2
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	e025      	b.n	8001670 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001624:	88fb      	ldrh	r3, [r7, #6]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2200      	movs	r2, #0
 800162a:	2122      	movs	r1, #34	@ 0x22
 800162c:	4618      	mov	r0, r3
 800162e:	f000 f8a5 	bl	800177c <CODEC_IO_Write>
 8001632:	4603      	mov	r3, r0
 8001634:	461a      	mov	r2, r3
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4413      	add	r3, r2
 800163a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800163c:	88fb      	ldrh	r3, [r7, #6]
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2200      	movs	r2, #0
 8001642:	2123      	movs	r1, #35	@ 0x23
 8001644:	4618      	mov	r0, r3
 8001646:	f000 f899 	bl	800177c <CODEC_IO_Write>
 800164a:	4603      	mov	r3, r0
 800164c:	461a      	mov	r2, r3
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	4413      	add	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001654:	88fb      	ldrh	r3, [r7, #6]
 8001656:	b2db      	uxtb	r3, r3
 8001658:	4a08      	ldr	r2, [pc, #32]	@ (800167c <cs43l22_SetMute+0xb8>)
 800165a:	7812      	ldrb	r2, [r2, #0]
 800165c:	b2d2      	uxtb	r2, r2
 800165e:	2104      	movs	r1, #4
 8001660:	4618      	mov	r0, r3
 8001662:	f000 f88b 	bl	800177c <CODEC_IO_Write>
 8001666:	4603      	mov	r3, r0
 8001668:	461a      	mov	r2, r3
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	4413      	add	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001670:	68fb      	ldr	r3, [r7, #12]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	2000818c 	.word	0x2000818c

08001680 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	460a      	mov	r2, r1
 800168a:	80fb      	strh	r3, [r7, #6]
 800168c:	4613      	mov	r3, r2
 800168e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001694:	797b      	ldrb	r3, [r7, #5]
 8001696:	3b01      	subs	r3, #1
 8001698:	2b03      	cmp	r3, #3
 800169a:	d84b      	bhi.n	8001734 <cs43l22_SetOutputMode+0xb4>
 800169c:	a201      	add	r2, pc, #4	@ (adr r2, 80016a4 <cs43l22_SetOutputMode+0x24>)
 800169e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a2:	bf00      	nop
 80016a4:	080016b5 	.word	0x080016b5
 80016a8:	080016d5 	.word	0x080016d5
 80016ac:	080016f5 	.word	0x080016f5
 80016b0:	08001715 	.word	0x08001715
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80016b4:	88fb      	ldrh	r3, [r7, #6]
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	22fa      	movs	r2, #250	@ 0xfa
 80016ba:	2104      	movs	r1, #4
 80016bc:	4618      	mov	r0, r3
 80016be:	f000 f85d 	bl	800177c <CODEC_IO_Write>
 80016c2:	4603      	mov	r3, r0
 80016c4:	461a      	mov	r2, r3
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	4413      	add	r3, r2
 80016ca:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80016cc:	4b24      	ldr	r3, [pc, #144]	@ (8001760 <cs43l22_SetOutputMode+0xe0>)
 80016ce:	22fa      	movs	r2, #250	@ 0xfa
 80016d0:	701a      	strb	r2, [r3, #0]
      break;
 80016d2:	e03f      	b.n	8001754 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80016d4:	88fb      	ldrh	r3, [r7, #6]
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	22af      	movs	r2, #175	@ 0xaf
 80016da:	2104      	movs	r1, #4
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f84d 	bl	800177c <CODEC_IO_Write>
 80016e2:	4603      	mov	r3, r0
 80016e4:	461a      	mov	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	4413      	add	r3, r2
 80016ea:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80016ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001760 <cs43l22_SetOutputMode+0xe0>)
 80016ee:	22af      	movs	r2, #175	@ 0xaf
 80016f0:	701a      	strb	r2, [r3, #0]
      break;
 80016f2:	e02f      	b.n	8001754 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80016f4:	88fb      	ldrh	r3, [r7, #6]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	22aa      	movs	r2, #170	@ 0xaa
 80016fa:	2104      	movs	r1, #4
 80016fc:	4618      	mov	r0, r3
 80016fe:	f000 f83d 	bl	800177c <CODEC_IO_Write>
 8001702:	4603      	mov	r3, r0
 8001704:	461a      	mov	r2, r3
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4413      	add	r3, r2
 800170a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 800170c:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <cs43l22_SetOutputMode+0xe0>)
 800170e:	22aa      	movs	r2, #170	@ 0xaa
 8001710:	701a      	strb	r2, [r3, #0]
      break;
 8001712:	e01f      	b.n	8001754 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001714:	88fb      	ldrh	r3, [r7, #6]
 8001716:	b2db      	uxtb	r3, r3
 8001718:	2205      	movs	r2, #5
 800171a:	2104      	movs	r1, #4
 800171c:	4618      	mov	r0, r3
 800171e:	f000 f82d 	bl	800177c <CODEC_IO_Write>
 8001722:	4603      	mov	r3, r0
 8001724:	461a      	mov	r2, r3
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	4413      	add	r3, r2
 800172a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800172c:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <cs43l22_SetOutputMode+0xe0>)
 800172e:	2205      	movs	r2, #5
 8001730:	701a      	strb	r2, [r3, #0]
      break;    
 8001732:	e00f      	b.n	8001754 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001734:	88fb      	ldrh	r3, [r7, #6]
 8001736:	b2db      	uxtb	r3, r3
 8001738:	2205      	movs	r2, #5
 800173a:	2104      	movs	r1, #4
 800173c:	4618      	mov	r0, r3
 800173e:	f000 f81d 	bl	800177c <CODEC_IO_Write>
 8001742:	4603      	mov	r3, r0
 8001744:	461a      	mov	r2, r3
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4413      	add	r3, r2
 800174a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800174c:	4b04      	ldr	r3, [pc, #16]	@ (8001760 <cs43l22_SetOutputMode+0xe0>)
 800174e:	2205      	movs	r2, #5
 8001750:	701a      	strb	r2, [r3, #0]
      break;
 8001752:	bf00      	nop
  }  
  return counter;
 8001754:	68fb      	ldr	r3, [r7, #12]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	2000818c 	.word	0x2000818c

08001764 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	80fb      	strh	r3, [r7, #6]
  return 0;
 800176e:	2300      	movs	r3, #0
}
 8001770:	4618      	mov	r0, r3
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
 8001786:	460b      	mov	r3, r1
 8001788:	71bb      	strb	r3, [r7, #6]
 800178a:	4613      	mov	r3, r2
 800178c:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001792:	797a      	ldrb	r2, [r7, #5]
 8001794:	79b9      	ldrb	r1, [r7, #6]
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	4618      	mov	r0, r3
 800179a:	f000 fb64 	bl	8001e66 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	b2db      	uxtb	r3, r3
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017ae:	f000 ffd3 	bl	8002758 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017b2:	f000 f813 	bl	80017dc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017b6:	f000 f92d 	bl	8001a14 <MX_GPIO_Init>
  MX_DMA_Init();
 80017ba:	f000 f90b 	bl	80019d4 <MX_DMA_Init>
  MX_I2C1_Init();
 80017be:	f000 f877 	bl	80018b0 <MX_I2C1_Init>
  MX_I2S3_Init();
 80017c2:	f000 f8a3 	bl	800190c <MX_I2S3_Init>
  MX_SPI1_Init();
 80017c6:	f000 f8cf 	bl	8001968 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80017ca:	f009 f8c9 	bl	800a960 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	  App_Init(); // Uygulamay balat
 80017ce:	f7ff fc21 	bl	8001014 <App_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  App_Loop(); // Melodiyi al
 80017d2:	f7ff fc53 	bl	800107c <App_Loop>
 80017d6:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 80017d8:	4618      	mov	r0, r3
 80017da:	bd80      	pop	{r7, pc}

080017dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b094      	sub	sp, #80	@ 0x50
 80017e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017e2:	f107 0320 	add.w	r3, r7, #32
 80017e6:	2230      	movs	r2, #48	@ 0x30
 80017e8:	2100      	movs	r1, #0
 80017ea:	4618      	mov	r0, r3
 80017ec:	f009 fd6e 	bl	800b2cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f0:	f107 030c 	add.w	r3, r7, #12
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001800:	2300      	movs	r3, #0
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	4b28      	ldr	r3, [pc, #160]	@ (80018a8 <SystemClock_Config+0xcc>)
 8001806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001808:	4a27      	ldr	r2, [pc, #156]	@ (80018a8 <SystemClock_Config+0xcc>)
 800180a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800180e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001810:	4b25      	ldr	r3, [pc, #148]	@ (80018a8 <SystemClock_Config+0xcc>)
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800181c:	2300      	movs	r3, #0
 800181e:	607b      	str	r3, [r7, #4]
 8001820:	4b22      	ldr	r3, [pc, #136]	@ (80018ac <SystemClock_Config+0xd0>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a21      	ldr	r2, [pc, #132]	@ (80018ac <SystemClock_Config+0xd0>)
 8001826:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800182a:	6013      	str	r3, [r2, #0]
 800182c:	4b1f      	ldr	r3, [pc, #124]	@ (80018ac <SystemClock_Config+0xd0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001838:	2301      	movs	r3, #1
 800183a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800183c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001840:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001842:	2302      	movs	r3, #2
 8001844:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001846:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800184a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800184c:	2304      	movs	r3, #4
 800184e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001850:	2390      	movs	r3, #144	@ 0x90
 8001852:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001854:	2302      	movs	r3, #2
 8001856:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001858:	2306      	movs	r3, #6
 800185a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800185c:	f107 0320 	add.w	r3, r7, #32
 8001860:	4618      	mov	r0, r3
 8001862:	f004 ffe9 	bl	8006838 <HAL_RCC_OscConfig>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800186c:	f000 f9d0 	bl	8001c10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001870:	230f      	movs	r3, #15
 8001872:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001874:	2302      	movs	r3, #2
 8001876:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800187c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001880:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001882:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001886:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001888:	f107 030c 	add.w	r3, r7, #12
 800188c:	2104      	movs	r1, #4
 800188e:	4618      	mov	r0, r3
 8001890:	f005 fa4a 	bl	8006d28 <HAL_RCC_ClockConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800189a:	f000 f9b9 	bl	8001c10 <Error_Handler>
  }
}
 800189e:	bf00      	nop
 80018a0:	3750      	adds	r7, #80	@ 0x50
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40007000 	.word	0x40007000

080018b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018b4:	4b12      	ldr	r3, [pc, #72]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018b6:	4a13      	ldr	r2, [pc, #76]	@ (8001904 <MX_I2C1_Init+0x54>)
 80018b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018ba:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018bc:	4a12      	ldr	r2, [pc, #72]	@ (8001908 <MX_I2C1_Init+0x58>)
 80018be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018da:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018dc:	2200      	movs	r2, #0
 80018de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018e0:	4b07      	ldr	r3, [pc, #28]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018e6:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018ec:	4804      	ldr	r0, [pc, #16]	@ (8001900 <MX_I2C1_Init+0x50>)
 80018ee:	f001 ff5b 	bl	80037a8 <HAL_I2C_Init>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018f8:	f000 f98a 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	20008190 	.word	0x20008190
 8001904:	40005400 	.word	0x40005400
 8001908:	000186a0 	.word	0x000186a0

0800190c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2S3_Init 0 */
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */
  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001910:	4b13      	ldr	r3, [pc, #76]	@ (8001960 <MX_I2S3_Init+0x54>)
 8001912:	4a14      	ldr	r2, [pc, #80]	@ (8001964 <MX_I2S3_Init+0x58>)
 8001914:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001916:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <MX_I2S3_Init+0x54>)
 8001918:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800191c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800191e:	4b10      	ldr	r3, [pc, #64]	@ (8001960 <MX_I2S3_Init+0x54>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001924:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <MX_I2S3_Init+0x54>)
 8001926:	2200      	movs	r2, #0
 8001928:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800192a:	4b0d      	ldr	r3, [pc, #52]	@ (8001960 <MX_I2S3_Init+0x54>)
 800192c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001930:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001932:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <MX_I2S3_Init+0x54>)
 8001934:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001938:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800193a:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <MX_I2S3_Init+0x54>)
 800193c:	2200      	movs	r2, #0
 800193e:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001940:	4b07      	ldr	r3, [pc, #28]	@ (8001960 <MX_I2S3_Init+0x54>)
 8001942:	2200      	movs	r2, #0
 8001944:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001946:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <MX_I2S3_Init+0x54>)
 8001948:	2200      	movs	r2, #0
 800194a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800194c:	4804      	ldr	r0, [pc, #16]	@ (8001960 <MX_I2S3_Init+0x54>)
 800194e:	f002 ff8d 	bl	800486c <HAL_I2S_Init>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001958:	f000 f95a 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */
  /* USER CODE END I2S3_Init 2 */

}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	200081e4 	.word	0x200081e4
 8001964:	40003c00 	.word	0x40003c00

08001968 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800196c:	4b17      	ldr	r3, [pc, #92]	@ (80019cc <MX_SPI1_Init+0x64>)
 800196e:	4a18      	ldr	r2, [pc, #96]	@ (80019d0 <MX_SPI1_Init+0x68>)
 8001970:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001972:	4b16      	ldr	r3, [pc, #88]	@ (80019cc <MX_SPI1_Init+0x64>)
 8001974:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001978:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800197a:	4b14      	ldr	r3, [pc, #80]	@ (80019cc <MX_SPI1_Init+0x64>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001980:	4b12      	ldr	r3, [pc, #72]	@ (80019cc <MX_SPI1_Init+0x64>)
 8001982:	2200      	movs	r2, #0
 8001984:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001986:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <MX_SPI1_Init+0x64>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800198c:	4b0f      	ldr	r3, [pc, #60]	@ (80019cc <MX_SPI1_Init+0x64>)
 800198e:	2200      	movs	r2, #0
 8001990:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001992:	4b0e      	ldr	r3, [pc, #56]	@ (80019cc <MX_SPI1_Init+0x64>)
 8001994:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001998:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800199a:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <MX_SPI1_Init+0x64>)
 800199c:	2200      	movs	r2, #0
 800199e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019a0:	4b0a      	ldr	r3, [pc, #40]	@ (80019cc <MX_SPI1_Init+0x64>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019a6:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <MX_SPI1_Init+0x64>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019ac:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <MX_SPI1_Init+0x64>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019b2:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <MX_SPI1_Init+0x64>)
 80019b4:	220a      	movs	r2, #10
 80019b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019b8:	4804      	ldr	r0, [pc, #16]	@ (80019cc <MX_SPI1_Init+0x64>)
 80019ba:	f005 fd2f 	bl	800741c <HAL_SPI_Init>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019c4:	f000 f924 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 80019c8:	bf00      	nop
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	2000828c 	.word	0x2000828c
 80019d0:	40013000 	.word	0x40013000

080019d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	607b      	str	r3, [r7, #4]
 80019de:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <MX_DMA_Init+0x3c>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	4a0b      	ldr	r2, [pc, #44]	@ (8001a10 <MX_DMA_Init+0x3c>)
 80019e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ea:	4b09      	ldr	r3, [pc, #36]	@ (8001a10 <MX_DMA_Init+0x3c>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80019f6:	2200      	movs	r2, #0
 80019f8:	2100      	movs	r1, #0
 80019fa:	2010      	movs	r0, #16
 80019fc:	f001 f81d 	bl	8002a3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a00:	2010      	movs	r0, #16
 8001a02:	f001 f836 	bl	8002a72 <HAL_NVIC_EnableIRQ>

}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023800 	.word	0x40023800

08001a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08c      	sub	sp, #48	@ 0x30
 8001a18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
 8001a28:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61bb      	str	r3, [r7, #24]
 8001a2e:	4b72      	ldr	r3, [pc, #456]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	4a71      	ldr	r2, [pc, #452]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a34:	f043 0310 	orr.w	r3, r3, #16
 8001a38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3a:	4b6f      	ldr	r3, [pc, #444]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	f003 0310 	and.w	r3, r3, #16
 8001a42:	61bb      	str	r3, [r7, #24]
 8001a44:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	617b      	str	r3, [r7, #20]
 8001a4a:	4b6b      	ldr	r3, [pc, #428]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	4a6a      	ldr	r2, [pc, #424]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a50:	f043 0304 	orr.w	r3, r3, #4
 8001a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a56:	4b68      	ldr	r3, [pc, #416]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	f003 0304 	and.w	r3, r3, #4
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	4b64      	ldr	r3, [pc, #400]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4a63      	ldr	r2, [pc, #396]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a72:	4b61      	ldr	r3, [pc, #388]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b5d      	ldr	r3, [pc, #372]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a5c      	ldr	r2, [pc, #368]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b5a      	ldr	r3, [pc, #360]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	4b56      	ldr	r3, [pc, #344]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	4a55      	ldr	r2, [pc, #340]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001aa4:	f043 0302 	orr.w	r3, r3, #2
 8001aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aaa:	4b53      	ldr	r3, [pc, #332]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	607b      	str	r3, [r7, #4]
 8001aba:	4b4f      	ldr	r3, [pc, #316]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a4e      	ldr	r2, [pc, #312]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001ac0:	f043 0308 	orr.w	r3, r3, #8
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b4c      	ldr	r3, [pc, #304]	@ (8001bf8 <MX_GPIO_Init+0x1e4>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	607b      	str	r3, [r7, #4]
 8001ad0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2108      	movs	r1, #8
 8001ad6:	4849      	ldr	r0, [pc, #292]	@ (8001bfc <MX_GPIO_Init+0x1e8>)
 8001ad8:	f001 fe4c 	bl	8003774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001adc:	2201      	movs	r2, #1
 8001ade:	2101      	movs	r1, #1
 8001ae0:	4847      	ldr	r0, [pc, #284]	@ (8001c00 <MX_GPIO_Init+0x1ec>)
 8001ae2:	f001 fe47 	bl	8003774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001aec:	4845      	ldr	r0, [pc, #276]	@ (8001c04 <MX_GPIO_Init+0x1f0>)
 8001aee:	f001 fe41 	bl	8003774 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001af2:	2308      	movs	r3, #8
 8001af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af6:	2301      	movs	r3, #1
 8001af8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afa:	2300      	movs	r3, #0
 8001afc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afe:	2300      	movs	r3, #0
 8001b00:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001b02:	f107 031c 	add.w	r3, r7, #28
 8001b06:	4619      	mov	r1, r3
 8001b08:	483c      	ldr	r0, [pc, #240]	@ (8001bfc <MX_GPIO_Init+0x1e8>)
 8001b0a:	f001 fb9b 	bl	8003244 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b12:	2301      	movs	r3, #1
 8001b14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b1e:	f107 031c 	add.w	r3, r7, #28
 8001b22:	4619      	mov	r1, r3
 8001b24:	4836      	ldr	r0, [pc, #216]	@ (8001c00 <MX_GPIO_Init+0x1ec>)
 8001b26:	f001 fb8d 	bl	8003244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001b2a:	2308      	movs	r3, #8
 8001b2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b36:	2300      	movs	r3, #0
 8001b38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b3a:	2305      	movs	r3, #5
 8001b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001b3e:	f107 031c 	add.w	r3, r7, #28
 8001b42:	4619      	mov	r1, r3
 8001b44:	482e      	ldr	r0, [pc, #184]	@ (8001c00 <MX_GPIO_Init+0x1ec>)
 8001b46:	f001 fb7d 	bl	8003244 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b4e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001b52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b54:	2300      	movs	r3, #0
 8001b56:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b58:	f107 031c 	add.w	r3, r7, #28
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	482a      	ldr	r0, [pc, #168]	@ (8001c08 <MX_GPIO_Init+0x1f4>)
 8001b60:	f001 fb70 	bl	8003244 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001b64:	2304      	movs	r3, #4
 8001b66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001b70:	f107 031c 	add.w	r3, r7, #28
 8001b74:	4619      	mov	r1, r3
 8001b76:	4825      	ldr	r0, [pc, #148]	@ (8001c0c <MX_GPIO_Init+0x1f8>)
 8001b78:	f001 fb64 	bl	8003244 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001b7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b82:	2302      	movs	r3, #2
 8001b84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b8e:	2305      	movs	r3, #5
 8001b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001b92:	f107 031c 	add.w	r3, r7, #28
 8001b96:	4619      	mov	r1, r3
 8001b98:	481c      	ldr	r0, [pc, #112]	@ (8001c0c <MX_GPIO_Init+0x1f8>)
 8001b9a:	f001 fb53 	bl	8003244 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           PD4 */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001b9e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001ba2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bac:	2300      	movs	r3, #0
 8001bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bb0:	f107 031c 	add.w	r3, r7, #28
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4813      	ldr	r0, [pc, #76]	@ (8001c04 <MX_GPIO_Init+0x1f0>)
 8001bb8:	f001 fb44 	bl	8003244 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001bbc:	2320      	movs	r3, #32
 8001bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001bc8:	f107 031c 	add.w	r3, r7, #28
 8001bcc:	4619      	mov	r1, r3
 8001bce:	480d      	ldr	r0, [pc, #52]	@ (8001c04 <MX_GPIO_Init+0x1f0>)
 8001bd0:	f001 fb38 	bl	8003244 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bd8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001bdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001be2:	f107 031c 	add.w	r3, r7, #28
 8001be6:	4619      	mov	r1, r3
 8001be8:	4804      	ldr	r0, [pc, #16]	@ (8001bfc <MX_GPIO_Init+0x1e8>)
 8001bea:	f001 fb2b 	bl	8003244 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001bee:	bf00      	nop
 8001bf0:	3730      	adds	r7, #48	@ 0x30
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40020800 	.word	0x40020800
 8001c04:	40020c00 	.word	0x40020c00
 8001c08:	40020000 	.word	0x40020000
 8001c0c:	40020400 	.word	0x40020400

08001c10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001c24:	480e      	ldr	r0, [pc, #56]	@ (8001c60 <I2Cx_Init+0x40>)
 8001c26:	f002 fa5f 	bl	80040e8 <HAL_I2C_GetState>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d114      	bne.n	8001c5a <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001c30:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <I2Cx_Init+0x40>)
 8001c32:	4a0c      	ldr	r2, [pc, #48]	@ (8001c64 <I2Cx_Init+0x44>)
 8001c34:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c36:	4b0a      	ldr	r3, [pc, #40]	@ (8001c60 <I2Cx_Init+0x40>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8001c3c:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <I2Cx_Init+0x40>)
 8001c3e:	2233      	movs	r2, #51	@ 0x33
 8001c40:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c42:	4b07      	ldr	r3, [pc, #28]	@ (8001c60 <I2Cx_Init+0x40>)
 8001c44:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c48:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8001c4a:	4b05      	ldr	r3, [pc, #20]	@ (8001c60 <I2Cx_Init+0x40>)
 8001c4c:	4a06      	ldr	r2, [pc, #24]	@ (8001c68 <I2Cx_Init+0x48>)
 8001c4e:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001c50:	f000 f876 	bl	8001d40 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001c54:	4802      	ldr	r0, [pc, #8]	@ (8001c60 <I2Cx_Init+0x40>)
 8001c56:	f001 fda7 	bl	80037a8 <HAL_I2C_Init>
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200082e4 	.word	0x200082e4
 8001c64:	000186a0 	.word	0x000186a0
 8001c68:	40005400 	.word	0x40005400

08001c6c <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b088      	sub	sp, #32
 8001c70:	af04      	add	r7, sp, #16
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
 8001c76:	460b      	mov	r3, r1
 8001c78:	71bb      	strb	r3, [r7, #6]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	b299      	uxth	r1, r3
 8001c86:	79bb      	ldrb	r3, [r7, #6]
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001cbc <I2Cx_WriteData+0x50>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	9302      	str	r3, [sp, #8]
 8001c90:	2301      	movs	r3, #1
 8001c92:	9301      	str	r3, [sp, #4]
 8001c94:	1d7b      	adds	r3, r7, #5
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	2301      	movs	r3, #1
 8001c9a:	4809      	ldr	r0, [pc, #36]	@ (8001cc0 <I2Cx_WriteData+0x54>)
 8001c9c:	f001 fef8 	bl	8003a90 <HAL_I2C_Mem_Write>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f000 f837 	bl	8001d20 <I2Cx_Error>
  }
}
 8001cb2:	bf00      	nop
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000038 	.word	0x20000038
 8001cc0:	200082e4 	.word	0x200082e4

08001cc4 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b088      	sub	sp, #32
 8001cc8:	af04      	add	r7, sp, #16
 8001cca:	4603      	mov	r3, r0
 8001ccc:	460a      	mov	r2, r1
 8001cce:	71fb      	strb	r3, [r7, #7]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	b299      	uxth	r1, r3
 8001ce0:	79bb      	ldrb	r3, [r7, #6]
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d18 <I2Cx_ReadData+0x54>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	9302      	str	r3, [sp, #8]
 8001cea:	2301      	movs	r3, #1
 8001cec:	9301      	str	r3, [sp, #4]
 8001cee:	f107 030e 	add.w	r3, r7, #14
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	4809      	ldr	r0, [pc, #36]	@ (8001d1c <I2Cx_ReadData+0x58>)
 8001cf8:	f001 ffc4 	bl	8003c84 <HAL_I2C_Mem_Read>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d003      	beq.n	8001d0e <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 f809 	bl	8001d20 <I2Cx_Error>
  }
  return value;
 8001d0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000038 	.word	0x20000038
 8001d1c:	200082e4 	.word	0x200082e4

08001d20 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8001d2a:	4804      	ldr	r0, [pc, #16]	@ (8001d3c <I2Cx_Error+0x1c>)
 8001d2c:	f001 fe80 	bl	8003a30 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001d30:	f7ff ff76 	bl	8001c20 <I2Cx_Init>
}
 8001d34:	bf00      	nop
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	200082e4 	.word	0x200082e4

08001d40 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b088      	sub	sp, #32
 8001d44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	4b25      	ldr	r3, [pc, #148]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4e:	4a24      	ldr	r2, [pc, #144]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001d50:	f043 0302 	orr.w	r3, r3, #2
 8001d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d56:	4b22      	ldr	r3, [pc, #136]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8001d62:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001d66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d68:	2312      	movs	r3, #18
 8001d6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001d74:	2304      	movs	r3, #4
 8001d76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8001d78:	f107 030c 	add.w	r3, r7, #12
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4819      	ldr	r0, [pc, #100]	@ (8001de4 <I2Cx_MspInit+0xa4>)
 8001d80:	f001 fa60 	bl	8003244 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001d84:	2300      	movs	r3, #0
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	4b15      	ldr	r3, [pc, #84]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8c:	4a14      	ldr	r2, [pc, #80]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001d8e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d94:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001da0:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	4a0e      	ldr	r2, [pc, #56]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001da6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001daa:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001dac:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	4a0b      	ldr	r2, [pc, #44]	@ (8001de0 <I2Cx_MspInit+0xa0>)
 8001db2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001db6:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001db8:	2200      	movs	r2, #0
 8001dba:	2100      	movs	r1, #0
 8001dbc:	201f      	movs	r0, #31
 8001dbe:	f000 fe3c 	bl	8002a3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001dc2:	201f      	movs	r0, #31
 8001dc4:	f000 fe55 	bl	8002a72 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	2100      	movs	r1, #0
 8001dcc:	2020      	movs	r0, #32
 8001dce:	f000 fe34 	bl	8002a3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001dd2:	2020      	movs	r0, #32
 8001dd4:	f000 fe4d 	bl	8002a72 <HAL_NVIC_EnableIRQ>
}
 8001dd8:	bf00      	nop
 8001dda:	3720      	adds	r7, #32
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020400 	.word	0x40020400

08001de8 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	603b      	str	r3, [r7, #0]
 8001df2:	4b17      	ldr	r3, [pc, #92]	@ (8001e50 <AUDIO_IO_Init+0x68>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a16      	ldr	r2, [pc, #88]	@ (8001e50 <AUDIO_IO_Init+0x68>)
 8001df8:	f043 0308 	orr.w	r3, r3, #8
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b14      	ldr	r3, [pc, #80]	@ (8001e50 <AUDIO_IO_Init+0x68>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	603b      	str	r3, [r7, #0]
 8001e08:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8001e0a:	2310      	movs	r3, #16
 8001e0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001e12:	2302      	movs	r3, #2
 8001e14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	480d      	ldr	r0, [pc, #52]	@ (8001e54 <AUDIO_IO_Init+0x6c>)
 8001e20:	f001 fa10 	bl	8003244 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001e24:	f7ff fefc 	bl	8001c20 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	2110      	movs	r1, #16
 8001e2c:	4809      	ldr	r0, [pc, #36]	@ (8001e54 <AUDIO_IO_Init+0x6c>)
 8001e2e:	f001 fca1 	bl	8003774 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001e32:	2005      	movs	r0, #5
 8001e34:	f000 fd02 	bl	800283c <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001e38:	2201      	movs	r2, #1
 8001e3a:	2110      	movs	r1, #16
 8001e3c:	4805      	ldr	r0, [pc, #20]	@ (8001e54 <AUDIO_IO_Init+0x6c>)
 8001e3e:	f001 fc99 	bl	8003774 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001e42:	2005      	movs	r0, #5
 8001e44:	f000 fcfa 	bl	800283c <HAL_Delay>
}
 8001e48:	bf00      	nop
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40023800 	.word	0x40023800
 8001e54:	40020c00 	.word	0x40020c00

08001e58 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	71fb      	strb	r3, [r7, #7]
 8001e70:	460b      	mov	r3, r1
 8001e72:	71bb      	strb	r3, [r7, #6]
 8001e74:	4613      	mov	r3, r2
 8001e76:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8001e78:	797a      	ldrb	r2, [r7, #5]
 8001e7a:	79b9      	ldrb	r1, [r7, #6]
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff fef4 	bl	8001c6c <I2Cx_WriteData>
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	460a      	mov	r2, r1
 8001e96:	71fb      	strb	r3, [r7, #7]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8001e9c:	79ba      	ldrb	r2, [r7, #6]
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	4611      	mov	r1, r2
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff ff0e 	bl	8001cc4 <I2Cx_ReadData>
 8001ea8:	4603      	mov	r3, r0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8001eb4:	b590      	push	{r4, r7, lr}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	603a      	str	r2, [r7, #0]
 8001ebe:	80fb      	strh	r3, [r7, #6]
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	6839      	ldr	r1, [r7, #0]
 8001ecc:	481c      	ldr	r0, [pc, #112]	@ (8001f40 <BSP_AUDIO_OUT_Init+0x8c>)
 8001ece:	f000 f88d 	bl	8001fec <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f40 <BSP_AUDIO_OUT_Init+0x8c>)
 8001ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f44 <BSP_AUDIO_OUT_Init+0x90>)
 8001ed6:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001ed8:	4819      	ldr	r0, [pc, #100]	@ (8001f40 <BSP_AUDIO_OUT_Init+0x8c>)
 8001eda:	f002 feb7 	bl	8004c4c <HAL_I2S_GetState>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d103      	bne.n	8001eec <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	4816      	ldr	r0, [pc, #88]	@ (8001f40 <BSP_AUDIO_OUT_Init+0x8c>)
 8001ee8:	f000 f8da 	bl	80020a0 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8001eec:	6838      	ldr	r0, [r7, #0]
 8001eee:	f000 f99f 	bl	8002230 <I2S3_Init>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10e      	bne.n	8001f20 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retrieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8001f02:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <BSP_AUDIO_OUT_Init+0x94>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2094      	movs	r0, #148	@ 0x94
 8001f08:	4798      	blx	r3
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001f10:	2be0      	cmp	r3, #224	@ 0xe0
 8001f12:	d103      	bne.n	8001f1c <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8001f14:	4b0d      	ldr	r3, [pc, #52]	@ (8001f4c <BSP_AUDIO_OUT_Init+0x98>)
 8001f16:	4a0c      	ldr	r2, [pc, #48]	@ (8001f48 <BSP_AUDIO_OUT_Init+0x94>)
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	e001      	b.n	8001f20 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d107      	bne.n	8001f36 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8001f26:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <BSP_AUDIO_OUT_Init+0x98>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681c      	ldr	r4, [r3, #0]
 8001f2c:	797a      	ldrb	r2, [r7, #5]
 8001f2e:	88f9      	ldrh	r1, [r7, #6]
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	2094      	movs	r0, #148	@ 0x94
 8001f34:	47a0      	blx	r4
  }
  
  return ret;
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd90      	pop	{r4, r7, pc}
 8001f40:	2000833c 	.word	0x2000833c
 8001f44:	40003c00 	.word	0x40003c00
 8001f48:	20000004 	.word	0x20000004
 8001f4c:	20008338 	.word	0x20008338

08001f50 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8001f5a:	4b10      	ldr	r3, [pc, #64]	@ (8001f9c <BSP_AUDIO_OUT_Play+0x4c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	b292      	uxth	r2, r2
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	2094      	movs	r0, #148	@ 0x94
 8001f68:	4798      	blx	r3
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e00f      	b.n	8001f94 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001f7a:	d203      	bcs.n	8001f84 <BSP_AUDIO_OUT_Play+0x34>
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	085b      	lsrs	r3, r3, #1
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	e001      	b.n	8001f88 <BSP_AUDIO_OUT_Play+0x38>
 8001f84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f88:	461a      	mov	r2, r3
 8001f8a:	6879      	ldr	r1, [r7, #4]
 8001f8c:	4804      	ldr	r0, [pc, #16]	@ (8001fa0 <BSP_AUDIO_OUT_Play+0x50>)
 8001f8e:	f002 fdad 	bl	8004aec <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8001f92:	2300      	movs	r3, #0
  }
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20008338 	.word	0x20008338
 8001fa0:	2000833c 	.word	0x2000833c

08001fa4 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a04      	ldr	r2, [pc, #16]	@ (8001fc4 <HAL_I2S_TxCpltCallback+0x20>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d101      	bne.n	8001fba <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8001fb6:	f7ff f801 	bl	8000fbc <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40003c00 	.word	0x40003c00

08001fc8 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a04      	ldr	r2, [pc, #16]	@ (8001fe8 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d101      	bne.n	8001fde <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8001fda:	f7fe ffc5 	bl	8000f68 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8001fde:	bf00      	nop
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40003c00 	.word	0x40003c00

08001fec <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b08a      	sub	sp, #40	@ 0x28
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ffe:	23ff      	movs	r3, #255	@ 0xff
 8002000:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 8002004:	2300      	movs	r3, #0
 8002006:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800200a:	e010      	b.n	800202e <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 800200c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002010:	4a20      	ldr	r2, [pc, #128]	@ (8002094 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8002012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	429a      	cmp	r2, r3
 800201a:	d103      	bne.n	8002024 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 800201c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002020:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 8002024:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002028:	3301      	adds	r3, #1
 800202a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800202e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002032:	2b07      	cmp	r3, #7
 8002034:	d9ea      	bls.n	800200c <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8002036:	f107 0314 	add.w	r3, r7, #20
 800203a:	4618      	mov	r0, r3
 800203c:	f005 f962 	bl	8007304 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8002040:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	2b00      	cmp	r3, #0
 800204a:	d113      	bne.n	8002074 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800204c:	2301      	movs	r3, #1
 800204e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8002050:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002054:	4a10      	ldr	r2, [pc, #64]	@ (8002098 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8002056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800205a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 800205c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002060:	4a0e      	ldr	r2, [pc, #56]	@ (800209c <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8002062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002066:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4618      	mov	r0, r3
 800206e:	f005 f867 	bl	8007140 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8002072:	e00b      	b.n	800208c <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002074:	2301      	movs	r3, #1
 8002076:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8002078:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800207c:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800207e:	2303      	movs	r3, #3
 8002080:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002082:	f107 0314 	add.w	r3, r7, #20
 8002086:	4618      	mov	r0, r3
 8002088:	f005 f85a 	bl	8007140 <HAL_RCCEx_PeriphCLKConfig>
}
 800208c:	bf00      	nop
 800208e:	3728      	adds	r7, #40	@ 0x28
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	0800be1c 	.word	0x0800be1c
 8002098:	0800be3c 	.word	0x0800be3c
 800209c:	0800be5c 	.word	0x0800be5c

080020a0 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08c      	sub	sp, #48	@ 0x30
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	61bb      	str	r3, [r7, #24]
 80020ae:	4b56      	ldr	r3, [pc, #344]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b2:	4a55      	ldr	r2, [pc, #340]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 80020b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ba:	4b53      	ldr	r3, [pc, #332]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020c2:	61bb      	str	r3, [r7, #24]
 80020c4:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	617b      	str	r3, [r7, #20]
 80020ca:	4b4f      	ldr	r3, [pc, #316]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	4a4e      	ldr	r2, [pc, #312]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 80020d0:	f043 0304 	orr.w	r3, r3, #4
 80020d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d6:	4b4c      	ldr	r3, [pc, #304]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	4b48      	ldr	r3, [pc, #288]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	4a47      	ldr	r2, [pc, #284]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f2:	4b45      	ldr	r3, [pc, #276]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80020fe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002102:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8002104:	2302      	movs	r3, #2
 8002106:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800210c:	2302      	movs	r3, #2
 800210e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8002110:	2306      	movs	r3, #6
 8002112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8002114:	f107 031c 	add.w	r3, r7, #28
 8002118:	4619      	mov	r1, r3
 800211a:	483c      	ldr	r0, [pc, #240]	@ (800220c <BSP_AUDIO_OUT_MspInit+0x16c>)
 800211c:	f001 f892 	bl	8003244 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8002120:	2310      	movs	r3, #16
 8002122:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8002124:	f107 031c 	add.w	r3, r7, #28
 8002128:	4619      	mov	r1, r3
 800212a:	4839      	ldr	r0, [pc, #228]	@ (8002210 <BSP_AUDIO_OUT_MspInit+0x170>)
 800212c:	f001 f88a 	bl	8003244 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	4b34      	ldr	r3, [pc, #208]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002138:	4a33      	ldr	r2, [pc, #204]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 800213a:	f043 0304 	orr.w	r3, r3, #4
 800213e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002140:	4b31      	ldr	r3, [pc, #196]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002144:	f003 0304 	and.w	r3, r3, #4
 8002148:	60fb      	str	r3, [r7, #12]
 800214a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 800214c:	2380      	movs	r3, #128	@ 0x80
 800214e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8002150:	f107 031c 	add.w	r3, r7, #28
 8002154:	4619      	mov	r1, r3
 8002156:	482d      	ldr	r0, [pc, #180]	@ (800220c <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002158:	f001 f874 	bl	8003244 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 800215c:	2300      	movs	r3, #0
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	4b29      	ldr	r3, [pc, #164]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002164:	4a28      	ldr	r2, [pc, #160]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002166:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800216a:	6313      	str	r3, [r2, #48]	@ 0x30
 800216c:	4b26      	ldr	r3, [pc, #152]	@ (8002208 <BSP_AUDIO_OUT_MspInit+0x168>)
 800216e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002170:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002174:	60bb      	str	r3, [r7, #8]
 8002176:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a25      	ldr	r2, [pc, #148]	@ (8002214 <BSP_AUDIO_OUT_MspInit+0x174>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d136      	bne.n	80021f0 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8002182:	4b25      	ldr	r3, [pc, #148]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002184:	2200      	movs	r2, #0
 8002186:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8002188:	4b23      	ldr	r3, [pc, #140]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 800218a:	2240      	movs	r2, #64	@ 0x40
 800218c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800218e:	4b22      	ldr	r3, [pc, #136]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002190:	2200      	movs	r2, #0
 8002192:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8002194:	4b20      	ldr	r3, [pc, #128]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002196:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800219a:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 800219c:	4b1e      	ldr	r3, [pc, #120]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 800219e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80021a2:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80021a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021aa:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80021ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80021b2:	4b19      	ldr	r3, [pc, #100]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021b4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021b8:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80021ba:	4b17      	ldr	r3, [pc, #92]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021bc:	2204      	movs	r2, #4
 80021be:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80021c0:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021c2:	2203      	movs	r2, #3
 80021c4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80021c6:	4b14      	ldr	r3, [pc, #80]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80021cc:	4b12      	ldr	r3, [pc, #72]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80021d2:	4b11      	ldr	r3, [pc, #68]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021d4:	4a11      	ldr	r2, [pc, #68]	@ (800221c <BSP_AUDIO_OUT_MspInit+0x17c>)
 80021d6:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a0f      	ldr	r2, [pc, #60]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021dc:	639a      	str	r2, [r3, #56]	@ 0x38
 80021de:	4a0e      	ldr	r2, [pc, #56]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80021e4:	480c      	ldr	r0, [pc, #48]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021e6:	f000 fd0d 	bl	8002c04 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80021ea:	480b      	ldr	r0, [pc, #44]	@ (8002218 <BSP_AUDIO_OUT_MspInit+0x178>)
 80021ec:	f000 fc5c 	bl	8002aa8 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80021f0:	2200      	movs	r2, #0
 80021f2:	210e      	movs	r1, #14
 80021f4:	202f      	movs	r0, #47	@ 0x2f
 80021f6:	f000 fc20 	bl	8002a3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 80021fa:	202f      	movs	r0, #47	@ 0x2f
 80021fc:	f000 fc39 	bl	8002a72 <HAL_NVIC_EnableIRQ>
}
 8002200:	bf00      	nop
 8002202:	3730      	adds	r7, #48	@ 0x30
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40023800 	.word	0x40023800
 800220c:	40020800 	.word	0x40020800
 8002210:	40020000 	.word	0x40020000
 8002214:	40003c00 	.word	0x40003c00
 8002218:	20008384 	.word	0x20008384
 800221c:	400260b8 	.word	0x400260b8

08002220 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
	...

08002230 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8002238:	4b17      	ldr	r3, [pc, #92]	@ (8002298 <I2S3_Init+0x68>)
 800223a:	4a18      	ldr	r2, [pc, #96]	@ (800229c <I2S3_Init+0x6c>)
 800223c:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800223e:	4b16      	ldr	r3, [pc, #88]	@ (8002298 <I2S3_Init+0x68>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	69da      	ldr	r2, [r3, #28]
 8002244:	4b14      	ldr	r3, [pc, #80]	@ (8002298 <I2S3_Init+0x68>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800224c:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800224e:	4a12      	ldr	r2, [pc, #72]	@ (8002298 <I2S3_Init+0x68>)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8002254:	4b10      	ldr	r3, [pc, #64]	@ (8002298 <I2S3_Init+0x68>)
 8002256:	2200      	movs	r2, #0
 8002258:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800225a:	4b0f      	ldr	r3, [pc, #60]	@ (8002298 <I2S3_Init+0x68>)
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8002260:	4b0d      	ldr	r3, [pc, #52]	@ (8002298 <I2S3_Init+0x68>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8002266:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <I2S3_Init+0x68>)
 8002268:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800226c:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800226e:	4b0a      	ldr	r3, [pc, #40]	@ (8002298 <I2S3_Init+0x68>)
 8002270:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002274:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8002276:	4b08      	ldr	r3, [pc, #32]	@ (8002298 <I2S3_Init+0x68>)
 8002278:	2200      	movs	r2, #0
 800227a:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 800227c:	4806      	ldr	r0, [pc, #24]	@ (8002298 <I2S3_Init+0x68>)
 800227e:	f002 faf5 	bl	800486c <HAL_I2S_Init>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e000      	b.n	800228e <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 800228c:	2300      	movs	r3, #0
  }
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	2000833c 	.word	0x2000833c
 800229c:	40003c00 	.word	0x40003c00

080022a0 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80022a8:	f000 f804 	bl	80022b4 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80022ac:	bf00      	nop
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80022c6:	bf00      	nop
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a07      	ldr	r2, [pc, #28]	@ (80022fc <HAL_I2S_ErrorCallback+0x2c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d101      	bne.n	80022e6 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80022e2:	f7ff ff9d 	bl	8002220 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a05      	ldr	r2, [pc, #20]	@ (8002300 <HAL_I2S_ErrorCallback+0x30>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d101      	bne.n	80022f4 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 80022f0:	f7ff ffe7 	bl	80022c2 <BSP_AUDIO_IN_Error_Callback>
  }
}
 80022f4:	bf00      	nop
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40003c00 	.word	0x40003c00
 8002300:	40003800 	.word	0x40003800

08002304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	607b      	str	r3, [r7, #4]
 800230e:	4b10      	ldr	r3, [pc, #64]	@ (8002350 <HAL_MspInit+0x4c>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002312:	4a0f      	ldr	r2, [pc, #60]	@ (8002350 <HAL_MspInit+0x4c>)
 8002314:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002318:	6453      	str	r3, [r2, #68]	@ 0x44
 800231a:	4b0d      	ldr	r3, [pc, #52]	@ (8002350 <HAL_MspInit+0x4c>)
 800231c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002322:	607b      	str	r3, [r7, #4]
 8002324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	603b      	str	r3, [r7, #0]
 800232a:	4b09      	ldr	r3, [pc, #36]	@ (8002350 <HAL_MspInit+0x4c>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	4a08      	ldr	r2, [pc, #32]	@ (8002350 <HAL_MspInit+0x4c>)
 8002330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002334:	6413      	str	r3, [r2, #64]	@ 0x40
 8002336:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <HAL_MspInit+0x4c>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800233e:	603b      	str	r3, [r7, #0]
 8002340:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002342:	2007      	movs	r0, #7
 8002344:	f000 fb6e 	bl	8002a24 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002348:	bf00      	nop
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40023800 	.word	0x40023800

08002354 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08a      	sub	sp, #40	@ 0x28
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a19      	ldr	r2, [pc, #100]	@ (80023d8 <HAL_I2C_MspInit+0x84>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d12c      	bne.n	80023d0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	613b      	str	r3, [r7, #16]
 800237a:	4b18      	ldr	r3, [pc, #96]	@ (80023dc <HAL_I2C_MspInit+0x88>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	4a17      	ldr	r2, [pc, #92]	@ (80023dc <HAL_I2C_MspInit+0x88>)
 8002380:	f043 0302 	orr.w	r3, r3, #2
 8002384:	6313      	str	r3, [r2, #48]	@ 0x30
 8002386:	4b15      	ldr	r3, [pc, #84]	@ (80023dc <HAL_I2C_MspInit+0x88>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	613b      	str	r3, [r7, #16]
 8002390:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002392:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002396:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002398:	2312      	movs	r3, #18
 800239a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800239c:	2301      	movs	r3, #1
 800239e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a0:	2300      	movs	r3, #0
 80023a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023a4:	2304      	movs	r3, #4
 80023a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	4619      	mov	r1, r3
 80023ae:	480c      	ldr	r0, [pc, #48]	@ (80023e0 <HAL_I2C_MspInit+0x8c>)
 80023b0:	f000 ff48 	bl	8003244 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023b4:	2300      	movs	r3, #0
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	4b08      	ldr	r3, [pc, #32]	@ (80023dc <HAL_I2C_MspInit+0x88>)
 80023ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023bc:	4a07      	ldr	r2, [pc, #28]	@ (80023dc <HAL_I2C_MspInit+0x88>)
 80023be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80023c4:	4b05      	ldr	r3, [pc, #20]	@ (80023dc <HAL_I2C_MspInit+0x88>)
 80023c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80023d0:	bf00      	nop
 80023d2:	3728      	adds	r7, #40	@ 0x28
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40005400 	.word	0x40005400
 80023dc:	40023800 	.word	0x40023800
 80023e0:	40020400 	.word	0x40020400

080023e4 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a0a      	ldr	r2, [pc, #40]	@ (800241c <HAL_I2C_MspDeInit+0x38>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d10e      	bne.n	8002414 <HAL_I2C_MspDeInit+0x30>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80023f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002420 <HAL_I2C_MspDeInit+0x3c>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	4a09      	ldr	r2, [pc, #36]	@ (8002420 <HAL_I2C_MspDeInit+0x3c>)
 80023fc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002400:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 8002402:	2140      	movs	r1, #64	@ 0x40
 8002404:	4807      	ldr	r0, [pc, #28]	@ (8002424 <HAL_I2C_MspDeInit+0x40>)
 8002406:	f001 f8b9 	bl	800357c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 800240a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800240e:	4805      	ldr	r0, [pc, #20]	@ (8002424 <HAL_I2C_MspDeInit+0x40>)
 8002410:	f001 f8b4 	bl	800357c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002414:	bf00      	nop
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40005400 	.word	0x40005400
 8002420:	40023800 	.word	0x40023800
 8002424:	40020400 	.word	0x40020400

08002428 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b08e      	sub	sp, #56	@ 0x38
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002430:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
 8002438:	605a      	str	r2, [r3, #4]
 800243a:	609a      	str	r2, [r3, #8]
 800243c:	60da      	str	r2, [r3, #12]
 800243e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002440:	f107 0314 	add.w	r3, r7, #20
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a52      	ldr	r2, [pc, #328]	@ (800259c <HAL_I2S_MspInit+0x174>)
 8002454:	4293      	cmp	r3, r2
 8002456:	f040 809d 	bne.w	8002594 <HAL_I2S_MspInit+0x16c>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800245a:	2301      	movs	r3, #1
 800245c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 800245e:	2381      	movs	r3, #129	@ 0x81
 8002460:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 8002462:	2303      	movs	r3, #3
 8002464:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002466:	f107 0314 	add.w	r3, r7, #20
 800246a:	4618      	mov	r0, r3
 800246c:	f004 fe68 	bl	8007140 <HAL_RCCEx_PeriphCLKConfig>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8002476:	f7ff fbcb 	bl	8001c10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	613b      	str	r3, [r7, #16]
 800247e:	4b48      	ldr	r3, [pc, #288]	@ (80025a0 <HAL_I2S_MspInit+0x178>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	4a47      	ldr	r2, [pc, #284]	@ (80025a0 <HAL_I2S_MspInit+0x178>)
 8002484:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002488:	6413      	str	r3, [r2, #64]	@ 0x40
 800248a:	4b45      	ldr	r3, [pc, #276]	@ (80025a0 <HAL_I2S_MspInit+0x178>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002492:	613b      	str	r3, [r7, #16]
 8002494:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	4b41      	ldr	r3, [pc, #260]	@ (80025a0 <HAL_I2S_MspInit+0x178>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	4a40      	ldr	r2, [pc, #256]	@ (80025a0 <HAL_I2S_MspInit+0x178>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024a6:	4b3e      	ldr	r3, [pc, #248]	@ (80025a0 <HAL_I2S_MspInit+0x178>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b2:	2300      	movs	r3, #0
 80024b4:	60bb      	str	r3, [r7, #8]
 80024b6:	4b3a      	ldr	r3, [pc, #232]	@ (80025a0 <HAL_I2S_MspInit+0x178>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	4a39      	ldr	r2, [pc, #228]	@ (80025a0 <HAL_I2S_MspInit+0x178>)
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c2:	4b37      	ldr	r3, [pc, #220]	@ (80025a0 <HAL_I2S_MspInit+0x178>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	60bb      	str	r3, [r7, #8]
 80024cc:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80024ce:	2310      	movs	r3, #16
 80024d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d2:	2302      	movs	r3, #2
 80024d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d6:	2300      	movs	r3, #0
 80024d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024da:	2300      	movs	r3, #0
 80024dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80024de:	2306      	movs	r3, #6
 80024e0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80024e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024e6:	4619      	mov	r1, r3
 80024e8:	482e      	ldr	r0, [pc, #184]	@ (80025a4 <HAL_I2S_MspInit+0x17c>)
 80024ea:	f000 feab 	bl	8003244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80024ee:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80024f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f4:	2302      	movs	r3, #2
 80024f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fc:	2300      	movs	r3, #0
 80024fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002500:	2306      	movs	r3, #6
 8002502:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002504:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002508:	4619      	mov	r1, r3
 800250a:	4827      	ldr	r0, [pc, #156]	@ (80025a8 <HAL_I2S_MspInit+0x180>)
 800250c:	f000 fe9a 	bl	8003244 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002510:	4b26      	ldr	r3, [pc, #152]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 8002512:	4a27      	ldr	r2, [pc, #156]	@ (80025b0 <HAL_I2S_MspInit+0x188>)
 8002514:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002516:	4b25      	ldr	r3, [pc, #148]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 8002518:	2200      	movs	r2, #0
 800251a:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800251c:	4b23      	ldr	r3, [pc, #140]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 800251e:	2240      	movs	r2, #64	@ 0x40
 8002520:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002522:	4b22      	ldr	r3, [pc, #136]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 8002524:	2200      	movs	r2, #0
 8002526:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002528:	4b20      	ldr	r3, [pc, #128]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 800252a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800252e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002530:	4b1e      	ldr	r3, [pc, #120]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 8002532:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002536:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002538:	4b1c      	ldr	r3, [pc, #112]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 800253a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800253e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8002540:	4b1a      	ldr	r3, [pc, #104]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 8002542:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002546:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002548:	4b18      	ldr	r3, [pc, #96]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 800254a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800254e:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002550:	4b16      	ldr	r3, [pc, #88]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 8002552:	2204      	movs	r2, #4
 8002554:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002556:	4b15      	ldr	r3, [pc, #84]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 8002558:	2203      	movs	r2, #3
 800255a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800255c:	4b13      	ldr	r3, [pc, #76]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 800255e:	2200      	movs	r2, #0
 8002560:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002562:	4b12      	ldr	r3, [pc, #72]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 8002564:	2200      	movs	r2, #0
 8002566:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002568:	4810      	ldr	r0, [pc, #64]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 800256a:	f000 fa9d 	bl	8002aa8 <HAL_DMA_Init>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <HAL_I2S_MspInit+0x150>
    {
      Error_Handler();
 8002574:	f7ff fb4c 	bl	8001c10 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4a0c      	ldr	r2, [pc, #48]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 800257c:	639a      	str	r2, [r3, #56]	@ 0x38
 800257e:	4a0b      	ldr	r2, [pc, #44]	@ (80025ac <HAL_I2S_MspInit+0x184>)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002584:	2200      	movs	r2, #0
 8002586:	2100      	movs	r1, #0
 8002588:	2033      	movs	r0, #51	@ 0x33
 800258a:	f000 fa56 	bl	8002a3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800258e:	2033      	movs	r0, #51	@ 0x33
 8002590:	f000 fa6f 	bl	8002a72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002594:	bf00      	nop
 8002596:	3738      	adds	r7, #56	@ 0x38
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	40003c00 	.word	0x40003c00
 80025a0:	40023800 	.word	0x40023800
 80025a4:	40020000 	.word	0x40020000
 80025a8:	40020800 	.word	0x40020800
 80025ac:	2000822c 	.word	0x2000822c
 80025b0:	40026088 	.word	0x40026088

080025b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08a      	sub	sp, #40	@ 0x28
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
 80025ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a19      	ldr	r2, [pc, #100]	@ (8002638 <HAL_SPI_MspInit+0x84>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d12b      	bne.n	800262e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	613b      	str	r3, [r7, #16]
 80025da:	4b18      	ldr	r3, [pc, #96]	@ (800263c <HAL_SPI_MspInit+0x88>)
 80025dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025de:	4a17      	ldr	r2, [pc, #92]	@ (800263c <HAL_SPI_MspInit+0x88>)
 80025e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80025e6:	4b15      	ldr	r3, [pc, #84]	@ (800263c <HAL_SPI_MspInit+0x88>)
 80025e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	4b11      	ldr	r3, [pc, #68]	@ (800263c <HAL_SPI_MspInit+0x88>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fa:	4a10      	ldr	r2, [pc, #64]	@ (800263c <HAL_SPI_MspInit+0x88>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6313      	str	r3, [r2, #48]	@ 0x30
 8002602:	4b0e      	ldr	r3, [pc, #56]	@ (800263c <HAL_SPI_MspInit+0x88>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800260e:	23e0      	movs	r3, #224	@ 0xe0
 8002610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002612:	2302      	movs	r3, #2
 8002614:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261a:	2300      	movs	r3, #0
 800261c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800261e:	2305      	movs	r3, #5
 8002620:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002622:	f107 0314 	add.w	r3, r7, #20
 8002626:	4619      	mov	r1, r3
 8002628:	4805      	ldr	r0, [pc, #20]	@ (8002640 <HAL_SPI_MspInit+0x8c>)
 800262a:	f000 fe0b 	bl	8003244 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800262e:	bf00      	nop
 8002630:	3728      	adds	r7, #40	@ 0x28
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40013000 	.word	0x40013000
 800263c:	40023800 	.word	0x40023800
 8002640:	40020000 	.word	0x40020000

08002644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002648:	bf00      	nop
 800264a:	e7fd      	b.n	8002648 <NMI_Handler+0x4>

0800264c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002650:	bf00      	nop
 8002652:	e7fd      	b.n	8002650 <HardFault_Handler+0x4>

08002654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002658:	bf00      	nop
 800265a:	e7fd      	b.n	8002658 <MemManage_Handler+0x4>

0800265c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002660:	bf00      	nop
 8002662:	e7fd      	b.n	8002660 <BusFault_Handler+0x4>

08002664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002668:	bf00      	nop
 800266a:	e7fd      	b.n	8002668 <UsageFault_Handler+0x4>

0800266c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800267a:	b480      	push	{r7}
 800267c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800268c:	bf00      	nop
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr

08002696 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800269a:	f000 f8af 	bl	80027fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800269e:	bf00      	nop
 80026a0:	bd80      	pop	{r7, pc}
	...

080026a4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80026a8:	4802      	ldr	r0, [pc, #8]	@ (80026b4 <DMA1_Stream5_IRQHandler+0x10>)
 80026aa:	f000 fb61 	bl	8002d70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	2000822c 	.word	0x2000822c

080026b8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 80026bc:	4802      	ldr	r0, [pc, #8]	@ (80026c8 <SPI3_IRQHandler+0x10>)
 80026be:	f002 fab9 	bl	8004c34 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	200081e4 	.word	0x200081e4

080026cc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80026d0:	4802      	ldr	r0, [pc, #8]	@ (80026dc <OTG_FS_IRQHandler+0x10>)
 80026d2:	f002 ffa3 	bl	800561c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	200088c8 	.word	0x200088c8

080026e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026e4:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <SystemInit+0x20>)
 80026e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ea:	4a05      	ldr	r2, [pc, #20]	@ (8002700 <SystemInit+0x20>)
 80026ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002704:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800273c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002708:	f7ff ffea 	bl	80026e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800270c:	480c      	ldr	r0, [pc, #48]	@ (8002740 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800270e:	490d      	ldr	r1, [pc, #52]	@ (8002744 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002710:	4a0d      	ldr	r2, [pc, #52]	@ (8002748 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002714:	e002      	b.n	800271c <LoopCopyDataInit>

08002716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800271a:	3304      	adds	r3, #4

0800271c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800271c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002720:	d3f9      	bcc.n	8002716 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002722:	4a0a      	ldr	r2, [pc, #40]	@ (800274c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002724:	4c0a      	ldr	r4, [pc, #40]	@ (8002750 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002728:	e001      	b.n	800272e <LoopFillZerobss>

0800272a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800272a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800272c:	3204      	adds	r2, #4

0800272e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002730:	d3fb      	bcc.n	800272a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002732:	f008 fdd3 	bl	800b2dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002736:	f7ff f838 	bl	80017aa <main>
  bx  lr    
 800273a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800273c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002744:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8002748:	0800c27c 	.word	0x0800c27c
  ldr r2, =_sbss
 800274c:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8002750:	2000ca00 	.word	0x2000ca00

08002754 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002754:	e7fe      	b.n	8002754 <ADC_IRQHandler>
	...

08002758 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800275c:	4b0e      	ldr	r3, [pc, #56]	@ (8002798 <HAL_Init+0x40>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a0d      	ldr	r2, [pc, #52]	@ (8002798 <HAL_Init+0x40>)
 8002762:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002766:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002768:	4b0b      	ldr	r3, [pc, #44]	@ (8002798 <HAL_Init+0x40>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a0a      	ldr	r2, [pc, #40]	@ (8002798 <HAL_Init+0x40>)
 800276e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002772:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002774:	4b08      	ldr	r3, [pc, #32]	@ (8002798 <HAL_Init+0x40>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a07      	ldr	r2, [pc, #28]	@ (8002798 <HAL_Init+0x40>)
 800277a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800277e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002780:	2003      	movs	r0, #3
 8002782:	f000 f94f 	bl	8002a24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002786:	2000      	movs	r0, #0
 8002788:	f000 f808 	bl	800279c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800278c:	f7ff fdba 	bl	8002304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40023c00 	.word	0x40023c00

0800279c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027a4:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <HAL_InitTick+0x54>)
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4b12      	ldr	r3, [pc, #72]	@ (80027f4 <HAL_InitTick+0x58>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	4619      	mov	r1, r3
 80027ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ba:	4618      	mov	r0, r3
 80027bc:	f000 f967 	bl	8002a8e <HAL_SYSTICK_Config>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e00e      	b.n	80027e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2b0f      	cmp	r3, #15
 80027ce:	d80a      	bhi.n	80027e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027d0:	2200      	movs	r2, #0
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	f04f 30ff 	mov.w	r0, #4294967295
 80027d8:	f000 f92f 	bl	8002a3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027dc:	4a06      	ldr	r2, [pc, #24]	@ (80027f8 <HAL_InitTick+0x5c>)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	e000      	b.n	80027e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	2000003c 	.word	0x2000003c
 80027f4:	20000044 	.word	0x20000044
 80027f8:	20000040 	.word	0x20000040

080027fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002800:	4b06      	ldr	r3, [pc, #24]	@ (800281c <HAL_IncTick+0x20>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	461a      	mov	r2, r3
 8002806:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <HAL_IncTick+0x24>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4413      	add	r3, r2
 800280c:	4a04      	ldr	r2, [pc, #16]	@ (8002820 <HAL_IncTick+0x24>)
 800280e:	6013      	str	r3, [r2, #0]
}
 8002810:	bf00      	nop
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	20000044 	.word	0x20000044
 8002820:	200083e4 	.word	0x200083e4

08002824 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  return uwTick;
 8002828:	4b03      	ldr	r3, [pc, #12]	@ (8002838 <HAL_GetTick+0x14>)
 800282a:	681b      	ldr	r3, [r3, #0]
}
 800282c:	4618      	mov	r0, r3
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	200083e4 	.word	0x200083e4

0800283c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002844:	f7ff ffee 	bl	8002824 <HAL_GetTick>
 8002848:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002854:	d005      	beq.n	8002862 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002856:	4b0a      	ldr	r3, [pc, #40]	@ (8002880 <HAL_Delay+0x44>)
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	461a      	mov	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4413      	add	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002862:	bf00      	nop
 8002864:	f7ff ffde 	bl	8002824 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	68fa      	ldr	r2, [r7, #12]
 8002870:	429a      	cmp	r2, r3
 8002872:	d8f7      	bhi.n	8002864 <HAL_Delay+0x28>
  {
  }
}
 8002874:	bf00      	nop
 8002876:	bf00      	nop
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000044 	.word	0x20000044

08002884 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f003 0307 	and.w	r3, r3, #7
 8002892:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002894:	4b0c      	ldr	r3, [pc, #48]	@ (80028c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800289a:	68ba      	ldr	r2, [r7, #8]
 800289c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028a0:	4013      	ands	r3, r2
 80028a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028b6:	4a04      	ldr	r2, [pc, #16]	@ (80028c8 <__NVIC_SetPriorityGrouping+0x44>)
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	60d3      	str	r3, [r2, #12]
}
 80028bc:	bf00      	nop
 80028be:	3714      	adds	r7, #20
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	e000ed00 	.word	0xe000ed00

080028cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028d0:	4b04      	ldr	r3, [pc, #16]	@ (80028e4 <__NVIC_GetPriorityGrouping+0x18>)
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	0a1b      	lsrs	r3, r3, #8
 80028d6:	f003 0307 	and.w	r3, r3, #7
}
 80028da:	4618      	mov	r0, r3
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	e000ed00 	.word	0xe000ed00

080028e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	db0b      	blt.n	8002912 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	f003 021f 	and.w	r2, r3, #31
 8002900:	4907      	ldr	r1, [pc, #28]	@ (8002920 <__NVIC_EnableIRQ+0x38>)
 8002902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002906:	095b      	lsrs	r3, r3, #5
 8002908:	2001      	movs	r0, #1
 800290a:	fa00 f202 	lsl.w	r2, r0, r2
 800290e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	e000e100 	.word	0xe000e100

08002924 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	4603      	mov	r3, r0
 800292c:	6039      	str	r1, [r7, #0]
 800292e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002934:	2b00      	cmp	r3, #0
 8002936:	db0a      	blt.n	800294e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	b2da      	uxtb	r2, r3
 800293c:	490c      	ldr	r1, [pc, #48]	@ (8002970 <__NVIC_SetPriority+0x4c>)
 800293e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002942:	0112      	lsls	r2, r2, #4
 8002944:	b2d2      	uxtb	r2, r2
 8002946:	440b      	add	r3, r1
 8002948:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800294c:	e00a      	b.n	8002964 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	b2da      	uxtb	r2, r3
 8002952:	4908      	ldr	r1, [pc, #32]	@ (8002974 <__NVIC_SetPriority+0x50>)
 8002954:	79fb      	ldrb	r3, [r7, #7]
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	3b04      	subs	r3, #4
 800295c:	0112      	lsls	r2, r2, #4
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	440b      	add	r3, r1
 8002962:	761a      	strb	r2, [r3, #24]
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	e000e100 	.word	0xe000e100
 8002974:	e000ed00 	.word	0xe000ed00

08002978 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002978:	b480      	push	{r7}
 800297a:	b089      	sub	sp, #36	@ 0x24
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f003 0307 	and.w	r3, r3, #7
 800298a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	f1c3 0307 	rsb	r3, r3, #7
 8002992:	2b04      	cmp	r3, #4
 8002994:	bf28      	it	cs
 8002996:	2304      	movcs	r3, #4
 8002998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	3304      	adds	r3, #4
 800299e:	2b06      	cmp	r3, #6
 80029a0:	d902      	bls.n	80029a8 <NVIC_EncodePriority+0x30>
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	3b03      	subs	r3, #3
 80029a6:	e000      	b.n	80029aa <NVIC_EncodePriority+0x32>
 80029a8:	2300      	movs	r3, #0
 80029aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029ac:	f04f 32ff 	mov.w	r2, #4294967295
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43da      	mvns	r2, r3
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	401a      	ands	r2, r3
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029c0:	f04f 31ff 	mov.w	r1, #4294967295
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ca:	43d9      	mvns	r1, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d0:	4313      	orrs	r3, r2
         );
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3724      	adds	r7, #36	@ 0x24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
	...

080029e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029f0:	d301      	bcc.n	80029f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029f2:	2301      	movs	r3, #1
 80029f4:	e00f      	b.n	8002a16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002a20 <SysTick_Config+0x40>)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3b01      	subs	r3, #1
 80029fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029fe:	210f      	movs	r1, #15
 8002a00:	f04f 30ff 	mov.w	r0, #4294967295
 8002a04:	f7ff ff8e 	bl	8002924 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a08:	4b05      	ldr	r3, [pc, #20]	@ (8002a20 <SysTick_Config+0x40>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a0e:	4b04      	ldr	r3, [pc, #16]	@ (8002a20 <SysTick_Config+0x40>)
 8002a10:	2207      	movs	r2, #7
 8002a12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	e000e010 	.word	0xe000e010

08002a24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f7ff ff29 	bl	8002884 <__NVIC_SetPriorityGrouping>
}
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b086      	sub	sp, #24
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	4603      	mov	r3, r0
 8002a42:	60b9      	str	r1, [r7, #8]
 8002a44:	607a      	str	r2, [r7, #4]
 8002a46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a4c:	f7ff ff3e 	bl	80028cc <__NVIC_GetPriorityGrouping>
 8002a50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	68b9      	ldr	r1, [r7, #8]
 8002a56:	6978      	ldr	r0, [r7, #20]
 8002a58:	f7ff ff8e 	bl	8002978 <NVIC_EncodePriority>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a62:	4611      	mov	r1, r2
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff ff5d 	bl	8002924 <__NVIC_SetPriority>
}
 8002a6a:	bf00      	nop
 8002a6c:	3718      	adds	r7, #24
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b082      	sub	sp, #8
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	4603      	mov	r3, r0
 8002a7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff ff31 	bl	80028e8 <__NVIC_EnableIRQ>
}
 8002a86:	bf00      	nop
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b082      	sub	sp, #8
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7ff ffa2 	bl	80029e0 <SysTick_Config>
 8002a9c:	4603      	mov	r3, r0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
	...

08002aa8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ab4:	f7ff feb6 	bl	8002824 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e099      	b.n	8002bf8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f022 0201 	bic.w	r2, r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ae4:	e00f      	b.n	8002b06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ae6:	f7ff fe9d 	bl	8002824 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b05      	cmp	r3, #5
 8002af2:	d908      	bls.n	8002b06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2220      	movs	r2, #32
 8002af8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2203      	movs	r2, #3
 8002afe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e078      	b.n	8002bf8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1e8      	bne.n	8002ae6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	4b38      	ldr	r3, [pc, #224]	@ (8002c00 <HAL_DMA_Init+0x158>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5c:	2b04      	cmp	r3, #4
 8002b5e:	d107      	bne.n	8002b70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	697a      	ldr	r2, [r7, #20]
 8002b76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f023 0307 	bic.w	r3, r3, #7
 8002b86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d117      	bne.n	8002bca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00e      	beq.n	8002bca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 facd 	bl	800314c <DMA_CheckFifoParam>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d008      	beq.n	8002bca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2240      	movs	r2, #64	@ 0x40
 8002bbc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e016      	b.n	8002bf8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 fa84 	bl	80030e0 <DMA_CalcBaseAndBitshift>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be0:	223f      	movs	r2, #63	@ 0x3f
 8002be2:	409a      	lsls	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3718      	adds	r7, #24
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	f010803f 	.word	0xf010803f

08002c04 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e050      	b.n	8002cb8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d101      	bne.n	8002c26 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002c22:	2302      	movs	r3, #2
 8002c24:	e048      	b.n	8002cb8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f022 0201 	bic.w	r2, r2, #1
 8002c34:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2200      	movs	r2, #0
 8002c44:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2200      	movs	r2, #0
 8002c54:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2221      	movs	r2, #33	@ 0x21
 8002c64:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fa3a 	bl	80030e0 <DMA_CalcBaseAndBitshift>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c98:	223f      	movs	r2, #63	@ 0x3f
 8002c9a:	409a      	lsls	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
 8002ccc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_DMA_Start_IT+0x26>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e040      	b.n	8002d68 <HAL_DMA_Start_IT+0xa8>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d12f      	bne.n	8002d5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	68b9      	ldr	r1, [r7, #8]
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f000 f9b8 	bl	8003084 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d18:	223f      	movs	r2, #63	@ 0x3f
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0216 	orr.w	r2, r2, #22
 8002d2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d007      	beq.n	8002d48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0208 	orr.w	r2, r2, #8
 8002d46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	e005      	b.n	8002d66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d62:	2302      	movs	r3, #2
 8002d64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d7c:	4b8e      	ldr	r3, [pc, #568]	@ (8002fb8 <HAL_DMA_IRQHandler+0x248>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a8e      	ldr	r2, [pc, #568]	@ (8002fbc <HAL_DMA_IRQHandler+0x24c>)
 8002d82:	fba2 2303 	umull	r2, r3, r2, r3
 8002d86:	0a9b      	lsrs	r3, r3, #10
 8002d88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d9a:	2208      	movs	r2, #8
 8002d9c:	409a      	lsls	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	4013      	ands	r3, r2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d01a      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0304 	and.w	r3, r3, #4
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d013      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 0204 	bic.w	r2, r2, #4
 8002dc2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc8:	2208      	movs	r2, #8
 8002dca:	409a      	lsls	r2, r3
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd4:	f043 0201 	orr.w	r2, r3, #1
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de0:	2201      	movs	r2, #1
 8002de2:	409a      	lsls	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4013      	ands	r3, r2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d012      	beq.n	8002e12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00b      	beq.n	8002e12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfe:	2201      	movs	r2, #1
 8002e00:	409a      	lsls	r2, r3
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e0a:	f043 0202 	orr.w	r2, r3, #2
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e16:	2204      	movs	r2, #4
 8002e18:	409a      	lsls	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d012      	beq.n	8002e48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00b      	beq.n	8002e48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e34:	2204      	movs	r2, #4
 8002e36:	409a      	lsls	r2, r3
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e40:	f043 0204 	orr.w	r2, r3, #4
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e4c:	2210      	movs	r2, #16
 8002e4e:	409a      	lsls	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	4013      	ands	r3, r2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d043      	beq.n	8002ee0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0308 	and.w	r3, r3, #8
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d03c      	beq.n	8002ee0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6a:	2210      	movs	r2, #16
 8002e6c:	409a      	lsls	r2, r3
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d018      	beq.n	8002eb2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d108      	bne.n	8002ea0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d024      	beq.n	8002ee0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	4798      	blx	r3
 8002e9e:	e01f      	b.n	8002ee0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d01b      	beq.n	8002ee0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	4798      	blx	r3
 8002eb0:	e016      	b.n	8002ee0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d107      	bne.n	8002ed0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0208 	bic.w	r2, r2, #8
 8002ece:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d003      	beq.n	8002ee0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee4:	2220      	movs	r2, #32
 8002ee6:	409a      	lsls	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	4013      	ands	r3, r2
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 808f 	beq.w	8003010 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0310 	and.w	r3, r3, #16
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f000 8087 	beq.w	8003010 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f06:	2220      	movs	r2, #32
 8002f08:	409a      	lsls	r2, r3
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2b05      	cmp	r3, #5
 8002f18:	d136      	bne.n	8002f88 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0216 	bic.w	r2, r2, #22
 8002f28:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	695a      	ldr	r2, [r3, #20]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f38:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d103      	bne.n	8002f4a <HAL_DMA_IRQHandler+0x1da>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d007      	beq.n	8002f5a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0208 	bic.w	r2, r2, #8
 8002f58:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5e:	223f      	movs	r2, #63	@ 0x3f
 8002f60:	409a      	lsls	r2, r3
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d07e      	beq.n	800307c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	4798      	blx	r3
        }
        return;
 8002f86:	e079      	b.n	800307c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d01d      	beq.n	8002fd2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d10d      	bne.n	8002fc0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d031      	beq.n	8003010 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	4798      	blx	r3
 8002fb4:	e02c      	b.n	8003010 <HAL_DMA_IRQHandler+0x2a0>
 8002fb6:	bf00      	nop
 8002fb8:	2000003c 	.word	0x2000003c
 8002fbc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d023      	beq.n	8003010 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	4798      	blx	r3
 8002fd0:	e01e      	b.n	8003010 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d10f      	bne.n	8003000 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0210 	bic.w	r2, r2, #16
 8002fee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003004:	2b00      	cmp	r3, #0
 8003006:	d003      	beq.n	8003010 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003014:	2b00      	cmp	r3, #0
 8003016:	d032      	beq.n	800307e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	d022      	beq.n	800306a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2205      	movs	r2, #5
 8003028:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f022 0201 	bic.w	r2, r2, #1
 800303a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	3301      	adds	r3, #1
 8003040:	60bb      	str	r3, [r7, #8]
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	429a      	cmp	r2, r3
 8003046:	d307      	bcc.n	8003058 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1f2      	bne.n	800303c <HAL_DMA_IRQHandler+0x2cc>
 8003056:	e000      	b.n	800305a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003058:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800306e:	2b00      	cmp	r3, #0
 8003070:	d005      	beq.n	800307e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	4798      	blx	r3
 800307a:	e000      	b.n	800307e <HAL_DMA_IRQHandler+0x30e>
        return;
 800307c:	bf00      	nop
    }
  }
}
 800307e:	3718      	adds	r7, #24
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
 8003090:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80030a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	2b40      	cmp	r3, #64	@ 0x40
 80030b0:	d108      	bne.n	80030c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68ba      	ldr	r2, [r7, #8]
 80030c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030c2:	e007      	b.n	80030d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	60da      	str	r2, [r3, #12]
}
 80030d4:	bf00      	nop
 80030d6:	3714      	adds	r7, #20
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	3b10      	subs	r3, #16
 80030f0:	4a14      	ldr	r2, [pc, #80]	@ (8003144 <DMA_CalcBaseAndBitshift+0x64>)
 80030f2:	fba2 2303 	umull	r2, r3, r2, r3
 80030f6:	091b      	lsrs	r3, r3, #4
 80030f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030fa:	4a13      	ldr	r2, [pc, #76]	@ (8003148 <DMA_CalcBaseAndBitshift+0x68>)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	4413      	add	r3, r2
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2b03      	cmp	r3, #3
 800310c:	d909      	bls.n	8003122 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003116:	f023 0303 	bic.w	r3, r3, #3
 800311a:	1d1a      	adds	r2, r3, #4
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003120:	e007      	b.n	8003132 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800312a:	f023 0303 	bic.w	r3, r3, #3
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003136:	4618      	mov	r0, r3
 8003138:	3714      	adds	r7, #20
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	aaaaaaab 	.word	0xaaaaaaab
 8003148:	0800be94 	.word	0x0800be94

0800314c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800314c:	b480      	push	{r7}
 800314e:	b085      	sub	sp, #20
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003154:	2300      	movs	r3, #0
 8003156:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d11f      	bne.n	80031a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	2b03      	cmp	r3, #3
 800316a:	d856      	bhi.n	800321a <DMA_CheckFifoParam+0xce>
 800316c:	a201      	add	r2, pc, #4	@ (adr r2, 8003174 <DMA_CheckFifoParam+0x28>)
 800316e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003172:	bf00      	nop
 8003174:	08003185 	.word	0x08003185
 8003178:	08003197 	.word	0x08003197
 800317c:	08003185 	.word	0x08003185
 8003180:	0800321b 	.word	0x0800321b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003188:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d046      	beq.n	800321e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003194:	e043      	b.n	800321e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800319e:	d140      	bne.n	8003222 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031a4:	e03d      	b.n	8003222 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031ae:	d121      	bne.n	80031f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	2b03      	cmp	r3, #3
 80031b4:	d837      	bhi.n	8003226 <DMA_CheckFifoParam+0xda>
 80031b6:	a201      	add	r2, pc, #4	@ (adr r2, 80031bc <DMA_CheckFifoParam+0x70>)
 80031b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031bc:	080031cd 	.word	0x080031cd
 80031c0:	080031d3 	.word	0x080031d3
 80031c4:	080031cd 	.word	0x080031cd
 80031c8:	080031e5 	.word	0x080031e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	73fb      	strb	r3, [r7, #15]
      break;
 80031d0:	e030      	b.n	8003234 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d025      	beq.n	800322a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031e2:	e022      	b.n	800322a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031ec:	d11f      	bne.n	800322e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031f2:	e01c      	b.n	800322e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d903      	bls.n	8003202 <DMA_CheckFifoParam+0xb6>
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b03      	cmp	r3, #3
 80031fe:	d003      	beq.n	8003208 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003200:	e018      	b.n	8003234 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	73fb      	strb	r3, [r7, #15]
      break;
 8003206:	e015      	b.n	8003234 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800320c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00e      	beq.n	8003232 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	73fb      	strb	r3, [r7, #15]
      break;
 8003218:	e00b      	b.n	8003232 <DMA_CheckFifoParam+0xe6>
      break;
 800321a:	bf00      	nop
 800321c:	e00a      	b.n	8003234 <DMA_CheckFifoParam+0xe8>
      break;
 800321e:	bf00      	nop
 8003220:	e008      	b.n	8003234 <DMA_CheckFifoParam+0xe8>
      break;
 8003222:	bf00      	nop
 8003224:	e006      	b.n	8003234 <DMA_CheckFifoParam+0xe8>
      break;
 8003226:	bf00      	nop
 8003228:	e004      	b.n	8003234 <DMA_CheckFifoParam+0xe8>
      break;
 800322a:	bf00      	nop
 800322c:	e002      	b.n	8003234 <DMA_CheckFifoParam+0xe8>
      break;   
 800322e:	bf00      	nop
 8003230:	e000      	b.n	8003234 <DMA_CheckFifoParam+0xe8>
      break;
 8003232:	bf00      	nop
    }
  } 
  
  return status; 
 8003234:	7bfb      	ldrb	r3, [r7, #15]
}
 8003236:	4618      	mov	r0, r3
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop

08003244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003244:	b480      	push	{r7}
 8003246:	b089      	sub	sp, #36	@ 0x24
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800324e:	2300      	movs	r3, #0
 8003250:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003252:	2300      	movs	r3, #0
 8003254:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003256:	2300      	movs	r3, #0
 8003258:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800325a:	2300      	movs	r3, #0
 800325c:	61fb      	str	r3, [r7, #28]
 800325e:	e16b      	b.n	8003538 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003260:	2201      	movs	r2, #1
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	697a      	ldr	r2, [r7, #20]
 8003270:	4013      	ands	r3, r2
 8003272:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	429a      	cmp	r2, r3
 800327a:	f040 815a 	bne.w	8003532 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f003 0303 	and.w	r3, r3, #3
 8003286:	2b01      	cmp	r3, #1
 8003288:	d005      	beq.n	8003296 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003292:	2b02      	cmp	r3, #2
 8003294:	d130      	bne.n	80032f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	2203      	movs	r2, #3
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	43db      	mvns	r3, r3
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	4013      	ands	r3, r2
 80032ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68da      	ldr	r2, [r3, #12]
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4313      	orrs	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032cc:	2201      	movs	r2, #1
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	43db      	mvns	r3, r3
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	4013      	ands	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	091b      	lsrs	r3, r3, #4
 80032e2:	f003 0201 	and.w	r2, r3, #1
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	2b03      	cmp	r3, #3
 8003302:	d017      	beq.n	8003334 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	2203      	movs	r2, #3
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4013      	ands	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4313      	orrs	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f003 0303 	and.w	r3, r3, #3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d123      	bne.n	8003388 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	08da      	lsrs	r2, r3, #3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3208      	adds	r2, #8
 8003348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800334c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	f003 0307 	and.w	r3, r3, #7
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	220f      	movs	r2, #15
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	43db      	mvns	r3, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4013      	ands	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	691a      	ldr	r2, [r3, #16]
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	08da      	lsrs	r2, r3, #3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	3208      	adds	r2, #8
 8003382:	69b9      	ldr	r1, [r7, #24]
 8003384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	2203      	movs	r2, #3
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	43db      	mvns	r3, r3
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	4013      	ands	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f003 0203 	and.w	r2, r3, #3
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	f000 80b4 	beq.w	8003532 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ca:	2300      	movs	r3, #0
 80033cc:	60fb      	str	r3, [r7, #12]
 80033ce:	4b60      	ldr	r3, [pc, #384]	@ (8003550 <HAL_GPIO_Init+0x30c>)
 80033d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d2:	4a5f      	ldr	r2, [pc, #380]	@ (8003550 <HAL_GPIO_Init+0x30c>)
 80033d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80033da:	4b5d      	ldr	r3, [pc, #372]	@ (8003550 <HAL_GPIO_Init+0x30c>)
 80033dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033e2:	60fb      	str	r3, [r7, #12]
 80033e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033e6:	4a5b      	ldr	r2, [pc, #364]	@ (8003554 <HAL_GPIO_Init+0x310>)
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	089b      	lsrs	r3, r3, #2
 80033ec:	3302      	adds	r3, #2
 80033ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f003 0303 	and.w	r3, r3, #3
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	220f      	movs	r2, #15
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43db      	mvns	r3, r3
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	4013      	ands	r3, r2
 8003408:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a52      	ldr	r2, [pc, #328]	@ (8003558 <HAL_GPIO_Init+0x314>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d02b      	beq.n	800346a <HAL_GPIO_Init+0x226>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a51      	ldr	r2, [pc, #324]	@ (800355c <HAL_GPIO_Init+0x318>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d025      	beq.n	8003466 <HAL_GPIO_Init+0x222>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a50      	ldr	r2, [pc, #320]	@ (8003560 <HAL_GPIO_Init+0x31c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d01f      	beq.n	8003462 <HAL_GPIO_Init+0x21e>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a4f      	ldr	r2, [pc, #316]	@ (8003564 <HAL_GPIO_Init+0x320>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d019      	beq.n	800345e <HAL_GPIO_Init+0x21a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a4e      	ldr	r2, [pc, #312]	@ (8003568 <HAL_GPIO_Init+0x324>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d013      	beq.n	800345a <HAL_GPIO_Init+0x216>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a4d      	ldr	r2, [pc, #308]	@ (800356c <HAL_GPIO_Init+0x328>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00d      	beq.n	8003456 <HAL_GPIO_Init+0x212>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a4c      	ldr	r2, [pc, #304]	@ (8003570 <HAL_GPIO_Init+0x32c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d007      	beq.n	8003452 <HAL_GPIO_Init+0x20e>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a4b      	ldr	r2, [pc, #300]	@ (8003574 <HAL_GPIO_Init+0x330>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d101      	bne.n	800344e <HAL_GPIO_Init+0x20a>
 800344a:	2307      	movs	r3, #7
 800344c:	e00e      	b.n	800346c <HAL_GPIO_Init+0x228>
 800344e:	2308      	movs	r3, #8
 8003450:	e00c      	b.n	800346c <HAL_GPIO_Init+0x228>
 8003452:	2306      	movs	r3, #6
 8003454:	e00a      	b.n	800346c <HAL_GPIO_Init+0x228>
 8003456:	2305      	movs	r3, #5
 8003458:	e008      	b.n	800346c <HAL_GPIO_Init+0x228>
 800345a:	2304      	movs	r3, #4
 800345c:	e006      	b.n	800346c <HAL_GPIO_Init+0x228>
 800345e:	2303      	movs	r3, #3
 8003460:	e004      	b.n	800346c <HAL_GPIO_Init+0x228>
 8003462:	2302      	movs	r3, #2
 8003464:	e002      	b.n	800346c <HAL_GPIO_Init+0x228>
 8003466:	2301      	movs	r3, #1
 8003468:	e000      	b.n	800346c <HAL_GPIO_Init+0x228>
 800346a:	2300      	movs	r3, #0
 800346c:	69fa      	ldr	r2, [r7, #28]
 800346e:	f002 0203 	and.w	r2, r2, #3
 8003472:	0092      	lsls	r2, r2, #2
 8003474:	4093      	lsls	r3, r2
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4313      	orrs	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800347c:	4935      	ldr	r1, [pc, #212]	@ (8003554 <HAL_GPIO_Init+0x310>)
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	089b      	lsrs	r3, r3, #2
 8003482:	3302      	adds	r3, #2
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800348a:	4b3b      	ldr	r3, [pc, #236]	@ (8003578 <HAL_GPIO_Init+0x334>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	43db      	mvns	r3, r3
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	4013      	ands	r3, r2
 8003498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034ae:	4a32      	ldr	r2, [pc, #200]	@ (8003578 <HAL_GPIO_Init+0x334>)
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034b4:	4b30      	ldr	r3, [pc, #192]	@ (8003578 <HAL_GPIO_Init+0x334>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	43db      	mvns	r3, r3
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4013      	ands	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d003      	beq.n	80034d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034d8:	4a27      	ldr	r2, [pc, #156]	@ (8003578 <HAL_GPIO_Init+0x334>)
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034de:	4b26      	ldr	r3, [pc, #152]	@ (8003578 <HAL_GPIO_Init+0x334>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	43db      	mvns	r3, r3
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	4013      	ands	r3, r2
 80034ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d003      	beq.n	8003502 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	4313      	orrs	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003502:	4a1d      	ldr	r2, [pc, #116]	@ (8003578 <HAL_GPIO_Init+0x334>)
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003508:	4b1b      	ldr	r3, [pc, #108]	@ (8003578 <HAL_GPIO_Init+0x334>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	43db      	mvns	r3, r3
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	4013      	ands	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d003      	beq.n	800352c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800352c:	4a12      	ldr	r2, [pc, #72]	@ (8003578 <HAL_GPIO_Init+0x334>)
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3301      	adds	r3, #1
 8003536:	61fb      	str	r3, [r7, #28]
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	2b0f      	cmp	r3, #15
 800353c:	f67f ae90 	bls.w	8003260 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003540:	bf00      	nop
 8003542:	bf00      	nop
 8003544:	3724      	adds	r7, #36	@ 0x24
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	40023800 	.word	0x40023800
 8003554:	40013800 	.word	0x40013800
 8003558:	40020000 	.word	0x40020000
 800355c:	40020400 	.word	0x40020400
 8003560:	40020800 	.word	0x40020800
 8003564:	40020c00 	.word	0x40020c00
 8003568:	40021000 	.word	0x40021000
 800356c:	40021400 	.word	0x40021400
 8003570:	40021800 	.word	0x40021800
 8003574:	40021c00 	.word	0x40021c00
 8003578:	40013c00 	.word	0x40013c00

0800357c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800357c:	b480      	push	{r7}
 800357e:	b087      	sub	sp, #28
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003586:	2300      	movs	r3, #0
 8003588:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800358a:	2300      	movs	r3, #0
 800358c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800358e:	2300      	movs	r3, #0
 8003590:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003592:	2300      	movs	r3, #0
 8003594:	617b      	str	r3, [r7, #20]
 8003596:	e0cd      	b.n	8003734 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003598:	2201      	movs	r2, #1
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80035a2:	683a      	ldr	r2, [r7, #0]
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	f040 80bd 	bne.w	800372e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80035b4:	4a65      	ldr	r2, [pc, #404]	@ (800374c <HAL_GPIO_DeInit+0x1d0>)
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	089b      	lsrs	r3, r3, #2
 80035ba:	3302      	adds	r3, #2
 80035bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f003 0303 	and.w	r3, r3, #3
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	220f      	movs	r2, #15
 80035cc:	fa02 f303 	lsl.w	r3, r2, r3
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	4013      	ands	r3, r2
 80035d4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a5d      	ldr	r2, [pc, #372]	@ (8003750 <HAL_GPIO_DeInit+0x1d4>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d02b      	beq.n	8003636 <HAL_GPIO_DeInit+0xba>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a5c      	ldr	r2, [pc, #368]	@ (8003754 <HAL_GPIO_DeInit+0x1d8>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d025      	beq.n	8003632 <HAL_GPIO_DeInit+0xb6>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a5b      	ldr	r2, [pc, #364]	@ (8003758 <HAL_GPIO_DeInit+0x1dc>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d01f      	beq.n	800362e <HAL_GPIO_DeInit+0xb2>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a5a      	ldr	r2, [pc, #360]	@ (800375c <HAL_GPIO_DeInit+0x1e0>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d019      	beq.n	800362a <HAL_GPIO_DeInit+0xae>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a59      	ldr	r2, [pc, #356]	@ (8003760 <HAL_GPIO_DeInit+0x1e4>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d013      	beq.n	8003626 <HAL_GPIO_DeInit+0xaa>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a58      	ldr	r2, [pc, #352]	@ (8003764 <HAL_GPIO_DeInit+0x1e8>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d00d      	beq.n	8003622 <HAL_GPIO_DeInit+0xa6>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a57      	ldr	r2, [pc, #348]	@ (8003768 <HAL_GPIO_DeInit+0x1ec>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d007      	beq.n	800361e <HAL_GPIO_DeInit+0xa2>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a56      	ldr	r2, [pc, #344]	@ (800376c <HAL_GPIO_DeInit+0x1f0>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d101      	bne.n	800361a <HAL_GPIO_DeInit+0x9e>
 8003616:	2307      	movs	r3, #7
 8003618:	e00e      	b.n	8003638 <HAL_GPIO_DeInit+0xbc>
 800361a:	2308      	movs	r3, #8
 800361c:	e00c      	b.n	8003638 <HAL_GPIO_DeInit+0xbc>
 800361e:	2306      	movs	r3, #6
 8003620:	e00a      	b.n	8003638 <HAL_GPIO_DeInit+0xbc>
 8003622:	2305      	movs	r3, #5
 8003624:	e008      	b.n	8003638 <HAL_GPIO_DeInit+0xbc>
 8003626:	2304      	movs	r3, #4
 8003628:	e006      	b.n	8003638 <HAL_GPIO_DeInit+0xbc>
 800362a:	2303      	movs	r3, #3
 800362c:	e004      	b.n	8003638 <HAL_GPIO_DeInit+0xbc>
 800362e:	2302      	movs	r3, #2
 8003630:	e002      	b.n	8003638 <HAL_GPIO_DeInit+0xbc>
 8003632:	2301      	movs	r3, #1
 8003634:	e000      	b.n	8003638 <HAL_GPIO_DeInit+0xbc>
 8003636:	2300      	movs	r3, #0
 8003638:	697a      	ldr	r2, [r7, #20]
 800363a:	f002 0203 	and.w	r2, r2, #3
 800363e:	0092      	lsls	r2, r2, #2
 8003640:	4093      	lsls	r3, r2
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	429a      	cmp	r2, r3
 8003646:	d132      	bne.n	80036ae <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003648:	4b49      	ldr	r3, [pc, #292]	@ (8003770 <HAL_GPIO_DeInit+0x1f4>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	43db      	mvns	r3, r3
 8003650:	4947      	ldr	r1, [pc, #284]	@ (8003770 <HAL_GPIO_DeInit+0x1f4>)
 8003652:	4013      	ands	r3, r2
 8003654:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003656:	4b46      	ldr	r3, [pc, #280]	@ (8003770 <HAL_GPIO_DeInit+0x1f4>)
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	43db      	mvns	r3, r3
 800365e:	4944      	ldr	r1, [pc, #272]	@ (8003770 <HAL_GPIO_DeInit+0x1f4>)
 8003660:	4013      	ands	r3, r2
 8003662:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003664:	4b42      	ldr	r3, [pc, #264]	@ (8003770 <HAL_GPIO_DeInit+0x1f4>)
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	43db      	mvns	r3, r3
 800366c:	4940      	ldr	r1, [pc, #256]	@ (8003770 <HAL_GPIO_DeInit+0x1f4>)
 800366e:	4013      	ands	r3, r2
 8003670:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003672:	4b3f      	ldr	r3, [pc, #252]	@ (8003770 <HAL_GPIO_DeInit+0x1f4>)
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	43db      	mvns	r3, r3
 800367a:	493d      	ldr	r1, [pc, #244]	@ (8003770 <HAL_GPIO_DeInit+0x1f4>)
 800367c:	4013      	ands	r3, r2
 800367e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	f003 0303 	and.w	r3, r3, #3
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	220f      	movs	r2, #15
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003690:	4a2e      	ldr	r2, [pc, #184]	@ (800374c <HAL_GPIO_DeInit+0x1d0>)
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	089b      	lsrs	r3, r3, #2
 8003696:	3302      	adds	r3, #2
 8003698:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	43da      	mvns	r2, r3
 80036a0:	482a      	ldr	r0, [pc, #168]	@ (800374c <HAL_GPIO_DeInit+0x1d0>)
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	089b      	lsrs	r3, r3, #2
 80036a6:	400a      	ands	r2, r1
 80036a8:	3302      	adds	r3, #2
 80036aa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	2103      	movs	r1, #3
 80036b8:	fa01 f303 	lsl.w	r3, r1, r3
 80036bc:	43db      	mvns	r3, r3
 80036be:	401a      	ands	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	08da      	lsrs	r2, r3, #3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3208      	adds	r2, #8
 80036cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f003 0307 	and.w	r3, r3, #7
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	220f      	movs	r2, #15
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	43db      	mvns	r3, r3
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	08d2      	lsrs	r2, r2, #3
 80036e4:	4019      	ands	r1, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3208      	adds	r2, #8
 80036ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68da      	ldr	r2, [r3, #12]
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	2103      	movs	r1, #3
 80036f8:	fa01 f303 	lsl.w	r3, r1, r3
 80036fc:	43db      	mvns	r3, r3
 80036fe:	401a      	ands	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	2101      	movs	r1, #1
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	43db      	mvns	r3, r3
 8003712:	401a      	ands	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689a      	ldr	r2, [r3, #8]
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	2103      	movs	r1, #3
 8003722:	fa01 f303 	lsl.w	r3, r1, r3
 8003726:	43db      	mvns	r3, r3
 8003728:	401a      	ands	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	3301      	adds	r3, #1
 8003732:	617b      	str	r3, [r7, #20]
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	2b0f      	cmp	r3, #15
 8003738:	f67f af2e 	bls.w	8003598 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800373c:	bf00      	nop
 800373e:	bf00      	nop
 8003740:	371c      	adds	r7, #28
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40013800 	.word	0x40013800
 8003750:	40020000 	.word	0x40020000
 8003754:	40020400 	.word	0x40020400
 8003758:	40020800 	.word	0x40020800
 800375c:	40020c00 	.word	0x40020c00
 8003760:	40021000 	.word	0x40021000
 8003764:	40021400 	.word	0x40021400
 8003768:	40021800 	.word	0x40021800
 800376c:	40021c00 	.word	0x40021c00
 8003770:	40013c00 	.word	0x40013c00

08003774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	807b      	strh	r3, [r7, #2]
 8003780:	4613      	mov	r3, r2
 8003782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003784:	787b      	ldrb	r3, [r7, #1]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800378a:	887a      	ldrh	r2, [r7, #2]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003790:	e003      	b.n	800379a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003792:	887b      	ldrh	r3, [r7, #2]
 8003794:	041a      	lsls	r2, r3, #16
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	619a      	str	r2, [r3, #24]
}
 800379a:	bf00      	nop
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
	...

080037a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d101      	bne.n	80037ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e12b      	b.n	8003a12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d106      	bne.n	80037d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f7fe fdc0 	bl	8002354 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2224      	movs	r2, #36	@ 0x24
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0201 	bic.w	r2, r2, #1
 80037ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800380a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800380c:	f003 fc84 	bl	8007118 <HAL_RCC_GetPCLK1Freq>
 8003810:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	4a81      	ldr	r2, [pc, #516]	@ (8003a1c <HAL_I2C_Init+0x274>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d807      	bhi.n	800382c <HAL_I2C_Init+0x84>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	4a80      	ldr	r2, [pc, #512]	@ (8003a20 <HAL_I2C_Init+0x278>)
 8003820:	4293      	cmp	r3, r2
 8003822:	bf94      	ite	ls
 8003824:	2301      	movls	r3, #1
 8003826:	2300      	movhi	r3, #0
 8003828:	b2db      	uxtb	r3, r3
 800382a:	e006      	b.n	800383a <HAL_I2C_Init+0x92>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4a7d      	ldr	r2, [pc, #500]	@ (8003a24 <HAL_I2C_Init+0x27c>)
 8003830:	4293      	cmp	r3, r2
 8003832:	bf94      	ite	ls
 8003834:	2301      	movls	r3, #1
 8003836:	2300      	movhi	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e0e7      	b.n	8003a12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	4a78      	ldr	r2, [pc, #480]	@ (8003a28 <HAL_I2C_Init+0x280>)
 8003846:	fba2 2303 	umull	r2, r3, r2, r3
 800384a:	0c9b      	lsrs	r3, r3, #18
 800384c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	430a      	orrs	r2, r1
 8003860:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	4a6a      	ldr	r2, [pc, #424]	@ (8003a1c <HAL_I2C_Init+0x274>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d802      	bhi.n	800387c <HAL_I2C_Init+0xd4>
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	3301      	adds	r3, #1
 800387a:	e009      	b.n	8003890 <HAL_I2C_Init+0xe8>
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003882:	fb02 f303 	mul.w	r3, r2, r3
 8003886:	4a69      	ldr	r2, [pc, #420]	@ (8003a2c <HAL_I2C_Init+0x284>)
 8003888:	fba2 2303 	umull	r2, r3, r2, r3
 800388c:	099b      	lsrs	r3, r3, #6
 800388e:	3301      	adds	r3, #1
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	6812      	ldr	r2, [r2, #0]
 8003894:	430b      	orrs	r3, r1
 8003896:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80038a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	495c      	ldr	r1, [pc, #368]	@ (8003a1c <HAL_I2C_Init+0x274>)
 80038ac:	428b      	cmp	r3, r1
 80038ae:	d819      	bhi.n	80038e4 <HAL_I2C_Init+0x13c>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1e59      	subs	r1, r3, #1
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80038be:	1c59      	adds	r1, r3, #1
 80038c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80038c4:	400b      	ands	r3, r1
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00a      	beq.n	80038e0 <HAL_I2C_Init+0x138>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	1e59      	subs	r1, r3, #1
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80038d8:	3301      	adds	r3, #1
 80038da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038de:	e051      	b.n	8003984 <HAL_I2C_Init+0x1dc>
 80038e0:	2304      	movs	r3, #4
 80038e2:	e04f      	b.n	8003984 <HAL_I2C_Init+0x1dc>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d111      	bne.n	8003910 <HAL_I2C_Init+0x168>
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	1e58      	subs	r0, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6859      	ldr	r1, [r3, #4]
 80038f4:	460b      	mov	r3, r1
 80038f6:	005b      	lsls	r3, r3, #1
 80038f8:	440b      	add	r3, r1
 80038fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80038fe:	3301      	adds	r3, #1
 8003900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003904:	2b00      	cmp	r3, #0
 8003906:	bf0c      	ite	eq
 8003908:	2301      	moveq	r3, #1
 800390a:	2300      	movne	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	e012      	b.n	8003936 <HAL_I2C_Init+0x18e>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	1e58      	subs	r0, r3, #1
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6859      	ldr	r1, [r3, #4]
 8003918:	460b      	mov	r3, r1
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	440b      	add	r3, r1
 800391e:	0099      	lsls	r1, r3, #2
 8003920:	440b      	add	r3, r1
 8003922:	fbb0 f3f3 	udiv	r3, r0, r3
 8003926:	3301      	adds	r3, #1
 8003928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800392c:	2b00      	cmp	r3, #0
 800392e:	bf0c      	ite	eq
 8003930:	2301      	moveq	r3, #1
 8003932:	2300      	movne	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <HAL_I2C_Init+0x196>
 800393a:	2301      	movs	r3, #1
 800393c:	e022      	b.n	8003984 <HAL_I2C_Init+0x1dc>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10e      	bne.n	8003964 <HAL_I2C_Init+0x1bc>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	1e58      	subs	r0, r3, #1
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6859      	ldr	r1, [r3, #4]
 800394e:	460b      	mov	r3, r1
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	440b      	add	r3, r1
 8003954:	fbb0 f3f3 	udiv	r3, r0, r3
 8003958:	3301      	adds	r3, #1
 800395a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800395e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003962:	e00f      	b.n	8003984 <HAL_I2C_Init+0x1dc>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	1e58      	subs	r0, r3, #1
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6859      	ldr	r1, [r3, #4]
 800396c:	460b      	mov	r3, r1
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	440b      	add	r3, r1
 8003972:	0099      	lsls	r1, r3, #2
 8003974:	440b      	add	r3, r1
 8003976:	fbb0 f3f3 	udiv	r3, r0, r3
 800397a:	3301      	adds	r3, #1
 800397c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003980:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003984:	6879      	ldr	r1, [r7, #4]
 8003986:	6809      	ldr	r1, [r1, #0]
 8003988:	4313      	orrs	r3, r2
 800398a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	69da      	ldr	r2, [r3, #28]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	431a      	orrs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	430a      	orrs	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80039b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6911      	ldr	r1, [r2, #16]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	68d2      	ldr	r2, [r2, #12]
 80039be:	4311      	orrs	r1, r2
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6812      	ldr	r2, [r2, #0]
 80039c4:	430b      	orrs	r3, r1
 80039c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	695a      	ldr	r2, [r3, #20]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	430a      	orrs	r2, r1
 80039e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f042 0201 	orr.w	r2, r2, #1
 80039f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2220      	movs	r2, #32
 80039fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	000186a0 	.word	0x000186a0
 8003a20:	001e847f 	.word	0x001e847f
 8003a24:	003d08ff 	.word	0x003d08ff
 8003a28:	431bde83 	.word	0x431bde83
 8003a2c:	10624dd3 	.word	0x10624dd3

08003a30 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e021      	b.n	8003a86 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2224      	movs	r2, #36	@ 0x24
 8003a46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0201 	bic.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f7fe fcc2 	bl	80023e4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
	...

08003a90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	4608      	mov	r0, r1
 8003a9a:	4611      	mov	r1, r2
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	817b      	strh	r3, [r7, #10]
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	813b      	strh	r3, [r7, #8]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003aaa:	f7fe febb 	bl	8002824 <HAL_GetTick>
 8003aae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	2b20      	cmp	r3, #32
 8003aba:	f040 80d9 	bne.w	8003c70 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	2319      	movs	r3, #25
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	496d      	ldr	r1, [pc, #436]	@ (8003c7c <HAL_I2C_Mem_Write+0x1ec>)
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 fc99 	bl	8004400 <I2C_WaitOnFlagUntilTimeout>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e0cc      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d101      	bne.n	8003ae6 <HAL_I2C_Mem_Write+0x56>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e0c5      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d007      	beq.n	8003b0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f042 0201 	orr.w	r2, r2, #1
 8003b0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2221      	movs	r2, #33	@ 0x21
 8003b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2240      	movs	r2, #64	@ 0x40
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6a3a      	ldr	r2, [r7, #32]
 8003b36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	4a4d      	ldr	r2, [pc, #308]	@ (8003c80 <HAL_I2C_Mem_Write+0x1f0>)
 8003b4c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b4e:	88f8      	ldrh	r0, [r7, #6]
 8003b50:	893a      	ldrh	r2, [r7, #8]
 8003b52:	8979      	ldrh	r1, [r7, #10]
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	9301      	str	r3, [sp, #4]
 8003b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f000 fad0 	bl	8004104 <I2C_RequestMemoryWrite>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d052      	beq.n	8003c10 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e081      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 fd5e 	bl	8004634 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00d      	beq.n	8003b9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	d107      	bne.n	8003b96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e06b      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9e:	781a      	ldrb	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003baa:	1c5a      	adds	r2, r3, #1
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b04      	cmp	r3, #4
 8003bd6:	d11b      	bne.n	8003c10 <HAL_I2C_Mem_Write+0x180>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d017      	beq.n	8003c10 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	781a      	ldrb	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf0:	1c5a      	adds	r2, r3, #1
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1aa      	bne.n	8003b6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 fd51 	bl	80046c4 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00d      	beq.n	8003c44 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2c:	2b04      	cmp	r3, #4
 8003c2e:	d107      	bne.n	8003c40 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c3e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e016      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2220      	movs	r2, #32
 8003c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	e000      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c70:	2302      	movs	r3, #2
  }
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3718      	adds	r7, #24
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	00100002 	.word	0x00100002
 8003c80:	ffff0000 	.word	0xffff0000

08003c84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b08c      	sub	sp, #48	@ 0x30
 8003c88:	af02      	add	r7, sp, #8
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	4608      	mov	r0, r1
 8003c8e:	4611      	mov	r1, r2
 8003c90:	461a      	mov	r2, r3
 8003c92:	4603      	mov	r3, r0
 8003c94:	817b      	strh	r3, [r7, #10]
 8003c96:	460b      	mov	r3, r1
 8003c98:	813b      	strh	r3, [r7, #8]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c9e:	f7fe fdc1 	bl	8002824 <HAL_GetTick>
 8003ca2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b20      	cmp	r3, #32
 8003cae:	f040 8214 	bne.w	80040da <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	2319      	movs	r3, #25
 8003cb8:	2201      	movs	r2, #1
 8003cba:	497b      	ldr	r1, [pc, #492]	@ (8003ea8 <HAL_I2C_Mem_Read+0x224>)
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 fb9f 	bl	8004400 <I2C_WaitOnFlagUntilTimeout>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d001      	beq.n	8003ccc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003cc8:	2302      	movs	r3, #2
 8003cca:	e207      	b.n	80040dc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d101      	bne.n	8003cda <HAL_I2C_Mem_Read+0x56>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	e200      	b.n	80040dc <HAL_I2C_Mem_Read+0x458>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d007      	beq.n	8003d00 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2222      	movs	r2, #34	@ 0x22
 8003d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2240      	movs	r2, #64	@ 0x40
 8003d1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003d30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4a5b      	ldr	r2, [pc, #364]	@ (8003eac <HAL_I2C_Mem_Read+0x228>)
 8003d40:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d42:	88f8      	ldrh	r0, [r7, #6]
 8003d44:	893a      	ldrh	r2, [r7, #8]
 8003d46:	8979      	ldrh	r1, [r7, #10]
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4a:	9301      	str	r3, [sp, #4]
 8003d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d4e:	9300      	str	r3, [sp, #0]
 8003d50:	4603      	mov	r3, r0
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f000 fa6c 	bl	8004230 <I2C_RequestMemoryRead>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e1bc      	b.n	80040dc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d113      	bne.n	8003d92 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	623b      	str	r3, [r7, #32]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	623b      	str	r3, [r7, #32]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	623b      	str	r3, [r7, #32]
 8003d7e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	e190      	b.n	80040b4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d11b      	bne.n	8003dd2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003da8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003daa:	2300      	movs	r3, #0
 8003dac:	61fb      	str	r3, [r7, #28]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	695b      	ldr	r3, [r3, #20]
 8003db4:	61fb      	str	r3, [r7, #28]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	61fb      	str	r3, [r7, #28]
 8003dbe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	e170      	b.n	80040b4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d11b      	bne.n	8003e12 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003de8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003df8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61bb      	str	r3, [r7, #24]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	61bb      	str	r3, [r7, #24]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	61bb      	str	r3, [r7, #24]
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	e150      	b.n	80040b4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e12:	2300      	movs	r3, #0
 8003e14:	617b      	str	r3, [r7, #20]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	617b      	str	r3, [r7, #20]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	617b      	str	r3, [r7, #20]
 8003e26:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003e28:	e144      	b.n	80040b4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e2e:	2b03      	cmp	r3, #3
 8003e30:	f200 80f1 	bhi.w	8004016 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d123      	bne.n	8003e84 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e3e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f000 fc87 	bl	8004754 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e145      	b.n	80040dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	691a      	ldr	r2, [r3, #16]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5a:	b2d2      	uxtb	r2, r2
 8003e5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e62:	1c5a      	adds	r2, r3, #1
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e82:	e117      	b.n	80040b4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d14e      	bne.n	8003f2a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e92:	2200      	movs	r2, #0
 8003e94:	4906      	ldr	r1, [pc, #24]	@ (8003eb0 <HAL_I2C_Mem_Read+0x22c>)
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 fab2 	bl	8004400 <I2C_WaitOnFlagUntilTimeout>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d008      	beq.n	8003eb4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e11a      	b.n	80040dc <HAL_I2C_Mem_Read+0x458>
 8003ea6:	bf00      	nop
 8003ea8:	00100002 	.word	0x00100002
 8003eac:	ffff0000 	.word	0xffff0000
 8003eb0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ec2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	691a      	ldr	r2, [r3, #16]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ece:	b2d2      	uxtb	r2, r2
 8003ed0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed6:	1c5a      	adds	r2, r3, #1
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee0:	3b01      	subs	r3, #1
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	b29a      	uxth	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	691a      	ldr	r2, [r3, #16]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f00:	b2d2      	uxtb	r2, r2
 8003f02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f12:	3b01      	subs	r3, #1
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	3b01      	subs	r3, #1
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f28:	e0c4      	b.n	80040b4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	9300      	str	r3, [sp, #0]
 8003f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f30:	2200      	movs	r2, #0
 8003f32:	496c      	ldr	r1, [pc, #432]	@ (80040e4 <HAL_I2C_Mem_Read+0x460>)
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 fa63 	bl	8004400 <I2C_WaitOnFlagUntilTimeout>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e0cb      	b.n	80040dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691a      	ldr	r2, [r3, #16]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5e:	b2d2      	uxtb	r2, r2
 8003f60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f66:	1c5a      	adds	r2, r3, #1
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f70:	3b01      	subs	r3, #1
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f88:	9300      	str	r3, [sp, #0]
 8003f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	4955      	ldr	r1, [pc, #340]	@ (80040e4 <HAL_I2C_Mem_Read+0x460>)
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f000 fa35 	bl	8004400 <I2C_WaitOnFlagUntilTimeout>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e09d      	b.n	80040dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	691a      	ldr	r2, [r3, #16]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fba:	b2d2      	uxtb	r2, r2
 8003fbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc2:	1c5a      	adds	r2, r3, #1
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	b29a      	uxth	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	691a      	ldr	r2, [r3, #16]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fec:	b2d2      	uxtb	r2, r2
 8003fee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff4:	1c5a      	adds	r2, r3, #1
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ffe:	3b01      	subs	r3, #1
 8004000:	b29a      	uxth	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800400a:	b29b      	uxth	r3, r3
 800400c:	3b01      	subs	r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004014:	e04e      	b.n	80040b4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004018:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800401a:	68f8      	ldr	r0, [r7, #12]
 800401c:	f000 fb9a 	bl	8004754 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e058      	b.n	80040dc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	691a      	ldr	r2, [r3, #16]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004034:	b2d2      	uxtb	r2, r2
 8004036:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403c:	1c5a      	adds	r2, r3, #1
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004046:	3b01      	subs	r3, #1
 8004048:	b29a      	uxth	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	f003 0304 	and.w	r3, r3, #4
 8004066:	2b04      	cmp	r3, #4
 8004068:	d124      	bne.n	80040b4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800406e:	2b03      	cmp	r3, #3
 8004070:	d107      	bne.n	8004082 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004080:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	691a      	ldr	r2, [r3, #16]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408c:	b2d2      	uxtb	r2, r2
 800408e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	3b01      	subs	r3, #1
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f47f aeb6 	bne.w	8003e2a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2220      	movs	r2, #32
 80040c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040d6:	2300      	movs	r3, #0
 80040d8:	e000      	b.n	80040dc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80040da:	2302      	movs	r3, #2
  }
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3728      	adds	r7, #40	@ 0x28
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	00010004 	.word	0x00010004

080040e8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040f6:	b2db      	uxtb	r3, r3
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b088      	sub	sp, #32
 8004108:	af02      	add	r7, sp, #8
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	4608      	mov	r0, r1
 800410e:	4611      	mov	r1, r2
 8004110:	461a      	mov	r2, r3
 8004112:	4603      	mov	r3, r0
 8004114:	817b      	strh	r3, [r7, #10]
 8004116:	460b      	mov	r3, r1
 8004118:	813b      	strh	r3, [r7, #8]
 800411a:	4613      	mov	r3, r2
 800411c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800412c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800412e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	6a3b      	ldr	r3, [r7, #32]
 8004134:	2200      	movs	r2, #0
 8004136:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f000 f960 	bl	8004400 <I2C_WaitOnFlagUntilTimeout>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00d      	beq.n	8004162 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004150:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004154:	d103      	bne.n	800415e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800415c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e05f      	b.n	8004222 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004162:	897b      	ldrh	r3, [r7, #10]
 8004164:	b2db      	uxtb	r3, r3
 8004166:	461a      	mov	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004170:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004174:	6a3a      	ldr	r2, [r7, #32]
 8004176:	492d      	ldr	r1, [pc, #180]	@ (800422c <I2C_RequestMemoryWrite+0x128>)
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 f9bb 	bl	80044f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d001      	beq.n	8004188 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e04c      	b.n	8004222 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004188:	2300      	movs	r3, #0
 800418a:	617b      	str	r3, [r7, #20]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	617b      	str	r3, [r7, #20]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	617b      	str	r3, [r7, #20]
 800419c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800419e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041a0:	6a39      	ldr	r1, [r7, #32]
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 fa46 	bl	8004634 <I2C_WaitOnTXEFlagUntilTimeout>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00d      	beq.n	80041ca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d107      	bne.n	80041c6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e02b      	b.n	8004222 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041ca:	88fb      	ldrh	r3, [r7, #6]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d105      	bne.n	80041dc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041d0:	893b      	ldrh	r3, [r7, #8]
 80041d2:	b2da      	uxtb	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	611a      	str	r2, [r3, #16]
 80041da:	e021      	b.n	8004220 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041dc:	893b      	ldrh	r3, [r7, #8]
 80041de:	0a1b      	lsrs	r3, r3, #8
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ec:	6a39      	ldr	r1, [r7, #32]
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 fa20 	bl	8004634 <I2C_WaitOnTXEFlagUntilTimeout>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00d      	beq.n	8004216 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fe:	2b04      	cmp	r3, #4
 8004200:	d107      	bne.n	8004212 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004210:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e005      	b.n	8004222 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004216:	893b      	ldrh	r3, [r7, #8]
 8004218:	b2da      	uxtb	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	00010002 	.word	0x00010002

08004230 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b088      	sub	sp, #32
 8004234:	af02      	add	r7, sp, #8
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	4608      	mov	r0, r1
 800423a:	4611      	mov	r1, r2
 800423c:	461a      	mov	r2, r3
 800423e:	4603      	mov	r3, r0
 8004240:	817b      	strh	r3, [r7, #10]
 8004242:	460b      	mov	r3, r1
 8004244:	813b      	strh	r3, [r7, #8]
 8004246:	4613      	mov	r3, r2
 8004248:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004258:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004268:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800426a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426c:	9300      	str	r3, [sp, #0]
 800426e:	6a3b      	ldr	r3, [r7, #32]
 8004270:	2200      	movs	r2, #0
 8004272:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 f8c2 	bl	8004400 <I2C_WaitOnFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00d      	beq.n	800429e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800428c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004290:	d103      	bne.n	800429a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004298:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e0aa      	b.n	80043f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800429e:	897b      	ldrh	r3, [r7, #10]
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	461a      	mov	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	6a3a      	ldr	r2, [r7, #32]
 80042b2:	4952      	ldr	r1, [pc, #328]	@ (80043fc <I2C_RequestMemoryRead+0x1cc>)
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f000 f91d 	bl	80044f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e097      	b.n	80043f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042c4:	2300      	movs	r3, #0
 80042c6:	617b      	str	r3, [r7, #20]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	617b      	str	r3, [r7, #20]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	617b      	str	r3, [r7, #20]
 80042d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042dc:	6a39      	ldr	r1, [r7, #32]
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f000 f9a8 	bl	8004634 <I2C_WaitOnTXEFlagUntilTimeout>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00d      	beq.n	8004306 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ee:	2b04      	cmp	r3, #4
 80042f0:	d107      	bne.n	8004302 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004300:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e076      	b.n	80043f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004306:	88fb      	ldrh	r3, [r7, #6]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d105      	bne.n	8004318 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800430c:	893b      	ldrh	r3, [r7, #8]
 800430e:	b2da      	uxtb	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	611a      	str	r2, [r3, #16]
 8004316:	e021      	b.n	800435c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004318:	893b      	ldrh	r3, [r7, #8]
 800431a:	0a1b      	lsrs	r3, r3, #8
 800431c:	b29b      	uxth	r3, r3
 800431e:	b2da      	uxtb	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004328:	6a39      	ldr	r1, [r7, #32]
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 f982 	bl	8004634 <I2C_WaitOnTXEFlagUntilTimeout>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00d      	beq.n	8004352 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433a:	2b04      	cmp	r3, #4
 800433c:	d107      	bne.n	800434e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800434c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e050      	b.n	80043f4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004352:	893b      	ldrh	r3, [r7, #8]
 8004354:	b2da      	uxtb	r2, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800435c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800435e:	6a39      	ldr	r1, [r7, #32]
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 f967 	bl	8004634 <I2C_WaitOnTXEFlagUntilTimeout>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00d      	beq.n	8004388 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004370:	2b04      	cmp	r3, #4
 8004372:	d107      	bne.n	8004384 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004382:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e035      	b.n	80043f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004396:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439a:	9300      	str	r3, [sp, #0]
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	2200      	movs	r2, #0
 80043a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f000 f82b 	bl	8004400 <I2C_WaitOnFlagUntilTimeout>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00d      	beq.n	80043cc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043be:	d103      	bne.n	80043c8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e013      	b.n	80043f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80043cc:	897b      	ldrh	r3, [r7, #10]
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	b2da      	uxtb	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043de:	6a3a      	ldr	r2, [r7, #32]
 80043e0:	4906      	ldr	r1, [pc, #24]	@ (80043fc <I2C_RequestMemoryRead+0x1cc>)
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 f886 	bl	80044f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e000      	b.n	80043f4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3718      	adds	r7, #24
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	00010002 	.word	0x00010002

08004400 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	603b      	str	r3, [r7, #0]
 800440c:	4613      	mov	r3, r2
 800440e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004410:	e048      	b.n	80044a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004418:	d044      	beq.n	80044a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800441a:	f7fe fa03 	bl	8002824 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	683a      	ldr	r2, [r7, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d302      	bcc.n	8004430 <I2C_WaitOnFlagUntilTimeout+0x30>
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d139      	bne.n	80044a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	0c1b      	lsrs	r3, r3, #16
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b01      	cmp	r3, #1
 8004438:	d10d      	bne.n	8004456 <I2C_WaitOnFlagUntilTimeout+0x56>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	695b      	ldr	r3, [r3, #20]
 8004440:	43da      	mvns	r2, r3
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	4013      	ands	r3, r2
 8004446:	b29b      	uxth	r3, r3
 8004448:	2b00      	cmp	r3, #0
 800444a:	bf0c      	ite	eq
 800444c:	2301      	moveq	r3, #1
 800444e:	2300      	movne	r3, #0
 8004450:	b2db      	uxtb	r3, r3
 8004452:	461a      	mov	r2, r3
 8004454:	e00c      	b.n	8004470 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	43da      	mvns	r2, r3
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	4013      	ands	r3, r2
 8004462:	b29b      	uxth	r3, r3
 8004464:	2b00      	cmp	r3, #0
 8004466:	bf0c      	ite	eq
 8004468:	2301      	moveq	r3, #1
 800446a:	2300      	movne	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	461a      	mov	r2, r3
 8004470:	79fb      	ldrb	r3, [r7, #7]
 8004472:	429a      	cmp	r2, r3
 8004474:	d116      	bne.n	80044a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2200      	movs	r2, #0
 800447a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2220      	movs	r2, #32
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004490:	f043 0220 	orr.w	r2, r3, #32
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e023      	b.n	80044ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	0c1b      	lsrs	r3, r3, #16
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d10d      	bne.n	80044ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	43da      	mvns	r2, r3
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	4013      	ands	r3, r2
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	2b00      	cmp	r3, #0
 80044be:	bf0c      	ite	eq
 80044c0:	2301      	moveq	r3, #1
 80044c2:	2300      	movne	r3, #0
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	461a      	mov	r2, r3
 80044c8:	e00c      	b.n	80044e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	43da      	mvns	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	4013      	ands	r3, r2
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	bf0c      	ite	eq
 80044dc:	2301      	moveq	r3, #1
 80044de:	2300      	movne	r3, #0
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	461a      	mov	r2, r3
 80044e4:	79fb      	ldrb	r3, [r7, #7]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d093      	beq.n	8004412 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3710      	adds	r7, #16
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	60b9      	str	r1, [r7, #8]
 80044fe:	607a      	str	r2, [r7, #4]
 8004500:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004502:	e071      	b.n	80045e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800450e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004512:	d123      	bne.n	800455c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004522:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800452c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2220      	movs	r2, #32
 8004538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	f043 0204 	orr.w	r2, r3, #4
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e067      	b.n	800462c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004562:	d041      	beq.n	80045e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004564:	f7fe f95e 	bl	8002824 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	429a      	cmp	r2, r3
 8004572:	d302      	bcc.n	800457a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d136      	bne.n	80045e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	0c1b      	lsrs	r3, r3, #16
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b01      	cmp	r3, #1
 8004582:	d10c      	bne.n	800459e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	43da      	mvns	r2, r3
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	4013      	ands	r3, r2
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	bf14      	ite	ne
 8004596:	2301      	movne	r3, #1
 8004598:	2300      	moveq	r3, #0
 800459a:	b2db      	uxtb	r3, r3
 800459c:	e00b      	b.n	80045b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	43da      	mvns	r2, r3
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	4013      	ands	r3, r2
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	bf14      	ite	ne
 80045b0:	2301      	movne	r3, #1
 80045b2:	2300      	moveq	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d016      	beq.n	80045e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2220      	movs	r2, #32
 80045c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d4:	f043 0220 	orr.w	r2, r3, #32
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e021      	b.n	800462c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	0c1b      	lsrs	r3, r3, #16
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d10c      	bne.n	800460c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	43da      	mvns	r2, r3
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	4013      	ands	r3, r2
 80045fe:	b29b      	uxth	r3, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	bf14      	ite	ne
 8004604:	2301      	movne	r3, #1
 8004606:	2300      	moveq	r3, #0
 8004608:	b2db      	uxtb	r3, r3
 800460a:	e00b      	b.n	8004624 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	43da      	mvns	r2, r3
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	4013      	ands	r3, r2
 8004618:	b29b      	uxth	r3, r3
 800461a:	2b00      	cmp	r3, #0
 800461c:	bf14      	ite	ne
 800461e:	2301      	movne	r3, #1
 8004620:	2300      	moveq	r3, #0
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	f47f af6d 	bne.w	8004504 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3710      	adds	r7, #16
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004640:	e034      	b.n	80046ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f000 f8e3 	bl	800480e <I2C_IsAcknowledgeFailed>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e034      	b.n	80046bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004658:	d028      	beq.n	80046ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800465a:	f7fe f8e3 	bl	8002824 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	68ba      	ldr	r2, [r7, #8]
 8004666:	429a      	cmp	r2, r3
 8004668:	d302      	bcc.n	8004670 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d11d      	bne.n	80046ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800467a:	2b80      	cmp	r3, #128	@ 0x80
 800467c:	d016      	beq.n	80046ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2220      	movs	r2, #32
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004698:	f043 0220 	orr.w	r2, r3, #32
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e007      	b.n	80046bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b6:	2b80      	cmp	r3, #128	@ 0x80
 80046b8:	d1c3      	bne.n	8004642 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046d0:	e034      	b.n	800473c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 f89b 	bl	800480e <I2C_IsAcknowledgeFailed>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e034      	b.n	800474c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e8:	d028      	beq.n	800473c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ea:	f7fe f89b 	bl	8002824 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d302      	bcc.n	8004700 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d11d      	bne.n	800473c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	f003 0304 	and.w	r3, r3, #4
 800470a:	2b04      	cmp	r3, #4
 800470c:	d016      	beq.n	800473c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2220      	movs	r2, #32
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004728:	f043 0220 	orr.w	r2, r3, #32
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e007      	b.n	800474c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	f003 0304 	and.w	r3, r3, #4
 8004746:	2b04      	cmp	r3, #4
 8004748:	d1c3      	bne.n	80046d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004760:	e049      	b.n	80047f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	f003 0310 	and.w	r3, r3, #16
 800476c:	2b10      	cmp	r3, #16
 800476e:	d119      	bne.n	80047a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f06f 0210 	mvn.w	r2, #16
 8004778:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2220      	movs	r2, #32
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e030      	b.n	8004806 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047a4:	f7fe f83e 	bl	8002824 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	68ba      	ldr	r2, [r7, #8]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d302      	bcc.n	80047ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d11d      	bne.n	80047f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c4:	2b40      	cmp	r3, #64	@ 0x40
 80047c6:	d016      	beq.n	80047f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2220      	movs	r2, #32
 80047d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e2:	f043 0220 	orr.w	r2, r3, #32
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e007      	b.n	8004806 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	695b      	ldr	r3, [r3, #20]
 80047fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004800:	2b40      	cmp	r3, #64	@ 0x40
 8004802:	d1ae      	bne.n	8004762 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3710      	adds	r7, #16
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}

0800480e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800480e:	b480      	push	{r7}
 8004810:	b083      	sub	sp, #12
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004820:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004824:	d11b      	bne.n	800485e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800482e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2220      	movs	r2, #32
 800483a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800484a:	f043 0204 	orr.w	r2, r3, #4
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e000      	b.n	8004860 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d101      	bne.n	800487e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e128      	b.n	8004ad0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d109      	bne.n	800489e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a90      	ldr	r2, [pc, #576]	@ (8004ad8 <HAL_I2S_Init+0x26c>)
 8004896:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f7fd fdc5 	bl	8002428 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2202      	movs	r2, #2
 80048a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	69db      	ldr	r3, [r3, #28]
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6812      	ldr	r2, [r2, #0]
 80048b0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80048b4:	f023 030f 	bic.w	r3, r3, #15
 80048b8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2202      	movs	r2, #2
 80048c0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d060      	beq.n	800498c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d102      	bne.n	80048d8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80048d2:	2310      	movs	r3, #16
 80048d4:	617b      	str	r3, [r7, #20]
 80048d6:	e001      	b.n	80048dc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80048d8:	2320      	movs	r3, #32
 80048da:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	2b20      	cmp	r3, #32
 80048e2:	d802      	bhi.n	80048ea <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80048ea:	2001      	movs	r0, #1
 80048ec:	f002 fd36 	bl	800735c <HAL_RCCEx_GetPeriphCLKFreq>
 80048f0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048fa:	d125      	bne.n	8004948 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d010      	beq.n	8004926 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	fbb2 f2f3 	udiv	r2, r2, r3
 800490e:	4613      	mov	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	4413      	add	r3, r2
 8004914:	005b      	lsls	r3, r3, #1
 8004916:	461a      	mov	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004920:	3305      	adds	r3, #5
 8004922:	613b      	str	r3, [r7, #16]
 8004924:	e01f      	b.n	8004966 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004930:	4613      	mov	r3, r2
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	4413      	add	r3, r2
 8004936:	005b      	lsls	r3, r3, #1
 8004938:	461a      	mov	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004942:	3305      	adds	r3, #5
 8004944:	613b      	str	r3, [r7, #16]
 8004946:	e00e      	b.n	8004966 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004950:	4613      	mov	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4413      	add	r3, r2
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	461a      	mov	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004962:	3305      	adds	r3, #5
 8004964:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	4a5c      	ldr	r2, [pc, #368]	@ (8004adc <HAL_I2S_Init+0x270>)
 800496a:	fba2 2303 	umull	r2, r3, r2, r3
 800496e:	08db      	lsrs	r3, r3, #3
 8004970:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	f003 0301 	and.w	r3, r3, #1
 8004978:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	085b      	lsrs	r3, r3, #1
 8004982:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	61bb      	str	r3, [r7, #24]
 800498a:	e003      	b.n	8004994 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800498c:	2302      	movs	r3, #2
 800498e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d902      	bls.n	80049a0 <HAL_I2S_Init+0x134>
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	2bff      	cmp	r3, #255	@ 0xff
 800499e:	d907      	bls.n	80049b0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a4:	f043 0210 	orr.w	r2, r3, #16
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e08f      	b.n	8004ad0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691a      	ldr	r2, [r3, #16]
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	ea42 0103 	orr.w	r1, r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	69fa      	ldr	r2, [r7, #28]
 80049c0:	430a      	orrs	r2, r1
 80049c2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80049ce:	f023 030f 	bic.w	r3, r3, #15
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	6851      	ldr	r1, [r2, #4]
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	6892      	ldr	r2, [r2, #8]
 80049da:	4311      	orrs	r1, r2
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	68d2      	ldr	r2, [r2, #12]
 80049e0:	4311      	orrs	r1, r2
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	6992      	ldr	r2, [r2, #24]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	431a      	orrs	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049f2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d161      	bne.n	8004ac0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a38      	ldr	r2, [pc, #224]	@ (8004ae0 <HAL_I2S_Init+0x274>)
 8004a00:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a37      	ldr	r2, [pc, #220]	@ (8004ae4 <HAL_I2S_Init+0x278>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d101      	bne.n	8004a10 <HAL_I2S_Init+0x1a4>
 8004a0c:	4b36      	ldr	r3, [pc, #216]	@ (8004ae8 <HAL_I2S_Init+0x27c>)
 8004a0e:	e001      	b.n	8004a14 <HAL_I2S_Init+0x1a8>
 8004a10:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	6812      	ldr	r2, [r2, #0]
 8004a1a:	4932      	ldr	r1, [pc, #200]	@ (8004ae4 <HAL_I2S_Init+0x278>)
 8004a1c:	428a      	cmp	r2, r1
 8004a1e:	d101      	bne.n	8004a24 <HAL_I2S_Init+0x1b8>
 8004a20:	4a31      	ldr	r2, [pc, #196]	@ (8004ae8 <HAL_I2S_Init+0x27c>)
 8004a22:	e001      	b.n	8004a28 <HAL_I2S_Init+0x1bc>
 8004a24:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004a28:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004a2c:	f023 030f 	bic.w	r3, r3, #15
 8004a30:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a2b      	ldr	r2, [pc, #172]	@ (8004ae4 <HAL_I2S_Init+0x278>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d101      	bne.n	8004a40 <HAL_I2S_Init+0x1d4>
 8004a3c:	4b2a      	ldr	r3, [pc, #168]	@ (8004ae8 <HAL_I2S_Init+0x27c>)
 8004a3e:	e001      	b.n	8004a44 <HAL_I2S_Init+0x1d8>
 8004a40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a44:	2202      	movs	r2, #2
 8004a46:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a25      	ldr	r2, [pc, #148]	@ (8004ae4 <HAL_I2S_Init+0x278>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d101      	bne.n	8004a56 <HAL_I2S_Init+0x1ea>
 8004a52:	4b25      	ldr	r3, [pc, #148]	@ (8004ae8 <HAL_I2S_Init+0x27c>)
 8004a54:	e001      	b.n	8004a5a <HAL_I2S_Init+0x1ee>
 8004a56:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a5a:	69db      	ldr	r3, [r3, #28]
 8004a5c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a66:	d003      	beq.n	8004a70 <HAL_I2S_Init+0x204>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d103      	bne.n	8004a78 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004a70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a74:	613b      	str	r3, [r7, #16]
 8004a76:	e001      	b.n	8004a7c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a86:	4313      	orrs	r3, r2
 8004a88:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a90:	4313      	orrs	r3, r2
 8004a92:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	897b      	ldrh	r3, [r7, #10]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004aa8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a0d      	ldr	r2, [pc, #52]	@ (8004ae4 <HAL_I2S_Init+0x278>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d101      	bne.n	8004ab8 <HAL_I2S_Init+0x24c>
 8004ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ae8 <HAL_I2S_Init+0x27c>)
 8004ab6:	e001      	b.n	8004abc <HAL_I2S_Init+0x250>
 8004ab8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004abc:	897a      	ldrh	r2, [r7, #10]
 8004abe:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3720      	adds	r7, #32
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	08004dcd 	.word	0x08004dcd
 8004adc:	cccccccd 	.word	0xcccccccd
 8004ae0:	08004ee1 	.word	0x08004ee1
 8004ae4:	40003800 	.word	0x40003800
 8004ae8:	40003400 	.word	0x40003400

08004aec <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	4613      	mov	r3, r2
 8004af8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d002      	beq.n	8004b06 <HAL_I2S_Transmit_DMA+0x1a>
 8004b00:	88fb      	ldrh	r3, [r7, #6]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e08a      	b.n	8004c20 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d001      	beq.n	8004b1a <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8004b16:	2302      	movs	r3, #2
 8004b18:	e082      	b.n	8004c20 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d101      	bne.n	8004b2a <HAL_I2S_Transmit_DMA+0x3e>
 8004b26:	2302      	movs	r3, #2
 8004b28:	e07a      	b.n	8004c20 <HAL_I2S_Transmit_DMA+0x134>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2203      	movs	r2, #3
 8004b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	69db      	ldr	r3, [r3, #28]
 8004b4c:	f003 0307 	and.w	r3, r3, #7
 8004b50:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	2b03      	cmp	r3, #3
 8004b56:	d002      	beq.n	8004b5e <HAL_I2S_Transmit_DMA+0x72>
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	2b05      	cmp	r3, #5
 8004b5c:	d10a      	bne.n	8004b74 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004b5e:	88fb      	ldrh	r3, [r7, #6]
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	b29a      	uxth	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8004b68:	88fb      	ldrh	r3, [r7, #6]
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b72:	e005      	b.n	8004b80 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	88fa      	ldrh	r2, [r7, #6]
 8004b78:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	88fa      	ldrh	r2, [r7, #6]
 8004b7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b84:	4a28      	ldr	r2, [pc, #160]	@ (8004c28 <HAL_I2S_Transmit_DMA+0x13c>)
 8004b86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8c:	4a27      	ldr	r2, [pc, #156]	@ (8004c2c <HAL_I2S_Transmit_DMA+0x140>)
 8004b8e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b94:	4a26      	ldr	r2, [pc, #152]	@ (8004c30 <HAL_I2S_Transmit_DMA+0x144>)
 8004b96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004ba0:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004ba8:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bae:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004bb0:	f7fe f886 	bl	8002cc0 <HAL_DMA_Start_IT>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00f      	beq.n	8004bda <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bbe:	f043 0208 	orr.w	r2, r3, #8
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e022      	b.n	8004c20 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f003 0302 	and.w	r3, r3, #2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d107      	bne.n	8004c00 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f042 0202 	orr.w	r2, r2, #2
 8004bfe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d107      	bne.n	8004c1e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	69da      	ldr	r2, [r3, #28]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c1c:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3718      	adds	r7, #24
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	08004cab 	.word	0x08004cab
 8004c2c:	08004c69 	.word	0x08004c69
 8004c30:	08004cc7 	.word	0x08004cc7

08004c34 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	4798      	blx	r3
}
 8004c44:	bf00      	nop
 8004c46:	3708      	adds	r7, #8
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(const I2S_HandleTypeDef *hi2s)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c5a:	b2db      	uxtb	r3, r3
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c74:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	69db      	ldr	r3, [r3, #28]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10e      	bne.n	8004c9c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f022 0202 	bic.w	r2, r2, #2
 8004c8c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f7fd f981 	bl	8001fa4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004ca2:	bf00      	nop
 8004ca4:	3710      	adds	r7, #16
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b084      	sub	sp, #16
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f7fd f985 	bl	8001fc8 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004cbe:	bf00      	nop
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b084      	sub	sp, #16
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f022 0203 	bic.w	r2, r2, #3
 8004ce2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cfc:	f043 0208 	orr.w	r2, r3, #8
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f7fd fae3 	bl	80022d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004d0a:	bf00      	nop
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b082      	sub	sp, #8
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d1e:	881a      	ldrh	r2, [r3, #0]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2a:	1c9a      	adds	r2, r3, #2
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	3b01      	subs	r3, #1
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d10e      	bne.n	8004d66 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	685a      	ldr	r2, [r3, #4]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004d56:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f7fd f91f 	bl	8001fa4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004d66:	bf00      	nop
 8004d68:	3708      	adds	r7, #8
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b082      	sub	sp, #8
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d80:	b292      	uxth	r2, r2
 8004d82:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d88:	1c9a      	adds	r2, r3, #2
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	3b01      	subs	r3, #1
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10e      	bne.n	8004dc4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004db4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f7fd fa6e 	bl	80022a0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004dc4:	bf00      	nop
 8004dc6:	3708      	adds	r7, #8
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	2b04      	cmp	r3, #4
 8004de6:	d13a      	bne.n	8004e5e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d109      	bne.n	8004e06 <I2S_IRQHandler+0x3a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dfc:	2b40      	cmp	r3, #64	@ 0x40
 8004dfe:	d102      	bne.n	8004e06 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f7ff ffb4 	bl	8004d6e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e0c:	2b40      	cmp	r3, #64	@ 0x40
 8004e0e:	d126      	bne.n	8004e5e <I2S_IRQHandler+0x92>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f003 0320 	and.w	r3, r3, #32
 8004e1a:	2b20      	cmp	r3, #32
 8004e1c:	d11f      	bne.n	8004e5e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004e2c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004e2e:	2300      	movs	r3, #0
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	613b      	str	r3, [r7, #16]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	613b      	str	r3, [r7, #16]
 8004e42:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e50:	f043 0202 	orr.w	r2, r3, #2
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f7fd fa39 	bl	80022d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b03      	cmp	r3, #3
 8004e68:	d136      	bne.n	8004ed8 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d109      	bne.n	8004e88 <I2S_IRQHandler+0xbc>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e7e:	2b80      	cmp	r3, #128	@ 0x80
 8004e80:	d102      	bne.n	8004e88 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7ff ff45 	bl	8004d12 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b08      	cmp	r3, #8
 8004e90:	d122      	bne.n	8004ed8 <I2S_IRQHandler+0x10c>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f003 0320 	and.w	r3, r3, #32
 8004e9c:	2b20      	cmp	r3, #32
 8004e9e:	d11b      	bne.n	8004ed8 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004eae:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	60fb      	str	r3, [r7, #12]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eca:	f043 0204 	orr.w	r2, r3, #4
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f7fd f9fc 	bl	80022d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ed8:	bf00      	nop
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b088      	sub	sp, #32
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a92      	ldr	r2, [pc, #584]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d101      	bne.n	8004efe <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004efa:	4b92      	ldr	r3, [pc, #584]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004efc:	e001      	b.n	8004f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004efe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a8b      	ldr	r2, [pc, #556]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d101      	bne.n	8004f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004f18:	4b8a      	ldr	r3, [pc, #552]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f1a:	e001      	b.n	8004f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004f1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f2c:	d004      	beq.n	8004f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f040 8099 	bne.w	800506a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	f003 0302 	and.w	r3, r3, #2
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d107      	bne.n	8004f52 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 f925 	bl	800519c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004f52:	69bb      	ldr	r3, [r7, #24]
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d107      	bne.n	8004f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d002      	beq.n	8004f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 f9c8 	bl	80052fc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f72:	2b40      	cmp	r3, #64	@ 0x40
 8004f74:	d13a      	bne.n	8004fec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	f003 0320 	and.w	r3, r3, #32
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d035      	beq.n	8004fec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a6e      	ldr	r2, [pc, #440]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d101      	bne.n	8004f8e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004f8a:	4b6e      	ldr	r3, [pc, #440]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f8c:	e001      	b.n	8004f92 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004f8e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f92:	685a      	ldr	r2, [r3, #4]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4969      	ldr	r1, [pc, #420]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f9a:	428b      	cmp	r3, r1
 8004f9c:	d101      	bne.n	8004fa2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004f9e:	4b69      	ldr	r3, [pc, #420]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004fa0:	e001      	b.n	8004fa6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004fa2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004fa6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004faa:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004fba:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	60fb      	str	r3, [r7, #12]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	60fb      	str	r3, [r7, #12]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	60fb      	str	r3, [r7, #12]
 8004fd0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fde:	f043 0202 	orr.w	r2, r3, #2
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7fd f972 	bl	80022d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	f003 0308 	and.w	r3, r3, #8
 8004ff2:	2b08      	cmp	r3, #8
 8004ff4:	f040 80c3 	bne.w	800517e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	f003 0320 	and.w	r3, r3, #32
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	f000 80bd 	beq.w	800517e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005012:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a49      	ldr	r2, [pc, #292]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d101      	bne.n	8005022 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800501e:	4b49      	ldr	r3, [pc, #292]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005020:	e001      	b.n	8005026 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005022:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4944      	ldr	r1, [pc, #272]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800502e:	428b      	cmp	r3, r1
 8005030:	d101      	bne.n	8005036 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005032:	4b44      	ldr	r3, [pc, #272]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005034:	e001      	b.n	800503a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005036:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800503a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800503e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005040:	2300      	movs	r3, #0
 8005042:	60bb      	str	r3, [r7, #8]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	60bb      	str	r3, [r7, #8]
 800504c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2201      	movs	r2, #1
 8005052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800505a:	f043 0204 	orr.w	r2, r3, #4
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7fd f934 	bl	80022d0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005068:	e089      	b.n	800517e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	2b02      	cmp	r3, #2
 8005072:	d107      	bne.n	8005084 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800507a:	2b00      	cmp	r3, #0
 800507c:	d002      	beq.n	8005084 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 f8be 	bl	8005200 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b01      	cmp	r3, #1
 800508c:	d107      	bne.n	800509e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 f8fd 	bl	8005298 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050a4:	2b40      	cmp	r3, #64	@ 0x40
 80050a6:	d12f      	bne.n	8005108 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	f003 0320 	and.w	r3, r3, #32
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d02a      	beq.n	8005108 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80050c0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a1e      	ldr	r2, [pc, #120]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d101      	bne.n	80050d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80050cc:	4b1d      	ldr	r3, [pc, #116]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80050ce:	e001      	b.n	80050d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80050d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4919      	ldr	r1, [pc, #100]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80050dc:	428b      	cmp	r3, r1
 80050de:	d101      	bne.n	80050e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80050e0:	4b18      	ldr	r3, [pc, #96]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80050e2:	e001      	b.n	80050e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80050e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80050e8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80050ec:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2201      	movs	r2, #1
 80050f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fa:	f043 0202 	orr.w	r2, r3, #2
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7fd f8e4 	bl	80022d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	f003 0308 	and.w	r3, r3, #8
 800510e:	2b08      	cmp	r3, #8
 8005110:	d136      	bne.n	8005180 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	f003 0320 	and.w	r3, r3, #32
 8005118:	2b00      	cmp	r3, #0
 800511a:	d031      	beq.n	8005180 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a07      	ldr	r2, [pc, #28]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d101      	bne.n	800512a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005126:	4b07      	ldr	r3, [pc, #28]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005128:	e001      	b.n	800512e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800512a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4902      	ldr	r1, [pc, #8]	@ (8005140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005136:	428b      	cmp	r3, r1
 8005138:	d106      	bne.n	8005148 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800513a:	4b02      	ldr	r3, [pc, #8]	@ (8005144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800513c:	e006      	b.n	800514c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800513e:	bf00      	nop
 8005140:	40003800 	.word	0x40003800
 8005144:	40003400 	.word	0x40003400
 8005148:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800514c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005150:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	685a      	ldr	r2, [r3, #4]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005160:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800516e:	f043 0204 	orr.w	r2, r3, #4
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7fd f8aa 	bl	80022d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800517c:	e000      	b.n	8005180 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800517e:	bf00      	nop
}
 8005180:	bf00      	nop
 8005182:	3720      	adds	r7, #32
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a8:	1c99      	adds	r1, r3, #2
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	6251      	str	r1, [r2, #36]	@ 0x24
 80051ae:	881a      	ldrh	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d113      	bne.n	80051f6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	685a      	ldr	r2, [r3, #4]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80051dc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d106      	bne.n	80051f6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f7ff ffc9 	bl	8005188 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80051f6:	bf00      	nop
 80051f8:	3708      	adds	r7, #8
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
	...

08005200 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520c:	1c99      	adds	r1, r3, #2
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	6251      	str	r1, [r2, #36]	@ 0x24
 8005212:	8819      	ldrh	r1, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a1d      	ldr	r2, [pc, #116]	@ (8005290 <I2SEx_TxISR_I2SExt+0x90>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d101      	bne.n	8005222 <I2SEx_TxISR_I2SExt+0x22>
 800521e:	4b1d      	ldr	r3, [pc, #116]	@ (8005294 <I2SEx_TxISR_I2SExt+0x94>)
 8005220:	e001      	b.n	8005226 <I2SEx_TxISR_I2SExt+0x26>
 8005222:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005226:	460a      	mov	r2, r1
 8005228:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800522e:	b29b      	uxth	r3, r3
 8005230:	3b01      	subs	r3, #1
 8005232:	b29a      	uxth	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800523c:	b29b      	uxth	r3, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d121      	bne.n	8005286 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a12      	ldr	r2, [pc, #72]	@ (8005290 <I2SEx_TxISR_I2SExt+0x90>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d101      	bne.n	8005250 <I2SEx_TxISR_I2SExt+0x50>
 800524c:	4b11      	ldr	r3, [pc, #68]	@ (8005294 <I2SEx_TxISR_I2SExt+0x94>)
 800524e:	e001      	b.n	8005254 <I2SEx_TxISR_I2SExt+0x54>
 8005250:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005254:	685a      	ldr	r2, [r3, #4]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	490d      	ldr	r1, [pc, #52]	@ (8005290 <I2SEx_TxISR_I2SExt+0x90>)
 800525c:	428b      	cmp	r3, r1
 800525e:	d101      	bne.n	8005264 <I2SEx_TxISR_I2SExt+0x64>
 8005260:	4b0c      	ldr	r3, [pc, #48]	@ (8005294 <I2SEx_TxISR_I2SExt+0x94>)
 8005262:	e001      	b.n	8005268 <I2SEx_TxISR_I2SExt+0x68>
 8005264:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005268:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800526c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005272:	b29b      	uxth	r3, r3
 8005274:	2b00      	cmp	r3, #0
 8005276:	d106      	bne.n	8005286 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f7ff ff81 	bl	8005188 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005286:	bf00      	nop
 8005288:	3708      	adds	r7, #8
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	40003800 	.word	0x40003800
 8005294:	40003400 	.word	0x40003400

08005298 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68d8      	ldr	r0, [r3, #12]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052aa:	1c99      	adds	r1, r3, #2
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80052b0:	b282      	uxth	r2, r0
 80052b2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	3b01      	subs	r3, #1
 80052bc:	b29a      	uxth	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d113      	bne.n	80052f4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80052da:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d106      	bne.n	80052f4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7ff ff4a 	bl	8005188 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80052f4:	bf00      	nop
 80052f6:	3708      	adds	r7, #8
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a20      	ldr	r2, [pc, #128]	@ (800538c <I2SEx_RxISR_I2SExt+0x90>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d101      	bne.n	8005312 <I2SEx_RxISR_I2SExt+0x16>
 800530e:	4b20      	ldr	r3, [pc, #128]	@ (8005390 <I2SEx_RxISR_I2SExt+0x94>)
 8005310:	e001      	b.n	8005316 <I2SEx_RxISR_I2SExt+0x1a>
 8005312:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005316:	68d8      	ldr	r0, [r3, #12]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531c:	1c99      	adds	r1, r3, #2
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005322:	b282      	uxth	r2, r0
 8005324:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800532a:	b29b      	uxth	r3, r3
 800532c:	3b01      	subs	r3, #1
 800532e:	b29a      	uxth	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d121      	bne.n	8005382 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a12      	ldr	r2, [pc, #72]	@ (800538c <I2SEx_RxISR_I2SExt+0x90>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d101      	bne.n	800534c <I2SEx_RxISR_I2SExt+0x50>
 8005348:	4b11      	ldr	r3, [pc, #68]	@ (8005390 <I2SEx_RxISR_I2SExt+0x94>)
 800534a:	e001      	b.n	8005350 <I2SEx_RxISR_I2SExt+0x54>
 800534c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005350:	685a      	ldr	r2, [r3, #4]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	490d      	ldr	r1, [pc, #52]	@ (800538c <I2SEx_RxISR_I2SExt+0x90>)
 8005358:	428b      	cmp	r3, r1
 800535a:	d101      	bne.n	8005360 <I2SEx_RxISR_I2SExt+0x64>
 800535c:	4b0c      	ldr	r3, [pc, #48]	@ (8005390 <I2SEx_RxISR_I2SExt+0x94>)
 800535e:	e001      	b.n	8005364 <I2SEx_RxISR_I2SExt+0x68>
 8005360:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005364:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005368:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536e:	b29b      	uxth	r3, r3
 8005370:	2b00      	cmp	r3, #0
 8005372:	d106      	bne.n	8005382 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f7ff ff03 	bl	8005188 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005382:	bf00      	nop
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40003800 	.word	0x40003800
 8005390:	40003400 	.word	0x40003400

08005394 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af02      	add	r7, sp, #8
 800539a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e101      	b.n	80055aa <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d106      	bne.n	80053c6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f005 fc61 	bl	800ac88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2203      	movs	r2, #3
 80053ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053d4:	d102      	bne.n	80053dc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f002 f9bc 	bl	800775e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6818      	ldr	r0, [r3, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	7c1a      	ldrb	r2, [r3, #16]
 80053ee:	f88d 2000 	strb.w	r2, [sp]
 80053f2:	3304      	adds	r3, #4
 80053f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053f6:	f002 f89a 	bl	800752e <USB_CoreInit>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d005      	beq.n	800540c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2202      	movs	r2, #2
 8005404:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e0ce      	b.n	80055aa <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2100      	movs	r1, #0
 8005412:	4618      	mov	r0, r3
 8005414:	f002 f9b4 	bl	8007780 <USB_SetCurrentMode>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d005      	beq.n	800542a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2202      	movs	r2, #2
 8005422:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e0bf      	b.n	80055aa <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800542a:	2300      	movs	r3, #0
 800542c:	73fb      	strb	r3, [r7, #15]
 800542e:	e04a      	b.n	80054c6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005430:	7bfa      	ldrb	r2, [r7, #15]
 8005432:	6879      	ldr	r1, [r7, #4]
 8005434:	4613      	mov	r3, r2
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	4413      	add	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	440b      	add	r3, r1
 800543e:	3315      	adds	r3, #21
 8005440:	2201      	movs	r2, #1
 8005442:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005444:	7bfa      	ldrb	r2, [r7, #15]
 8005446:	6879      	ldr	r1, [r7, #4]
 8005448:	4613      	mov	r3, r2
 800544a:	00db      	lsls	r3, r3, #3
 800544c:	4413      	add	r3, r2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	440b      	add	r3, r1
 8005452:	3314      	adds	r3, #20
 8005454:	7bfa      	ldrb	r2, [r7, #15]
 8005456:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005458:	7bfa      	ldrb	r2, [r7, #15]
 800545a:	7bfb      	ldrb	r3, [r7, #15]
 800545c:	b298      	uxth	r0, r3
 800545e:	6879      	ldr	r1, [r7, #4]
 8005460:	4613      	mov	r3, r2
 8005462:	00db      	lsls	r3, r3, #3
 8005464:	4413      	add	r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	440b      	add	r3, r1
 800546a:	332e      	adds	r3, #46	@ 0x2e
 800546c:	4602      	mov	r2, r0
 800546e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005470:	7bfa      	ldrb	r2, [r7, #15]
 8005472:	6879      	ldr	r1, [r7, #4]
 8005474:	4613      	mov	r3, r2
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	4413      	add	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	440b      	add	r3, r1
 800547e:	3318      	adds	r3, #24
 8005480:	2200      	movs	r2, #0
 8005482:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005484:	7bfa      	ldrb	r2, [r7, #15]
 8005486:	6879      	ldr	r1, [r7, #4]
 8005488:	4613      	mov	r3, r2
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	4413      	add	r3, r2
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	440b      	add	r3, r1
 8005492:	331c      	adds	r3, #28
 8005494:	2200      	movs	r2, #0
 8005496:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005498:	7bfa      	ldrb	r2, [r7, #15]
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	4613      	mov	r3, r2
 800549e:	00db      	lsls	r3, r3, #3
 80054a0:	4413      	add	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	440b      	add	r3, r1
 80054a6:	3320      	adds	r3, #32
 80054a8:	2200      	movs	r2, #0
 80054aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80054ac:	7bfa      	ldrb	r2, [r7, #15]
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	4413      	add	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	440b      	add	r3, r1
 80054ba:	3324      	adds	r3, #36	@ 0x24
 80054bc:	2200      	movs	r2, #0
 80054be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054c0:	7bfb      	ldrb	r3, [r7, #15]
 80054c2:	3301      	adds	r3, #1
 80054c4:	73fb      	strb	r3, [r7, #15]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	791b      	ldrb	r3, [r3, #4]
 80054ca:	7bfa      	ldrb	r2, [r7, #15]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d3af      	bcc.n	8005430 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054d0:	2300      	movs	r3, #0
 80054d2:	73fb      	strb	r3, [r7, #15]
 80054d4:	e044      	b.n	8005560 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80054d6:	7bfa      	ldrb	r2, [r7, #15]
 80054d8:	6879      	ldr	r1, [r7, #4]
 80054da:	4613      	mov	r3, r2
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	4413      	add	r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	440b      	add	r3, r1
 80054e4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80054e8:	2200      	movs	r2, #0
 80054ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80054ec:	7bfa      	ldrb	r2, [r7, #15]
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	4613      	mov	r3, r2
 80054f2:	00db      	lsls	r3, r3, #3
 80054f4:	4413      	add	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	440b      	add	r3, r1
 80054fa:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80054fe:	7bfa      	ldrb	r2, [r7, #15]
 8005500:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005502:	7bfa      	ldrb	r2, [r7, #15]
 8005504:	6879      	ldr	r1, [r7, #4]
 8005506:	4613      	mov	r3, r2
 8005508:	00db      	lsls	r3, r3, #3
 800550a:	4413      	add	r3, r2
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	440b      	add	r3, r1
 8005510:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005514:	2200      	movs	r2, #0
 8005516:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005518:	7bfa      	ldrb	r2, [r7, #15]
 800551a:	6879      	ldr	r1, [r7, #4]
 800551c:	4613      	mov	r3, r2
 800551e:	00db      	lsls	r3, r3, #3
 8005520:	4413      	add	r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	440b      	add	r3, r1
 8005526:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800552a:	2200      	movs	r2, #0
 800552c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800552e:	7bfa      	ldrb	r2, [r7, #15]
 8005530:	6879      	ldr	r1, [r7, #4]
 8005532:	4613      	mov	r3, r2
 8005534:	00db      	lsls	r3, r3, #3
 8005536:	4413      	add	r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	440b      	add	r3, r1
 800553c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005540:	2200      	movs	r2, #0
 8005542:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005544:	7bfa      	ldrb	r2, [r7, #15]
 8005546:	6879      	ldr	r1, [r7, #4]
 8005548:	4613      	mov	r3, r2
 800554a:	00db      	lsls	r3, r3, #3
 800554c:	4413      	add	r3, r2
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	440b      	add	r3, r1
 8005552:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005556:	2200      	movs	r2, #0
 8005558:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800555a:	7bfb      	ldrb	r3, [r7, #15]
 800555c:	3301      	adds	r3, #1
 800555e:	73fb      	strb	r3, [r7, #15]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	791b      	ldrb	r3, [r3, #4]
 8005564:	7bfa      	ldrb	r2, [r7, #15]
 8005566:	429a      	cmp	r2, r3
 8005568:	d3b5      	bcc.n	80054d6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6818      	ldr	r0, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	7c1a      	ldrb	r2, [r3, #16]
 8005572:	f88d 2000 	strb.w	r2, [sp]
 8005576:	3304      	adds	r3, #4
 8005578:	cb0e      	ldmia	r3, {r1, r2, r3}
 800557a:	f002 f94d 	bl	8007818 <USB_DevInit>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d005      	beq.n	8005590 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2202      	movs	r2, #2
 8005588:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e00c      	b.n	80055aa <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2201      	movs	r2, #1
 800559a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f003 f997 	bl	80088d6 <USB_DevDisconnect>

  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b084      	sub	sp, #16
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d101      	bne.n	80055ce <HAL_PCD_Start+0x1c>
 80055ca:	2302      	movs	r3, #2
 80055cc:	e022      	b.n	8005614 <HAL_PCD_Start+0x62>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d009      	beq.n	80055f6 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d105      	bne.n	80055f6 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f002 f89e 	bl	800773c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4618      	mov	r0, r3
 8005606:	f003 f945 	bl	8008894 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800561c:	b590      	push	{r4, r7, lr}
 800561e:	b08d      	sub	sp, #52	@ 0x34
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4618      	mov	r0, r3
 8005634:	f003 fa03 	bl	8008a3e <USB_GetMode>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	f040 848c 	bne.w	8005f58 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4618      	mov	r0, r3
 8005646:	f003 f967 	bl	8008918 <USB_ReadInterrupts>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	f000 8482 	beq.w	8005f56 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	0a1b      	lsrs	r3, r3, #8
 800565c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4618      	mov	r0, r3
 800566c:	f003 f954 	bl	8008918 <USB_ReadInterrupts>
 8005670:	4603      	mov	r3, r0
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b02      	cmp	r3, #2
 8005678:	d107      	bne.n	800568a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	695a      	ldr	r2, [r3, #20]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f002 0202 	and.w	r2, r2, #2
 8005688:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f003 f942 	bl	8008918 <USB_ReadInterrupts>
 8005694:	4603      	mov	r3, r0
 8005696:	f003 0310 	and.w	r3, r3, #16
 800569a:	2b10      	cmp	r3, #16
 800569c:	d161      	bne.n	8005762 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	699a      	ldr	r2, [r3, #24]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 0210 	bic.w	r2, r2, #16
 80056ac:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80056ae:	6a3b      	ldr	r3, [r7, #32]
 80056b0:	6a1b      	ldr	r3, [r3, #32]
 80056b2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	f003 020f 	and.w	r2, r3, #15
 80056ba:	4613      	mov	r3, r2
 80056bc:	00db      	lsls	r3, r3, #3
 80056be:	4413      	add	r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	4413      	add	r3, r2
 80056ca:	3304      	adds	r3, #4
 80056cc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80056d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056d8:	d124      	bne.n	8005724 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80056e0:	4013      	ands	r3, r2
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d035      	beq.n	8005752 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	091b      	lsrs	r3, r3, #4
 80056ee:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80056f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	461a      	mov	r2, r3
 80056f8:	6a38      	ldr	r0, [r7, #32]
 80056fa:	f002 ff79 	bl	80085f0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	68da      	ldr	r2, [r3, #12]
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	091b      	lsrs	r3, r3, #4
 8005706:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800570a:	441a      	add	r2, r3
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	695a      	ldr	r2, [r3, #20]
 8005714:	69bb      	ldr	r3, [r7, #24]
 8005716:	091b      	lsrs	r3, r3, #4
 8005718:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800571c:	441a      	add	r2, r3
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	615a      	str	r2, [r3, #20]
 8005722:	e016      	b.n	8005752 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005724:	69bb      	ldr	r3, [r7, #24]
 8005726:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800572a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800572e:	d110      	bne.n	8005752 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005736:	2208      	movs	r2, #8
 8005738:	4619      	mov	r1, r3
 800573a:	6a38      	ldr	r0, [r7, #32]
 800573c:	f002 ff58 	bl	80085f0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	695a      	ldr	r2, [r3, #20]
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	091b      	lsrs	r3, r3, #4
 8005748:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800574c:	441a      	add	r2, r3
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	699a      	ldr	r2, [r3, #24]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f042 0210 	orr.w	r2, r2, #16
 8005760:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4618      	mov	r0, r3
 8005768:	f003 f8d6 	bl	8008918 <USB_ReadInterrupts>
 800576c:	4603      	mov	r3, r0
 800576e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005772:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005776:	f040 80a7 	bne.w	80058c8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800577a:	2300      	movs	r3, #0
 800577c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4618      	mov	r0, r3
 8005784:	f003 f8db 	bl	800893e <USB_ReadDevAllOutEpInterrupt>
 8005788:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800578a:	e099      	b.n	80058c0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800578c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800578e:	f003 0301 	and.w	r3, r3, #1
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 808e 	beq.w	80058b4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800579e:	b2d2      	uxtb	r2, r2
 80057a0:	4611      	mov	r1, r2
 80057a2:	4618      	mov	r0, r3
 80057a4:	f003 f8ff 	bl	80089a6 <USB_ReadDevOutEPInterrupt>
 80057a8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00c      	beq.n	80057ce <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80057b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b6:	015a      	lsls	r2, r3, #5
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	4413      	add	r3, r2
 80057bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057c0:	461a      	mov	r2, r3
 80057c2:	2301      	movs	r3, #1
 80057c4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80057c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fea3 	bl	8006514 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f003 0308 	and.w	r3, r3, #8
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d00c      	beq.n	80057f2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80057d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057da:	015a      	lsls	r2, r3, #5
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	4413      	add	r3, r2
 80057e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057e4:	461a      	mov	r2, r3
 80057e6:	2308      	movs	r3, #8
 80057e8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80057ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 ff79 	bl	80066e4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	f003 0310 	and.w	r3, r3, #16
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d008      	beq.n	800580e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80057fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fe:	015a      	lsls	r2, r3, #5
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	4413      	add	r3, r2
 8005804:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005808:	461a      	mov	r2, r3
 800580a:	2310      	movs	r3, #16
 800580c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	2b00      	cmp	r3, #0
 8005816:	d030      	beq.n	800587a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005818:	6a3b      	ldr	r3, [r7, #32]
 800581a:	695b      	ldr	r3, [r3, #20]
 800581c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005820:	2b80      	cmp	r3, #128	@ 0x80
 8005822:	d109      	bne.n	8005838 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	69fa      	ldr	r2, [r7, #28]
 800582e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005832:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005836:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800583a:	4613      	mov	r3, r2
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4413      	add	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	4413      	add	r3, r2
 800584a:	3304      	adds	r3, #4
 800584c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	78db      	ldrb	r3, [r3, #3]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d108      	bne.n	8005868 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	2200      	movs	r2, #0
 800585a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800585c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585e:	b2db      	uxtb	r3, r3
 8005860:	4619      	mov	r1, r3
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f005 fb24 	bl	800aeb0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586a:	015a      	lsls	r2, r3, #5
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	4413      	add	r3, r2
 8005870:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005874:	461a      	mov	r2, r3
 8005876:	2302      	movs	r3, #2
 8005878:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	f003 0320 	and.w	r3, r3, #32
 8005880:	2b00      	cmp	r3, #0
 8005882:	d008      	beq.n	8005896 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005886:	015a      	lsls	r2, r3, #5
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	4413      	add	r3, r2
 800588c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005890:	461a      	mov	r2, r3
 8005892:	2320      	movs	r3, #32
 8005894:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d009      	beq.n	80058b4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	015a      	lsls	r2, r3, #5
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	4413      	add	r3, r2
 80058a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058ac:	461a      	mov	r2, r3
 80058ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80058b2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80058b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b6:	3301      	adds	r3, #1
 80058b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80058ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058bc:	085b      	lsrs	r3, r3, #1
 80058be:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80058c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f47f af62 	bne.w	800578c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f003 f823 	bl	8008918 <USB_ReadInterrupts>
 80058d2:	4603      	mov	r3, r0
 80058d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80058dc:	f040 80db 	bne.w	8005a96 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f003 f844 	bl	8008972 <USB_ReadDevAllInEpInterrupt>
 80058ea:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80058ec:	2300      	movs	r3, #0
 80058ee:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80058f0:	e0cd      	b.n	8005a8e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80058f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f000 80c2 	beq.w	8005a82 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005904:	b2d2      	uxtb	r2, r2
 8005906:	4611      	mov	r1, r2
 8005908:	4618      	mov	r0, r3
 800590a:	f003 f86a 	bl	80089e2 <USB_ReadDevInEPInterrupt>
 800590e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	d057      	beq.n	80059ca <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800591a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591c:	f003 030f 	and.w	r3, r3, #15
 8005920:	2201      	movs	r2, #1
 8005922:	fa02 f303 	lsl.w	r3, r2, r3
 8005926:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800592e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	43db      	mvns	r3, r3
 8005934:	69f9      	ldr	r1, [r7, #28]
 8005936:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800593a:	4013      	ands	r3, r2
 800593c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	015a      	lsls	r2, r3, #5
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	4413      	add	r3, r2
 8005946:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800594a:	461a      	mov	r2, r3
 800594c:	2301      	movs	r3, #1
 800594e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	799b      	ldrb	r3, [r3, #6]
 8005954:	2b01      	cmp	r3, #1
 8005956:	d132      	bne.n	80059be <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005958:	6879      	ldr	r1, [r7, #4]
 800595a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800595c:	4613      	mov	r3, r2
 800595e:	00db      	lsls	r3, r3, #3
 8005960:	4413      	add	r3, r2
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	440b      	add	r3, r1
 8005966:	3320      	adds	r3, #32
 8005968:	6819      	ldr	r1, [r3, #0]
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800596e:	4613      	mov	r3, r2
 8005970:	00db      	lsls	r3, r3, #3
 8005972:	4413      	add	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4403      	add	r3, r0
 8005978:	331c      	adds	r3, #28
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4419      	add	r1, r3
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005982:	4613      	mov	r3, r2
 8005984:	00db      	lsls	r3, r3, #3
 8005986:	4413      	add	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4403      	add	r3, r0
 800598c:	3320      	adds	r3, #32
 800598e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005992:	2b00      	cmp	r3, #0
 8005994:	d113      	bne.n	80059be <HAL_PCD_IRQHandler+0x3a2>
 8005996:	6879      	ldr	r1, [r7, #4]
 8005998:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800599a:	4613      	mov	r3, r2
 800599c:	00db      	lsls	r3, r3, #3
 800599e:	4413      	add	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	440b      	add	r3, r1
 80059a4:	3324      	adds	r3, #36	@ 0x24
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d108      	bne.n	80059be <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6818      	ldr	r0, [r3, #0]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80059b6:	461a      	mov	r2, r3
 80059b8:	2101      	movs	r1, #1
 80059ba:	f003 f871 	bl	8008aa0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80059be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	4619      	mov	r1, r3
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f005 f9ee 	bl	800ada6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	f003 0308 	and.w	r3, r3, #8
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d008      	beq.n	80059e6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80059d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d6:	015a      	lsls	r2, r3, #5
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	4413      	add	r3, r2
 80059dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059e0:	461a      	mov	r2, r3
 80059e2:	2308      	movs	r3, #8
 80059e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	f003 0310 	and.w	r3, r3, #16
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d008      	beq.n	8005a02 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80059f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f2:	015a      	lsls	r2, r3, #5
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	4413      	add	r3, r2
 80059f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059fc:	461a      	mov	r2, r3
 80059fe:	2310      	movs	r3, #16
 8005a00:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d008      	beq.n	8005a1e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0e:	015a      	lsls	r2, r3, #5
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	4413      	add	r3, r2
 8005a14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a18:	461a      	mov	r2, r3
 8005a1a:	2340      	movs	r3, #64	@ 0x40
 8005a1c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	f003 0302 	and.w	r3, r3, #2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d023      	beq.n	8005a70 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005a28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a2a:	6a38      	ldr	r0, [r7, #32]
 8005a2c:	f002 f858 	bl	8007ae0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a32:	4613      	mov	r3, r2
 8005a34:	00db      	lsls	r3, r3, #3
 8005a36:	4413      	add	r3, r2
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	3310      	adds	r3, #16
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	4413      	add	r3, r2
 8005a40:	3304      	adds	r3, #4
 8005a42:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	78db      	ldrb	r3, [r3, #3]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d108      	bne.n	8005a5e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	4619      	mov	r1, r3
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f005 fa3b 	bl	800aed4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a60:	015a      	lsls	r2, r3, #5
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	4413      	add	r3, r2
 8005a66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005a7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 fcbd 	bl	80063fc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a84:	3301      	adds	r3, #1
 8005a86:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a8a:	085b      	lsrs	r3, r3, #1
 8005a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	f47f af2e 	bne.w	80058f2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f002 ff3c 	bl	8008918 <USB_ReadInterrupts>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005aa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005aaa:	d122      	bne.n	8005af2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	69fa      	ldr	r2, [r7, #28]
 8005ab6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005aba:	f023 0301 	bic.w	r3, r3, #1
 8005abe:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d108      	bne.n	8005adc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 fea3 	bl	8006820 <HAL_PCDEx_LPM_Callback>
 8005ada:	e002      	b.n	8005ae2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f005 f9d9 	bl	800ae94 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	695a      	ldr	r2, [r3, #20]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005af0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f002 ff0e 	bl	8008918 <USB_ReadInterrupts>
 8005afc:	4603      	mov	r3, r0
 8005afe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b06:	d112      	bne.n	8005b2e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f003 0301 	and.w	r3, r3, #1
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d102      	bne.n	8005b1e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f005 f995 	bl	800ae48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	695a      	ldr	r2, [r3, #20]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005b2c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f002 fef0 	bl	8008918 <USB_ReadInterrupts>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b42:	f040 80b7 	bne.w	8005cb4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	69fa      	ldr	r2, [r7, #28]
 8005b50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b54:	f023 0301 	bic.w	r3, r3, #1
 8005b58:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	2110      	movs	r1, #16
 8005b60:	4618      	mov	r0, r3
 8005b62:	f001 ffbd 	bl	8007ae0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b66:	2300      	movs	r3, #0
 8005b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b6a:	e046      	b.n	8005bfa <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b6e:	015a      	lsls	r2, r3, #5
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	4413      	add	r3, r2
 8005b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b78:	461a      	mov	r2, r3
 8005b7a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005b7e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b82:	015a      	lsls	r2, r3, #5
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	4413      	add	r3, r2
 8005b88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b90:	0151      	lsls	r1, r2, #5
 8005b92:	69fa      	ldr	r2, [r7, #28]
 8005b94:	440a      	add	r2, r1
 8005b96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b9e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bac:	461a      	mov	r2, r3
 8005bae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005bb2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb6:	015a      	lsls	r2, r3, #5
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	4413      	add	r3, r2
 8005bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bc4:	0151      	lsls	r1, r2, #5
 8005bc6:	69fa      	ldr	r2, [r7, #28]
 8005bc8:	440a      	add	r2, r1
 8005bca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005bd2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005be4:	0151      	lsls	r1, r2, #5
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	440a      	add	r2, r1
 8005bea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005bf2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	791b      	ldrb	r3, [r3, #4]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d3b2      	bcc.n	8005b6c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c0c:	69db      	ldr	r3, [r3, #28]
 8005c0e:	69fa      	ldr	r2, [r7, #28]
 8005c10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c14:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005c18:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	7bdb      	ldrb	r3, [r3, #15]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d016      	beq.n	8005c50 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005c22:	69fb      	ldr	r3, [r7, #28]
 8005c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c2c:	69fa      	ldr	r2, [r7, #28]
 8005c2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c32:	f043 030b 	orr.w	r3, r3, #11
 8005c36:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c42:	69fa      	ldr	r2, [r7, #28]
 8005c44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c48:	f043 030b 	orr.w	r3, r3, #11
 8005c4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005c4e:	e015      	b.n	8005c7c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c56:	695b      	ldr	r3, [r3, #20]
 8005c58:	69fa      	ldr	r2, [r7, #28]
 8005c5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c5e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005c62:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005c66:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	69fa      	ldr	r2, [r7, #28]
 8005c72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c76:	f043 030b 	orr.w	r3, r3, #11
 8005c7a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	69fa      	ldr	r2, [r7, #28]
 8005c86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c8a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005c8e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6818      	ldr	r0, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	f002 fefe 	bl	8008aa0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	695a      	ldr	r2, [r3, #20]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005cb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f002 fe2d 	bl	8008918 <USB_ReadInterrupts>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cc8:	d123      	bne.n	8005d12 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f002 fec3 	bl	8008a5a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f001 ff7a 	bl	8007bd2 <USB_GetDevSpeed>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681c      	ldr	r4, [r3, #0]
 8005cea:	f001 fa09 	bl	8007100 <HAL_RCC_GetHCLKFreq>
 8005cee:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	f001 fc7e 	bl	80075f8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f005 f87a 	bl	800adf6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	695a      	ldr	r2, [r3, #20]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005d10:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4618      	mov	r0, r3
 8005d18:	f002 fdfe 	bl	8008918 <USB_ReadInterrupts>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	f003 0308 	and.w	r3, r3, #8
 8005d22:	2b08      	cmp	r3, #8
 8005d24:	d10a      	bne.n	8005d3c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f005 f857 	bl	800adda <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	695a      	ldr	r2, [r3, #20]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f002 0208 	and.w	r2, r2, #8
 8005d3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f002 fde9 	bl	8008918 <USB_ReadInterrupts>
 8005d46:	4603      	mov	r3, r0
 8005d48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d4c:	2b80      	cmp	r3, #128	@ 0x80
 8005d4e:	d123      	bne.n	8005d98 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005d50:	6a3b      	ldr	r3, [r7, #32]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d58:	6a3b      	ldr	r3, [r7, #32]
 8005d5a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d60:	e014      	b.n	8005d8c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005d62:	6879      	ldr	r1, [r7, #4]
 8005d64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d66:	4613      	mov	r3, r2
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	4413      	add	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	440b      	add	r3, r1
 8005d70:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d105      	bne.n	8005d86 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	4619      	mov	r1, r3
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 fb0a 	bl	800639a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	3301      	adds	r3, #1
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	791b      	ldrb	r3, [r3, #4]
 8005d90:	461a      	mov	r2, r3
 8005d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d3e4      	bcc.n	8005d62 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f002 fdbb 	bl	8008918 <USB_ReadInterrupts>
 8005da2:	4603      	mov	r3, r0
 8005da4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005da8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dac:	d13c      	bne.n	8005e28 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005dae:	2301      	movs	r3, #1
 8005db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005db2:	e02b      	b.n	8005e0c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db6:	015a      	lsls	r2, r3, #5
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	4413      	add	r3, r2
 8005dbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005dc4:	6879      	ldr	r1, [r7, #4]
 8005dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dc8:	4613      	mov	r3, r2
 8005dca:	00db      	lsls	r3, r3, #3
 8005dcc:	4413      	add	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	440b      	add	r3, r1
 8005dd2:	3318      	adds	r3, #24
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d115      	bne.n	8005e06 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005dda:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	da12      	bge.n	8005e06 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005de0:	6879      	ldr	r1, [r7, #4]
 8005de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de4:	4613      	mov	r3, r2
 8005de6:	00db      	lsls	r3, r3, #3
 8005de8:	4413      	add	r3, r2
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	440b      	add	r3, r1
 8005dee:	3317      	adds	r3, #23
 8005df0:	2201      	movs	r2, #1
 8005df2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	4619      	mov	r1, r3
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f000 faca 	bl	800639a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e08:	3301      	adds	r3, #1
 8005e0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	791b      	ldrb	r3, [r3, #4]
 8005e10:	461a      	mov	r2, r3
 8005e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d3cd      	bcc.n	8005db4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	695a      	ldr	r2, [r3, #20]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005e26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f002 fd73 	bl	8008918 <USB_ReadInterrupts>
 8005e32:	4603      	mov	r3, r0
 8005e34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e3c:	d156      	bne.n	8005eec <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e3e:	2301      	movs	r3, #1
 8005e40:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e42:	e045      	b.n	8005ed0 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e46:	015a      	lsls	r2, r3, #5
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e54:	6879      	ldr	r1, [r7, #4]
 8005e56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e58:	4613      	mov	r3, r2
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	4413      	add	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	440b      	add	r3, r1
 8005e62:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d12e      	bne.n	8005eca <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005e6c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	da2b      	bge.n	8005eca <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	0c1a      	lsrs	r2, r3, #16
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005e7c:	4053      	eors	r3, r2
 8005e7e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d121      	bne.n	8005eca <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005e86:	6879      	ldr	r1, [r7, #4]
 8005e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	00db      	lsls	r3, r3, #3
 8005e8e:	4413      	add	r3, r2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	440b      	add	r3, r1
 8005e94:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005e98:	2201      	movs	r2, #1
 8005e9a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005e9c:	6a3b      	ldr	r3, [r7, #32]
 8005e9e:	699b      	ldr	r3, [r3, #24]
 8005ea0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ea4:	6a3b      	ldr	r3, [r7, #32]
 8005ea6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005ea8:	6a3b      	ldr	r3, [r7, #32]
 8005eaa:	695b      	ldr	r3, [r3, #20]
 8005eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10a      	bne.n	8005eca <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	69fa      	ldr	r2, [r7, #28]
 8005ebe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ec2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ec6:	6053      	str	r3, [r2, #4]
            break;
 8005ec8:	e008      	b.n	8005edc <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ecc:	3301      	adds	r3, #1
 8005ece:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	791b      	ldrb	r3, [r3, #4]
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d3b3      	bcc.n	8005e44 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	695a      	ldr	r2, [r3, #20]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005eea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f002 fd11 	bl	8008918 <USB_ReadInterrupts>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f00:	d10a      	bne.n	8005f18 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f004 fff8 	bl	800aef8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	695a      	ldr	r2, [r3, #20]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005f16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f002 fcfb 	bl	8008918 <USB_ReadInterrupts>
 8005f22:	4603      	mov	r3, r0
 8005f24:	f003 0304 	and.w	r3, r3, #4
 8005f28:	2b04      	cmp	r3, #4
 8005f2a:	d115      	bne.n	8005f58 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	f003 0304 	and.w	r3, r3, #4
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d002      	beq.n	8005f44 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f004 ffe8 	bl	800af14 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	6859      	ldr	r1, [r3, #4]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	69ba      	ldr	r2, [r7, #24]
 8005f50:	430a      	orrs	r2, r1
 8005f52:	605a      	str	r2, [r3, #4]
 8005f54:	e000      	b.n	8005f58 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005f56:	bf00      	nop
    }
  }
}
 8005f58:	3734      	adds	r7, #52	@ 0x34
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd90      	pop	{r4, r7, pc}

08005f5e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b082      	sub	sp, #8
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
 8005f66:	460b      	mov	r3, r1
 8005f68:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d101      	bne.n	8005f78 <HAL_PCD_SetAddress+0x1a>
 8005f74:	2302      	movs	r3, #2
 8005f76:	e012      	b.n	8005f9e <HAL_PCD_SetAddress+0x40>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	78fa      	ldrb	r2, [r7, #3]
 8005f84:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	78fa      	ldrb	r2, [r7, #3]
 8005f8c:	4611      	mov	r1, r2
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f002 fc5a 	bl	8008848 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005f9c:	2300      	movs	r3, #0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3708      	adds	r7, #8
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}

08005fa6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005fa6:	b580      	push	{r7, lr}
 8005fa8:	b084      	sub	sp, #16
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
 8005fae:	4608      	mov	r0, r1
 8005fb0:	4611      	mov	r1, r2
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	70fb      	strb	r3, [r7, #3]
 8005fb8:	460b      	mov	r3, r1
 8005fba:	803b      	strh	r3, [r7, #0]
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005fc4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	da0f      	bge.n	8005fec <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fcc:	78fb      	ldrb	r3, [r7, #3]
 8005fce:	f003 020f 	and.w	r2, r3, #15
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	00db      	lsls	r3, r3, #3
 8005fd6:	4413      	add	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	3310      	adds	r3, #16
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	4413      	add	r3, r2
 8005fe0:	3304      	adds	r3, #4
 8005fe2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	705a      	strb	r2, [r3, #1]
 8005fea:	e00f      	b.n	800600c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005fec:	78fb      	ldrb	r3, [r7, #3]
 8005fee:	f003 020f 	and.w	r2, r3, #15
 8005ff2:	4613      	mov	r3, r2
 8005ff4:	00db      	lsls	r3, r3, #3
 8005ff6:	4413      	add	r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ffe:	687a      	ldr	r2, [r7, #4]
 8006000:	4413      	add	r3, r2
 8006002:	3304      	adds	r3, #4
 8006004:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800600c:	78fb      	ldrb	r3, [r7, #3]
 800600e:	f003 030f 	and.w	r3, r3, #15
 8006012:	b2da      	uxtb	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006018:	883b      	ldrh	r3, [r7, #0]
 800601a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	78ba      	ldrb	r2, [r7, #2]
 8006026:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	785b      	ldrb	r3, [r3, #1]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d004      	beq.n	800603a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	461a      	mov	r2, r3
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800603a:	78bb      	ldrb	r3, [r7, #2]
 800603c:	2b02      	cmp	r3, #2
 800603e:	d102      	bne.n	8006046 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800604c:	2b01      	cmp	r3, #1
 800604e:	d101      	bne.n	8006054 <HAL_PCD_EP_Open+0xae>
 8006050:	2302      	movs	r3, #2
 8006052:	e00e      	b.n	8006072 <HAL_PCD_EP_Open+0xcc>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68f9      	ldr	r1, [r7, #12]
 8006062:	4618      	mov	r0, r3
 8006064:	f001 fdda 	bl	8007c1c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006070:	7afb      	ldrb	r3, [r7, #11]
}
 8006072:	4618      	mov	r0, r3
 8006074:	3710      	adds	r7, #16
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b084      	sub	sp, #16
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	460b      	mov	r3, r1
 8006084:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006086:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800608a:	2b00      	cmp	r3, #0
 800608c:	da0f      	bge.n	80060ae <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800608e:	78fb      	ldrb	r3, [r7, #3]
 8006090:	f003 020f 	and.w	r2, r3, #15
 8006094:	4613      	mov	r3, r2
 8006096:	00db      	lsls	r3, r3, #3
 8006098:	4413      	add	r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	3310      	adds	r3, #16
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	4413      	add	r3, r2
 80060a2:	3304      	adds	r3, #4
 80060a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2201      	movs	r2, #1
 80060aa:	705a      	strb	r2, [r3, #1]
 80060ac:	e00f      	b.n	80060ce <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80060ae:	78fb      	ldrb	r3, [r7, #3]
 80060b0:	f003 020f 	and.w	r2, r3, #15
 80060b4:	4613      	mov	r3, r2
 80060b6:	00db      	lsls	r3, r3, #3
 80060b8:	4413      	add	r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80060c0:	687a      	ldr	r2, [r7, #4]
 80060c2:	4413      	add	r3, r2
 80060c4:	3304      	adds	r3, #4
 80060c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80060ce:	78fb      	ldrb	r3, [r7, #3]
 80060d0:	f003 030f 	and.w	r3, r3, #15
 80060d4:	b2da      	uxtb	r2, r3
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d101      	bne.n	80060e8 <HAL_PCD_EP_Close+0x6e>
 80060e4:	2302      	movs	r3, #2
 80060e6:	e00e      	b.n	8006106 <HAL_PCD_EP_Close+0x8c>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68f9      	ldr	r1, [r7, #12]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f001 fe18 	bl	8007d2c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}

0800610e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800610e:	b580      	push	{r7, lr}
 8006110:	b086      	sub	sp, #24
 8006112:	af00      	add	r7, sp, #0
 8006114:	60f8      	str	r0, [r7, #12]
 8006116:	607a      	str	r2, [r7, #4]
 8006118:	603b      	str	r3, [r7, #0]
 800611a:	460b      	mov	r3, r1
 800611c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800611e:	7afb      	ldrb	r3, [r7, #11]
 8006120:	f003 020f 	and.w	r2, r3, #15
 8006124:	4613      	mov	r3, r2
 8006126:	00db      	lsls	r3, r3, #3
 8006128:	4413      	add	r3, r2
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	4413      	add	r3, r2
 8006134:	3304      	adds	r3, #4
 8006136:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	2200      	movs	r2, #0
 8006148:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	2200      	movs	r2, #0
 800614e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006150:	7afb      	ldrb	r3, [r7, #11]
 8006152:	f003 030f 	and.w	r3, r3, #15
 8006156:	b2da      	uxtb	r2, r3
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	799b      	ldrb	r3, [r3, #6]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d102      	bne.n	800616a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6818      	ldr	r0, [r3, #0]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	799b      	ldrb	r3, [r3, #6]
 8006172:	461a      	mov	r2, r3
 8006174:	6979      	ldr	r1, [r7, #20]
 8006176:	f001 feb5 	bl	8007ee4 <USB_EPStartXfer>

  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3718      	adds	r7, #24
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	460b      	mov	r3, r1
 800618e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006190:	78fb      	ldrb	r3, [r7, #3]
 8006192:	f003 020f 	and.w	r2, r3, #15
 8006196:	6879      	ldr	r1, [r7, #4]
 8006198:	4613      	mov	r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	4413      	add	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	440b      	add	r3, r1
 80061a2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80061a6:	681b      	ldr	r3, [r3, #0]
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b086      	sub	sp, #24
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	607a      	str	r2, [r7, #4]
 80061be:	603b      	str	r3, [r7, #0]
 80061c0:	460b      	mov	r3, r1
 80061c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061c4:	7afb      	ldrb	r3, [r7, #11]
 80061c6:	f003 020f 	and.w	r2, r3, #15
 80061ca:	4613      	mov	r3, r2
 80061cc:	00db      	lsls	r3, r3, #3
 80061ce:	4413      	add	r3, r2
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	3310      	adds	r3, #16
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	4413      	add	r3, r2
 80061d8:	3304      	adds	r3, #4
 80061da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	683a      	ldr	r2, [r7, #0]
 80061e6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	2200      	movs	r2, #0
 80061ec:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2201      	movs	r2, #1
 80061f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061f4:	7afb      	ldrb	r3, [r7, #11]
 80061f6:	f003 030f 	and.w	r3, r3, #15
 80061fa:	b2da      	uxtb	r2, r3
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	799b      	ldrb	r3, [r3, #6]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d102      	bne.n	800620e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6818      	ldr	r0, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	799b      	ldrb	r3, [r3, #6]
 8006216:	461a      	mov	r2, r3
 8006218:	6979      	ldr	r1, [r7, #20]
 800621a:	f001 fe63 	bl	8007ee4 <USB_EPStartXfer>

  return HAL_OK;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3718      	adds	r7, #24
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	460b      	mov	r3, r1
 8006232:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006234:	78fb      	ldrb	r3, [r7, #3]
 8006236:	f003 030f 	and.w	r3, r3, #15
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	7912      	ldrb	r2, [r2, #4]
 800623e:	4293      	cmp	r3, r2
 8006240:	d901      	bls.n	8006246 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e04f      	b.n	80062e6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006246:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800624a:	2b00      	cmp	r3, #0
 800624c:	da0f      	bge.n	800626e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800624e:	78fb      	ldrb	r3, [r7, #3]
 8006250:	f003 020f 	and.w	r2, r3, #15
 8006254:	4613      	mov	r3, r2
 8006256:	00db      	lsls	r3, r3, #3
 8006258:	4413      	add	r3, r2
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	3310      	adds	r3, #16
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	4413      	add	r3, r2
 8006262:	3304      	adds	r3, #4
 8006264:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2201      	movs	r2, #1
 800626a:	705a      	strb	r2, [r3, #1]
 800626c:	e00d      	b.n	800628a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800626e:	78fa      	ldrb	r2, [r7, #3]
 8006270:	4613      	mov	r3, r2
 8006272:	00db      	lsls	r3, r3, #3
 8006274:	4413      	add	r3, r2
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800627c:	687a      	ldr	r2, [r7, #4]
 800627e:	4413      	add	r3, r2
 8006280:	3304      	adds	r3, #4
 8006282:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2201      	movs	r2, #1
 800628e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006290:	78fb      	ldrb	r3, [r7, #3]
 8006292:	f003 030f 	and.w	r3, r3, #15
 8006296:	b2da      	uxtb	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d101      	bne.n	80062aa <HAL_PCD_EP_SetStall+0x82>
 80062a6:	2302      	movs	r3, #2
 80062a8:	e01d      	b.n	80062e6 <HAL_PCD_EP_SetStall+0xbe>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2201      	movs	r2, #1
 80062ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68f9      	ldr	r1, [r7, #12]
 80062b8:	4618      	mov	r0, r3
 80062ba:	f002 f9f1 	bl	80086a0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80062be:	78fb      	ldrb	r3, [r7, #3]
 80062c0:	f003 030f 	and.w	r3, r3, #15
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d109      	bne.n	80062dc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6818      	ldr	r0, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	7999      	ldrb	r1, [r3, #6]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80062d6:	461a      	mov	r2, r3
 80062d8:	f002 fbe2 	bl	8008aa0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}

080062ee <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062ee:	b580      	push	{r7, lr}
 80062f0:	b084      	sub	sp, #16
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
 80062f6:	460b      	mov	r3, r1
 80062f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80062fa:	78fb      	ldrb	r3, [r7, #3]
 80062fc:	f003 030f 	and.w	r3, r3, #15
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	7912      	ldrb	r2, [r2, #4]
 8006304:	4293      	cmp	r3, r2
 8006306:	d901      	bls.n	800630c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e042      	b.n	8006392 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800630c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006310:	2b00      	cmp	r3, #0
 8006312:	da0f      	bge.n	8006334 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006314:	78fb      	ldrb	r3, [r7, #3]
 8006316:	f003 020f 	and.w	r2, r3, #15
 800631a:	4613      	mov	r3, r2
 800631c:	00db      	lsls	r3, r3, #3
 800631e:	4413      	add	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	3310      	adds	r3, #16
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	4413      	add	r3, r2
 8006328:	3304      	adds	r3, #4
 800632a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2201      	movs	r2, #1
 8006330:	705a      	strb	r2, [r3, #1]
 8006332:	e00f      	b.n	8006354 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006334:	78fb      	ldrb	r3, [r7, #3]
 8006336:	f003 020f 	and.w	r2, r3, #15
 800633a:	4613      	mov	r3, r2
 800633c:	00db      	lsls	r3, r3, #3
 800633e:	4413      	add	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	4413      	add	r3, r2
 800634a:	3304      	adds	r3, #4
 800634c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2200      	movs	r2, #0
 8006352:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2200      	movs	r2, #0
 8006358:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800635a:	78fb      	ldrb	r3, [r7, #3]
 800635c:	f003 030f 	and.w	r3, r3, #15
 8006360:	b2da      	uxtb	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800636c:	2b01      	cmp	r3, #1
 800636e:	d101      	bne.n	8006374 <HAL_PCD_EP_ClrStall+0x86>
 8006370:	2302      	movs	r3, #2
 8006372:	e00e      	b.n	8006392 <HAL_PCD_EP_ClrStall+0xa4>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68f9      	ldr	r1, [r7, #12]
 8006382:	4618      	mov	r0, r3
 8006384:	f002 f9fa 	bl	800877c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	3710      	adds	r7, #16
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800639a:	b580      	push	{r7, lr}
 800639c:	b084      	sub	sp, #16
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
 80063a2:	460b      	mov	r3, r1
 80063a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80063a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	da0c      	bge.n	80063c8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063ae:	78fb      	ldrb	r3, [r7, #3]
 80063b0:	f003 020f 	and.w	r2, r3, #15
 80063b4:	4613      	mov	r3, r2
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	4413      	add	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	3310      	adds	r3, #16
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	4413      	add	r3, r2
 80063c2:	3304      	adds	r3, #4
 80063c4:	60fb      	str	r3, [r7, #12]
 80063c6:	e00c      	b.n	80063e2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063c8:	78fb      	ldrb	r3, [r7, #3]
 80063ca:	f003 020f 	and.w	r2, r3, #15
 80063ce:	4613      	mov	r3, r2
 80063d0:	00db      	lsls	r3, r3, #3
 80063d2:	4413      	add	r3, r2
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	4413      	add	r3, r2
 80063de:	3304      	adds	r3, #4
 80063e0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	68f9      	ldr	r1, [r7, #12]
 80063e8:	4618      	mov	r0, r3
 80063ea:	f002 f819 	bl	8008420 <USB_EPStopXfer>
 80063ee:	4603      	mov	r3, r0
 80063f0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80063f2:	7afb      	ldrb	r3, [r7, #11]
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b08a      	sub	sp, #40	@ 0x28
 8006400:	af02      	add	r7, sp, #8
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006410:	683a      	ldr	r2, [r7, #0]
 8006412:	4613      	mov	r3, r2
 8006414:	00db      	lsls	r3, r3, #3
 8006416:	4413      	add	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	3310      	adds	r3, #16
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	4413      	add	r3, r2
 8006420:	3304      	adds	r3, #4
 8006422:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	695a      	ldr	r2, [r3, #20]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	429a      	cmp	r2, r3
 800642e:	d901      	bls.n	8006434 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e06b      	b.n	800650c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	691a      	ldr	r2, [r3, #16]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	69fa      	ldr	r2, [r7, #28]
 8006446:	429a      	cmp	r2, r3
 8006448:	d902      	bls.n	8006450 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	3303      	adds	r3, #3
 8006454:	089b      	lsrs	r3, r3, #2
 8006456:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006458:	e02a      	b.n	80064b0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	691a      	ldr	r2, [r3, #16]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	1ad3      	subs	r3, r2, r3
 8006464:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	69fa      	ldr	r2, [r7, #28]
 800646c:	429a      	cmp	r2, r3
 800646e:	d902      	bls.n	8006476 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	3303      	adds	r3, #3
 800647a:	089b      	lsrs	r3, r3, #2
 800647c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	68d9      	ldr	r1, [r3, #12]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	b2da      	uxtb	r2, r3
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800648e:	9300      	str	r3, [sp, #0]
 8006490:	4603      	mov	r3, r0
 8006492:	6978      	ldr	r0, [r7, #20]
 8006494:	f002 f86e 	bl	8008574 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	68da      	ldr	r2, [r3, #12]
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	441a      	add	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	695a      	ldr	r2, [r3, #20]
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	441a      	add	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	015a      	lsls	r2, r3, #5
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	4413      	add	r3, r2
 80064b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80064c0:	69ba      	ldr	r2, [r7, #24]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d809      	bhi.n	80064da <PCD_WriteEmptyTxFifo+0xde>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	695a      	ldr	r2, [r3, #20]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d203      	bcs.n	80064da <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1bf      	bne.n	800645a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	691a      	ldr	r2, [r3, #16]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d811      	bhi.n	800650a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	f003 030f 	and.w	r3, r3, #15
 80064ec:	2201      	movs	r2, #1
 80064ee:	fa02 f303 	lsl.w	r3, r2, r3
 80064f2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	43db      	mvns	r3, r3
 8006500:	6939      	ldr	r1, [r7, #16]
 8006502:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006506:	4013      	ands	r3, r2
 8006508:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3720      	adds	r7, #32
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b088      	sub	sp, #32
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	333c      	adds	r3, #60	@ 0x3c
 800652c:	3304      	adds	r3, #4
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	015a      	lsls	r2, r3, #5
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	4413      	add	r3, r2
 800653a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	799b      	ldrb	r3, [r3, #6]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d17b      	bne.n	8006642 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	f003 0308 	and.w	r3, r3, #8
 8006550:	2b00      	cmp	r3, #0
 8006552:	d015      	beq.n	8006580 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	4a61      	ldr	r2, [pc, #388]	@ (80066dc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006558:	4293      	cmp	r3, r2
 800655a:	f240 80b9 	bls.w	80066d0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 80b3 	beq.w	80066d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	015a      	lsls	r2, r3, #5
 800656e:	69bb      	ldr	r3, [r7, #24]
 8006570:	4413      	add	r3, r2
 8006572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006576:	461a      	mov	r2, r3
 8006578:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800657c:	6093      	str	r3, [r2, #8]
 800657e:	e0a7      	b.n	80066d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	f003 0320 	and.w	r3, r3, #32
 8006586:	2b00      	cmp	r3, #0
 8006588:	d009      	beq.n	800659e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	015a      	lsls	r2, r3, #5
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	4413      	add	r3, r2
 8006592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006596:	461a      	mov	r2, r3
 8006598:	2320      	movs	r3, #32
 800659a:	6093      	str	r3, [r2, #8]
 800659c:	e098      	b.n	80066d0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f040 8093 	bne.w	80066d0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	4a4b      	ldr	r2, [pc, #300]	@ (80066dc <PCD_EP_OutXfrComplete_int+0x1c8>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d90f      	bls.n	80065d2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d00a      	beq.n	80065d2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	015a      	lsls	r2, r3, #5
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	4413      	add	r3, r2
 80065c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065c8:	461a      	mov	r2, r3
 80065ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ce:	6093      	str	r3, [r2, #8]
 80065d0:	e07e      	b.n	80066d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80065d2:	683a      	ldr	r2, [r7, #0]
 80065d4:	4613      	mov	r3, r2
 80065d6:	00db      	lsls	r3, r3, #3
 80065d8:	4413      	add	r3, r2
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	4413      	add	r3, r2
 80065e4:	3304      	adds	r3, #4
 80065e6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6a1a      	ldr	r2, [r3, #32]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	0159      	lsls	r1, r3, #5
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	440b      	add	r3, r1
 80065f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065fe:	1ad2      	subs	r2, r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d114      	bne.n	8006634 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d109      	bne.n	8006626 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6818      	ldr	r0, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800661c:	461a      	mov	r2, r3
 800661e:	2101      	movs	r1, #1
 8006620:	f002 fa3e 	bl	8008aa0 <USB_EP0_OutStart>
 8006624:	e006      	b.n	8006634 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	68da      	ldr	r2, [r3, #12]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	441a      	add	r2, r3
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	b2db      	uxtb	r3, r3
 8006638:	4619      	mov	r1, r3
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f004 fb98 	bl	800ad70 <HAL_PCD_DataOutStageCallback>
 8006640:	e046      	b.n	80066d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	4a26      	ldr	r2, [pc, #152]	@ (80066e0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d124      	bne.n	8006694 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006650:	2b00      	cmp	r3, #0
 8006652:	d00a      	beq.n	800666a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	015a      	lsls	r2, r3, #5
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	4413      	add	r3, r2
 800665c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006660:	461a      	mov	r2, r3
 8006662:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006666:	6093      	str	r3, [r2, #8]
 8006668:	e032      	b.n	80066d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	f003 0320 	and.w	r3, r3, #32
 8006670:	2b00      	cmp	r3, #0
 8006672:	d008      	beq.n	8006686 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	015a      	lsls	r2, r3, #5
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	4413      	add	r3, r2
 800667c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006680:	461a      	mov	r2, r3
 8006682:	2320      	movs	r3, #32
 8006684:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	b2db      	uxtb	r3, r3
 800668a:	4619      	mov	r1, r3
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f004 fb6f 	bl	800ad70 <HAL_PCD_DataOutStageCallback>
 8006692:	e01d      	b.n	80066d0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d114      	bne.n	80066c4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800669a:	6879      	ldr	r1, [r7, #4]
 800669c:	683a      	ldr	r2, [r7, #0]
 800669e:	4613      	mov	r3, r2
 80066a0:	00db      	lsls	r3, r3, #3
 80066a2:	4413      	add	r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	440b      	add	r3, r1
 80066a8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d108      	bne.n	80066c4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6818      	ldr	r0, [r3, #0]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80066bc:	461a      	mov	r2, r3
 80066be:	2100      	movs	r1, #0
 80066c0:	f002 f9ee 	bl	8008aa0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	4619      	mov	r1, r3
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f004 fb50 	bl	800ad70 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3720      	adds	r7, #32
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	4f54300a 	.word	0x4f54300a
 80066e0:	4f54310a 	.word	0x4f54310a

080066e4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b086      	sub	sp, #24
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	333c      	adds	r3, #60	@ 0x3c
 80066fc:	3304      	adds	r3, #4
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	015a      	lsls	r2, r3, #5
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	4413      	add	r3, r2
 800670a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	4a15      	ldr	r2, [pc, #84]	@ (800676c <PCD_EP_OutSetupPacket_int+0x88>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d90e      	bls.n	8006738 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006720:	2b00      	cmp	r3, #0
 8006722:	d009      	beq.n	8006738 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	015a      	lsls	r2, r3, #5
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	4413      	add	r3, r2
 800672c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006730:	461a      	mov	r2, r3
 8006732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006736:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f004 fb07 	bl	800ad4c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	4a0a      	ldr	r2, [pc, #40]	@ (800676c <PCD_EP_OutSetupPacket_int+0x88>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d90c      	bls.n	8006760 <PCD_EP_OutSetupPacket_int+0x7c>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	799b      	ldrb	r3, [r3, #6]
 800674a:	2b01      	cmp	r3, #1
 800674c:	d108      	bne.n	8006760 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6818      	ldr	r0, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006758:	461a      	mov	r2, r3
 800675a:	2101      	movs	r1, #1
 800675c:	f002 f9a0 	bl	8008aa0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3718      	adds	r7, #24
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	4f54300a 	.word	0x4f54300a

08006770 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006770:	b480      	push	{r7}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	460b      	mov	r3, r1
 800677a:	70fb      	strb	r3, [r7, #3]
 800677c:	4613      	mov	r3, r2
 800677e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006786:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006788:	78fb      	ldrb	r3, [r7, #3]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d107      	bne.n	800679e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800678e:	883b      	ldrh	r3, [r7, #0]
 8006790:	0419      	lsls	r1, r3, #16
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	430a      	orrs	r2, r1
 800679a:	629a      	str	r2, [r3, #40]	@ 0x28
 800679c:	e028      	b.n	80067f0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a4:	0c1b      	lsrs	r3, r3, #16
 80067a6:	68ba      	ldr	r2, [r7, #8]
 80067a8:	4413      	add	r3, r2
 80067aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80067ac:	2300      	movs	r3, #0
 80067ae:	73fb      	strb	r3, [r7, #15]
 80067b0:	e00d      	b.n	80067ce <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	7bfb      	ldrb	r3, [r7, #15]
 80067b8:	3340      	adds	r3, #64	@ 0x40
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	4413      	add	r3, r2
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	0c1b      	lsrs	r3, r3, #16
 80067c2:	68ba      	ldr	r2, [r7, #8]
 80067c4:	4413      	add	r3, r2
 80067c6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80067c8:	7bfb      	ldrb	r3, [r7, #15]
 80067ca:	3301      	adds	r3, #1
 80067cc:	73fb      	strb	r3, [r7, #15]
 80067ce:	7bfa      	ldrb	r2, [r7, #15]
 80067d0:	78fb      	ldrb	r3, [r7, #3]
 80067d2:	3b01      	subs	r3, #1
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d3ec      	bcc.n	80067b2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80067d8:	883b      	ldrh	r3, [r7, #0]
 80067da:	0418      	lsls	r0, r3, #16
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6819      	ldr	r1, [r3, #0]
 80067e0:	78fb      	ldrb	r3, [r7, #3]
 80067e2:	3b01      	subs	r3, #1
 80067e4:	68ba      	ldr	r2, [r7, #8]
 80067e6:	4302      	orrs	r2, r0
 80067e8:	3340      	adds	r3, #64	@ 0x40
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	440b      	add	r3, r1
 80067ee:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3714      	adds	r7, #20
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr

080067fe <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80067fe:	b480      	push	{r7}
 8006800:	b083      	sub	sp, #12
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
 8006806:	460b      	mov	r3, r1
 8006808:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	887a      	ldrh	r2, [r7, #2]
 8006810:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006812:	2300      	movs	r3, #0
}
 8006814:	4618      	mov	r0, r3
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	460b      	mov	r3, r1
 800682a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b086      	sub	sp, #24
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d101      	bne.n	800684a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	e267      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 0301 	and.w	r3, r3, #1
 8006852:	2b00      	cmp	r3, #0
 8006854:	d075      	beq.n	8006942 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006856:	4b88      	ldr	r3, [pc, #544]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f003 030c 	and.w	r3, r3, #12
 800685e:	2b04      	cmp	r3, #4
 8006860:	d00c      	beq.n	800687c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006862:	4b85      	ldr	r3, [pc, #532]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800686a:	2b08      	cmp	r3, #8
 800686c:	d112      	bne.n	8006894 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800686e:	4b82      	ldr	r3, [pc, #520]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006876:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800687a:	d10b      	bne.n	8006894 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800687c:	4b7e      	ldr	r3, [pc, #504]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006884:	2b00      	cmp	r3, #0
 8006886:	d05b      	beq.n	8006940 <HAL_RCC_OscConfig+0x108>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d157      	bne.n	8006940 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e242      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800689c:	d106      	bne.n	80068ac <HAL_RCC_OscConfig+0x74>
 800689e:	4b76      	ldr	r3, [pc, #472]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a75      	ldr	r2, [pc, #468]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068a8:	6013      	str	r3, [r2, #0]
 80068aa:	e01d      	b.n	80068e8 <HAL_RCC_OscConfig+0xb0>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068b4:	d10c      	bne.n	80068d0 <HAL_RCC_OscConfig+0x98>
 80068b6:	4b70      	ldr	r3, [pc, #448]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a6f      	ldr	r2, [pc, #444]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068c0:	6013      	str	r3, [r2, #0]
 80068c2:	4b6d      	ldr	r3, [pc, #436]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a6c      	ldr	r2, [pc, #432]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068cc:	6013      	str	r3, [r2, #0]
 80068ce:	e00b      	b.n	80068e8 <HAL_RCC_OscConfig+0xb0>
 80068d0:	4b69      	ldr	r3, [pc, #420]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a68      	ldr	r2, [pc, #416]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068da:	6013      	str	r3, [r2, #0]
 80068dc:	4b66      	ldr	r3, [pc, #408]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a65      	ldr	r2, [pc, #404]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80068e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d013      	beq.n	8006918 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068f0:	f7fb ff98 	bl	8002824 <HAL_GetTick>
 80068f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068f6:	e008      	b.n	800690a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068f8:	f7fb ff94 	bl	8002824 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	2b64      	cmp	r3, #100	@ 0x64
 8006904:	d901      	bls.n	800690a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	e207      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800690a:	4b5b      	ldr	r3, [pc, #364]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006912:	2b00      	cmp	r3, #0
 8006914:	d0f0      	beq.n	80068f8 <HAL_RCC_OscConfig+0xc0>
 8006916:	e014      	b.n	8006942 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006918:	f7fb ff84 	bl	8002824 <HAL_GetTick>
 800691c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800691e:	e008      	b.n	8006932 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006920:	f7fb ff80 	bl	8002824 <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	2b64      	cmp	r3, #100	@ 0x64
 800692c:	d901      	bls.n	8006932 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e1f3      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006932:	4b51      	ldr	r3, [pc, #324]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1f0      	bne.n	8006920 <HAL_RCC_OscConfig+0xe8>
 800693e:	e000      	b.n	8006942 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b00      	cmp	r3, #0
 800694c:	d063      	beq.n	8006a16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800694e:	4b4a      	ldr	r3, [pc, #296]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	f003 030c 	and.w	r3, r3, #12
 8006956:	2b00      	cmp	r3, #0
 8006958:	d00b      	beq.n	8006972 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800695a:	4b47      	ldr	r3, [pc, #284]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006962:	2b08      	cmp	r3, #8
 8006964:	d11c      	bne.n	80069a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006966:	4b44      	ldr	r3, [pc, #272]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d116      	bne.n	80069a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006972:	4b41      	ldr	r3, [pc, #260]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 0302 	and.w	r3, r3, #2
 800697a:	2b00      	cmp	r3, #0
 800697c:	d005      	beq.n	800698a <HAL_RCC_OscConfig+0x152>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	2b01      	cmp	r3, #1
 8006984:	d001      	beq.n	800698a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	e1c7      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800698a:	4b3b      	ldr	r3, [pc, #236]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	00db      	lsls	r3, r3, #3
 8006998:	4937      	ldr	r1, [pc, #220]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 800699a:	4313      	orrs	r3, r2
 800699c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800699e:	e03a      	b.n	8006a16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d020      	beq.n	80069ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069a8:	4b34      	ldr	r3, [pc, #208]	@ (8006a7c <HAL_RCC_OscConfig+0x244>)
 80069aa:	2201      	movs	r2, #1
 80069ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ae:	f7fb ff39 	bl	8002824 <HAL_GetTick>
 80069b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069b4:	e008      	b.n	80069c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069b6:	f7fb ff35 	bl	8002824 <HAL_GetTick>
 80069ba:	4602      	mov	r2, r0
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	1ad3      	subs	r3, r2, r3
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d901      	bls.n	80069c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80069c4:	2303      	movs	r3, #3
 80069c6:	e1a8      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069c8:	4b2b      	ldr	r3, [pc, #172]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0302 	and.w	r3, r3, #2
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d0f0      	beq.n	80069b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069d4:	4b28      	ldr	r3, [pc, #160]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	691b      	ldr	r3, [r3, #16]
 80069e0:	00db      	lsls	r3, r3, #3
 80069e2:	4925      	ldr	r1, [pc, #148]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 80069e4:	4313      	orrs	r3, r2
 80069e6:	600b      	str	r3, [r1, #0]
 80069e8:	e015      	b.n	8006a16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069ea:	4b24      	ldr	r3, [pc, #144]	@ (8006a7c <HAL_RCC_OscConfig+0x244>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069f0:	f7fb ff18 	bl	8002824 <HAL_GetTick>
 80069f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069f6:	e008      	b.n	8006a0a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069f8:	f7fb ff14 	bl	8002824 <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d901      	bls.n	8006a0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006a06:	2303      	movs	r3, #3
 8006a08:	e187      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0302 	and.w	r3, r3, #2
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1f0      	bne.n	80069f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 0308 	and.w	r3, r3, #8
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d036      	beq.n	8006a90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d016      	beq.n	8006a58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a2a:	4b15      	ldr	r3, [pc, #84]	@ (8006a80 <HAL_RCC_OscConfig+0x248>)
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a30:	f7fb fef8 	bl	8002824 <HAL_GetTick>
 8006a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a36:	e008      	b.n	8006a4a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a38:	f7fb fef4 	bl	8002824 <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	2b02      	cmp	r3, #2
 8006a44:	d901      	bls.n	8006a4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e167      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8006a78 <HAL_RCC_OscConfig+0x240>)
 8006a4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a4e:	f003 0302 	and.w	r3, r3, #2
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d0f0      	beq.n	8006a38 <HAL_RCC_OscConfig+0x200>
 8006a56:	e01b      	b.n	8006a90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a58:	4b09      	ldr	r3, [pc, #36]	@ (8006a80 <HAL_RCC_OscConfig+0x248>)
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a5e:	f7fb fee1 	bl	8002824 <HAL_GetTick>
 8006a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a64:	e00e      	b.n	8006a84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a66:	f7fb fedd 	bl	8002824 <HAL_GetTick>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	1ad3      	subs	r3, r2, r3
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	d907      	bls.n	8006a84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006a74:	2303      	movs	r3, #3
 8006a76:	e150      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
 8006a78:	40023800 	.word	0x40023800
 8006a7c:	42470000 	.word	0x42470000
 8006a80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a84:	4b88      	ldr	r3, [pc, #544]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006a86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a88:	f003 0302 	and.w	r3, r3, #2
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d1ea      	bne.n	8006a66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0304 	and.w	r3, r3, #4
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f000 8097 	beq.w	8006bcc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006aa2:	4b81      	ldr	r3, [pc, #516]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d10f      	bne.n	8006ace <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006aae:	2300      	movs	r3, #0
 8006ab0:	60bb      	str	r3, [r7, #8]
 8006ab2:	4b7d      	ldr	r3, [pc, #500]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab6:	4a7c      	ldr	r2, [pc, #496]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8006abe:	4b7a      	ldr	r3, [pc, #488]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ac6:	60bb      	str	r3, [r7, #8]
 8006ac8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006aca:	2301      	movs	r3, #1
 8006acc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ace:	4b77      	ldr	r3, [pc, #476]	@ (8006cac <HAL_RCC_OscConfig+0x474>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d118      	bne.n	8006b0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ada:	4b74      	ldr	r3, [pc, #464]	@ (8006cac <HAL_RCC_OscConfig+0x474>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a73      	ldr	r2, [pc, #460]	@ (8006cac <HAL_RCC_OscConfig+0x474>)
 8006ae0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ae4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ae6:	f7fb fe9d 	bl	8002824 <HAL_GetTick>
 8006aea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aec:	e008      	b.n	8006b00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006aee:	f7fb fe99 	bl	8002824 <HAL_GetTick>
 8006af2:	4602      	mov	r2, r0
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	2b02      	cmp	r3, #2
 8006afa:	d901      	bls.n	8006b00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e10c      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b00:	4b6a      	ldr	r3, [pc, #424]	@ (8006cac <HAL_RCC_OscConfig+0x474>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d0f0      	beq.n	8006aee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d106      	bne.n	8006b22 <HAL_RCC_OscConfig+0x2ea>
 8006b14:	4b64      	ldr	r3, [pc, #400]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b18:	4a63      	ldr	r2, [pc, #396]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b1a:	f043 0301 	orr.w	r3, r3, #1
 8006b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b20:	e01c      	b.n	8006b5c <HAL_RCC_OscConfig+0x324>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	2b05      	cmp	r3, #5
 8006b28:	d10c      	bne.n	8006b44 <HAL_RCC_OscConfig+0x30c>
 8006b2a:	4b5f      	ldr	r3, [pc, #380]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b2e:	4a5e      	ldr	r2, [pc, #376]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b30:	f043 0304 	orr.w	r3, r3, #4
 8006b34:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b36:	4b5c      	ldr	r3, [pc, #368]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b3a:	4a5b      	ldr	r2, [pc, #364]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b3c:	f043 0301 	orr.w	r3, r3, #1
 8006b40:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b42:	e00b      	b.n	8006b5c <HAL_RCC_OscConfig+0x324>
 8006b44:	4b58      	ldr	r3, [pc, #352]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b48:	4a57      	ldr	r2, [pc, #348]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b4a:	f023 0301 	bic.w	r3, r3, #1
 8006b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b50:	4b55      	ldr	r3, [pc, #340]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b54:	4a54      	ldr	r2, [pc, #336]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b56:	f023 0304 	bic.w	r3, r3, #4
 8006b5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d015      	beq.n	8006b90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b64:	f7fb fe5e 	bl	8002824 <HAL_GetTick>
 8006b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b6a:	e00a      	b.n	8006b82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b6c:	f7fb fe5a 	bl	8002824 <HAL_GetTick>
 8006b70:	4602      	mov	r2, r0
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	1ad3      	subs	r3, r2, r3
 8006b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d901      	bls.n	8006b82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e0cb      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b82:	4b49      	ldr	r3, [pc, #292]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b86:	f003 0302 	and.w	r3, r3, #2
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d0ee      	beq.n	8006b6c <HAL_RCC_OscConfig+0x334>
 8006b8e:	e014      	b.n	8006bba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b90:	f7fb fe48 	bl	8002824 <HAL_GetTick>
 8006b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b96:	e00a      	b.n	8006bae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b98:	f7fb fe44 	bl	8002824 <HAL_GetTick>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d901      	bls.n	8006bae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e0b5      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bae:	4b3e      	ldr	r3, [pc, #248]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bb2:	f003 0302 	and.w	r3, r3, #2
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d1ee      	bne.n	8006b98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006bba:	7dfb      	ldrb	r3, [r7, #23]
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d105      	bne.n	8006bcc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bc0:	4b39      	ldr	r3, [pc, #228]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc4:	4a38      	ldr	r2, [pc, #224]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006bc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	699b      	ldr	r3, [r3, #24]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f000 80a1 	beq.w	8006d18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006bd6:	4b34      	ldr	r3, [pc, #208]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f003 030c 	and.w	r3, r3, #12
 8006bde:	2b08      	cmp	r3, #8
 8006be0:	d05c      	beq.n	8006c9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d141      	bne.n	8006c6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bea:	4b31      	ldr	r3, [pc, #196]	@ (8006cb0 <HAL_RCC_OscConfig+0x478>)
 8006bec:	2200      	movs	r2, #0
 8006bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bf0:	f7fb fe18 	bl	8002824 <HAL_GetTick>
 8006bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bf6:	e008      	b.n	8006c0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bf8:	f7fb fe14 	bl	8002824 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	d901      	bls.n	8006c0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e087      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c0a:	4b27      	ldr	r3, [pc, #156]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1f0      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	69da      	ldr	r2, [r3, #28]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a1b      	ldr	r3, [r3, #32]
 8006c1e:	431a      	orrs	r2, r3
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c24:	019b      	lsls	r3, r3, #6
 8006c26:	431a      	orrs	r2, r3
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c2c:	085b      	lsrs	r3, r3, #1
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	041b      	lsls	r3, r3, #16
 8006c32:	431a      	orrs	r2, r3
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c38:	061b      	lsls	r3, r3, #24
 8006c3a:	491b      	ldr	r1, [pc, #108]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c40:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb0 <HAL_RCC_OscConfig+0x478>)
 8006c42:	2201      	movs	r2, #1
 8006c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c46:	f7fb fded 	bl	8002824 <HAL_GetTick>
 8006c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c4c:	e008      	b.n	8006c60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c4e:	f7fb fde9 	bl	8002824 <HAL_GetTick>
 8006c52:	4602      	mov	r2, r0
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d901      	bls.n	8006c60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	e05c      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c60:	4b11      	ldr	r3, [pc, #68]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d0f0      	beq.n	8006c4e <HAL_RCC_OscConfig+0x416>
 8006c6c:	e054      	b.n	8006d18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c6e:	4b10      	ldr	r3, [pc, #64]	@ (8006cb0 <HAL_RCC_OscConfig+0x478>)
 8006c70:	2200      	movs	r2, #0
 8006c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c74:	f7fb fdd6 	bl	8002824 <HAL_GetTick>
 8006c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c7a:	e008      	b.n	8006c8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c7c:	f7fb fdd2 	bl	8002824 <HAL_GetTick>
 8006c80:	4602      	mov	r2, r0
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	1ad3      	subs	r3, r2, r3
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	d901      	bls.n	8006c8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006c8a:	2303      	movs	r3, #3
 8006c8c:	e045      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c8e:	4b06      	ldr	r3, [pc, #24]	@ (8006ca8 <HAL_RCC_OscConfig+0x470>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1f0      	bne.n	8006c7c <HAL_RCC_OscConfig+0x444>
 8006c9a:	e03d      	b.n	8006d18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d107      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e038      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
 8006ca8:	40023800 	.word	0x40023800
 8006cac:	40007000 	.word	0x40007000
 8006cb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8006d24 <HAL_RCC_OscConfig+0x4ec>)
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	699b      	ldr	r3, [r3, #24]
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d028      	beq.n	8006d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d121      	bne.n	8006d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d11a      	bne.n	8006d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ce4:	4013      	ands	r3, r2
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006cea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d111      	bne.n	8006d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cfa:	085b      	lsrs	r3, r3, #1
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d107      	bne.n	8006d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d001      	beq.n	8006d18 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	e000      	b.n	8006d1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006d18:	2300      	movs	r3, #0
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3718      	adds	r7, #24
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop
 8006d24:	40023800 	.word	0x40023800

08006d28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d101      	bne.n	8006d3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e0cc      	b.n	8006ed6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d3c:	4b68      	ldr	r3, [pc, #416]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 0307 	and.w	r3, r3, #7
 8006d44:	683a      	ldr	r2, [r7, #0]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d90c      	bls.n	8006d64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d4a:	4b65      	ldr	r3, [pc, #404]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8006d4c:	683a      	ldr	r2, [r7, #0]
 8006d4e:	b2d2      	uxtb	r2, r2
 8006d50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d52:	4b63      	ldr	r3, [pc, #396]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 0307 	and.w	r3, r3, #7
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	d001      	beq.n	8006d64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e0b8      	b.n	8006ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0302 	and.w	r3, r3, #2
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d020      	beq.n	8006db2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 0304 	and.w	r3, r3, #4
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d005      	beq.n	8006d88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d7c:	4b59      	ldr	r3, [pc, #356]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	4a58      	ldr	r2, [pc, #352]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d82:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006d86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0308 	and.w	r3, r3, #8
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d005      	beq.n	8006da0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d94:	4b53      	ldr	r3, [pc, #332]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	4a52      	ldr	r2, [pc, #328]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006d9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006da0:	4b50      	ldr	r3, [pc, #320]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	494d      	ldr	r1, [pc, #308]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0301 	and.w	r3, r3, #1
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d044      	beq.n	8006e48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d107      	bne.n	8006dd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dc6:	4b47      	ldr	r3, [pc, #284]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d119      	bne.n	8006e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e07f      	b.n	8006ed6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	2b02      	cmp	r3, #2
 8006ddc:	d003      	beq.n	8006de6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006de2:	2b03      	cmp	r3, #3
 8006de4:	d107      	bne.n	8006df6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006de6:	4b3f      	ldr	r3, [pc, #252]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d109      	bne.n	8006e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e06f      	b.n	8006ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006df6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0302 	and.w	r3, r3, #2
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d101      	bne.n	8006e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e067      	b.n	8006ed6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e06:	4b37      	ldr	r3, [pc, #220]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f023 0203 	bic.w	r2, r3, #3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	4934      	ldr	r1, [pc, #208]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e14:	4313      	orrs	r3, r2
 8006e16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006e18:	f7fb fd04 	bl	8002824 <HAL_GetTick>
 8006e1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e1e:	e00a      	b.n	8006e36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e20:	f7fb fd00 	bl	8002824 <HAL_GetTick>
 8006e24:	4602      	mov	r2, r0
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d901      	bls.n	8006e36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e04f      	b.n	8006ed6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e36:	4b2b      	ldr	r3, [pc, #172]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	f003 020c 	and.w	r2, r3, #12
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	009b      	lsls	r3, r3, #2
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d1eb      	bne.n	8006e20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e48:	4b25      	ldr	r3, [pc, #148]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0307 	and.w	r3, r3, #7
 8006e50:	683a      	ldr	r2, [r7, #0]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d20c      	bcs.n	8006e70 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e56:	4b22      	ldr	r3, [pc, #136]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8006e58:	683a      	ldr	r2, [r7, #0]
 8006e5a:	b2d2      	uxtb	r2, r2
 8006e5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e5e:	4b20      	ldr	r3, [pc, #128]	@ (8006ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f003 0307 	and.w	r3, r3, #7
 8006e66:	683a      	ldr	r2, [r7, #0]
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d001      	beq.n	8006e70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e032      	b.n	8006ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f003 0304 	and.w	r3, r3, #4
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d008      	beq.n	8006e8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e7c:	4b19      	ldr	r3, [pc, #100]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	4916      	ldr	r1, [pc, #88]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f003 0308 	and.w	r3, r3, #8
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d009      	beq.n	8006eae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e9a:	4b12      	ldr	r3, [pc, #72]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	00db      	lsls	r3, r3, #3
 8006ea8:	490e      	ldr	r1, [pc, #56]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006eae:	f000 f821 	bl	8006ef4 <HAL_RCC_GetSysClockFreq>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	091b      	lsrs	r3, r3, #4
 8006eba:	f003 030f 	and.w	r3, r3, #15
 8006ebe:	490a      	ldr	r1, [pc, #40]	@ (8006ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8006ec0:	5ccb      	ldrb	r3, [r1, r3]
 8006ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ec6:	4a09      	ldr	r2, [pc, #36]	@ (8006eec <HAL_RCC_ClockConfig+0x1c4>)
 8006ec8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006eca:	4b09      	ldr	r3, [pc, #36]	@ (8006ef0 <HAL_RCC_ClockConfig+0x1c8>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7fb fc64 	bl	800279c <HAL_InitTick>

  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	40023c00 	.word	0x40023c00
 8006ee4:	40023800 	.word	0x40023800
 8006ee8:	0800be7c 	.word	0x0800be7c
 8006eec:	2000003c 	.word	0x2000003c
 8006ef0:	20000040 	.word	0x20000040

08006ef4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ef8:	b094      	sub	sp, #80	@ 0x50
 8006efa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006efc:	2300      	movs	r3, #0
 8006efe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006f00:	2300      	movs	r3, #0
 8006f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006f04:	2300      	movs	r3, #0
 8006f06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f0c:	4b79      	ldr	r3, [pc, #484]	@ (80070f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	f003 030c 	and.w	r3, r3, #12
 8006f14:	2b08      	cmp	r3, #8
 8006f16:	d00d      	beq.n	8006f34 <HAL_RCC_GetSysClockFreq+0x40>
 8006f18:	2b08      	cmp	r3, #8
 8006f1a:	f200 80e1 	bhi.w	80070e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d002      	beq.n	8006f28 <HAL_RCC_GetSysClockFreq+0x34>
 8006f22:	2b04      	cmp	r3, #4
 8006f24:	d003      	beq.n	8006f2e <HAL_RCC_GetSysClockFreq+0x3a>
 8006f26:	e0db      	b.n	80070e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f28:	4b73      	ldr	r3, [pc, #460]	@ (80070f8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006f2c:	e0db      	b.n	80070e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f2e:	4b73      	ldr	r3, [pc, #460]	@ (80070fc <HAL_RCC_GetSysClockFreq+0x208>)
 8006f30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006f32:	e0d8      	b.n	80070e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f34:	4b6f      	ldr	r3, [pc, #444]	@ (80070f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f3e:	4b6d      	ldr	r3, [pc, #436]	@ (80070f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d063      	beq.n	8007012 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f4a:	4b6a      	ldr	r3, [pc, #424]	@ (80070f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	099b      	lsrs	r3, r3, #6
 8006f50:	2200      	movs	r2, #0
 8006f52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f5e:	2300      	movs	r3, #0
 8006f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006f66:	4622      	mov	r2, r4
 8006f68:	462b      	mov	r3, r5
 8006f6a:	f04f 0000 	mov.w	r0, #0
 8006f6e:	f04f 0100 	mov.w	r1, #0
 8006f72:	0159      	lsls	r1, r3, #5
 8006f74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f78:	0150      	lsls	r0, r2, #5
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	4621      	mov	r1, r4
 8006f80:	1a51      	subs	r1, r2, r1
 8006f82:	6139      	str	r1, [r7, #16]
 8006f84:	4629      	mov	r1, r5
 8006f86:	eb63 0301 	sbc.w	r3, r3, r1
 8006f8a:	617b      	str	r3, [r7, #20]
 8006f8c:	f04f 0200 	mov.w	r2, #0
 8006f90:	f04f 0300 	mov.w	r3, #0
 8006f94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f98:	4659      	mov	r1, fp
 8006f9a:	018b      	lsls	r3, r1, #6
 8006f9c:	4651      	mov	r1, sl
 8006f9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006fa2:	4651      	mov	r1, sl
 8006fa4:	018a      	lsls	r2, r1, #6
 8006fa6:	4651      	mov	r1, sl
 8006fa8:	ebb2 0801 	subs.w	r8, r2, r1
 8006fac:	4659      	mov	r1, fp
 8006fae:	eb63 0901 	sbc.w	r9, r3, r1
 8006fb2:	f04f 0200 	mov.w	r2, #0
 8006fb6:	f04f 0300 	mov.w	r3, #0
 8006fba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006fbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006fc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006fc6:	4690      	mov	r8, r2
 8006fc8:	4699      	mov	r9, r3
 8006fca:	4623      	mov	r3, r4
 8006fcc:	eb18 0303 	adds.w	r3, r8, r3
 8006fd0:	60bb      	str	r3, [r7, #8]
 8006fd2:	462b      	mov	r3, r5
 8006fd4:	eb49 0303 	adc.w	r3, r9, r3
 8006fd8:	60fb      	str	r3, [r7, #12]
 8006fda:	f04f 0200 	mov.w	r2, #0
 8006fde:	f04f 0300 	mov.w	r3, #0
 8006fe2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006fe6:	4629      	mov	r1, r5
 8006fe8:	024b      	lsls	r3, r1, #9
 8006fea:	4621      	mov	r1, r4
 8006fec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006ff0:	4621      	mov	r1, r4
 8006ff2:	024a      	lsls	r2, r1, #9
 8006ff4:	4610      	mov	r0, r2
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ffe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007000:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007004:	f7f9 fd86 	bl	8000b14 <__aeabi_uldivmod>
 8007008:	4602      	mov	r2, r0
 800700a:	460b      	mov	r3, r1
 800700c:	4613      	mov	r3, r2
 800700e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007010:	e058      	b.n	80070c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007012:	4b38      	ldr	r3, [pc, #224]	@ (80070f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	099b      	lsrs	r3, r3, #6
 8007018:	2200      	movs	r2, #0
 800701a:	4618      	mov	r0, r3
 800701c:	4611      	mov	r1, r2
 800701e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007022:	623b      	str	r3, [r7, #32]
 8007024:	2300      	movs	r3, #0
 8007026:	627b      	str	r3, [r7, #36]	@ 0x24
 8007028:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800702c:	4642      	mov	r2, r8
 800702e:	464b      	mov	r3, r9
 8007030:	f04f 0000 	mov.w	r0, #0
 8007034:	f04f 0100 	mov.w	r1, #0
 8007038:	0159      	lsls	r1, r3, #5
 800703a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800703e:	0150      	lsls	r0, r2, #5
 8007040:	4602      	mov	r2, r0
 8007042:	460b      	mov	r3, r1
 8007044:	4641      	mov	r1, r8
 8007046:	ebb2 0a01 	subs.w	sl, r2, r1
 800704a:	4649      	mov	r1, r9
 800704c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007050:	f04f 0200 	mov.w	r2, #0
 8007054:	f04f 0300 	mov.w	r3, #0
 8007058:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800705c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007060:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007064:	ebb2 040a 	subs.w	r4, r2, sl
 8007068:	eb63 050b 	sbc.w	r5, r3, fp
 800706c:	f04f 0200 	mov.w	r2, #0
 8007070:	f04f 0300 	mov.w	r3, #0
 8007074:	00eb      	lsls	r3, r5, #3
 8007076:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800707a:	00e2      	lsls	r2, r4, #3
 800707c:	4614      	mov	r4, r2
 800707e:	461d      	mov	r5, r3
 8007080:	4643      	mov	r3, r8
 8007082:	18e3      	adds	r3, r4, r3
 8007084:	603b      	str	r3, [r7, #0]
 8007086:	464b      	mov	r3, r9
 8007088:	eb45 0303 	adc.w	r3, r5, r3
 800708c:	607b      	str	r3, [r7, #4]
 800708e:	f04f 0200 	mov.w	r2, #0
 8007092:	f04f 0300 	mov.w	r3, #0
 8007096:	e9d7 4500 	ldrd	r4, r5, [r7]
 800709a:	4629      	mov	r1, r5
 800709c:	028b      	lsls	r3, r1, #10
 800709e:	4621      	mov	r1, r4
 80070a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80070a4:	4621      	mov	r1, r4
 80070a6:	028a      	lsls	r2, r1, #10
 80070a8:	4610      	mov	r0, r2
 80070aa:	4619      	mov	r1, r3
 80070ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070ae:	2200      	movs	r2, #0
 80070b0:	61bb      	str	r3, [r7, #24]
 80070b2:	61fa      	str	r2, [r7, #28]
 80070b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80070b8:	f7f9 fd2c 	bl	8000b14 <__aeabi_uldivmod>
 80070bc:	4602      	mov	r2, r0
 80070be:	460b      	mov	r3, r1
 80070c0:	4613      	mov	r3, r2
 80070c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80070c4:	4b0b      	ldr	r3, [pc, #44]	@ (80070f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	0c1b      	lsrs	r3, r3, #16
 80070ca:	f003 0303 	and.w	r3, r3, #3
 80070ce:	3301      	adds	r3, #1
 80070d0:	005b      	lsls	r3, r3, #1
 80070d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80070d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80070d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80070dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80070de:	e002      	b.n	80070e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070e0:	4b05      	ldr	r3, [pc, #20]	@ (80070f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80070e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80070e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3750      	adds	r7, #80	@ 0x50
 80070ec:	46bd      	mov	sp, r7
 80070ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070f2:	bf00      	nop
 80070f4:	40023800 	.word	0x40023800
 80070f8:	00f42400 	.word	0x00f42400
 80070fc:	007a1200 	.word	0x007a1200

08007100 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007100:	b480      	push	{r7}
 8007102:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007104:	4b03      	ldr	r3, [pc, #12]	@ (8007114 <HAL_RCC_GetHCLKFreq+0x14>)
 8007106:	681b      	ldr	r3, [r3, #0]
}
 8007108:	4618      	mov	r0, r3
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	2000003c 	.word	0x2000003c

08007118 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800711c:	f7ff fff0 	bl	8007100 <HAL_RCC_GetHCLKFreq>
 8007120:	4602      	mov	r2, r0
 8007122:	4b05      	ldr	r3, [pc, #20]	@ (8007138 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	0a9b      	lsrs	r3, r3, #10
 8007128:	f003 0307 	and.w	r3, r3, #7
 800712c:	4903      	ldr	r1, [pc, #12]	@ (800713c <HAL_RCC_GetPCLK1Freq+0x24>)
 800712e:	5ccb      	ldrb	r3, [r1, r3]
 8007130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007134:	4618      	mov	r0, r3
 8007136:	bd80      	pop	{r7, pc}
 8007138:	40023800 	.word	0x40023800
 800713c:	0800be8c 	.word	0x0800be8c

08007140 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b086      	sub	sp, #24
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007148:	2300      	movs	r3, #0
 800714a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800714c:	2300      	movs	r3, #0
 800714e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f003 0301 	and.w	r3, r3, #1
 8007158:	2b00      	cmp	r3, #0
 800715a:	d105      	bne.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007164:	2b00      	cmp	r3, #0
 8007166:	d035      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007168:	4b62      	ldr	r3, [pc, #392]	@ (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800716a:	2200      	movs	r2, #0
 800716c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800716e:	f7fb fb59 	bl	8002824 <HAL_GetTick>
 8007172:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007174:	e008      	b.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007176:	f7fb fb55 	bl	8002824 <HAL_GetTick>
 800717a:	4602      	mov	r2, r0
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	1ad3      	subs	r3, r2, r3
 8007180:	2b02      	cmp	r3, #2
 8007182:	d901      	bls.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	e0b0      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007188:	4b5b      	ldr	r3, [pc, #364]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1f0      	bne.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	019a      	lsls	r2, r3, #6
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	071b      	lsls	r3, r3, #28
 80071a0:	4955      	ldr	r1, [pc, #340]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071a2:	4313      	orrs	r3, r2
 80071a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80071a8:	4b52      	ldr	r3, [pc, #328]	@ (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80071aa:	2201      	movs	r2, #1
 80071ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80071ae:	f7fb fb39 	bl	8002824 <HAL_GetTick>
 80071b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80071b4:	e008      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80071b6:	f7fb fb35 	bl	8002824 <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	2b02      	cmp	r3, #2
 80071c2:	d901      	bls.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e090      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80071c8:	4b4b      	ldr	r3, [pc, #300]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0f0      	beq.n	80071b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0302 	and.w	r3, r3, #2
 80071dc:	2b00      	cmp	r3, #0
 80071de:	f000 8083 	beq.w	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80071e2:	2300      	movs	r3, #0
 80071e4:	60fb      	str	r3, [r7, #12]
 80071e6:	4b44      	ldr	r3, [pc, #272]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ea:	4a43      	ldr	r2, [pc, #268]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80071f2:	4b41      	ldr	r3, [pc, #260]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071fa:	60fb      	str	r3, [r7, #12]
 80071fc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80071fe:	4b3f      	ldr	r3, [pc, #252]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a3e      	ldr	r2, [pc, #248]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007208:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800720a:	f7fb fb0b 	bl	8002824 <HAL_GetTick>
 800720e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007210:	e008      	b.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007212:	f7fb fb07 	bl	8002824 <HAL_GetTick>
 8007216:	4602      	mov	r2, r0
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	2b02      	cmp	r3, #2
 800721e:	d901      	bls.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	e062      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007224:	4b35      	ldr	r3, [pc, #212]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800722c:	2b00      	cmp	r3, #0
 800722e:	d0f0      	beq.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007230:	4b31      	ldr	r3, [pc, #196]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007234:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007238:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d02f      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007248:	693a      	ldr	r2, [r7, #16]
 800724a:	429a      	cmp	r2, r3
 800724c:	d028      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800724e:	4b2a      	ldr	r3, [pc, #168]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007252:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007256:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007258:	4b29      	ldr	r3, [pc, #164]	@ (8007300 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800725a:	2201      	movs	r2, #1
 800725c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800725e:	4b28      	ldr	r3, [pc, #160]	@ (8007300 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007260:	2200      	movs	r2, #0
 8007262:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007264:	4a24      	ldr	r2, [pc, #144]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800726a:	4b23      	ldr	r3, [pc, #140]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800726c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	2b01      	cmp	r3, #1
 8007274:	d114      	bne.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007276:	f7fb fad5 	bl	8002824 <HAL_GetTick>
 800727a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800727c:	e00a      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800727e:	f7fb fad1 	bl	8002824 <HAL_GetTick>
 8007282:	4602      	mov	r2, r0
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	f241 3288 	movw	r2, #5000	@ 0x1388
 800728c:	4293      	cmp	r3, r2
 800728e:	d901      	bls.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e02a      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007294:	4b18      	ldr	r3, [pc, #96]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007298:	f003 0302 	and.w	r3, r3, #2
 800729c:	2b00      	cmp	r3, #0
 800729e:	d0ee      	beq.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072ac:	d10d      	bne.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80072ae:	4b12      	ldr	r3, [pc, #72]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80072be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072c2:	490d      	ldr	r1, [pc, #52]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	608b      	str	r3, [r1, #8]
 80072c8:	e005      	b.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80072ca:	4b0b      	ldr	r3, [pc, #44]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	4a0a      	ldr	r2, [pc, #40]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072d0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80072d4:	6093      	str	r3, [r2, #8]
 80072d6:	4b08      	ldr	r3, [pc, #32]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072d8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072e2:	4905      	ldr	r1, [pc, #20]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80072e8:	2300      	movs	r3, #0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3718      	adds	r7, #24
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}
 80072f2:	bf00      	nop
 80072f4:	42470068 	.word	0x42470068
 80072f8:	40023800 	.word	0x40023800
 80072fc:	40007000 	.word	0x40007000
 8007300:	42470e40 	.word	0x42470e40

08007304 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2203      	movs	r2, #3
 8007310:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8007312:	4b11      	ldr	r3, [pc, #68]	@ (8007358 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007314:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007318:	099b      	lsrs	r3, r3, #6
 800731a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007322:	4b0d      	ldr	r3, [pc, #52]	@ (8007358 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007324:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007328:	0f1b      	lsrs	r3, r3, #28
 800732a:	f003 0207 	and.w	r2, r3, #7
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8007332:	4b09      	ldr	r3, [pc, #36]	@ (8007358 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800733a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800733c:	4b06      	ldr	r3, [pc, #24]	@ (8007358 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800733e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007340:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	431a      	orrs	r2, r3
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 800734c:	bf00      	nop
 800734e:	3714      	adds	r7, #20
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr
 8007358:	40023800 	.word	0x40023800

0800735c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800735c:	b480      	push	{r7}
 800735e:	b087      	sub	sp, #28
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007364:	2300      	movs	r3, #0
 8007366:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007368:	2300      	movs	r3, #0
 800736a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800736c:	2300      	movs	r3, #0
 800736e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007370:	2300      	movs	r3, #0
 8007372:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b01      	cmp	r3, #1
 8007378:	d13f      	bne.n	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800737a:	4b24      	ldr	r3, [pc, #144]	@ (800740c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007382:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d006      	beq.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007390:	d12f      	bne.n	80073f2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007392:	4b1f      	ldr	r3, [pc, #124]	@ (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007394:	617b      	str	r3, [r7, #20]
          break;
 8007396:	e02f      	b.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007398:	4b1c      	ldr	r3, [pc, #112]	@ (800740c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073a4:	d108      	bne.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80073a6:	4b19      	ldr	r3, [pc, #100]	@ (800740c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073ae:	4a19      	ldr	r2, [pc, #100]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80073b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073b4:	613b      	str	r3, [r7, #16]
 80073b6:	e007      	b.n	80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80073b8:	4b14      	ldr	r3, [pc, #80]	@ (800740c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073c0:	4a15      	ldr	r2, [pc, #84]	@ (8007418 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80073c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80073c6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80073c8:	4b10      	ldr	r3, [pc, #64]	@ (800740c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80073ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073ce:	099b      	lsrs	r3, r3, #6
 80073d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	fb02 f303 	mul.w	r3, r2, r3
 80073da:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80073dc:	4b0b      	ldr	r3, [pc, #44]	@ (800740c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80073de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073e2:	0f1b      	lsrs	r3, r3, #28
 80073e4:	f003 0307 	and.w	r3, r3, #7
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ee:	617b      	str	r3, [r7, #20]
          break;
 80073f0:	e002      	b.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80073f2:	2300      	movs	r3, #0
 80073f4:	617b      	str	r3, [r7, #20]
          break;
 80073f6:	bf00      	nop
        }
      }
      break;
 80073f8:	e000      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80073fa:	bf00      	nop
    }
  }
  return frequency;
 80073fc:	697b      	ldr	r3, [r7, #20]
}
 80073fe:	4618      	mov	r0, r3
 8007400:	371c      	adds	r7, #28
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	40023800 	.word	0x40023800
 8007410:	00bb8000 	.word	0x00bb8000
 8007414:	007a1200 	.word	0x007a1200
 8007418:	00f42400 	.word	0x00f42400

0800741c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b082      	sub	sp, #8
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d101      	bne.n	800742e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e07b      	b.n	8007526 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007432:	2b00      	cmp	r3, #0
 8007434:	d108      	bne.n	8007448 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800743e:	d009      	beq.n	8007454 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	61da      	str	r2, [r3, #28]
 8007446:	e005      	b.n	8007454 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2200      	movs	r2, #0
 8007452:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007460:	b2db      	uxtb	r3, r3
 8007462:	2b00      	cmp	r3, #0
 8007464:	d106      	bne.n	8007474 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f7fb f8a0 	bl	80025b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2202      	movs	r2, #2
 8007478:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800748a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800749c:	431a      	orrs	r2, r3
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074a6:	431a      	orrs	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	691b      	ldr	r3, [r3, #16]
 80074ac:	f003 0302 	and.w	r3, r3, #2
 80074b0:	431a      	orrs	r2, r3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	695b      	ldr	r3, [r3, #20]
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	431a      	orrs	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	699b      	ldr	r3, [r3, #24]
 80074c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074c4:	431a      	orrs	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	69db      	ldr	r3, [r3, #28]
 80074ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80074ce:	431a      	orrs	r2, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6a1b      	ldr	r3, [r3, #32]
 80074d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074d8:	ea42 0103 	orr.w	r1, r2, r3
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	430a      	orrs	r2, r1
 80074ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	699b      	ldr	r3, [r3, #24]
 80074f0:	0c1b      	lsrs	r3, r3, #16
 80074f2:	f003 0104 	and.w	r1, r3, #4
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074fa:	f003 0210 	and.w	r2, r3, #16
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	430a      	orrs	r2, r1
 8007504:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	69da      	ldr	r2, [r3, #28]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007514:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3708      	adds	r7, #8
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800752e:	b084      	sub	sp, #16
 8007530:	b580      	push	{r7, lr}
 8007532:	b084      	sub	sp, #16
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	f107 001c 	add.w	r0, r7, #28
 800753c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007540:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007544:	2b01      	cmp	r3, #1
 8007546:	d123      	bne.n	8007590 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800754c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800755c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007570:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007574:	2b01      	cmp	r3, #1
 8007576:	d105      	bne.n	8007584 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f001 fae9 	bl	8008b5c <USB_CoreReset>
 800758a:	4603      	mov	r3, r0
 800758c:	73fb      	strb	r3, [r7, #15]
 800758e:	e01b      	b.n	80075c8 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f001 fadd 	bl	8008b5c <USB_CoreReset>
 80075a2:	4603      	mov	r3, r0
 80075a4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80075a6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d106      	bne.n	80075bc <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	639a      	str	r2, [r3, #56]	@ 0x38
 80075ba:	e005      	b.n	80075c8 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80075c8:	7fbb      	ldrb	r3, [r7, #30]
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d10b      	bne.n	80075e6 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	f043 0206 	orr.w	r2, r3, #6
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	f043 0220 	orr.w	r2, r3, #32
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80075e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075f2:	b004      	add	sp, #16
 80075f4:	4770      	bx	lr
	...

080075f8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b087      	sub	sp, #28
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	4613      	mov	r3, r2
 8007604:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007606:	79fb      	ldrb	r3, [r7, #7]
 8007608:	2b02      	cmp	r3, #2
 800760a:	d165      	bne.n	80076d8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	4a41      	ldr	r2, [pc, #260]	@ (8007714 <USB_SetTurnaroundTime+0x11c>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d906      	bls.n	8007622 <USB_SetTurnaroundTime+0x2a>
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	4a40      	ldr	r2, [pc, #256]	@ (8007718 <USB_SetTurnaroundTime+0x120>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d202      	bcs.n	8007622 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800761c:	230f      	movs	r3, #15
 800761e:	617b      	str	r3, [r7, #20]
 8007620:	e062      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	4a3c      	ldr	r2, [pc, #240]	@ (8007718 <USB_SetTurnaroundTime+0x120>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d306      	bcc.n	8007638 <USB_SetTurnaroundTime+0x40>
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	4a3b      	ldr	r2, [pc, #236]	@ (800771c <USB_SetTurnaroundTime+0x124>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d202      	bcs.n	8007638 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007632:	230e      	movs	r3, #14
 8007634:	617b      	str	r3, [r7, #20]
 8007636:	e057      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	4a38      	ldr	r2, [pc, #224]	@ (800771c <USB_SetTurnaroundTime+0x124>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d306      	bcc.n	800764e <USB_SetTurnaroundTime+0x56>
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	4a37      	ldr	r2, [pc, #220]	@ (8007720 <USB_SetTurnaroundTime+0x128>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d202      	bcs.n	800764e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007648:	230d      	movs	r3, #13
 800764a:	617b      	str	r3, [r7, #20]
 800764c:	e04c      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	4a33      	ldr	r2, [pc, #204]	@ (8007720 <USB_SetTurnaroundTime+0x128>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d306      	bcc.n	8007664 <USB_SetTurnaroundTime+0x6c>
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	4a32      	ldr	r2, [pc, #200]	@ (8007724 <USB_SetTurnaroundTime+0x12c>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d802      	bhi.n	8007664 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800765e:	230c      	movs	r3, #12
 8007660:	617b      	str	r3, [r7, #20]
 8007662:	e041      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	4a2f      	ldr	r2, [pc, #188]	@ (8007724 <USB_SetTurnaroundTime+0x12c>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d906      	bls.n	800767a <USB_SetTurnaroundTime+0x82>
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	4a2e      	ldr	r2, [pc, #184]	@ (8007728 <USB_SetTurnaroundTime+0x130>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d802      	bhi.n	800767a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007674:	230b      	movs	r3, #11
 8007676:	617b      	str	r3, [r7, #20]
 8007678:	e036      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	4a2a      	ldr	r2, [pc, #168]	@ (8007728 <USB_SetTurnaroundTime+0x130>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d906      	bls.n	8007690 <USB_SetTurnaroundTime+0x98>
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	4a29      	ldr	r2, [pc, #164]	@ (800772c <USB_SetTurnaroundTime+0x134>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d802      	bhi.n	8007690 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800768a:	230a      	movs	r3, #10
 800768c:	617b      	str	r3, [r7, #20]
 800768e:	e02b      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	4a26      	ldr	r2, [pc, #152]	@ (800772c <USB_SetTurnaroundTime+0x134>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d906      	bls.n	80076a6 <USB_SetTurnaroundTime+0xae>
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	4a25      	ldr	r2, [pc, #148]	@ (8007730 <USB_SetTurnaroundTime+0x138>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d202      	bcs.n	80076a6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80076a0:	2309      	movs	r3, #9
 80076a2:	617b      	str	r3, [r7, #20]
 80076a4:	e020      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	4a21      	ldr	r2, [pc, #132]	@ (8007730 <USB_SetTurnaroundTime+0x138>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d306      	bcc.n	80076bc <USB_SetTurnaroundTime+0xc4>
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	4a20      	ldr	r2, [pc, #128]	@ (8007734 <USB_SetTurnaroundTime+0x13c>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d802      	bhi.n	80076bc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80076b6:	2308      	movs	r3, #8
 80076b8:	617b      	str	r3, [r7, #20]
 80076ba:	e015      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	4a1d      	ldr	r2, [pc, #116]	@ (8007734 <USB_SetTurnaroundTime+0x13c>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d906      	bls.n	80076d2 <USB_SetTurnaroundTime+0xda>
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	4a1c      	ldr	r2, [pc, #112]	@ (8007738 <USB_SetTurnaroundTime+0x140>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d202      	bcs.n	80076d2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80076cc:	2307      	movs	r3, #7
 80076ce:	617b      	str	r3, [r7, #20]
 80076d0:	e00a      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80076d2:	2306      	movs	r3, #6
 80076d4:	617b      	str	r3, [r7, #20]
 80076d6:	e007      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80076d8:	79fb      	ldrb	r3, [r7, #7]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d102      	bne.n	80076e4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80076de:	2309      	movs	r3, #9
 80076e0:	617b      	str	r3, [r7, #20]
 80076e2:	e001      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80076e4:	2309      	movs	r3, #9
 80076e6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	68da      	ldr	r2, [r3, #12]
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	029b      	lsls	r3, r3, #10
 80076fc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007700:	431a      	orrs	r2, r3
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007706:	2300      	movs	r3, #0
}
 8007708:	4618      	mov	r0, r3
 800770a:	371c      	adds	r7, #28
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr
 8007714:	00d8acbf 	.word	0x00d8acbf
 8007718:	00e4e1c0 	.word	0x00e4e1c0
 800771c:	00f42400 	.word	0x00f42400
 8007720:	01067380 	.word	0x01067380
 8007724:	011a499f 	.word	0x011a499f
 8007728:	01312cff 	.word	0x01312cff
 800772c:	014ca43f 	.word	0x014ca43f
 8007730:	016e3600 	.word	0x016e3600
 8007734:	01a6ab1f 	.word	0x01a6ab1f
 8007738:	01e84800 	.word	0x01e84800

0800773c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f043 0201 	orr.w	r2, r3, #1
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr

0800775e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800775e:	b480      	push	{r7}
 8007760:	b083      	sub	sp, #12
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f023 0201 	bic.w	r2, r3, #1
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	460b      	mov	r3, r1
 800778a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800778c:	2300      	movs	r3, #0
 800778e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800779c:	78fb      	ldrb	r3, [r7, #3]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d115      	bne.n	80077ce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077ae:	200a      	movs	r0, #10
 80077b0:	f7fb f844 	bl	800283c <HAL_Delay>
      ms += 10U;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	330a      	adds	r3, #10
 80077b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f001 f93f 	bl	8008a3e <USB_GetMode>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d01e      	beq.n	8007804 <USB_SetCurrentMode+0x84>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2bc7      	cmp	r3, #199	@ 0xc7
 80077ca:	d9f0      	bls.n	80077ae <USB_SetCurrentMode+0x2e>
 80077cc:	e01a      	b.n	8007804 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077ce:	78fb      	ldrb	r3, [r7, #3]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d115      	bne.n	8007800 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077e0:	200a      	movs	r0, #10
 80077e2:	f7fb f82b 	bl	800283c <HAL_Delay>
      ms += 10U;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	330a      	adds	r3, #10
 80077ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f001 f926 	bl	8008a3e <USB_GetMode>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d005      	beq.n	8007804 <USB_SetCurrentMode+0x84>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80077fc:	d9f0      	bls.n	80077e0 <USB_SetCurrentMode+0x60>
 80077fe:	e001      	b.n	8007804 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	e005      	b.n	8007810 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2bc8      	cmp	r3, #200	@ 0xc8
 8007808:	d101      	bne.n	800780e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e000      	b.n	8007810 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3710      	adds	r7, #16
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007818:	b084      	sub	sp, #16
 800781a:	b580      	push	{r7, lr}
 800781c:	b086      	sub	sp, #24
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
 8007822:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007826:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800782a:	2300      	movs	r3, #0
 800782c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007832:	2300      	movs	r3, #0
 8007834:	613b      	str	r3, [r7, #16]
 8007836:	e009      	b.n	800784c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	3340      	adds	r3, #64	@ 0x40
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	4413      	add	r3, r2
 8007842:	2200      	movs	r2, #0
 8007844:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	3301      	adds	r3, #1
 800784a:	613b      	str	r3, [r7, #16]
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	2b0e      	cmp	r3, #14
 8007850:	d9f2      	bls.n	8007838 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007852:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007856:	2b00      	cmp	r3, #0
 8007858:	d11c      	bne.n	8007894 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	68fa      	ldr	r2, [r7, #12]
 8007864:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007868:	f043 0302 	orr.w	r3, r3, #2
 800786c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007872:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800787e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	639a      	str	r2, [r3, #56]	@ 0x38
 8007892:	e00b      	b.n	80078ac <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007898:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078b2:	461a      	mov	r2, r3
 80078b4:	2300      	movs	r3, #0
 80078b6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078b8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d10d      	bne.n	80078dc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d104      	bne.n	80078d2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078c8:	2100      	movs	r1, #0
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f968 	bl	8007ba0 <USB_SetDevSpeed>
 80078d0:	e008      	b.n	80078e4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078d2:	2101      	movs	r1, #1
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f963 	bl	8007ba0 <USB_SetDevSpeed>
 80078da:	e003      	b.n	80078e4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80078dc:	2103      	movs	r1, #3
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f95e 	bl	8007ba0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078e4:	2110      	movs	r1, #16
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 f8fa 	bl	8007ae0 <USB_FlushTxFifo>
 80078ec:	4603      	mov	r3, r0
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d001      	beq.n	80078f6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f924 	bl	8007b44 <USB_FlushRxFifo>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d001      	beq.n	8007906 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800790c:	461a      	mov	r2, r3
 800790e:	2300      	movs	r3, #0
 8007910:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007918:	461a      	mov	r2, r3
 800791a:	2300      	movs	r3, #0
 800791c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007924:	461a      	mov	r2, r3
 8007926:	2300      	movs	r3, #0
 8007928:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800792a:	2300      	movs	r3, #0
 800792c:	613b      	str	r3, [r7, #16]
 800792e:	e043      	b.n	80079b8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	015a      	lsls	r2, r3, #5
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	4413      	add	r3, r2
 8007938:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007942:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007946:	d118      	bne.n	800797a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10a      	bne.n	8007964 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	015a      	lsls	r2, r3, #5
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	4413      	add	r3, r2
 8007956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800795a:	461a      	mov	r2, r3
 800795c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007960:	6013      	str	r3, [r2, #0]
 8007962:	e013      	b.n	800798c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	015a      	lsls	r2, r3, #5
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	4413      	add	r3, r2
 800796c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007970:	461a      	mov	r2, r3
 8007972:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007976:	6013      	str	r3, [r2, #0]
 8007978:	e008      	b.n	800798c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	4413      	add	r3, r2
 8007982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007986:	461a      	mov	r2, r3
 8007988:	2300      	movs	r3, #0
 800798a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	015a      	lsls	r2, r3, #5
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	4413      	add	r3, r2
 8007994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007998:	461a      	mov	r2, r3
 800799a:	2300      	movs	r3, #0
 800799c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	015a      	lsls	r2, r3, #5
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	4413      	add	r3, r2
 80079a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079aa:	461a      	mov	r2, r3
 80079ac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80079b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	3301      	adds	r3, #1
 80079b6:	613b      	str	r3, [r7, #16]
 80079b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079bc:	461a      	mov	r2, r3
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d3b5      	bcc.n	8007930 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079c4:	2300      	movs	r3, #0
 80079c6:	613b      	str	r3, [r7, #16]
 80079c8:	e043      	b.n	8007a52 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	015a      	lsls	r2, r3, #5
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	4413      	add	r3, r2
 80079d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079e0:	d118      	bne.n	8007a14 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10a      	bne.n	80079fe <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	015a      	lsls	r2, r3, #5
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	4413      	add	r3, r2
 80079f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079f4:	461a      	mov	r2, r3
 80079f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80079fa:	6013      	str	r3, [r2, #0]
 80079fc:	e013      	b.n	8007a26 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	015a      	lsls	r2, r3, #5
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	4413      	add	r3, r2
 8007a06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007a10:	6013      	str	r3, [r2, #0]
 8007a12:	e008      	b.n	8007a26 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	015a      	lsls	r2, r3, #5
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	4413      	add	r3, r2
 8007a1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a20:	461a      	mov	r2, r3
 8007a22:	2300      	movs	r3, #0
 8007a24:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	015a      	lsls	r2, r3, #5
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a32:	461a      	mov	r2, r3
 8007a34:	2300      	movs	r3, #0
 8007a36:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a44:	461a      	mov	r2, r3
 8007a46:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007a4a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	613b      	str	r3, [r7, #16]
 8007a52:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a56:	461a      	mov	r2, r3
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d3b5      	bcc.n	80079ca <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a64:	691b      	ldr	r3, [r3, #16]
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a70:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2200      	movs	r2, #0
 8007a76:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007a7e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007a80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d105      	bne.n	8007a94 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	f043 0210 	orr.w	r2, r3, #16
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	699a      	ldr	r2, [r3, #24]
 8007a98:	4b10      	ldr	r3, [pc, #64]	@ (8007adc <USB_DevInit+0x2c4>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007aa0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d005      	beq.n	8007ab4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	699b      	ldr	r3, [r3, #24]
 8007aac:	f043 0208 	orr.w	r2, r3, #8
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ab4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d107      	bne.n	8007acc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ac4:	f043 0304 	orr.w	r3, r3, #4
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007acc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3718      	adds	r7, #24
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ad8:	b004      	add	sp, #16
 8007ada:	4770      	bx	lr
 8007adc:	803c3800 	.word	0x803c3800

08007ae0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007aea:	2300      	movs	r3, #0
 8007aec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	3301      	adds	r3, #1
 8007af2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007afa:	d901      	bls.n	8007b00 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007afc:	2303      	movs	r3, #3
 8007afe:	e01b      	b.n	8007b38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	daf2      	bge.n	8007aee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	019b      	lsls	r3, r3, #6
 8007b10:	f043 0220 	orr.w	r2, r3, #32
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b24:	d901      	bls.n	8007b2a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e006      	b.n	8007b38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	f003 0320 	and.w	r3, r3, #32
 8007b32:	2b20      	cmp	r3, #32
 8007b34:	d0f0      	beq.n	8007b18 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3714      	adds	r7, #20
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	3301      	adds	r3, #1
 8007b54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b5c:	d901      	bls.n	8007b62 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e018      	b.n	8007b94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	691b      	ldr	r3, [r3, #16]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	daf2      	bge.n	8007b50 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2210      	movs	r2, #16
 8007b72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	3301      	adds	r3, #1
 8007b78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b80:	d901      	bls.n	8007b86 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007b82:	2303      	movs	r3, #3
 8007b84:	e006      	b.n	8007b94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	f003 0310 	and.w	r3, r3, #16
 8007b8e:	2b10      	cmp	r3, #16
 8007b90:	d0f0      	beq.n	8007b74 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3714      	adds	r7, #20
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b085      	sub	sp, #20
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	460b      	mov	r3, r1
 8007baa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	78fb      	ldrb	r3, [r7, #3]
 8007bba:	68f9      	ldr	r1, [r7, #12]
 8007bbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3714      	adds	r7, #20
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bd2:	b480      	push	{r7}
 8007bd4:	b087      	sub	sp, #28
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	f003 0306 	and.w	r3, r3, #6
 8007bea:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d102      	bne.n	8007bf8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	75fb      	strb	r3, [r7, #23]
 8007bf6:	e00a      	b.n	8007c0e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d002      	beq.n	8007c04 <USB_GetDevSpeed+0x32>
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2b06      	cmp	r3, #6
 8007c02:	d102      	bne.n	8007c0a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007c04:	2302      	movs	r3, #2
 8007c06:	75fb      	strb	r3, [r7, #23]
 8007c08:	e001      	b.n	8007c0e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007c0a:	230f      	movs	r3, #15
 8007c0c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	371c      	adds	r7, #28
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b085      	sub	sp, #20
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	785b      	ldrb	r3, [r3, #1]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d13a      	bne.n	8007cae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c3e:	69da      	ldr	r2, [r3, #28]
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	781b      	ldrb	r3, [r3, #0]
 8007c44:	f003 030f 	and.w	r3, r3, #15
 8007c48:	2101      	movs	r1, #1
 8007c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	68f9      	ldr	r1, [r7, #12]
 8007c52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c56:	4313      	orrs	r3, r2
 8007c58:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	015a      	lsls	r2, r3, #5
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	4413      	add	r3, r2
 8007c62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d155      	bne.n	8007d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	015a      	lsls	r2, r3, #5
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	4413      	add	r3, r2
 8007c78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	791b      	ldrb	r3, [r3, #4]
 8007c8a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c8c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	059b      	lsls	r3, r3, #22
 8007c92:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c94:	4313      	orrs	r3, r2
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	0151      	lsls	r1, r2, #5
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	440a      	add	r2, r1
 8007c9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ca2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007caa:	6013      	str	r3, [r2, #0]
 8007cac:	e036      	b.n	8007d1c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cb4:	69da      	ldr	r2, [r3, #28]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	f003 030f 	and.w	r3, r3, #15
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8007cc4:	041b      	lsls	r3, r3, #16
 8007cc6:	68f9      	ldr	r1, [r7, #12]
 8007cc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d11a      	bne.n	8007d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	015a      	lsls	r2, r3, #5
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	4413      	add	r3, r2
 8007cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	791b      	ldrb	r3, [r3, #4]
 8007d00:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d02:	430b      	orrs	r3, r1
 8007d04:	4313      	orrs	r3, r2
 8007d06:	68ba      	ldr	r2, [r7, #8]
 8007d08:	0151      	lsls	r1, r2, #5
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	440a      	add	r2, r1
 8007d0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d1a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3714      	adds	r7, #20
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr
	...

08007d2c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b085      	sub	sp, #20
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	781b      	ldrb	r3, [r3, #0]
 8007d3e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	785b      	ldrb	r3, [r3, #1]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d161      	bne.n	8007e0c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	015a      	lsls	r2, r3, #5
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	4413      	add	r3, r2
 8007d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d5e:	d11f      	bne.n	8007da0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68ba      	ldr	r2, [r7, #8]
 8007d70:	0151      	lsls	r1, r2, #5
 8007d72:	68fa      	ldr	r2, [r7, #12]
 8007d74:	440a      	add	r2, r1
 8007d76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d7a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007d7e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	0151      	lsls	r1, r2, #5
 8007d92:	68fa      	ldr	r2, [r7, #12]
 8007d94:	440a      	add	r2, r1
 8007d96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d9a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d9e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007da6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	f003 030f 	and.w	r3, r3, #15
 8007db0:	2101      	movs	r1, #1
 8007db2:	fa01 f303 	lsl.w	r3, r1, r3
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	43db      	mvns	r3, r3
 8007dba:	68f9      	ldr	r1, [r7, #12]
 8007dbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dc0:	4013      	ands	r3, r2
 8007dc2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dca:	69da      	ldr	r2, [r3, #28]
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	781b      	ldrb	r3, [r3, #0]
 8007dd0:	f003 030f 	and.w	r3, r3, #15
 8007dd4:	2101      	movs	r1, #1
 8007dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	43db      	mvns	r3, r3
 8007dde:	68f9      	ldr	r1, [r7, #12]
 8007de0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007de4:	4013      	ands	r3, r2
 8007de6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	015a      	lsls	r2, r3, #5
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	4413      	add	r3, r2
 8007df0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	0159      	lsls	r1, r3, #5
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	440b      	add	r3, r1
 8007dfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e02:	4619      	mov	r1, r3
 8007e04:	4b35      	ldr	r3, [pc, #212]	@ (8007edc <USB_DeactivateEndpoint+0x1b0>)
 8007e06:	4013      	ands	r3, r2
 8007e08:	600b      	str	r3, [r1, #0]
 8007e0a:	e060      	b.n	8007ece <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	015a      	lsls	r2, r3, #5
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	4413      	add	r3, r2
 8007e14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e22:	d11f      	bne.n	8007e64 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	015a      	lsls	r2, r3, #5
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	0151      	lsls	r1, r2, #5
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	440a      	add	r2, r1
 8007e3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e3e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e42:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	015a      	lsls	r2, r3, #5
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	0151      	lsls	r1, r2, #5
 8007e56:	68fa      	ldr	r2, [r7, #12]
 8007e58:	440a      	add	r2, r1
 8007e5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e62:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	f003 030f 	and.w	r3, r3, #15
 8007e74:	2101      	movs	r1, #1
 8007e76:	fa01 f303 	lsl.w	r3, r1, r3
 8007e7a:	041b      	lsls	r3, r3, #16
 8007e7c:	43db      	mvns	r3, r3
 8007e7e:	68f9      	ldr	r1, [r7, #12]
 8007e80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e84:	4013      	ands	r3, r2
 8007e86:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e8e:	69da      	ldr	r2, [r3, #28]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	f003 030f 	and.w	r3, r3, #15
 8007e98:	2101      	movs	r1, #1
 8007e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e9e:	041b      	lsls	r3, r3, #16
 8007ea0:	43db      	mvns	r3, r3
 8007ea2:	68f9      	ldr	r1, [r7, #12]
 8007ea4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	015a      	lsls	r2, r3, #5
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	4413      	add	r3, r2
 8007eb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eb8:	681a      	ldr	r2, [r3, #0]
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	0159      	lsls	r1, r3, #5
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	440b      	add	r3, r1
 8007ec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	4b05      	ldr	r3, [pc, #20]	@ (8007ee0 <USB_DeactivateEndpoint+0x1b4>)
 8007eca:	4013      	ands	r3, r2
 8007ecc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3714      	adds	r7, #20
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr
 8007edc:	ec337800 	.word	0xec337800
 8007ee0:	eff37800 	.word	0xeff37800

08007ee4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b08a      	sub	sp, #40	@ 0x28
 8007ee8:	af02      	add	r7, sp, #8
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	4613      	mov	r3, r2
 8007ef0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	785b      	ldrb	r3, [r3, #1]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	f040 817f 	bne.w	8008204 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	691b      	ldr	r3, [r3, #16]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d132      	bne.n	8007f74 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f1a:	691b      	ldr	r3, [r3, #16]
 8007f1c:	69ba      	ldr	r2, [r7, #24]
 8007f1e:	0151      	lsls	r1, r2, #5
 8007f20:	69fa      	ldr	r2, [r7, #28]
 8007f22:	440a      	add	r2, r1
 8007f24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f28:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007f2c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007f30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	015a      	lsls	r2, r3, #5
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	4413      	add	r3, r2
 8007f3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f3e:	691b      	ldr	r3, [r3, #16]
 8007f40:	69ba      	ldr	r2, [r7, #24]
 8007f42:	0151      	lsls	r1, r2, #5
 8007f44:	69fa      	ldr	r2, [r7, #28]
 8007f46:	440a      	add	r2, r1
 8007f48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007f50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	015a      	lsls	r2, r3, #5
 8007f56:	69fb      	ldr	r3, [r7, #28]
 8007f58:	4413      	add	r3, r2
 8007f5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f5e:	691b      	ldr	r3, [r3, #16]
 8007f60:	69ba      	ldr	r2, [r7, #24]
 8007f62:	0151      	lsls	r1, r2, #5
 8007f64:	69fa      	ldr	r2, [r7, #28]
 8007f66:	440a      	add	r2, r1
 8007f68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f6c:	0cdb      	lsrs	r3, r3, #19
 8007f6e:	04db      	lsls	r3, r3, #19
 8007f70:	6113      	str	r3, [r2, #16]
 8007f72:	e097      	b.n	80080a4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	015a      	lsls	r2, r3, #5
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	4413      	add	r3, r2
 8007f7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f80:	691b      	ldr	r3, [r3, #16]
 8007f82:	69ba      	ldr	r2, [r7, #24]
 8007f84:	0151      	lsls	r1, r2, #5
 8007f86:	69fa      	ldr	r2, [r7, #28]
 8007f88:	440a      	add	r2, r1
 8007f8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f8e:	0cdb      	lsrs	r3, r3, #19
 8007f90:	04db      	lsls	r3, r3, #19
 8007f92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f94:	69bb      	ldr	r3, [r7, #24]
 8007f96:	015a      	lsls	r2, r3, #5
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	4413      	add	r3, r2
 8007f9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fa0:	691b      	ldr	r3, [r3, #16]
 8007fa2:	69ba      	ldr	r2, [r7, #24]
 8007fa4:	0151      	lsls	r1, r2, #5
 8007fa6:	69fa      	ldr	r2, [r7, #28]
 8007fa8:	440a      	add	r2, r1
 8007faa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fae:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007fb2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007fb6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d11a      	bne.n	8007ff4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	691a      	ldr	r2, [r3, #16]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	689b      	ldr	r3, [r3, #8]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d903      	bls.n	8007fd2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	689a      	ldr	r2, [r3, #8]
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	015a      	lsls	r2, r3, #5
 8007fd6:	69fb      	ldr	r3, [r7, #28]
 8007fd8:	4413      	add	r3, r2
 8007fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fde:	691b      	ldr	r3, [r3, #16]
 8007fe0:	69ba      	ldr	r2, [r7, #24]
 8007fe2:	0151      	lsls	r1, r2, #5
 8007fe4:	69fa      	ldr	r2, [r7, #28]
 8007fe6:	440a      	add	r2, r1
 8007fe8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ff0:	6113      	str	r3, [r2, #16]
 8007ff2:	e044      	b.n	800807e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	691a      	ldr	r2, [r3, #16]
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	1e5a      	subs	r2, r3, #1
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	fbb2 f3f3 	udiv	r3, r2, r3
 8008008:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	015a      	lsls	r2, r3, #5
 800800e:	69fb      	ldr	r3, [r7, #28]
 8008010:	4413      	add	r3, r2
 8008012:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008016:	691a      	ldr	r2, [r3, #16]
 8008018:	8afb      	ldrh	r3, [r7, #22]
 800801a:	04d9      	lsls	r1, r3, #19
 800801c:	4ba4      	ldr	r3, [pc, #656]	@ (80082b0 <USB_EPStartXfer+0x3cc>)
 800801e:	400b      	ands	r3, r1
 8008020:	69b9      	ldr	r1, [r7, #24]
 8008022:	0148      	lsls	r0, r1, #5
 8008024:	69f9      	ldr	r1, [r7, #28]
 8008026:	4401      	add	r1, r0
 8008028:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800802c:	4313      	orrs	r3, r2
 800802e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	791b      	ldrb	r3, [r3, #4]
 8008034:	2b01      	cmp	r3, #1
 8008036:	d122      	bne.n	800807e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	4413      	add	r3, r2
 8008040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	69ba      	ldr	r2, [r7, #24]
 8008048:	0151      	lsls	r1, r2, #5
 800804a:	69fa      	ldr	r2, [r7, #28]
 800804c:	440a      	add	r2, r1
 800804e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008052:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008056:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008058:	69bb      	ldr	r3, [r7, #24]
 800805a:	015a      	lsls	r2, r3, #5
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	4413      	add	r3, r2
 8008060:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008064:	691a      	ldr	r2, [r3, #16]
 8008066:	8afb      	ldrh	r3, [r7, #22]
 8008068:	075b      	lsls	r3, r3, #29
 800806a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800806e:	69b9      	ldr	r1, [r7, #24]
 8008070:	0148      	lsls	r0, r1, #5
 8008072:	69f9      	ldr	r1, [r7, #28]
 8008074:	4401      	add	r1, r0
 8008076:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800807a:	4313      	orrs	r3, r2
 800807c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800807e:	69bb      	ldr	r3, [r7, #24]
 8008080:	015a      	lsls	r2, r3, #5
 8008082:	69fb      	ldr	r3, [r7, #28]
 8008084:	4413      	add	r3, r2
 8008086:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800808a:	691a      	ldr	r2, [r3, #16]
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	691b      	ldr	r3, [r3, #16]
 8008090:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008094:	69b9      	ldr	r1, [r7, #24]
 8008096:	0148      	lsls	r0, r1, #5
 8008098:	69f9      	ldr	r1, [r7, #28]
 800809a:	4401      	add	r1, r0
 800809c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80080a0:	4313      	orrs	r3, r2
 80080a2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80080a4:	79fb      	ldrb	r3, [r7, #7]
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d14b      	bne.n	8008142 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	69db      	ldr	r3, [r3, #28]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d009      	beq.n	80080c6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80080b2:	69bb      	ldr	r3, [r7, #24]
 80080b4:	015a      	lsls	r2, r3, #5
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	4413      	add	r3, r2
 80080ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080be:	461a      	mov	r2, r3
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	69db      	ldr	r3, [r3, #28]
 80080c4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	791b      	ldrb	r3, [r3, #4]
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d128      	bne.n	8008120 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80080ce:	69fb      	ldr	r3, [r7, #28]
 80080d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080d4:	689b      	ldr	r3, [r3, #8]
 80080d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d110      	bne.n	8008100 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80080de:	69bb      	ldr	r3, [r7, #24]
 80080e0:	015a      	lsls	r2, r3, #5
 80080e2:	69fb      	ldr	r3, [r7, #28]
 80080e4:	4413      	add	r3, r2
 80080e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	69ba      	ldr	r2, [r7, #24]
 80080ee:	0151      	lsls	r1, r2, #5
 80080f0:	69fa      	ldr	r2, [r7, #28]
 80080f2:	440a      	add	r2, r1
 80080f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80080fc:	6013      	str	r3, [r2, #0]
 80080fe:	e00f      	b.n	8008120 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008100:	69bb      	ldr	r3, [r7, #24]
 8008102:	015a      	lsls	r2, r3, #5
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	4413      	add	r3, r2
 8008108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	69ba      	ldr	r2, [r7, #24]
 8008110:	0151      	lsls	r1, r2, #5
 8008112:	69fa      	ldr	r2, [r7, #28]
 8008114:	440a      	add	r2, r1
 8008116:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800811a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800811e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	015a      	lsls	r2, r3, #5
 8008124:	69fb      	ldr	r3, [r7, #28]
 8008126:	4413      	add	r3, r2
 8008128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	69ba      	ldr	r2, [r7, #24]
 8008130:	0151      	lsls	r1, r2, #5
 8008132:	69fa      	ldr	r2, [r7, #28]
 8008134:	440a      	add	r2, r1
 8008136:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800813a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800813e:	6013      	str	r3, [r2, #0]
 8008140:	e166      	b.n	8008410 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	015a      	lsls	r2, r3, #5
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	4413      	add	r3, r2
 800814a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	69ba      	ldr	r2, [r7, #24]
 8008152:	0151      	lsls	r1, r2, #5
 8008154:	69fa      	ldr	r2, [r7, #28]
 8008156:	440a      	add	r2, r1
 8008158:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800815c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008160:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	791b      	ldrb	r3, [r3, #4]
 8008166:	2b01      	cmp	r3, #1
 8008168:	d015      	beq.n	8008196 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	691b      	ldr	r3, [r3, #16]
 800816e:	2b00      	cmp	r3, #0
 8008170:	f000 814e 	beq.w	8008410 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800817a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	781b      	ldrb	r3, [r3, #0]
 8008180:	f003 030f 	and.w	r3, r3, #15
 8008184:	2101      	movs	r1, #1
 8008186:	fa01 f303 	lsl.w	r3, r1, r3
 800818a:	69f9      	ldr	r1, [r7, #28]
 800818c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008190:	4313      	orrs	r3, r2
 8008192:	634b      	str	r3, [r1, #52]	@ 0x34
 8008194:	e13c      	b.n	8008410 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008196:	69fb      	ldr	r3, [r7, #28]
 8008198:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d110      	bne.n	80081c8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	015a      	lsls	r2, r3, #5
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	4413      	add	r3, r2
 80081ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	69ba      	ldr	r2, [r7, #24]
 80081b6:	0151      	lsls	r1, r2, #5
 80081b8:	69fa      	ldr	r2, [r7, #28]
 80081ba:	440a      	add	r2, r1
 80081bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80081c4:	6013      	str	r3, [r2, #0]
 80081c6:	e00f      	b.n	80081e8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	015a      	lsls	r2, r3, #5
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	69ba      	ldr	r2, [r7, #24]
 80081d8:	0151      	lsls	r1, r2, #5
 80081da:	69fa      	ldr	r2, [r7, #28]
 80081dc:	440a      	add	r2, r1
 80081de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081e6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	68d9      	ldr	r1, [r3, #12]
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	781a      	ldrb	r2, [r3, #0]
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	691b      	ldr	r3, [r3, #16]
 80081f4:	b298      	uxth	r0, r3
 80081f6:	79fb      	ldrb	r3, [r7, #7]
 80081f8:	9300      	str	r3, [sp, #0]
 80081fa:	4603      	mov	r3, r0
 80081fc:	68f8      	ldr	r0, [r7, #12]
 80081fe:	f000 f9b9 	bl	8008574 <USB_WritePacket>
 8008202:	e105      	b.n	8008410 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	015a      	lsls	r2, r3, #5
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	4413      	add	r3, r2
 800820c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008210:	691b      	ldr	r3, [r3, #16]
 8008212:	69ba      	ldr	r2, [r7, #24]
 8008214:	0151      	lsls	r1, r2, #5
 8008216:	69fa      	ldr	r2, [r7, #28]
 8008218:	440a      	add	r2, r1
 800821a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800821e:	0cdb      	lsrs	r3, r3, #19
 8008220:	04db      	lsls	r3, r3, #19
 8008222:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	015a      	lsls	r2, r3, #5
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	4413      	add	r3, r2
 800822c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008230:	691b      	ldr	r3, [r3, #16]
 8008232:	69ba      	ldr	r2, [r7, #24]
 8008234:	0151      	lsls	r1, r2, #5
 8008236:	69fa      	ldr	r2, [r7, #28]
 8008238:	440a      	add	r2, r1
 800823a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800823e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008242:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008246:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008248:	69bb      	ldr	r3, [r7, #24]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d132      	bne.n	80082b4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d003      	beq.n	800825e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	689a      	ldr	r2, [r3, #8]
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	689a      	ldr	r2, [r3, #8]
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	015a      	lsls	r2, r3, #5
 800826a:	69fb      	ldr	r3, [r7, #28]
 800826c:	4413      	add	r3, r2
 800826e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008272:	691a      	ldr	r2, [r3, #16]
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	6a1b      	ldr	r3, [r3, #32]
 8008278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800827c:	69b9      	ldr	r1, [r7, #24]
 800827e:	0148      	lsls	r0, r1, #5
 8008280:	69f9      	ldr	r1, [r7, #28]
 8008282:	4401      	add	r1, r0
 8008284:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008288:	4313      	orrs	r3, r2
 800828a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	015a      	lsls	r2, r3, #5
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	4413      	add	r3, r2
 8008294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008298:	691b      	ldr	r3, [r3, #16]
 800829a:	69ba      	ldr	r2, [r7, #24]
 800829c:	0151      	lsls	r1, r2, #5
 800829e:	69fa      	ldr	r2, [r7, #28]
 80082a0:	440a      	add	r2, r1
 80082a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80082aa:	6113      	str	r3, [r2, #16]
 80082ac:	e062      	b.n	8008374 <USB_EPStartXfer+0x490>
 80082ae:	bf00      	nop
 80082b0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	691b      	ldr	r3, [r3, #16]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d123      	bne.n	8008304 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80082bc:	69bb      	ldr	r3, [r7, #24]
 80082be:	015a      	lsls	r2, r3, #5
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	4413      	add	r3, r2
 80082c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082c8:	691a      	ldr	r2, [r3, #16]
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082d2:	69b9      	ldr	r1, [r7, #24]
 80082d4:	0148      	lsls	r0, r1, #5
 80082d6:	69f9      	ldr	r1, [r7, #28]
 80082d8:	4401      	add	r1, r0
 80082da:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80082de:	4313      	orrs	r3, r2
 80082e0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082e2:	69bb      	ldr	r3, [r7, #24]
 80082e4:	015a      	lsls	r2, r3, #5
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	4413      	add	r3, r2
 80082ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082ee:	691b      	ldr	r3, [r3, #16]
 80082f0:	69ba      	ldr	r2, [r7, #24]
 80082f2:	0151      	lsls	r1, r2, #5
 80082f4:	69fa      	ldr	r2, [r7, #28]
 80082f6:	440a      	add	r2, r1
 80082f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008300:	6113      	str	r3, [r2, #16]
 8008302:	e037      	b.n	8008374 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	691a      	ldr	r2, [r3, #16]
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	4413      	add	r3, r2
 800830e:	1e5a      	subs	r2, r3, #1
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	fbb2 f3f3 	udiv	r3, r2, r3
 8008318:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	8afa      	ldrh	r2, [r7, #22]
 8008320:	fb03 f202 	mul.w	r2, r3, r2
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008328:	69bb      	ldr	r3, [r7, #24]
 800832a:	015a      	lsls	r2, r3, #5
 800832c:	69fb      	ldr	r3, [r7, #28]
 800832e:	4413      	add	r3, r2
 8008330:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008334:	691a      	ldr	r2, [r3, #16]
 8008336:	8afb      	ldrh	r3, [r7, #22]
 8008338:	04d9      	lsls	r1, r3, #19
 800833a:	4b38      	ldr	r3, [pc, #224]	@ (800841c <USB_EPStartXfer+0x538>)
 800833c:	400b      	ands	r3, r1
 800833e:	69b9      	ldr	r1, [r7, #24]
 8008340:	0148      	lsls	r0, r1, #5
 8008342:	69f9      	ldr	r1, [r7, #28]
 8008344:	4401      	add	r1, r0
 8008346:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800834a:	4313      	orrs	r3, r2
 800834c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800834e:	69bb      	ldr	r3, [r7, #24]
 8008350:	015a      	lsls	r2, r3, #5
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	4413      	add	r3, r2
 8008356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800835a:	691a      	ldr	r2, [r3, #16]
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	6a1b      	ldr	r3, [r3, #32]
 8008360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008364:	69b9      	ldr	r1, [r7, #24]
 8008366:	0148      	lsls	r0, r1, #5
 8008368:	69f9      	ldr	r1, [r7, #28]
 800836a:	4401      	add	r1, r0
 800836c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008370:	4313      	orrs	r3, r2
 8008372:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008374:	79fb      	ldrb	r3, [r7, #7]
 8008376:	2b01      	cmp	r3, #1
 8008378:	d10d      	bne.n	8008396 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	68db      	ldr	r3, [r3, #12]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d009      	beq.n	8008396 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	68d9      	ldr	r1, [r3, #12]
 8008386:	69bb      	ldr	r3, [r7, #24]
 8008388:	015a      	lsls	r2, r3, #5
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	4413      	add	r3, r2
 800838e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008392:	460a      	mov	r2, r1
 8008394:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	791b      	ldrb	r3, [r3, #4]
 800839a:	2b01      	cmp	r3, #1
 800839c:	d128      	bne.n	80083f0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800839e:	69fb      	ldr	r3, [r7, #28]
 80083a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d110      	bne.n	80083d0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80083ae:	69bb      	ldr	r3, [r7, #24]
 80083b0:	015a      	lsls	r2, r3, #5
 80083b2:	69fb      	ldr	r3, [r7, #28]
 80083b4:	4413      	add	r3, r2
 80083b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	69ba      	ldr	r2, [r7, #24]
 80083be:	0151      	lsls	r1, r2, #5
 80083c0:	69fa      	ldr	r2, [r7, #28]
 80083c2:	440a      	add	r2, r1
 80083c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80083cc:	6013      	str	r3, [r2, #0]
 80083ce:	e00f      	b.n	80083f0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	015a      	lsls	r2, r3, #5
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	4413      	add	r3, r2
 80083d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	69ba      	ldr	r2, [r7, #24]
 80083e0:	0151      	lsls	r1, r2, #5
 80083e2:	69fa      	ldr	r2, [r7, #28]
 80083e4:	440a      	add	r2, r1
 80083e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083ee:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	015a      	lsls	r2, r3, #5
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	69ba      	ldr	r2, [r7, #24]
 8008400:	0151      	lsls	r1, r2, #5
 8008402:	69fa      	ldr	r2, [r7, #28]
 8008404:	440a      	add	r2, r1
 8008406:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800840a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800840e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3720      	adds	r7, #32
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	1ff80000 	.word	0x1ff80000

08008420 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008420:	b480      	push	{r7}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800842a:	2300      	movs	r3, #0
 800842c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800842e:	2300      	movs	r3, #0
 8008430:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	785b      	ldrb	r3, [r3, #1]
 800843a:	2b01      	cmp	r3, #1
 800843c:	d14a      	bne.n	80084d4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	015a      	lsls	r2, r3, #5
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	4413      	add	r3, r2
 8008448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008456:	f040 8086 	bne.w	8008566 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	015a      	lsls	r2, r3, #5
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	4413      	add	r3, r2
 8008464:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	683a      	ldr	r2, [r7, #0]
 800846c:	7812      	ldrb	r2, [r2, #0]
 800846e:	0151      	lsls	r1, r2, #5
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	440a      	add	r2, r1
 8008474:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008478:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800847c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	015a      	lsls	r2, r3, #5
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	4413      	add	r3, r2
 8008488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	683a      	ldr	r2, [r7, #0]
 8008490:	7812      	ldrb	r2, [r2, #0]
 8008492:	0151      	lsls	r1, r2, #5
 8008494:	693a      	ldr	r2, [r7, #16]
 8008496:	440a      	add	r2, r1
 8008498:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800849c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084a0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	3301      	adds	r3, #1
 80084a6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f242 7210 	movw	r2, #10000	@ 0x2710
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d902      	bls.n	80084b8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80084b2:	2301      	movs	r3, #1
 80084b4:	75fb      	strb	r3, [r7, #23]
          break;
 80084b6:	e056      	b.n	8008566 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	015a      	lsls	r2, r3, #5
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	4413      	add	r3, r2
 80084c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084d0:	d0e7      	beq.n	80084a2 <USB_EPStopXfer+0x82>
 80084d2:	e048      	b.n	8008566 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	015a      	lsls	r2, r3, #5
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	4413      	add	r3, r2
 80084de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084ec:	d13b      	bne.n	8008566 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	015a      	lsls	r2, r3, #5
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	4413      	add	r3, r2
 80084f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	683a      	ldr	r2, [r7, #0]
 8008500:	7812      	ldrb	r2, [r2, #0]
 8008502:	0151      	lsls	r1, r2, #5
 8008504:	693a      	ldr	r2, [r7, #16]
 8008506:	440a      	add	r2, r1
 8008508:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800850c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008510:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	015a      	lsls	r2, r3, #5
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	4413      	add	r3, r2
 800851c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	683a      	ldr	r2, [r7, #0]
 8008524:	7812      	ldrb	r2, [r2, #0]
 8008526:	0151      	lsls	r1, r2, #5
 8008528:	693a      	ldr	r2, [r7, #16]
 800852a:	440a      	add	r2, r1
 800852c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008530:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008534:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	3301      	adds	r3, #1
 800853a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008542:	4293      	cmp	r3, r2
 8008544:	d902      	bls.n	800854c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	75fb      	strb	r3, [r7, #23]
          break;
 800854a:	e00c      	b.n	8008566 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	015a      	lsls	r2, r3, #5
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	4413      	add	r3, r2
 8008556:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008560:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008564:	d0e7      	beq.n	8008536 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008566:	7dfb      	ldrb	r3, [r7, #23]
}
 8008568:	4618      	mov	r0, r3
 800856a:	371c      	adds	r7, #28
 800856c:	46bd      	mov	sp, r7
 800856e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008572:	4770      	bx	lr

08008574 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008574:	b480      	push	{r7}
 8008576:	b089      	sub	sp, #36	@ 0x24
 8008578:	af00      	add	r7, sp, #0
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	60b9      	str	r1, [r7, #8]
 800857e:	4611      	mov	r1, r2
 8008580:	461a      	mov	r2, r3
 8008582:	460b      	mov	r3, r1
 8008584:	71fb      	strb	r3, [r7, #7]
 8008586:	4613      	mov	r3, r2
 8008588:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008592:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008596:	2b00      	cmp	r3, #0
 8008598:	d123      	bne.n	80085e2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800859a:	88bb      	ldrh	r3, [r7, #4]
 800859c:	3303      	adds	r3, #3
 800859e:	089b      	lsrs	r3, r3, #2
 80085a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80085a2:	2300      	movs	r3, #0
 80085a4:	61bb      	str	r3, [r7, #24]
 80085a6:	e018      	b.n	80085da <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80085a8:	79fb      	ldrb	r3, [r7, #7]
 80085aa:	031a      	lsls	r2, r3, #12
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	4413      	add	r3, r2
 80085b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085b4:	461a      	mov	r2, r3
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6013      	str	r3, [r2, #0]
      pSrc++;
 80085bc:	69fb      	ldr	r3, [r7, #28]
 80085be:	3301      	adds	r3, #1
 80085c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	3301      	adds	r3, #1
 80085c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085c8:	69fb      	ldr	r3, [r7, #28]
 80085ca:	3301      	adds	r3, #1
 80085cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	3301      	adds	r3, #1
 80085d2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	3301      	adds	r3, #1
 80085d8:	61bb      	str	r3, [r7, #24]
 80085da:	69ba      	ldr	r2, [r7, #24]
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	429a      	cmp	r2, r3
 80085e0:	d3e2      	bcc.n	80085a8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3724      	adds	r7, #36	@ 0x24
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr

080085f0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b08b      	sub	sp, #44	@ 0x2c
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	4613      	mov	r3, r2
 80085fc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008606:	88fb      	ldrh	r3, [r7, #6]
 8008608:	089b      	lsrs	r3, r3, #2
 800860a:	b29b      	uxth	r3, r3
 800860c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800860e:	88fb      	ldrh	r3, [r7, #6]
 8008610:	f003 0303 	and.w	r3, r3, #3
 8008614:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008616:	2300      	movs	r3, #0
 8008618:	623b      	str	r3, [r7, #32]
 800861a:	e014      	b.n	8008646 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800861c:	69bb      	ldr	r3, [r7, #24]
 800861e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008626:	601a      	str	r2, [r3, #0]
    pDest++;
 8008628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862a:	3301      	adds	r3, #1
 800862c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800862e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008630:	3301      	adds	r3, #1
 8008632:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008636:	3301      	adds	r3, #1
 8008638:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800863a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863c:	3301      	adds	r3, #1
 800863e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008640:	6a3b      	ldr	r3, [r7, #32]
 8008642:	3301      	adds	r3, #1
 8008644:	623b      	str	r3, [r7, #32]
 8008646:	6a3a      	ldr	r2, [r7, #32]
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	429a      	cmp	r2, r3
 800864c:	d3e6      	bcc.n	800861c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800864e:	8bfb      	ldrh	r3, [r7, #30]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d01e      	beq.n	8008692 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008654:	2300      	movs	r3, #0
 8008656:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800865e:	461a      	mov	r2, r3
 8008660:	f107 0310 	add.w	r3, r7, #16
 8008664:	6812      	ldr	r2, [r2, #0]
 8008666:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008668:	693a      	ldr	r2, [r7, #16]
 800866a:	6a3b      	ldr	r3, [r7, #32]
 800866c:	b2db      	uxtb	r3, r3
 800866e:	00db      	lsls	r3, r3, #3
 8008670:	fa22 f303 	lsr.w	r3, r2, r3
 8008674:	b2da      	uxtb	r2, r3
 8008676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008678:	701a      	strb	r2, [r3, #0]
      i++;
 800867a:	6a3b      	ldr	r3, [r7, #32]
 800867c:	3301      	adds	r3, #1
 800867e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008682:	3301      	adds	r3, #1
 8008684:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008686:	8bfb      	ldrh	r3, [r7, #30]
 8008688:	3b01      	subs	r3, #1
 800868a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800868c:	8bfb      	ldrh	r3, [r7, #30]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1ea      	bne.n	8008668 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008694:	4618      	mov	r0, r3
 8008696:	372c      	adds	r7, #44	@ 0x2c
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b085      	sub	sp, #20
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	785b      	ldrb	r3, [r3, #1]
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d12c      	bne.n	8008716 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	015a      	lsls	r2, r3, #5
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	4413      	add	r3, r2
 80086c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	db12      	blt.n	80086f4 <USB_EPSetStall+0x54>
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00f      	beq.n	80086f4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	015a      	lsls	r2, r3, #5
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	4413      	add	r3, r2
 80086dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	68ba      	ldr	r2, [r7, #8]
 80086e4:	0151      	lsls	r1, r2, #5
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	440a      	add	r2, r1
 80086ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80086f2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	015a      	lsls	r2, r3, #5
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	4413      	add	r3, r2
 80086fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	68ba      	ldr	r2, [r7, #8]
 8008704:	0151      	lsls	r1, r2, #5
 8008706:	68fa      	ldr	r2, [r7, #12]
 8008708:	440a      	add	r2, r1
 800870a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800870e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008712:	6013      	str	r3, [r2, #0]
 8008714:	e02b      	b.n	800876e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	015a      	lsls	r2, r3, #5
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	4413      	add	r3, r2
 800871e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	2b00      	cmp	r3, #0
 8008726:	db12      	blt.n	800874e <USB_EPSetStall+0xae>
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00f      	beq.n	800874e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	015a      	lsls	r2, r3, #5
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	4413      	add	r3, r2
 8008736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	68ba      	ldr	r2, [r7, #8]
 800873e:	0151      	lsls	r1, r2, #5
 8008740:	68fa      	ldr	r2, [r7, #12]
 8008742:	440a      	add	r2, r1
 8008744:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008748:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800874c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	015a      	lsls	r2, r3, #5
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	4413      	add	r3, r2
 8008756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	68ba      	ldr	r2, [r7, #8]
 800875e:	0151      	lsls	r1, r2, #5
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	440a      	add	r2, r1
 8008764:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008768:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800876c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800876e:	2300      	movs	r3, #0
}
 8008770:	4618      	mov	r0, r3
 8008772:	3714      	adds	r7, #20
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	785b      	ldrb	r3, [r3, #1]
 8008794:	2b01      	cmp	r3, #1
 8008796:	d128      	bne.n	80087ea <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	015a      	lsls	r2, r3, #5
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	4413      	add	r3, r2
 80087a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	68ba      	ldr	r2, [r7, #8]
 80087a8:	0151      	lsls	r1, r2, #5
 80087aa:	68fa      	ldr	r2, [r7, #12]
 80087ac:	440a      	add	r2, r1
 80087ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80087b6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	791b      	ldrb	r3, [r3, #4]
 80087bc:	2b03      	cmp	r3, #3
 80087be:	d003      	beq.n	80087c8 <USB_EPClearStall+0x4c>
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	791b      	ldrb	r3, [r3, #4]
 80087c4:	2b02      	cmp	r3, #2
 80087c6:	d138      	bne.n	800883a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	015a      	lsls	r2, r3, #5
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	4413      	add	r3, r2
 80087d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	68ba      	ldr	r2, [r7, #8]
 80087d8:	0151      	lsls	r1, r2, #5
 80087da:	68fa      	ldr	r2, [r7, #12]
 80087dc:	440a      	add	r2, r1
 80087de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087e6:	6013      	str	r3, [r2, #0]
 80087e8:	e027      	b.n	800883a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	015a      	lsls	r2, r3, #5
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	4413      	add	r3, r2
 80087f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	0151      	lsls	r1, r2, #5
 80087fc:	68fa      	ldr	r2, [r7, #12]
 80087fe:	440a      	add	r2, r1
 8008800:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008804:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008808:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	791b      	ldrb	r3, [r3, #4]
 800880e:	2b03      	cmp	r3, #3
 8008810:	d003      	beq.n	800881a <USB_EPClearStall+0x9e>
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	791b      	ldrb	r3, [r3, #4]
 8008816:	2b02      	cmp	r3, #2
 8008818:	d10f      	bne.n	800883a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	015a      	lsls	r2, r3, #5
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	4413      	add	r3, r2
 8008822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	68ba      	ldr	r2, [r7, #8]
 800882a:	0151      	lsls	r1, r2, #5
 800882c:	68fa      	ldr	r2, [r7, #12]
 800882e:	440a      	add	r2, r1
 8008830:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008838:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800883a:	2300      	movs	r3, #0
}
 800883c:	4618      	mov	r0, r3
 800883e:	3714      	adds	r7, #20
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008848:	b480      	push	{r7}
 800884a:	b085      	sub	sp, #20
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	460b      	mov	r3, r1
 8008852:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68fa      	ldr	r2, [r7, #12]
 8008862:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008866:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800886a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	78fb      	ldrb	r3, [r7, #3]
 8008876:	011b      	lsls	r3, r3, #4
 8008878:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800887c:	68f9      	ldr	r1, [r7, #12]
 800887e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008882:	4313      	orrs	r3, r2
 8008884:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008886:	2300      	movs	r3, #0
}
 8008888:	4618      	mov	r0, r3
 800888a:	3714      	adds	r7, #20
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008894:	b480      	push	{r7}
 8008896:	b085      	sub	sp, #20
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	68fa      	ldr	r2, [r7, #12]
 80088aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80088ae:	f023 0303 	bic.w	r3, r3, #3
 80088b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	68fa      	ldr	r2, [r7, #12]
 80088be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088c2:	f023 0302 	bic.w	r3, r3, #2
 80088c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80088c8:	2300      	movs	r3, #0
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3714      	adds	r7, #20
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr

080088d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80088d6:	b480      	push	{r7}
 80088d8:	b085      	sub	sp, #20
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80088f0:	f023 0303 	bic.w	r3, r3, #3
 80088f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008904:	f043 0302 	orr.w	r3, r3, #2
 8008908:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800890a:	2300      	movs	r3, #0
}
 800890c:	4618      	mov	r0, r3
 800890e:	3714      	adds	r7, #20
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	695b      	ldr	r3, [r3, #20]
 8008924:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	4013      	ands	r3, r2
 800892e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008930:	68fb      	ldr	r3, [r7, #12]
}
 8008932:	4618      	mov	r0, r3
 8008934:	3714      	adds	r7, #20
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr

0800893e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800893e:	b480      	push	{r7}
 8008940:	b085      	sub	sp, #20
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	68ba      	ldr	r2, [r7, #8]
 800895e:	4013      	ands	r3, r2
 8008960:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	0c1b      	lsrs	r3, r3, #16
}
 8008966:	4618      	mov	r0, r3
 8008968:	3714      	adds	r7, #20
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr

08008972 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008972:	b480      	push	{r7}
 8008974:	b085      	sub	sp, #20
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008984:	699b      	ldr	r3, [r3, #24]
 8008986:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800898e:	69db      	ldr	r3, [r3, #28]
 8008990:	68ba      	ldr	r2, [r7, #8]
 8008992:	4013      	ands	r3, r2
 8008994:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	b29b      	uxth	r3, r3
}
 800899a:	4618      	mov	r0, r3
 800899c:	3714      	adds	r7, #20
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr

080089a6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089a6:	b480      	push	{r7}
 80089a8:	b085      	sub	sp, #20
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	6078      	str	r0, [r7, #4]
 80089ae:	460b      	mov	r3, r1
 80089b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80089b6:	78fb      	ldrb	r3, [r7, #3]
 80089b8:	015a      	lsls	r2, r3, #5
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	4413      	add	r3, r2
 80089be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089cc:	695b      	ldr	r3, [r3, #20]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	4013      	ands	r3, r2
 80089d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089d4:	68bb      	ldr	r3, [r7, #8]
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3714      	adds	r7, #20
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr

080089e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089e2:	b480      	push	{r7}
 80089e4:	b087      	sub	sp, #28
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
 80089ea:	460b      	mov	r3, r1
 80089ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089f8:	691b      	ldr	r3, [r3, #16]
 80089fa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a04:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008a06:	78fb      	ldrb	r3, [r7, #3]
 8008a08:	f003 030f 	and.w	r3, r3, #15
 8008a0c:	68fa      	ldr	r2, [r7, #12]
 8008a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a12:	01db      	lsls	r3, r3, #7
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	693a      	ldr	r2, [r7, #16]
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008a1c:	78fb      	ldrb	r3, [r7, #3]
 8008a1e:	015a      	lsls	r2, r3, #5
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	4413      	add	r3, r2
 8008a24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	693a      	ldr	r2, [r7, #16]
 8008a2c:	4013      	ands	r3, r2
 8008a2e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a30:	68bb      	ldr	r3, [r7, #8]
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	371c      	adds	r7, #28
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a3e:	b480      	push	{r7}
 8008a40:	b083      	sub	sp, #12
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	695b      	ldr	r3, [r3, #20]
 8008a4a:	f003 0301 	and.w	r3, r3, #1
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	370c      	adds	r7, #12
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr

08008a5a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a5a:	b480      	push	{r7}
 8008a5c:	b085      	sub	sp, #20
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68fa      	ldr	r2, [r7, #12]
 8008a70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a74:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008a78:	f023 0307 	bic.w	r3, r3, #7
 8008a7c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	68fa      	ldr	r2, [r7, #12]
 8008a88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a90:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a92:	2300      	movs	r3, #0
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3714      	adds	r7, #20
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9e:	4770      	bx	lr

08008aa0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b087      	sub	sp, #28
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	60f8      	str	r0, [r7, #12]
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	607a      	str	r2, [r7, #4]
 8008aac:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	333c      	adds	r3, #60	@ 0x3c
 8008ab6:	3304      	adds	r3, #4
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	4a26      	ldr	r2, [pc, #152]	@ (8008b58 <USB_EP0_OutStart+0xb8>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d90a      	bls.n	8008ada <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ad0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ad4:	d101      	bne.n	8008ada <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	e037      	b.n	8008b4a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ae0:	461a      	mov	r2, r3
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aec:	691b      	ldr	r3, [r3, #16]
 8008aee:	697a      	ldr	r2, [r7, #20]
 8008af0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008af4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008af8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b00:	691b      	ldr	r3, [r3, #16]
 8008b02:	697a      	ldr	r2, [r7, #20]
 8008b04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b08:	f043 0318 	orr.w	r3, r3, #24
 8008b0c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	697a      	ldr	r2, [r7, #20]
 8008b18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b1c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008b20:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008b22:	7afb      	ldrb	r3, [r7, #11]
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d10f      	bne.n	8008b48 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b2e:	461a      	mov	r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	697a      	ldr	r2, [r7, #20]
 8008b3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b42:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008b46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	371c      	adds	r7, #28
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	4f54300a 	.word	0x4f54300a

08008b5c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b085      	sub	sp, #20
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b64:	2300      	movs	r3, #0
 8008b66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b74:	d901      	bls.n	8008b7a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e022      	b.n	8008bc0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	daf2      	bge.n	8008b68 <USB_CoreReset+0xc>

  count = 10U;
 8008b82:	230a      	movs	r3, #10
 8008b84:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008b86:	e002      	b.n	8008b8e <USB_CoreReset+0x32>
  {
    count--;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d1f9      	bne.n	8008b88 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	691b      	ldr	r3, [r3, #16]
 8008b98:	f043 0201 	orr.w	r2, r3, #1
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	3301      	adds	r3, #1
 8008ba4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008bac:	d901      	bls.n	8008bb2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008bae:	2303      	movs	r3, #3
 8008bb0:	e006      	b.n	8008bc0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	691b      	ldr	r3, [r3, #16]
 8008bb6:	f003 0301 	and.w	r3, r3, #1
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d0f0      	beq.n	8008ba0 <USB_CoreReset+0x44>

  return HAL_OK;
 8008bbe:	2300      	movs	r3, #0
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3714      	adds	r7, #20
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 8008bd8:	f643 4050 	movw	r0, #15440	@ 0x3c50
 8008bdc:	f002 fb32 	bl	800b244 <USBD_static_malloc>
 8008be0:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d109      	bne.n	8008bfc <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	32b0      	adds	r2, #176	@ 0xb0
 8008bf2:	2100      	movs	r1, #0
 8008bf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	e07e      	b.n	8008cfa <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	32b0      	adds	r2, #176	@ 0xb0
 8008c06:	68f9      	ldr	r1, [r7, #12]
 8008c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	32b0      	adds	r2, #176	@ 0xb0
 8008c16:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	7c1b      	ldrb	r3, [r3, #16]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d10e      	bne.n	8008c46 <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 8008c28:	4b36      	ldr	r3, [pc, #216]	@ (8008d04 <USBD_AUDIO_Init+0x138>)
 8008c2a:	781b      	ldrb	r3, [r3, #0]
 8008c2c:	f003 020f 	and.w	r2, r3, #15
 8008c30:	6879      	ldr	r1, [r7, #4]
 8008c32:	4613      	mov	r3, r2
 8008c34:	009b      	lsls	r3, r3, #2
 8008c36:	4413      	add	r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	440b      	add	r3, r1
 8008c3c:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8008c40:	2201      	movs	r2, #1
 8008c42:	601a      	str	r2, [r3, #0]
 8008c44:	e00d      	b.n	8008c62 <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 8008c46:	4b2f      	ldr	r3, [pc, #188]	@ (8008d04 <USBD_AUDIO_Init+0x138>)
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	f003 020f 	and.w	r2, r3, #15
 8008c4e:	6879      	ldr	r1, [r7, #4]
 8008c50:	4613      	mov	r3, r2
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4413      	add	r3, r2
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	440b      	add	r3, r1
 8008c5a:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8008c5e:	2201      	movs	r2, #1
 8008c60:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 8008c62:	4b28      	ldr	r3, [pc, #160]	@ (8008d04 <USBD_AUDIO_Init+0x138>)
 8008c64:	7819      	ldrb	r1, [r3, #0]
 8008c66:	23c0      	movs	r3, #192	@ 0xc0
 8008c68:	2201      	movs	r2, #1
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f002 f9c7 	bl	800affe <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8008c70:	4b24      	ldr	r3, [pc, #144]	@ (8008d04 <USBD_AUDIO_Init+0x138>)
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	f003 020f 	and.w	r2, r3, #15
 8008c78:	6879      	ldr	r1, [r7, #4]
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4413      	add	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	440b      	add	r3, r1
 8008c84:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008c88:	2201      	movs	r2, #1
 8008c8a:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008c98:	2203      	movs	r2, #3
 8008c9a:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	33b0      	adds	r3, #176	@ 0xb0
 8008ccc:	009b      	lsls	r3, r3, #2
 8008cce:	4413      	add	r3, r2
 8008cd0:	685b      	ldr	r3, [r3, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	2146      	movs	r1, #70	@ 0x46
 8008cd8:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 8008cdc:	4798      	blx	r3
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d001      	beq.n	8008ce8 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 8008ce4:	2303      	movs	r3, #3
 8008ce6:	e008      	b.n	8008cfa <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 8008ce8:	4b06      	ldr	r3, [pc, #24]	@ (8008d04 <USBD_AUDIO_Init+0x138>)
 8008cea:	7819      	ldrb	r1, [r3, #0]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	1d1a      	adds	r2, r3, #4
 8008cf0:	23c0      	movs	r3, #192	@ 0xc0
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f002 fa72 	bl	800b1dc <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	200000fa 	.word	0x200000fa

08008d08 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b082      	sub	sp, #8
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	460b      	mov	r3, r1
 8008d12:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 8008d14:	4b28      	ldr	r3, [pc, #160]	@ (8008db8 <USBD_AUDIO_DeInit+0xb0>)
 8008d16:	781b      	ldrb	r3, [r3, #0]
 8008d18:	4619      	mov	r1, r3
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f002 f995 	bl	800b04a <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 8008d20:	4b25      	ldr	r3, [pc, #148]	@ (8008db8 <USBD_AUDIO_DeInit+0xb0>)
 8008d22:	781b      	ldrb	r3, [r3, #0]
 8008d24:	f003 020f 	and.w	r2, r3, #15
 8008d28:	6879      	ldr	r1, [r7, #4]
 8008d2a:	4613      	mov	r3, r2
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	4413      	add	r3, r2
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	440b      	add	r3, r1
 8008d34:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008d38:	2200      	movs	r2, #0
 8008d3a:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 8008d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8008db8 <USBD_AUDIO_DeInit+0xb0>)
 8008d3e:	781b      	ldrb	r3, [r3, #0]
 8008d40:	f003 020f 	and.w	r2, r3, #15
 8008d44:	6879      	ldr	r1, [r7, #4]
 8008d46:	4613      	mov	r3, r2
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	4413      	add	r3, r2
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	440b      	add	r3, r1
 8008d50:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8008d54:	2200      	movs	r2, #0
 8008d56:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	32b0      	adds	r2, #176	@ 0xb0
 8008d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d020      	beq.n	8008dac <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	33b0      	adds	r3, #176	@ 0xb0
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	4413      	add	r3, r2
 8008d78:	685b      	ldr	r3, [r3, #4]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	2000      	movs	r0, #0
 8008d7e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	32b0      	adds	r2, #176	@ 0xb0
 8008d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f002 fa66 	bl	800b260 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	32b0      	adds	r2, #176	@ 0xb0
 8008d9e:	2100      	movs	r1, #0
 8008da0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008dac:	2300      	movs	r3, #0
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3708      	adds	r7, #8
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	bf00      	nop
 8008db8:	200000fa 	.word	0x200000fa

08008dbc <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b086      	sub	sp, #24
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	32b0      	adds	r2, #176	@ 0xb0
 8008dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ddc:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d101      	bne.n	8008de8 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8008de4:	2303      	movs	r3, #3
 8008de6:	e0c1      	b.n	8008f6c <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d01a      	beq.n	8008e2a <USBD_AUDIO_Setup+0x6e>
 8008df4:	2b20      	cmp	r3, #32
 8008df6:	f040 80b1 	bne.w	8008f5c <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	785b      	ldrb	r3, [r3, #1]
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d006      	beq.n	8008e10 <USBD_AUDIO_Setup+0x54>
 8008e02:	2b81      	cmp	r3, #129	@ 0x81
 8008e04:	d109      	bne.n	8008e1a <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 8008e06:	6839      	ldr	r1, [r7, #0]
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 f9f5 	bl	80091f8 <AUDIO_REQ_GetCurrent>
          break;
 8008e0e:	e00b      	b.n	8008e28 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 8008e10:	6839      	ldr	r1, [r7, #0]
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 fa1c 	bl	8009250 <AUDIO_REQ_SetCurrent>
          break;
 8008e18:	e006      	b.n	8008e28 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 8008e1a:	6839      	ldr	r1, [r7, #0]
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f001 fc9a 	bl	800a756 <USBD_CtlError>
          ret = USBD_FAIL;
 8008e22:	2303      	movs	r3, #3
 8008e24:	75fb      	strb	r3, [r7, #23]
          break;
 8008e26:	bf00      	nop
      }
      break;
 8008e28:	e09f      	b.n	8008f6a <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	785b      	ldrb	r3, [r3, #1]
 8008e2e:	2b0b      	cmp	r3, #11
 8008e30:	f200 8089 	bhi.w	8008f46 <USBD_AUDIO_Setup+0x18a>
 8008e34:	a201      	add	r2, pc, #4	@ (adr r2, 8008e3c <USBD_AUDIO_Setup+0x80>)
 8008e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e3a:	bf00      	nop
 8008e3c:	08008e6d 	.word	0x08008e6d
 8008e40:	08008f55 	.word	0x08008f55
 8008e44:	08008f47 	.word	0x08008f47
 8008e48:	08008f47 	.word	0x08008f47
 8008e4c:	08008f47 	.word	0x08008f47
 8008e50:	08008f47 	.word	0x08008f47
 8008e54:	08008e97 	.word	0x08008e97
 8008e58:	08008f47 	.word	0x08008f47
 8008e5c:	08008f47 	.word	0x08008f47
 8008e60:	08008f47 	.word	0x08008f47
 8008e64:	08008edf 	.word	0x08008edf
 8008e68:	08008f07 	.word	0x08008f07
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	2b03      	cmp	r3, #3
 8008e76:	d107      	bne.n	8008e88 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008e78:	f107 0308 	add.w	r3, r7, #8
 8008e7c:	2202      	movs	r2, #2
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f001 fce5 	bl	800a850 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008e86:	e068      	b.n	8008f5a <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008e88:	6839      	ldr	r1, [r7, #0]
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f001 fc63 	bl	800a756 <USBD_CtlError>
            ret = USBD_FAIL;
 8008e90:	2303      	movs	r3, #3
 8008e92:	75fb      	strb	r3, [r7, #23]
          break;
 8008e94:	e061      	b.n	8008f5a <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	885b      	ldrh	r3, [r3, #2]
 8008e9a:	0a1b      	lsrs	r3, r3, #8
 8008e9c:	b29b      	uxth	r3, r3
 8008e9e:	2b21      	cmp	r3, #33	@ 0x21
 8008ea0:	d15a      	bne.n	8008f58 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f000 fa3f 	bl	800932c <USBD_AUDIO_GetAudioHeaderDesc>
 8008eae:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d00c      	beq.n	8008ed0 <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	88db      	ldrh	r3, [r3, #6]
 8008eba:	2b09      	cmp	r3, #9
 8008ebc:	bf28      	it	cs
 8008ebe:	2309      	movcs	r3, #9
 8008ec0:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ec2:	897b      	ldrh	r3, [r7, #10]
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	68f9      	ldr	r1, [r7, #12]
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f001 fcc1 	bl	800a850 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 8008ece:	e043      	b.n	8008f58 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 8008ed0:	6839      	ldr	r1, [r7, #0]
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f001 fc3f 	bl	800a756 <USBD_CtlError>
              ret = USBD_FAIL;
 8008ed8:	2303      	movs	r3, #3
 8008eda:	75fb      	strb	r3, [r7, #23]
          break;
 8008edc:	e03c      	b.n	8008f58 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	2b03      	cmp	r3, #3
 8008ee8:	d106      	bne.n	8008ef8 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	2201      	movs	r2, #1
 8008eee:	4619      	mov	r1, r3
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f001 fcad 	bl	800a850 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008ef6:	e030      	b.n	8008f5a <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008ef8:	6839      	ldr	r1, [r7, #0]
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f001 fc2b 	bl	800a756 <USBD_CtlError>
            ret = USBD_FAIL;
 8008f00:	2303      	movs	r3, #3
 8008f02:	75fb      	strb	r3, [r7, #23]
          break;
 8008f04:	e029      	b.n	8008f5a <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	2b03      	cmp	r3, #3
 8008f10:	d112      	bne.n	8008f38 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	885b      	ldrh	r3, [r3, #2]
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d806      	bhi.n	8008f2a <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	885b      	ldrh	r3, [r3, #2]
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	461a      	mov	r2, r3
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008f28:	e017      	b.n	8008f5a <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 8008f2a:	6839      	ldr	r1, [r7, #0]
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f001 fc12 	bl	800a756 <USBD_CtlError>
              ret = USBD_FAIL;
 8008f32:	2303      	movs	r3, #3
 8008f34:	75fb      	strb	r3, [r7, #23]
          break;
 8008f36:	e010      	b.n	8008f5a <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008f38:	6839      	ldr	r1, [r7, #0]
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f001 fc0b 	bl	800a756 <USBD_CtlError>
            ret = USBD_FAIL;
 8008f40:	2303      	movs	r3, #3
 8008f42:	75fb      	strb	r3, [r7, #23]
          break;
 8008f44:	e009      	b.n	8008f5a <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008f46:	6839      	ldr	r1, [r7, #0]
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f001 fc04 	bl	800a756 <USBD_CtlError>
          ret = USBD_FAIL;
 8008f4e:	2303      	movs	r3, #3
 8008f50:	75fb      	strb	r3, [r7, #23]
          break;
 8008f52:	e002      	b.n	8008f5a <USBD_AUDIO_Setup+0x19e>
          break;
 8008f54:	bf00      	nop
 8008f56:	e008      	b.n	8008f6a <USBD_AUDIO_Setup+0x1ae>
          break;
 8008f58:	bf00      	nop
      }
      break;
 8008f5a:	e006      	b.n	8008f6a <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 8008f5c:	6839      	ldr	r1, [r7, #0]
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f001 fbf9 	bl	800a756 <USBD_CtlError>
      ret = USBD_FAIL;
 8008f64:	2303      	movs	r3, #3
 8008f66:	75fb      	strb	r3, [r7, #23]
      break;
 8008f68:	bf00      	nop
  }

  return (uint8_t)ret;
 8008f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3718      	adds	r7, #24
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}

08008f74 <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b083      	sub	sp, #12
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	226d      	movs	r2, #109	@ 0x6d
 8008f80:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 8008f82:	4b03      	ldr	r3, [pc, #12]	@ (8008f90 <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	370c      	adds	r7, #12
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8e:	4770      	bx	lr
 8008f90:	20000080 	.word	0x20000080

08008f94 <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 8008fa0:	2300      	movs	r3, #0
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	370c      	adds	r7, #12
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fac:	4770      	bx	lr

08008fae <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b084      	sub	sp, #16
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	32b0      	adds	r2, #176	@ 0xb0
 8008fc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fc4:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d101      	bne.n	8008fd0 <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008fcc:	2303      	movs	r3, #3
 8008fce:	e02a      	b.n	8009026 <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008fd6:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d122      	bne.n	8009024 <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8008fe4:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 8008fe8:	2b02      	cmp	r3, #2
 8008fea:	d11b      	bne.n	8009024 <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	33b0      	adds	r3, #176	@ 0xb0
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	691b      	ldr	r3, [r3, #16]
 8008ffe:	68fa      	ldr	r2, [r7, #12]
 8009000:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8009004:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 8009008:	4610      	mov	r0, r2
 800900a:	4798      	blx	r3
      haudio->control.cmd = 0U;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009012:	2200      	movs	r2, #0
 8009014:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800901e:	2200      	movs	r2, #0
 8009020:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 8009024:	2300      	movs	r3, #0
}
 8009026:	4618      	mov	r0, r3
 8009028:	3710      	adds	r7, #16
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}

0800902e <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800902e:	b480      	push	{r7}
 8009030:	b083      	sub	sp, #12
 8009032:	af00      	add	r7, sp, #0
 8009034:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 8009036:	2300      	movs	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	370c      	adds	r7, #12
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr

08009044 <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 8009044:	b480      	push	{r7}
 8009046:	b083      	sub	sp, #12
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 800904c:	2300      	movs	r3, #0
}
 800904e:	4618      	mov	r0, r3
 8009050:	370c      	adds	r7, #12
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr

0800905a <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800905a:	b480      	push	{r7}
 800905c:	b083      	sub	sp, #12
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
 8009062:	460b      	mov	r3, r1
 8009064:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 8009066:	2300      	movs	r3, #0
}
 8009068:	4618      	mov	r0, r3
 800906a:	370c      	adds	r7, #12
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	460b      	mov	r3, r1
 800907e:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	32b0      	adds	r2, #176	@ 0xb0
 800908a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d101      	bne.n	8009096 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009092:	2303      	movs	r3, #3
 8009094:	e016      	b.n	80090c4 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	32b0      	adds	r2, #176	@ 0xb0
 80090a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090a4:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80090ac:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80090b0:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	4413      	add	r3, r2
 80090b6:	1d1a      	adds	r2, r3, #4
 80090b8:	78f9      	ldrb	r1, [r7, #3]
 80090ba:	23c0      	movs	r3, #192	@ 0xc0
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f002 f88d 	bl	800b1dc <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 80090c2:	2300      	movs	r3, #0
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3710      	adds	r7, #16
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b084      	sub	sp, #16
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	460b      	mov	r3, r1
 80090d6:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	32b0      	adds	r2, #176	@ 0xb0
 80090e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090e6:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d101      	bne.n	80090f2 <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80090ee:	2303      	movs	r3, #3
 80090f0:	e07c      	b.n	80091ec <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 80090f2:	4b40      	ldr	r3, [pc, #256]	@ (80091f4 <USBD_AUDIO_DataOut+0x128>)
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	78fa      	ldrb	r2, [r7, #3]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d176      	bne.n	80091ea <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 80090fc:	78fb      	ldrb	r3, [r7, #3]
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f002 f88c 	bl	800b21e <USBD_LL_GetRxDataSize>
 8009106:	4603      	mov	r3, r0
 8009108:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	33b0      	adds	r3, #176	@ 0xb0
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	4413      	add	r3, r2
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	695b      	ldr	r3, [r3, #20]
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8009122:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 8009126:	4611      	mov	r1, r2
 8009128:	68fa      	ldr	r2, [r7, #12]
 800912a:	440a      	add	r2, r1
 800912c:	1d10      	adds	r0, r2, #4
 800912e:	8979      	ldrh	r1, [r7, #10]
 8009130:	2201      	movs	r2, #1
 8009132:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800913a:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 800913e:	897b      	ldrh	r3, [r7, #10]
 8009140:	4413      	add	r3, r2
 8009142:	b29a      	uxth	r2, r3
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800914a:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009154:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009158:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 800915c:	d321      	bcc.n	80091a2 <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009164:	2200      	movs	r2, #0
 8009166:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009170:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 8009174:	2b03      	cmp	r3, #3
 8009176:	d114      	bne.n	80091a2 <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	33b0      	adds	r3, #176	@ 0xb0
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	4413      	add	r3, r2
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	68fa      	ldr	r2, [r7, #12]
 800918c:	1d10      	adds	r0, r2, #4
 800918e:	2201      	movs	r2, #1
 8009190:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 8009194:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800919c:	2200      	movs	r2, #0
 800919e:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80091a8:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d10d      	bne.n	80091cc <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80091b6:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80091ba:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 80091be:	d105      	bne.n	80091cc <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 80091cc:	4b09      	ldr	r3, [pc, #36]	@ (80091f4 <USBD_AUDIO_DataOut+0x128>)
 80091ce:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80091d6:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80091da:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	4413      	add	r3, r2
 80091e0:	1d1a      	adds	r2, r3, #4
 80091e2:	23c0      	movs	r3, #192	@ 0xc0
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f001 fff9 	bl	800b1dc <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 80091ea:	2300      	movs	r3, #0
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3710      	adds	r7, #16
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	200000fa 	.word	0x200000fa

080091f8 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	32b0      	adds	r2, #176	@ 0xb0
 800920c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009210:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d017      	beq.n	8009248 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 800921e:	330b      	adds	r3, #11
 8009220:	2240      	movs	r2, #64	@ 0x40
 8009222:	2100      	movs	r1, #0
 8009224:	4618      	mov	r0, r3
 8009226:	f002 f851 	bl	800b2cc <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8009230:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 8009232:	683a      	ldr	r2, [r7, #0]
 8009234:	88d2      	ldrh	r2, [r2, #6]
 8009236:	2a40      	cmp	r2, #64	@ 0x40
 8009238:	bf28      	it	cs
 800923a:	2240      	movcs	r2, #64	@ 0x40
 800923c:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800923e:	4619      	mov	r1, r3
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f001 fb05 	bl	800a850 <USBD_CtlSendData>
 8009246:	e000      	b.n	800924a <AUDIO_REQ_GetCurrent+0x52>
    return;
 8009248:	bf00      	nop
}
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	32b0      	adds	r2, #176	@ 0xb0
 8009264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009268:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d02f      	beq.n	80092d0 <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	88db      	ldrh	r3, [r3, #6]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d02c      	beq.n	80092d2 <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800927e:	2201      	movs	r2, #1
 8009280:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	88db      	ldrh	r3, [r3, #6]
 8009288:	2b3f      	cmp	r3, #63	@ 0x3f
 800928a:	d803      	bhi.n	8009294 <AUDIO_REQ_SetCurrent+0x44>
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	88db      	ldrh	r3, [r3, #6]
 8009290:	b2da      	uxtb	r2, r3
 8009292:	e000      	b.n	8009296 <AUDIO_REQ_SetCurrent+0x46>
 8009294:	2240      	movs	r2, #64	@ 0x40
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800929c:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	889b      	ldrh	r3, [r3, #4]
 80092a4:	0a1b      	lsrs	r3, r3, #8
 80092a6:	b29b      	uxth	r3, r3
 80092a8:	b2da      	uxtb	r2, r3
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80092b0:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 80092ba:	330b      	adds	r3, #11
 80092bc:	68fa      	ldr	r2, [r7, #12]
 80092be:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 80092c2:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 80092c6:	4619      	mov	r1, r3
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f001 faf0 	bl	800a8ae <USBD_CtlPrepareRx>
 80092ce:	e000      	b.n	80092d2 <AUDIO_REQ_SetCurrent+0x82>
    return;
 80092d0:	bf00      	nop
  }
}
 80092d2:	3710      	adds	r7, #16
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	220a      	movs	r2, #10
 80092e4:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 80092e6:	4b03      	ldr	r3, [pc, #12]	@ (80092f4 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	370c      	adds	r7, #12
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr
 80092f4:	200000f0 	.word	0x200000f0

080092f8 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d101      	bne.n	800930c <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009308:	2303      	movs	r3, #3
 800930a:	e009      	b.n	8009320 <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009312:	687a      	ldr	r2, [r7, #4]
 8009314:	33b0      	adds	r3, #176	@ 0xb0
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	4413      	add	r3, r2
 800931a:	683a      	ldr	r2, [r7, #0]
 800931c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800931e:	2300      	movs	r3, #0
}
 8009320:	4618      	mov	r0, r3
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr

0800932c <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b086      	sub	sp, #24
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 800933c:	2300      	movs	r3, #0
 800933e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	885b      	ldrh	r3, [r3, #2]
 8009344:	b29b      	uxth	r3, r3
 8009346:	68fa      	ldr	r2, [r7, #12]
 8009348:	7812      	ldrb	r2, [r2, #0]
 800934a:	4293      	cmp	r3, r2
 800934c:	d91b      	bls.n	8009386 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009354:	e011      	b.n	800937a <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009356:	f107 030a 	add.w	r3, r7, #10
 800935a:	4619      	mov	r1, r3
 800935c:	6978      	ldr	r0, [r7, #20]
 800935e:	f000 fbf9 	bl	8009b54 <USBD_GetNextDesc>
 8009362:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	785b      	ldrb	r3, [r3, #1]
 8009368:	2b24      	cmp	r3, #36	@ 0x24
 800936a:	d106      	bne.n	800937a <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8009370:	2b01      	cmp	r3, #1
 8009372:	d102      	bne.n	800937a <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	613b      	str	r3, [r7, #16]
        break;
 8009378:	e005      	b.n	8009386 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	885b      	ldrh	r3, [r3, #2]
 800937e:	b29a      	uxth	r2, r3
 8009380:	897b      	ldrh	r3, [r7, #10]
 8009382:	429a      	cmp	r2, r3
 8009384:	d8e7      	bhi.n	8009356 <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 8009386:	693b      	ldr	r3, [r7, #16]
}
 8009388:	4618      	mov	r0, r3
 800938a:	3718      	adds	r7, #24
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b086      	sub	sp, #24
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	4613      	mov	r3, r2
 800939c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d101      	bne.n	80093a8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80093a4:	2303      	movs	r3, #3
 80093a6:	e01f      	b.n	80093e8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2200      	movs	r2, #0
 80093ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	2200      	movs	r2, #0
 80093b4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	2200      	movs	r2, #0
 80093bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d003      	beq.n	80093ce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	68ba      	ldr	r2, [r7, #8]
 80093ca:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2201      	movs	r2, #1
 80093d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	79fa      	ldrb	r2, [r7, #7]
 80093da:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80093dc:	68f8      	ldr	r0, [r7, #12]
 80093de:	f001 fda7 	bl	800af30 <USBD_LL_Init>
 80093e2:	4603      	mov	r3, r0
 80093e4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80093e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3718      	adds	r7, #24
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80093fa:	2300      	movs	r3, #0
 80093fc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d101      	bne.n	8009408 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009404:	2303      	movs	r3, #3
 8009406:	e025      	b.n	8009454 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	683a      	ldr	r2, [r7, #0]
 800940c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	32ae      	adds	r2, #174	@ 0xae
 800941a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800941e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009420:	2b00      	cmp	r3, #0
 8009422:	d00f      	beq.n	8009444 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	32ae      	adds	r2, #174	@ 0xae
 800942e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009434:	f107 020e 	add.w	r2, r7, #14
 8009438:	4610      	mov	r0, r2
 800943a:	4798      	blx	r3
 800943c:	4602      	mov	r2, r0
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800944a:	1c5a      	adds	r2, r3, #1
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009452:	2300      	movs	r3, #0
}
 8009454:	4618      	mov	r0, r3
 8009456:	3710      	adds	r7, #16
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b082      	sub	sp, #8
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f001 fdaf 	bl	800afc8 <USBD_LL_Start>
 800946a:	4603      	mov	r3, r0
}
 800946c:	4618      	mov	r0, r3
 800946e:	3708      	adds	r7, #8
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009474:	b480      	push	{r7}
 8009476:	b083      	sub	sp, #12
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800947c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800947e:	4618      	mov	r0, r3
 8009480:	370c      	adds	r7, #12
 8009482:	46bd      	mov	sp, r7
 8009484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009488:	4770      	bx	lr

0800948a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800948a:	b580      	push	{r7, lr}
 800948c:	b084      	sub	sp, #16
 800948e:	af00      	add	r7, sp, #0
 8009490:	6078      	str	r0, [r7, #4]
 8009492:	460b      	mov	r3, r1
 8009494:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009496:	2300      	movs	r3, #0
 8009498:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d009      	beq.n	80094b8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	78fa      	ldrb	r2, [r7, #3]
 80094ae:	4611      	mov	r1, r2
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	4798      	blx	r3
 80094b4:	4603      	mov	r3, r0
 80094b6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80094b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3710      	adds	r7, #16
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}

080094c2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80094c2:	b580      	push	{r7, lr}
 80094c4:	b084      	sub	sp, #16
 80094c6:	af00      	add	r7, sp, #0
 80094c8:	6078      	str	r0, [r7, #4]
 80094ca:	460b      	mov	r3, r1
 80094cc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80094ce:	2300      	movs	r3, #0
 80094d0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	78fa      	ldrb	r2, [r7, #3]
 80094dc:	4611      	mov	r1, r2
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	4798      	blx	r3
 80094e2:	4603      	mov	r3, r0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d001      	beq.n	80094ec <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80094e8:	2303      	movs	r3, #3
 80094ea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80094ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80094f6:	b580      	push	{r7, lr}
 80094f8:	b084      	sub	sp, #16
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
 80094fe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009506:	6839      	ldr	r1, [r7, #0]
 8009508:	4618      	mov	r0, r3
 800950a:	f001 f8ea 	bl	800a6e2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2201      	movs	r2, #1
 8009512:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800951c:	461a      	mov	r2, r3
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800952a:	f003 031f 	and.w	r3, r3, #31
 800952e:	2b02      	cmp	r3, #2
 8009530:	d01a      	beq.n	8009568 <USBD_LL_SetupStage+0x72>
 8009532:	2b02      	cmp	r3, #2
 8009534:	d822      	bhi.n	800957c <USBD_LL_SetupStage+0x86>
 8009536:	2b00      	cmp	r3, #0
 8009538:	d002      	beq.n	8009540 <USBD_LL_SetupStage+0x4a>
 800953a:	2b01      	cmp	r3, #1
 800953c:	d00a      	beq.n	8009554 <USBD_LL_SetupStage+0x5e>
 800953e:	e01d      	b.n	800957c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009546:	4619      	mov	r1, r3
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 fb3f 	bl	8009bcc <USBD_StdDevReq>
 800954e:	4603      	mov	r3, r0
 8009550:	73fb      	strb	r3, [r7, #15]
      break;
 8009552:	e020      	b.n	8009596 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800955a:	4619      	mov	r1, r3
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f000 fba7 	bl	8009cb0 <USBD_StdItfReq>
 8009562:	4603      	mov	r3, r0
 8009564:	73fb      	strb	r3, [r7, #15]
      break;
 8009566:	e016      	b.n	8009596 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800956e:	4619      	mov	r1, r3
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 fc09 	bl	8009d88 <USBD_StdEPReq>
 8009576:	4603      	mov	r3, r0
 8009578:	73fb      	strb	r3, [r7, #15]
      break;
 800957a:	e00c      	b.n	8009596 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009582:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009586:	b2db      	uxtb	r3, r3
 8009588:	4619      	mov	r1, r3
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f001 fd7c 	bl	800b088 <USBD_LL_StallEP>
 8009590:	4603      	mov	r3, r0
 8009592:	73fb      	strb	r3, [r7, #15]
      break;
 8009594:	bf00      	nop
  }

  return ret;
 8009596:	7bfb      	ldrb	r3, [r7, #15]
}
 8009598:	4618      	mov	r0, r3
 800959a:	3710      	adds	r7, #16
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b086      	sub	sp, #24
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	460b      	mov	r3, r1
 80095aa:	607a      	str	r2, [r7, #4]
 80095ac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80095ae:	2300      	movs	r3, #0
 80095b0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80095b2:	7afb      	ldrb	r3, [r7, #11]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d177      	bne.n	80096a8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80095be:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80095c6:	2b03      	cmp	r3, #3
 80095c8:	f040 80a1 	bne.w	800970e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	693a      	ldr	r2, [r7, #16]
 80095d2:	8992      	ldrh	r2, [r2, #12]
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d91c      	bls.n	8009612 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	693a      	ldr	r2, [r7, #16]
 80095de:	8992      	ldrh	r2, [r2, #12]
 80095e0:	1a9a      	subs	r2, r3, r2
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	691b      	ldr	r3, [r3, #16]
 80095ea:	693a      	ldr	r2, [r7, #16]
 80095ec:	8992      	ldrh	r2, [r2, #12]
 80095ee:	441a      	add	r2, r3
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	6919      	ldr	r1, [r3, #16]
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	899b      	ldrh	r3, [r3, #12]
 80095fc:	461a      	mov	r2, r3
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	4293      	cmp	r3, r2
 8009604:	bf38      	it	cc
 8009606:	4613      	movcc	r3, r2
 8009608:	461a      	mov	r2, r3
 800960a:	68f8      	ldr	r0, [r7, #12]
 800960c:	f001 f970 	bl	800a8f0 <USBD_CtlContinueRx>
 8009610:	e07d      	b.n	800970e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009618:	f003 031f 	and.w	r3, r3, #31
 800961c:	2b02      	cmp	r3, #2
 800961e:	d014      	beq.n	800964a <USBD_LL_DataOutStage+0xaa>
 8009620:	2b02      	cmp	r3, #2
 8009622:	d81d      	bhi.n	8009660 <USBD_LL_DataOutStage+0xc0>
 8009624:	2b00      	cmp	r3, #0
 8009626:	d002      	beq.n	800962e <USBD_LL_DataOutStage+0x8e>
 8009628:	2b01      	cmp	r3, #1
 800962a:	d003      	beq.n	8009634 <USBD_LL_DataOutStage+0x94>
 800962c:	e018      	b.n	8009660 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800962e:	2300      	movs	r3, #0
 8009630:	75bb      	strb	r3, [r7, #22]
            break;
 8009632:	e018      	b.n	8009666 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800963a:	b2db      	uxtb	r3, r3
 800963c:	4619      	mov	r1, r3
 800963e:	68f8      	ldr	r0, [r7, #12]
 8009640:	f000 fa6e 	bl	8009b20 <USBD_CoreFindIF>
 8009644:	4603      	mov	r3, r0
 8009646:	75bb      	strb	r3, [r7, #22]
            break;
 8009648:	e00d      	b.n	8009666 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009650:	b2db      	uxtb	r3, r3
 8009652:	4619      	mov	r1, r3
 8009654:	68f8      	ldr	r0, [r7, #12]
 8009656:	f000 fa70 	bl	8009b3a <USBD_CoreFindEP>
 800965a:	4603      	mov	r3, r0
 800965c:	75bb      	strb	r3, [r7, #22]
            break;
 800965e:	e002      	b.n	8009666 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009660:	2300      	movs	r3, #0
 8009662:	75bb      	strb	r3, [r7, #22]
            break;
 8009664:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009666:	7dbb      	ldrb	r3, [r7, #22]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d119      	bne.n	80096a0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009672:	b2db      	uxtb	r3, r3
 8009674:	2b03      	cmp	r3, #3
 8009676:	d113      	bne.n	80096a0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009678:	7dba      	ldrb	r2, [r7, #22]
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	32ae      	adds	r2, #174	@ 0xae
 800967e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009682:	691b      	ldr	r3, [r3, #16]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d00b      	beq.n	80096a0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009688:	7dba      	ldrb	r2, [r7, #22]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009690:	7dba      	ldrb	r2, [r7, #22]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	32ae      	adds	r2, #174	@ 0xae
 8009696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800969a:	691b      	ldr	r3, [r3, #16]
 800969c:	68f8      	ldr	r0, [r7, #12]
 800969e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80096a0:	68f8      	ldr	r0, [r7, #12]
 80096a2:	f001 f936 	bl	800a912 <USBD_CtlSendStatus>
 80096a6:	e032      	b.n	800970e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80096a8:	7afb      	ldrb	r3, [r7, #11]
 80096aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	4619      	mov	r1, r3
 80096b2:	68f8      	ldr	r0, [r7, #12]
 80096b4:	f000 fa41 	bl	8009b3a <USBD_CoreFindEP>
 80096b8:	4603      	mov	r3, r0
 80096ba:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80096bc:	7dbb      	ldrb	r3, [r7, #22]
 80096be:	2bff      	cmp	r3, #255	@ 0xff
 80096c0:	d025      	beq.n	800970e <USBD_LL_DataOutStage+0x16e>
 80096c2:	7dbb      	ldrb	r3, [r7, #22]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d122      	bne.n	800970e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	2b03      	cmp	r3, #3
 80096d2:	d117      	bne.n	8009704 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80096d4:	7dba      	ldrb	r2, [r7, #22]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	32ae      	adds	r2, #174	@ 0xae
 80096da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096de:	699b      	ldr	r3, [r3, #24]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d00f      	beq.n	8009704 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80096e4:	7dba      	ldrb	r2, [r7, #22]
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80096ec:	7dba      	ldrb	r2, [r7, #22]
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	32ae      	adds	r2, #174	@ 0xae
 80096f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096f6:	699b      	ldr	r3, [r3, #24]
 80096f8:	7afa      	ldrb	r2, [r7, #11]
 80096fa:	4611      	mov	r1, r2
 80096fc:	68f8      	ldr	r0, [r7, #12]
 80096fe:	4798      	blx	r3
 8009700:	4603      	mov	r3, r0
 8009702:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009704:	7dfb      	ldrb	r3, [r7, #23]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d001      	beq.n	800970e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800970a:	7dfb      	ldrb	r3, [r7, #23]
 800970c:	e000      	b.n	8009710 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800970e:	2300      	movs	r3, #0
}
 8009710:	4618      	mov	r0, r3
 8009712:	3718      	adds	r7, #24
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b086      	sub	sp, #24
 800971c:	af00      	add	r7, sp, #0
 800971e:	60f8      	str	r0, [r7, #12]
 8009720:	460b      	mov	r3, r1
 8009722:	607a      	str	r2, [r7, #4]
 8009724:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009726:	7afb      	ldrb	r3, [r7, #11]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d178      	bne.n	800981e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	3314      	adds	r3, #20
 8009730:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009738:	2b02      	cmp	r3, #2
 800973a:	d163      	bne.n	8009804 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	693a      	ldr	r2, [r7, #16]
 8009742:	8992      	ldrh	r2, [r2, #12]
 8009744:	4293      	cmp	r3, r2
 8009746:	d91c      	bls.n	8009782 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009748:	693b      	ldr	r3, [r7, #16]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	693a      	ldr	r2, [r7, #16]
 800974e:	8992      	ldrh	r2, [r2, #12]
 8009750:	1a9a      	subs	r2, r3, r2
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	691b      	ldr	r3, [r3, #16]
 800975a:	693a      	ldr	r2, [r7, #16]
 800975c:	8992      	ldrh	r2, [r2, #12]
 800975e:	441a      	add	r2, r3
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	6919      	ldr	r1, [r3, #16]
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	461a      	mov	r2, r3
 800976e:	68f8      	ldr	r0, [r7, #12]
 8009770:	f001 f88c 	bl	800a88c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009774:	2300      	movs	r3, #0
 8009776:	2200      	movs	r2, #0
 8009778:	2100      	movs	r1, #0
 800977a:	68f8      	ldr	r0, [r7, #12]
 800977c:	f001 fd2e 	bl	800b1dc <USBD_LL_PrepareReceive>
 8009780:	e040      	b.n	8009804 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	899b      	ldrh	r3, [r3, #12]
 8009786:	461a      	mov	r2, r3
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	429a      	cmp	r2, r3
 800978e:	d11c      	bne.n	80097ca <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	693a      	ldr	r2, [r7, #16]
 8009796:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009798:	4293      	cmp	r3, r2
 800979a:	d316      	bcc.n	80097ca <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d20f      	bcs.n	80097ca <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80097aa:	2200      	movs	r2, #0
 80097ac:	2100      	movs	r1, #0
 80097ae:	68f8      	ldr	r0, [r7, #12]
 80097b0:	f001 f86c 	bl	800a88c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2200      	movs	r2, #0
 80097b8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80097bc:	2300      	movs	r3, #0
 80097be:	2200      	movs	r2, #0
 80097c0:	2100      	movs	r1, #0
 80097c2:	68f8      	ldr	r0, [r7, #12]
 80097c4:	f001 fd0a 	bl	800b1dc <USBD_LL_PrepareReceive>
 80097c8:	e01c      	b.n	8009804 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	2b03      	cmp	r3, #3
 80097d4:	d10f      	bne.n	80097f6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097dc:	68db      	ldr	r3, [r3, #12]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d009      	beq.n	80097f6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	2200      	movs	r2, #0
 80097e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097f0:	68db      	ldr	r3, [r3, #12]
 80097f2:	68f8      	ldr	r0, [r7, #12]
 80097f4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80097f6:	2180      	movs	r1, #128	@ 0x80
 80097f8:	68f8      	ldr	r0, [r7, #12]
 80097fa:	f001 fc45 	bl	800b088 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80097fe:	68f8      	ldr	r0, [r7, #12]
 8009800:	f001 f89a 	bl	800a938 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800980a:	2b00      	cmp	r3, #0
 800980c:	d03a      	beq.n	8009884 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800980e:	68f8      	ldr	r0, [r7, #12]
 8009810:	f7ff fe30 	bl	8009474 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2200      	movs	r2, #0
 8009818:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800981c:	e032      	b.n	8009884 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800981e:	7afb      	ldrb	r3, [r7, #11]
 8009820:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009824:	b2db      	uxtb	r3, r3
 8009826:	4619      	mov	r1, r3
 8009828:	68f8      	ldr	r0, [r7, #12]
 800982a:	f000 f986 	bl	8009b3a <USBD_CoreFindEP>
 800982e:	4603      	mov	r3, r0
 8009830:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009832:	7dfb      	ldrb	r3, [r7, #23]
 8009834:	2bff      	cmp	r3, #255	@ 0xff
 8009836:	d025      	beq.n	8009884 <USBD_LL_DataInStage+0x16c>
 8009838:	7dfb      	ldrb	r3, [r7, #23]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d122      	bne.n	8009884 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009844:	b2db      	uxtb	r3, r3
 8009846:	2b03      	cmp	r3, #3
 8009848:	d11c      	bne.n	8009884 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800984a:	7dfa      	ldrb	r2, [r7, #23]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	32ae      	adds	r2, #174	@ 0xae
 8009850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009854:	695b      	ldr	r3, [r3, #20]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d014      	beq.n	8009884 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800985a:	7dfa      	ldrb	r2, [r7, #23]
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009862:	7dfa      	ldrb	r2, [r7, #23]
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	32ae      	adds	r2, #174	@ 0xae
 8009868:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800986c:	695b      	ldr	r3, [r3, #20]
 800986e:	7afa      	ldrb	r2, [r7, #11]
 8009870:	4611      	mov	r1, r2
 8009872:	68f8      	ldr	r0, [r7, #12]
 8009874:	4798      	blx	r3
 8009876:	4603      	mov	r3, r0
 8009878:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800987a:	7dbb      	ldrb	r3, [r7, #22]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d001      	beq.n	8009884 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009880:	7dbb      	ldrb	r3, [r7, #22]
 8009882:	e000      	b.n	8009886 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009884:	2300      	movs	r3, #0
}
 8009886:	4618      	mov	r0, r3
 8009888:	3718      	adds	r7, #24
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}

0800988e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800988e:	b580      	push	{r7, lr}
 8009890:	b084      	sub	sp, #16
 8009892:	af00      	add	r7, sp, #0
 8009894:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009896:	2300      	movs	r3, #0
 8009898:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2201      	movs	r2, #1
 800989e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2200      	movs	r2, #0
 80098a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2200      	movs	r2, #0
 80098ae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2200      	movs	r2, #0
 80098b4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2200      	movs	r2, #0
 80098bc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d014      	beq.n	80098f4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d00e      	beq.n	80098f4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	6852      	ldr	r2, [r2, #4]
 80098e2:	b2d2      	uxtb	r2, r2
 80098e4:	4611      	mov	r1, r2
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	4798      	blx	r3
 80098ea:	4603      	mov	r3, r0
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d001      	beq.n	80098f4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80098f0:	2303      	movs	r3, #3
 80098f2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80098f4:	2340      	movs	r3, #64	@ 0x40
 80098f6:	2200      	movs	r2, #0
 80098f8:	2100      	movs	r1, #0
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f001 fb7f 	bl	800affe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2201      	movs	r2, #1
 8009904:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2240      	movs	r2, #64	@ 0x40
 800990c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009910:	2340      	movs	r3, #64	@ 0x40
 8009912:	2200      	movs	r2, #0
 8009914:	2180      	movs	r1, #128	@ 0x80
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f001 fb71 	bl	800affe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2240      	movs	r2, #64	@ 0x40
 8009928:	841a      	strh	r2, [r3, #32]

  return ret;
 800992a:	7bfb      	ldrb	r3, [r7, #15]
}
 800992c:	4618      	mov	r0, r3
 800992e:	3710      	adds	r7, #16
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}

08009934 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009934:	b480      	push	{r7}
 8009936:	b083      	sub	sp, #12
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
 800993c:	460b      	mov	r3, r1
 800993e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	78fa      	ldrb	r2, [r7, #3]
 8009944:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009946:	2300      	movs	r3, #0
}
 8009948:	4618      	mov	r0, r3
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009954:	b480      	push	{r7}
 8009956:	b083      	sub	sp, #12
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009962:	b2db      	uxtb	r3, r3
 8009964:	2b04      	cmp	r3, #4
 8009966:	d006      	beq.n	8009976 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800996e:	b2da      	uxtb	r2, r3
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2204      	movs	r2, #4
 800997a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800997e:	2300      	movs	r3, #0
}
 8009980:	4618      	mov	r0, r3
 8009982:	370c      	adds	r7, #12
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr

0800998c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800998c:	b480      	push	{r7}
 800998e:	b083      	sub	sp, #12
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800999a:	b2db      	uxtb	r3, r3
 800999c:	2b04      	cmp	r3, #4
 800999e:	d106      	bne.n	80099ae <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80099a6:	b2da      	uxtb	r2, r3
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80099ae:	2300      	movs	r3, #0
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	370c      	adds	r7, #12
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr

080099bc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b082      	sub	sp, #8
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099ca:	b2db      	uxtb	r3, r3
 80099cc:	2b03      	cmp	r3, #3
 80099ce:	d110      	bne.n	80099f2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d00b      	beq.n	80099f2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099e0:	69db      	ldr	r3, [r3, #28]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d005      	beq.n	80099f2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099ec:	69db      	ldr	r3, [r3, #28]
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80099f2:	2300      	movs	r3, #0
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3708      	adds	r7, #8
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b082      	sub	sp, #8
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	460b      	mov	r3, r1
 8009a06:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	32ae      	adds	r2, #174	@ 0xae
 8009a12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009a1a:	2303      	movs	r3, #3
 8009a1c:	e01c      	b.n	8009a58 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a24:	b2db      	uxtb	r3, r3
 8009a26:	2b03      	cmp	r3, #3
 8009a28:	d115      	bne.n	8009a56 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	32ae      	adds	r2, #174	@ 0xae
 8009a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a38:	6a1b      	ldr	r3, [r3, #32]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d00b      	beq.n	8009a56 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	32ae      	adds	r2, #174	@ 0xae
 8009a48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a4c:	6a1b      	ldr	r3, [r3, #32]
 8009a4e:	78fa      	ldrb	r2, [r7, #3]
 8009a50:	4611      	mov	r1, r2
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009a56:	2300      	movs	r3, #0
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3708      	adds	r7, #8
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	460b      	mov	r3, r1
 8009a6a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	32ae      	adds	r2, #174	@ 0xae
 8009a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d101      	bne.n	8009a82 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e01c      	b.n	8009abc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	2b03      	cmp	r3, #3
 8009a8c:	d115      	bne.n	8009aba <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	32ae      	adds	r2, #174	@ 0xae
 8009a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d00b      	beq.n	8009aba <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	32ae      	adds	r2, #174	@ 0xae
 8009aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ab2:	78fa      	ldrb	r2, [r7, #3]
 8009ab4:	4611      	mov	r1, r2
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009aba:	2300      	movs	r3, #0
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3708      	adds	r7, #8
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	370c      	adds	r7, #12
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr

08009ada <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009ada:	b580      	push	{r7, lr}
 8009adc:	b084      	sub	sp, #16
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2201      	movs	r2, #1
 8009aea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00e      	beq.n	8009b16 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	687a      	ldr	r2, [r7, #4]
 8009b02:	6852      	ldr	r2, [r2, #4]
 8009b04:	b2d2      	uxtb	r2, r2
 8009b06:	4611      	mov	r1, r2
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	4798      	blx	r3
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d001      	beq.n	8009b16 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009b12:	2303      	movs	r3, #3
 8009b14:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3710      	adds	r7, #16
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b083      	sub	sp, #12
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	460b      	mov	r3, r1
 8009b2a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009b2c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	370c      	adds	r7, #12
 8009b32:	46bd      	mov	sp, r7
 8009b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b38:	4770      	bx	lr

08009b3a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009b3a:	b480      	push	{r7}
 8009b3c:	b083      	sub	sp, #12
 8009b3e:	af00      	add	r7, sp, #0
 8009b40:	6078      	str	r0, [r7, #4]
 8009b42:	460b      	mov	r3, r1
 8009b44:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009b46:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	370c      	adds	r7, #12
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b085      	sub	sp, #20
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	881b      	ldrh	r3, [r3, #0]
 8009b66:	68fa      	ldr	r2, [r7, #12]
 8009b68:	7812      	ldrb	r2, [r2, #0]
 8009b6a:	4413      	add	r3, r2
 8009b6c:	b29a      	uxth	r2, r3
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	781b      	ldrb	r3, [r3, #0]
 8009b76:	461a      	mov	r2, r3
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4413      	add	r3, r2
 8009b7c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3714      	adds	r7, #20
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr

08009b8c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b087      	sub	sp, #28
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	781b      	ldrb	r3, [r3, #0]
 8009ba8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009baa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009bae:	021b      	lsls	r3, r3, #8
 8009bb0:	b21a      	sxth	r2, r3
 8009bb2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	b21b      	sxth	r3, r3
 8009bba:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009bbc:	89fb      	ldrh	r3, [r7, #14]
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	371c      	adds	r7, #28
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc8:	4770      	bx	lr
	...

08009bcc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b084      	sub	sp, #16
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
 8009bd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009be2:	2b40      	cmp	r3, #64	@ 0x40
 8009be4:	d005      	beq.n	8009bf2 <USBD_StdDevReq+0x26>
 8009be6:	2b40      	cmp	r3, #64	@ 0x40
 8009be8:	d857      	bhi.n	8009c9a <USBD_StdDevReq+0xce>
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d00f      	beq.n	8009c0e <USBD_StdDevReq+0x42>
 8009bee:	2b20      	cmp	r3, #32
 8009bf0:	d153      	bne.n	8009c9a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	32ae      	adds	r2, #174	@ 0xae
 8009bfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c00:	689b      	ldr	r3, [r3, #8]
 8009c02:	6839      	ldr	r1, [r7, #0]
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	4798      	blx	r3
 8009c08:	4603      	mov	r3, r0
 8009c0a:	73fb      	strb	r3, [r7, #15]
      break;
 8009c0c:	e04a      	b.n	8009ca4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	785b      	ldrb	r3, [r3, #1]
 8009c12:	2b09      	cmp	r3, #9
 8009c14:	d83b      	bhi.n	8009c8e <USBD_StdDevReq+0xc2>
 8009c16:	a201      	add	r2, pc, #4	@ (adr r2, 8009c1c <USBD_StdDevReq+0x50>)
 8009c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c1c:	08009c71 	.word	0x08009c71
 8009c20:	08009c85 	.word	0x08009c85
 8009c24:	08009c8f 	.word	0x08009c8f
 8009c28:	08009c7b 	.word	0x08009c7b
 8009c2c:	08009c8f 	.word	0x08009c8f
 8009c30:	08009c4f 	.word	0x08009c4f
 8009c34:	08009c45 	.word	0x08009c45
 8009c38:	08009c8f 	.word	0x08009c8f
 8009c3c:	08009c67 	.word	0x08009c67
 8009c40:	08009c59 	.word	0x08009c59
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009c44:	6839      	ldr	r1, [r7, #0]
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f000 fa3e 	bl	800a0c8 <USBD_GetDescriptor>
          break;
 8009c4c:	e024      	b.n	8009c98 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009c4e:	6839      	ldr	r1, [r7, #0]
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 fba3 	bl	800a39c <USBD_SetAddress>
          break;
 8009c56:	e01f      	b.n	8009c98 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009c58:	6839      	ldr	r1, [r7, #0]
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 fbe2 	bl	800a424 <USBD_SetConfig>
 8009c60:	4603      	mov	r3, r0
 8009c62:	73fb      	strb	r3, [r7, #15]
          break;
 8009c64:	e018      	b.n	8009c98 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009c66:	6839      	ldr	r1, [r7, #0]
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f000 fc85 	bl	800a578 <USBD_GetConfig>
          break;
 8009c6e:	e013      	b.n	8009c98 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009c70:	6839      	ldr	r1, [r7, #0]
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f000 fcb6 	bl	800a5e4 <USBD_GetStatus>
          break;
 8009c78:	e00e      	b.n	8009c98 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009c7a:	6839      	ldr	r1, [r7, #0]
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 fce5 	bl	800a64c <USBD_SetFeature>
          break;
 8009c82:	e009      	b.n	8009c98 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009c84:	6839      	ldr	r1, [r7, #0]
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 fd09 	bl	800a69e <USBD_ClrFeature>
          break;
 8009c8c:	e004      	b.n	8009c98 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009c8e:	6839      	ldr	r1, [r7, #0]
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 fd60 	bl	800a756 <USBD_CtlError>
          break;
 8009c96:	bf00      	nop
      }
      break;
 8009c98:	e004      	b.n	8009ca4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009c9a:	6839      	ldr	r1, [r7, #0]
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 fd5a 	bl	800a756 <USBD_CtlError>
      break;
 8009ca2:	bf00      	nop
  }

  return ret;
 8009ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	3710      	adds	r7, #16
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}
 8009cae:	bf00      	nop

08009cb0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b084      	sub	sp, #16
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009cc6:	2b40      	cmp	r3, #64	@ 0x40
 8009cc8:	d005      	beq.n	8009cd6 <USBD_StdItfReq+0x26>
 8009cca:	2b40      	cmp	r3, #64	@ 0x40
 8009ccc:	d852      	bhi.n	8009d74 <USBD_StdItfReq+0xc4>
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d001      	beq.n	8009cd6 <USBD_StdItfReq+0x26>
 8009cd2:	2b20      	cmp	r3, #32
 8009cd4:	d14e      	bne.n	8009d74 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	3b01      	subs	r3, #1
 8009ce0:	2b02      	cmp	r3, #2
 8009ce2:	d840      	bhi.n	8009d66 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	889b      	ldrh	r3, [r3, #4]
 8009ce8:	b2db      	uxtb	r3, r3
 8009cea:	2b01      	cmp	r3, #1
 8009cec:	d836      	bhi.n	8009d5c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	889b      	ldrh	r3, [r3, #4]
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	4619      	mov	r1, r3
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f7ff ff12 	bl	8009b20 <USBD_CoreFindIF>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009d00:	7bbb      	ldrb	r3, [r7, #14]
 8009d02:	2bff      	cmp	r3, #255	@ 0xff
 8009d04:	d01d      	beq.n	8009d42 <USBD_StdItfReq+0x92>
 8009d06:	7bbb      	ldrb	r3, [r7, #14]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d11a      	bne.n	8009d42 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009d0c:	7bba      	ldrb	r2, [r7, #14]
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	32ae      	adds	r2, #174	@ 0xae
 8009d12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d16:	689b      	ldr	r3, [r3, #8]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d00f      	beq.n	8009d3c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009d1c:	7bba      	ldrb	r2, [r7, #14]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009d24:	7bba      	ldrb	r2, [r7, #14]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	32ae      	adds	r2, #174	@ 0xae
 8009d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d2e:	689b      	ldr	r3, [r3, #8]
 8009d30:	6839      	ldr	r1, [r7, #0]
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	4798      	blx	r3
 8009d36:	4603      	mov	r3, r0
 8009d38:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009d3a:	e004      	b.n	8009d46 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009d40:	e001      	b.n	8009d46 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009d42:	2303      	movs	r3, #3
 8009d44:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	88db      	ldrh	r3, [r3, #6]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d110      	bne.n	8009d70 <USBD_StdItfReq+0xc0>
 8009d4e:	7bfb      	ldrb	r3, [r7, #15]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d10d      	bne.n	8009d70 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f000 fddc 	bl	800a912 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009d5a:	e009      	b.n	8009d70 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009d5c:	6839      	ldr	r1, [r7, #0]
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 fcf9 	bl	800a756 <USBD_CtlError>
          break;
 8009d64:	e004      	b.n	8009d70 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009d66:	6839      	ldr	r1, [r7, #0]
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f000 fcf4 	bl	800a756 <USBD_CtlError>
          break;
 8009d6e:	e000      	b.n	8009d72 <USBD_StdItfReq+0xc2>
          break;
 8009d70:	bf00      	nop
      }
      break;
 8009d72:	e004      	b.n	8009d7e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009d74:	6839      	ldr	r1, [r7, #0]
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 fced 	bl	800a756 <USBD_CtlError>
      break;
 8009d7c:	bf00      	nop
  }

  return ret;
 8009d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3710      	adds	r7, #16
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b084      	sub	sp, #16
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009d92:	2300      	movs	r3, #0
 8009d94:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	889b      	ldrh	r3, [r3, #4]
 8009d9a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009da4:	2b40      	cmp	r3, #64	@ 0x40
 8009da6:	d007      	beq.n	8009db8 <USBD_StdEPReq+0x30>
 8009da8:	2b40      	cmp	r3, #64	@ 0x40
 8009daa:	f200 8181 	bhi.w	800a0b0 <USBD_StdEPReq+0x328>
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d02a      	beq.n	8009e08 <USBD_StdEPReq+0x80>
 8009db2:	2b20      	cmp	r3, #32
 8009db4:	f040 817c 	bne.w	800a0b0 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009db8:	7bbb      	ldrb	r3, [r7, #14]
 8009dba:	4619      	mov	r1, r3
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f7ff febc 	bl	8009b3a <USBD_CoreFindEP>
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009dc6:	7b7b      	ldrb	r3, [r7, #13]
 8009dc8:	2bff      	cmp	r3, #255	@ 0xff
 8009dca:	f000 8176 	beq.w	800a0ba <USBD_StdEPReq+0x332>
 8009dce:	7b7b      	ldrb	r3, [r7, #13]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	f040 8172 	bne.w	800a0ba <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009dd6:	7b7a      	ldrb	r2, [r7, #13]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009dde:	7b7a      	ldrb	r2, [r7, #13]
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	32ae      	adds	r2, #174	@ 0xae
 8009de4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	f000 8165 	beq.w	800a0ba <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009df0:	7b7a      	ldrb	r2, [r7, #13]
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	32ae      	adds	r2, #174	@ 0xae
 8009df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dfa:	689b      	ldr	r3, [r3, #8]
 8009dfc:	6839      	ldr	r1, [r7, #0]
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	4798      	blx	r3
 8009e02:	4603      	mov	r3, r0
 8009e04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009e06:	e158      	b.n	800a0ba <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	785b      	ldrb	r3, [r3, #1]
 8009e0c:	2b03      	cmp	r3, #3
 8009e0e:	d008      	beq.n	8009e22 <USBD_StdEPReq+0x9a>
 8009e10:	2b03      	cmp	r3, #3
 8009e12:	f300 8147 	bgt.w	800a0a4 <USBD_StdEPReq+0x31c>
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	f000 809b 	beq.w	8009f52 <USBD_StdEPReq+0x1ca>
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d03c      	beq.n	8009e9a <USBD_StdEPReq+0x112>
 8009e20:	e140      	b.n	800a0a4 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	2b02      	cmp	r3, #2
 8009e2c:	d002      	beq.n	8009e34 <USBD_StdEPReq+0xac>
 8009e2e:	2b03      	cmp	r3, #3
 8009e30:	d016      	beq.n	8009e60 <USBD_StdEPReq+0xd8>
 8009e32:	e02c      	b.n	8009e8e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e34:	7bbb      	ldrb	r3, [r7, #14]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d00d      	beq.n	8009e56 <USBD_StdEPReq+0xce>
 8009e3a:	7bbb      	ldrb	r3, [r7, #14]
 8009e3c:	2b80      	cmp	r3, #128	@ 0x80
 8009e3e:	d00a      	beq.n	8009e56 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009e40:	7bbb      	ldrb	r3, [r7, #14]
 8009e42:	4619      	mov	r1, r3
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f001 f91f 	bl	800b088 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e4a:	2180      	movs	r1, #128	@ 0x80
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	f001 f91b 	bl	800b088 <USBD_LL_StallEP>
 8009e52:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009e54:	e020      	b.n	8009e98 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009e56:	6839      	ldr	r1, [r7, #0]
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 fc7c 	bl	800a756 <USBD_CtlError>
              break;
 8009e5e:	e01b      	b.n	8009e98 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	885b      	ldrh	r3, [r3, #2]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d10e      	bne.n	8009e86 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009e68:	7bbb      	ldrb	r3, [r7, #14]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d00b      	beq.n	8009e86 <USBD_StdEPReq+0xfe>
 8009e6e:	7bbb      	ldrb	r3, [r7, #14]
 8009e70:	2b80      	cmp	r3, #128	@ 0x80
 8009e72:	d008      	beq.n	8009e86 <USBD_StdEPReq+0xfe>
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	88db      	ldrh	r3, [r3, #6]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d104      	bne.n	8009e86 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009e7c:	7bbb      	ldrb	r3, [r7, #14]
 8009e7e:	4619      	mov	r1, r3
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f001 f901 	bl	800b088 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 fd43 	bl	800a912 <USBD_CtlSendStatus>

              break;
 8009e8c:	e004      	b.n	8009e98 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009e8e:	6839      	ldr	r1, [r7, #0]
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f000 fc60 	bl	800a756 <USBD_CtlError>
              break;
 8009e96:	bf00      	nop
          }
          break;
 8009e98:	e109      	b.n	800a0ae <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	2b02      	cmp	r3, #2
 8009ea4:	d002      	beq.n	8009eac <USBD_StdEPReq+0x124>
 8009ea6:	2b03      	cmp	r3, #3
 8009ea8:	d016      	beq.n	8009ed8 <USBD_StdEPReq+0x150>
 8009eaa:	e04b      	b.n	8009f44 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009eac:	7bbb      	ldrb	r3, [r7, #14]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d00d      	beq.n	8009ece <USBD_StdEPReq+0x146>
 8009eb2:	7bbb      	ldrb	r3, [r7, #14]
 8009eb4:	2b80      	cmp	r3, #128	@ 0x80
 8009eb6:	d00a      	beq.n	8009ece <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009eb8:	7bbb      	ldrb	r3, [r7, #14]
 8009eba:	4619      	mov	r1, r3
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f001 f8e3 	bl	800b088 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ec2:	2180      	movs	r1, #128	@ 0x80
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f001 f8df 	bl	800b088 <USBD_LL_StallEP>
 8009eca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009ecc:	e040      	b.n	8009f50 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009ece:	6839      	ldr	r1, [r7, #0]
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 fc40 	bl	800a756 <USBD_CtlError>
              break;
 8009ed6:	e03b      	b.n	8009f50 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	885b      	ldrh	r3, [r3, #2]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d136      	bne.n	8009f4e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009ee0:	7bbb      	ldrb	r3, [r7, #14]
 8009ee2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d004      	beq.n	8009ef4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009eea:	7bbb      	ldrb	r3, [r7, #14]
 8009eec:	4619      	mov	r1, r3
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f001 f8e9 	bl	800b0c6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f000 fd0c 	bl	800a912 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009efa:	7bbb      	ldrb	r3, [r7, #14]
 8009efc:	4619      	mov	r1, r3
 8009efe:	6878      	ldr	r0, [r7, #4]
 8009f00:	f7ff fe1b 	bl	8009b3a <USBD_CoreFindEP>
 8009f04:	4603      	mov	r3, r0
 8009f06:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f08:	7b7b      	ldrb	r3, [r7, #13]
 8009f0a:	2bff      	cmp	r3, #255	@ 0xff
 8009f0c:	d01f      	beq.n	8009f4e <USBD_StdEPReq+0x1c6>
 8009f0e:	7b7b      	ldrb	r3, [r7, #13]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d11c      	bne.n	8009f4e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009f14:	7b7a      	ldrb	r2, [r7, #13]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009f1c:	7b7a      	ldrb	r2, [r7, #13]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	32ae      	adds	r2, #174	@ 0xae
 8009f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d010      	beq.n	8009f4e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009f2c:	7b7a      	ldrb	r2, [r7, #13]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	32ae      	adds	r2, #174	@ 0xae
 8009f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f36:	689b      	ldr	r3, [r3, #8]
 8009f38:	6839      	ldr	r1, [r7, #0]
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	4798      	blx	r3
 8009f3e:	4603      	mov	r3, r0
 8009f40:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009f42:	e004      	b.n	8009f4e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009f44:	6839      	ldr	r1, [r7, #0]
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 fc05 	bl	800a756 <USBD_CtlError>
              break;
 8009f4c:	e000      	b.n	8009f50 <USBD_StdEPReq+0x1c8>
              break;
 8009f4e:	bf00      	nop
          }
          break;
 8009f50:	e0ad      	b.n	800a0ae <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	2b02      	cmp	r3, #2
 8009f5c:	d002      	beq.n	8009f64 <USBD_StdEPReq+0x1dc>
 8009f5e:	2b03      	cmp	r3, #3
 8009f60:	d033      	beq.n	8009fca <USBD_StdEPReq+0x242>
 8009f62:	e099      	b.n	800a098 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f64:	7bbb      	ldrb	r3, [r7, #14]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d007      	beq.n	8009f7a <USBD_StdEPReq+0x1f2>
 8009f6a:	7bbb      	ldrb	r3, [r7, #14]
 8009f6c:	2b80      	cmp	r3, #128	@ 0x80
 8009f6e:	d004      	beq.n	8009f7a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009f70:	6839      	ldr	r1, [r7, #0]
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 fbef 	bl	800a756 <USBD_CtlError>
                break;
 8009f78:	e093      	b.n	800a0a2 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	da0b      	bge.n	8009f9a <USBD_StdEPReq+0x212>
 8009f82:	7bbb      	ldrb	r3, [r7, #14]
 8009f84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f88:	4613      	mov	r3, r2
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4413      	add	r3, r2
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	3310      	adds	r3, #16
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	4413      	add	r3, r2
 8009f96:	3304      	adds	r3, #4
 8009f98:	e00b      	b.n	8009fb2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009f9a:	7bbb      	ldrb	r3, [r7, #14]
 8009f9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009fa0:	4613      	mov	r3, r2
 8009fa2:	009b      	lsls	r3, r3, #2
 8009fa4:	4413      	add	r3, r2
 8009fa6:	009b      	lsls	r3, r3, #2
 8009fa8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009fac:	687a      	ldr	r2, [r7, #4]
 8009fae:	4413      	add	r3, r2
 8009fb0:	3304      	adds	r3, #4
 8009fb2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	330e      	adds	r3, #14
 8009fbe:	2202      	movs	r2, #2
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fc44 	bl	800a850 <USBD_CtlSendData>
              break;
 8009fc8:	e06b      	b.n	800a0a2 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009fca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	da11      	bge.n	8009ff6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009fd2:	7bbb      	ldrb	r3, [r7, #14]
 8009fd4:	f003 020f 	and.w	r2, r3, #15
 8009fd8:	6879      	ldr	r1, [r7, #4]
 8009fda:	4613      	mov	r3, r2
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	4413      	add	r3, r2
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	440b      	add	r3, r1
 8009fe4:	3323      	adds	r3, #35	@ 0x23
 8009fe6:	781b      	ldrb	r3, [r3, #0]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d117      	bne.n	800a01c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009fec:	6839      	ldr	r1, [r7, #0]
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 fbb1 	bl	800a756 <USBD_CtlError>
                  break;
 8009ff4:	e055      	b.n	800a0a2 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009ff6:	7bbb      	ldrb	r3, [r7, #14]
 8009ff8:	f003 020f 	and.w	r2, r3, #15
 8009ffc:	6879      	ldr	r1, [r7, #4]
 8009ffe:	4613      	mov	r3, r2
 800a000:	009b      	lsls	r3, r3, #2
 800a002:	4413      	add	r3, r2
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	440b      	add	r3, r1
 800a008:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a00c:	781b      	ldrb	r3, [r3, #0]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d104      	bne.n	800a01c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a012:	6839      	ldr	r1, [r7, #0]
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 fb9e 	bl	800a756 <USBD_CtlError>
                  break;
 800a01a:	e042      	b.n	800a0a2 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a01c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a020:	2b00      	cmp	r3, #0
 800a022:	da0b      	bge.n	800a03c <USBD_StdEPReq+0x2b4>
 800a024:	7bbb      	ldrb	r3, [r7, #14]
 800a026:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a02a:	4613      	mov	r3, r2
 800a02c:	009b      	lsls	r3, r3, #2
 800a02e:	4413      	add	r3, r2
 800a030:	009b      	lsls	r3, r3, #2
 800a032:	3310      	adds	r3, #16
 800a034:	687a      	ldr	r2, [r7, #4]
 800a036:	4413      	add	r3, r2
 800a038:	3304      	adds	r3, #4
 800a03a:	e00b      	b.n	800a054 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a03c:	7bbb      	ldrb	r3, [r7, #14]
 800a03e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a042:	4613      	mov	r3, r2
 800a044:	009b      	lsls	r3, r3, #2
 800a046:	4413      	add	r3, r2
 800a048:	009b      	lsls	r3, r3, #2
 800a04a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	4413      	add	r3, r2
 800a052:	3304      	adds	r3, #4
 800a054:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a056:	7bbb      	ldrb	r3, [r7, #14]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d002      	beq.n	800a062 <USBD_StdEPReq+0x2da>
 800a05c:	7bbb      	ldrb	r3, [r7, #14]
 800a05e:	2b80      	cmp	r3, #128	@ 0x80
 800a060:	d103      	bne.n	800a06a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	2200      	movs	r2, #0
 800a066:	739a      	strb	r2, [r3, #14]
 800a068:	e00e      	b.n	800a088 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a06a:	7bbb      	ldrb	r3, [r7, #14]
 800a06c:	4619      	mov	r1, r3
 800a06e:	6878      	ldr	r0, [r7, #4]
 800a070:	f001 f848 	bl	800b104 <USBD_LL_IsStallEP>
 800a074:	4603      	mov	r3, r0
 800a076:	2b00      	cmp	r3, #0
 800a078:	d003      	beq.n	800a082 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	2201      	movs	r2, #1
 800a07e:	739a      	strb	r2, [r3, #14]
 800a080:	e002      	b.n	800a088 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	2200      	movs	r2, #0
 800a086:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	330e      	adds	r3, #14
 800a08c:	2202      	movs	r2, #2
 800a08e:	4619      	mov	r1, r3
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 fbdd 	bl	800a850 <USBD_CtlSendData>
              break;
 800a096:	e004      	b.n	800a0a2 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800a098:	6839      	ldr	r1, [r7, #0]
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f000 fb5b 	bl	800a756 <USBD_CtlError>
              break;
 800a0a0:	bf00      	nop
          }
          break;
 800a0a2:	e004      	b.n	800a0ae <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800a0a4:	6839      	ldr	r1, [r7, #0]
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	f000 fb55 	bl	800a756 <USBD_CtlError>
          break;
 800a0ac:	bf00      	nop
      }
      break;
 800a0ae:	e005      	b.n	800a0bc <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800a0b0:	6839      	ldr	r1, [r7, #0]
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f000 fb4f 	bl	800a756 <USBD_CtlError>
      break;
 800a0b8:	e000      	b.n	800a0bc <USBD_StdEPReq+0x334>
      break;
 800a0ba:	bf00      	nop
  }

  return ret;
 800a0bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3710      	adds	r7, #16
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
	...

0800a0c8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b084      	sub	sp, #16
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	885b      	ldrh	r3, [r3, #2]
 800a0e2:	0a1b      	lsrs	r3, r3, #8
 800a0e4:	b29b      	uxth	r3, r3
 800a0e6:	3b01      	subs	r3, #1
 800a0e8:	2b06      	cmp	r3, #6
 800a0ea:	f200 8128 	bhi.w	800a33e <USBD_GetDescriptor+0x276>
 800a0ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f4 <USBD_GetDescriptor+0x2c>)
 800a0f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f4:	0800a111 	.word	0x0800a111
 800a0f8:	0800a129 	.word	0x0800a129
 800a0fc:	0800a169 	.word	0x0800a169
 800a100:	0800a33f 	.word	0x0800a33f
 800a104:	0800a33f 	.word	0x0800a33f
 800a108:	0800a2df 	.word	0x0800a2df
 800a10c:	0800a30b 	.word	0x0800a30b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	687a      	ldr	r2, [r7, #4]
 800a11a:	7c12      	ldrb	r2, [r2, #16]
 800a11c:	f107 0108 	add.w	r1, r7, #8
 800a120:	4610      	mov	r0, r2
 800a122:	4798      	blx	r3
 800a124:	60f8      	str	r0, [r7, #12]
      break;
 800a126:	e112      	b.n	800a34e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	7c1b      	ldrb	r3, [r3, #16]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d10d      	bne.n	800a14c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a138:	f107 0208 	add.w	r2, r7, #8
 800a13c:	4610      	mov	r0, r2
 800a13e:	4798      	blx	r3
 800a140:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	3301      	adds	r3, #1
 800a146:	2202      	movs	r2, #2
 800a148:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a14a:	e100      	b.n	800a34e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a154:	f107 0208 	add.w	r2, r7, #8
 800a158:	4610      	mov	r0, r2
 800a15a:	4798      	blx	r3
 800a15c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	3301      	adds	r3, #1
 800a162:	2202      	movs	r2, #2
 800a164:	701a      	strb	r2, [r3, #0]
      break;
 800a166:	e0f2      	b.n	800a34e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	885b      	ldrh	r3, [r3, #2]
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	2b05      	cmp	r3, #5
 800a170:	f200 80ac 	bhi.w	800a2cc <USBD_GetDescriptor+0x204>
 800a174:	a201      	add	r2, pc, #4	@ (adr r2, 800a17c <USBD_GetDescriptor+0xb4>)
 800a176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a17a:	bf00      	nop
 800a17c:	0800a195 	.word	0x0800a195
 800a180:	0800a1c9 	.word	0x0800a1c9
 800a184:	0800a1fd 	.word	0x0800a1fd
 800a188:	0800a231 	.word	0x0800a231
 800a18c:	0800a265 	.word	0x0800a265
 800a190:	0800a299 	.word	0x0800a299
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d00b      	beq.n	800a1b8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1a6:	685b      	ldr	r3, [r3, #4]
 800a1a8:	687a      	ldr	r2, [r7, #4]
 800a1aa:	7c12      	ldrb	r2, [r2, #16]
 800a1ac:	f107 0108 	add.w	r1, r7, #8
 800a1b0:	4610      	mov	r0, r2
 800a1b2:	4798      	blx	r3
 800a1b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1b6:	e091      	b.n	800a2dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1b8:	6839      	ldr	r1, [r7, #0]
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f000 facb 	bl	800a756 <USBD_CtlError>
            err++;
 800a1c0:	7afb      	ldrb	r3, [r7, #11]
 800a1c2:	3301      	adds	r3, #1
 800a1c4:	72fb      	strb	r3, [r7, #11]
          break;
 800a1c6:	e089      	b.n	800a2dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d00b      	beq.n	800a1ec <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	687a      	ldr	r2, [r7, #4]
 800a1de:	7c12      	ldrb	r2, [r2, #16]
 800a1e0:	f107 0108 	add.w	r1, r7, #8
 800a1e4:	4610      	mov	r0, r2
 800a1e6:	4798      	blx	r3
 800a1e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1ea:	e077      	b.n	800a2dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1ec:	6839      	ldr	r1, [r7, #0]
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 fab1 	bl	800a756 <USBD_CtlError>
            err++;
 800a1f4:	7afb      	ldrb	r3, [r7, #11]
 800a1f6:	3301      	adds	r3, #1
 800a1f8:	72fb      	strb	r3, [r7, #11]
          break;
 800a1fa:	e06f      	b.n	800a2dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d00b      	beq.n	800a220 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a20e:	68db      	ldr	r3, [r3, #12]
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	7c12      	ldrb	r2, [r2, #16]
 800a214:	f107 0108 	add.w	r1, r7, #8
 800a218:	4610      	mov	r0, r2
 800a21a:	4798      	blx	r3
 800a21c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a21e:	e05d      	b.n	800a2dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a220:	6839      	ldr	r1, [r7, #0]
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f000 fa97 	bl	800a756 <USBD_CtlError>
            err++;
 800a228:	7afb      	ldrb	r3, [r7, #11]
 800a22a:	3301      	adds	r3, #1
 800a22c:	72fb      	strb	r3, [r7, #11]
          break;
 800a22e:	e055      	b.n	800a2dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a236:	691b      	ldr	r3, [r3, #16]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d00b      	beq.n	800a254 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a242:	691b      	ldr	r3, [r3, #16]
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	7c12      	ldrb	r2, [r2, #16]
 800a248:	f107 0108 	add.w	r1, r7, #8
 800a24c:	4610      	mov	r0, r2
 800a24e:	4798      	blx	r3
 800a250:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a252:	e043      	b.n	800a2dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a254:	6839      	ldr	r1, [r7, #0]
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f000 fa7d 	bl	800a756 <USBD_CtlError>
            err++;
 800a25c:	7afb      	ldrb	r3, [r7, #11]
 800a25e:	3301      	adds	r3, #1
 800a260:	72fb      	strb	r3, [r7, #11]
          break;
 800a262:	e03b      	b.n	800a2dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a26a:	695b      	ldr	r3, [r3, #20]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00b      	beq.n	800a288 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a276:	695b      	ldr	r3, [r3, #20]
 800a278:	687a      	ldr	r2, [r7, #4]
 800a27a:	7c12      	ldrb	r2, [r2, #16]
 800a27c:	f107 0108 	add.w	r1, r7, #8
 800a280:	4610      	mov	r0, r2
 800a282:	4798      	blx	r3
 800a284:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a286:	e029      	b.n	800a2dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a288:	6839      	ldr	r1, [r7, #0]
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 fa63 	bl	800a756 <USBD_CtlError>
            err++;
 800a290:	7afb      	ldrb	r3, [r7, #11]
 800a292:	3301      	adds	r3, #1
 800a294:	72fb      	strb	r3, [r7, #11]
          break;
 800a296:	e021      	b.n	800a2dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a29e:	699b      	ldr	r3, [r3, #24]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d00b      	beq.n	800a2bc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2aa:	699b      	ldr	r3, [r3, #24]
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	7c12      	ldrb	r2, [r2, #16]
 800a2b0:	f107 0108 	add.w	r1, r7, #8
 800a2b4:	4610      	mov	r0, r2
 800a2b6:	4798      	blx	r3
 800a2b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a2ba:	e00f      	b.n	800a2dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a2bc:	6839      	ldr	r1, [r7, #0]
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 fa49 	bl	800a756 <USBD_CtlError>
            err++;
 800a2c4:	7afb      	ldrb	r3, [r7, #11]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	72fb      	strb	r3, [r7, #11]
          break;
 800a2ca:	e007      	b.n	800a2dc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a2cc:	6839      	ldr	r1, [r7, #0]
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f000 fa41 	bl	800a756 <USBD_CtlError>
          err++;
 800a2d4:	7afb      	ldrb	r3, [r7, #11]
 800a2d6:	3301      	adds	r3, #1
 800a2d8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a2da:	bf00      	nop
      }
      break;
 800a2dc:	e037      	b.n	800a34e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	7c1b      	ldrb	r3, [r3, #16]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d109      	bne.n	800a2fa <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2ee:	f107 0208 	add.w	r2, r7, #8
 800a2f2:	4610      	mov	r0, r2
 800a2f4:	4798      	blx	r3
 800a2f6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a2f8:	e029      	b.n	800a34e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a2fa:	6839      	ldr	r1, [r7, #0]
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 fa2a 	bl	800a756 <USBD_CtlError>
        err++;
 800a302:	7afb      	ldrb	r3, [r7, #11]
 800a304:	3301      	adds	r3, #1
 800a306:	72fb      	strb	r3, [r7, #11]
      break;
 800a308:	e021      	b.n	800a34e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	7c1b      	ldrb	r3, [r3, #16]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10d      	bne.n	800a32e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a31a:	f107 0208 	add.w	r2, r7, #8
 800a31e:	4610      	mov	r0, r2
 800a320:	4798      	blx	r3
 800a322:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	3301      	adds	r3, #1
 800a328:	2207      	movs	r2, #7
 800a32a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a32c:	e00f      	b.n	800a34e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a32e:	6839      	ldr	r1, [r7, #0]
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 fa10 	bl	800a756 <USBD_CtlError>
        err++;
 800a336:	7afb      	ldrb	r3, [r7, #11]
 800a338:	3301      	adds	r3, #1
 800a33a:	72fb      	strb	r3, [r7, #11]
      break;
 800a33c:	e007      	b.n	800a34e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a33e:	6839      	ldr	r1, [r7, #0]
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 fa08 	bl	800a756 <USBD_CtlError>
      err++;
 800a346:	7afb      	ldrb	r3, [r7, #11]
 800a348:	3301      	adds	r3, #1
 800a34a:	72fb      	strb	r3, [r7, #11]
      break;
 800a34c:	bf00      	nop
  }

  if (err != 0U)
 800a34e:	7afb      	ldrb	r3, [r7, #11]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d11e      	bne.n	800a392 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	88db      	ldrh	r3, [r3, #6]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d016      	beq.n	800a38a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a35c:	893b      	ldrh	r3, [r7, #8]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d00e      	beq.n	800a380 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	88da      	ldrh	r2, [r3, #6]
 800a366:	893b      	ldrh	r3, [r7, #8]
 800a368:	4293      	cmp	r3, r2
 800a36a:	bf28      	it	cs
 800a36c:	4613      	movcs	r3, r2
 800a36e:	b29b      	uxth	r3, r3
 800a370:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a372:	893b      	ldrh	r3, [r7, #8]
 800a374:	461a      	mov	r2, r3
 800a376:	68f9      	ldr	r1, [r7, #12]
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f000 fa69 	bl	800a850 <USBD_CtlSendData>
 800a37e:	e009      	b.n	800a394 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a380:	6839      	ldr	r1, [r7, #0]
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f000 f9e7 	bl	800a756 <USBD_CtlError>
 800a388:	e004      	b.n	800a394 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f000 fac1 	bl	800a912 <USBD_CtlSendStatus>
 800a390:	e000      	b.n	800a394 <USBD_GetDescriptor+0x2cc>
    return;
 800a392:	bf00      	nop
  }
}
 800a394:	3710      	adds	r7, #16
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}
 800a39a:	bf00      	nop

0800a39c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b084      	sub	sp, #16
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	889b      	ldrh	r3, [r3, #4]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d131      	bne.n	800a412 <USBD_SetAddress+0x76>
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	88db      	ldrh	r3, [r3, #6]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d12d      	bne.n	800a412 <USBD_SetAddress+0x76>
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	885b      	ldrh	r3, [r3, #2]
 800a3ba:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3bc:	d829      	bhi.n	800a412 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	885b      	ldrh	r3, [r3, #2]
 800a3c2:	b2db      	uxtb	r3, r3
 800a3c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3c8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	2b03      	cmp	r3, #3
 800a3d4:	d104      	bne.n	800a3e0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a3d6:	6839      	ldr	r1, [r7, #0]
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f000 f9bc 	bl	800a756 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3de:	e01d      	b.n	800a41c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	7bfa      	ldrb	r2, [r7, #15]
 800a3e4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a3e8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 feb5 	bl	800b15c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f000 fa8d 	bl	800a912 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a3f8:	7bfb      	ldrb	r3, [r7, #15]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d004      	beq.n	800a408 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2202      	movs	r2, #2
 800a402:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a406:	e009      	b.n	800a41c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2201      	movs	r2, #1
 800a40c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a410:	e004      	b.n	800a41c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a412:	6839      	ldr	r1, [r7, #0]
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f000 f99e 	bl	800a756 <USBD_CtlError>
  }
}
 800a41a:	bf00      	nop
 800a41c:	bf00      	nop
 800a41e:	3710      	adds	r7, #16
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}

0800a424 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a42e:	2300      	movs	r3, #0
 800a430:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	885b      	ldrh	r3, [r3, #2]
 800a436:	b2da      	uxtb	r2, r3
 800a438:	4b4e      	ldr	r3, [pc, #312]	@ (800a574 <USBD_SetConfig+0x150>)
 800a43a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a43c:	4b4d      	ldr	r3, [pc, #308]	@ (800a574 <USBD_SetConfig+0x150>)
 800a43e:	781b      	ldrb	r3, [r3, #0]
 800a440:	2b01      	cmp	r3, #1
 800a442:	d905      	bls.n	800a450 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a444:	6839      	ldr	r1, [r7, #0]
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f000 f985 	bl	800a756 <USBD_CtlError>
    return USBD_FAIL;
 800a44c:	2303      	movs	r3, #3
 800a44e:	e08c      	b.n	800a56a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a456:	b2db      	uxtb	r3, r3
 800a458:	2b02      	cmp	r3, #2
 800a45a:	d002      	beq.n	800a462 <USBD_SetConfig+0x3e>
 800a45c:	2b03      	cmp	r3, #3
 800a45e:	d029      	beq.n	800a4b4 <USBD_SetConfig+0x90>
 800a460:	e075      	b.n	800a54e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a462:	4b44      	ldr	r3, [pc, #272]	@ (800a574 <USBD_SetConfig+0x150>)
 800a464:	781b      	ldrb	r3, [r3, #0]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d020      	beq.n	800a4ac <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a46a:	4b42      	ldr	r3, [pc, #264]	@ (800a574 <USBD_SetConfig+0x150>)
 800a46c:	781b      	ldrb	r3, [r3, #0]
 800a46e:	461a      	mov	r2, r3
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a474:	4b3f      	ldr	r3, [pc, #252]	@ (800a574 <USBD_SetConfig+0x150>)
 800a476:	781b      	ldrb	r3, [r3, #0]
 800a478:	4619      	mov	r1, r3
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f7ff f805 	bl	800948a <USBD_SetClassConfig>
 800a480:	4603      	mov	r3, r0
 800a482:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a484:	7bfb      	ldrb	r3, [r7, #15]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d008      	beq.n	800a49c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a48a:	6839      	ldr	r1, [r7, #0]
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f000 f962 	bl	800a756 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2202      	movs	r2, #2
 800a496:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a49a:	e065      	b.n	800a568 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f000 fa38 	bl	800a912 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2203      	movs	r2, #3
 800a4a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a4aa:	e05d      	b.n	800a568 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f000 fa30 	bl	800a912 <USBD_CtlSendStatus>
      break;
 800a4b2:	e059      	b.n	800a568 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a4b4:	4b2f      	ldr	r3, [pc, #188]	@ (800a574 <USBD_SetConfig+0x150>)
 800a4b6:	781b      	ldrb	r3, [r3, #0]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d112      	bne.n	800a4e2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2202      	movs	r2, #2
 800a4c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a4c4:	4b2b      	ldr	r3, [pc, #172]	@ (800a574 <USBD_SetConfig+0x150>)
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a4ce:	4b29      	ldr	r3, [pc, #164]	@ (800a574 <USBD_SetConfig+0x150>)
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f7fe fff4 	bl	80094c2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f000 fa19 	bl	800a912 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a4e0:	e042      	b.n	800a568 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a4e2:	4b24      	ldr	r3, [pc, #144]	@ (800a574 <USBD_SetConfig+0x150>)
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	429a      	cmp	r2, r3
 800a4ee:	d02a      	beq.n	800a546 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	4619      	mov	r1, r3
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f7fe ffe2 	bl	80094c2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a4fe:	4b1d      	ldr	r3, [pc, #116]	@ (800a574 <USBD_SetConfig+0x150>)
 800a500:	781b      	ldrb	r3, [r3, #0]
 800a502:	461a      	mov	r2, r3
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a508:	4b1a      	ldr	r3, [pc, #104]	@ (800a574 <USBD_SetConfig+0x150>)
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	4619      	mov	r1, r3
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f7fe ffbb 	bl	800948a <USBD_SetClassConfig>
 800a514:	4603      	mov	r3, r0
 800a516:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a518:	7bfb      	ldrb	r3, [r7, #15]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d00f      	beq.n	800a53e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a51e:	6839      	ldr	r1, [r7, #0]
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f000 f918 	bl	800a756 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	b2db      	uxtb	r3, r3
 800a52c:	4619      	mov	r1, r3
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f7fe ffc7 	bl	80094c2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2202      	movs	r2, #2
 800a538:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a53c:	e014      	b.n	800a568 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 f9e7 	bl	800a912 <USBD_CtlSendStatus>
      break;
 800a544:	e010      	b.n	800a568 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f000 f9e3 	bl	800a912 <USBD_CtlSendStatus>
      break;
 800a54c:	e00c      	b.n	800a568 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a54e:	6839      	ldr	r1, [r7, #0]
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f000 f900 	bl	800a756 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a556:	4b07      	ldr	r3, [pc, #28]	@ (800a574 <USBD_SetConfig+0x150>)
 800a558:	781b      	ldrb	r3, [r3, #0]
 800a55a:	4619      	mov	r1, r3
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f7fe ffb0 	bl	80094c2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a562:	2303      	movs	r3, #3
 800a564:	73fb      	strb	r3, [r7, #15]
      break;
 800a566:	bf00      	nop
  }

  return ret;
 800a568:	7bfb      	ldrb	r3, [r7, #15]
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3710      	adds	r7, #16
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}
 800a572:	bf00      	nop
 800a574:	200083e8 	.word	0x200083e8

0800a578 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	88db      	ldrh	r3, [r3, #6]
 800a586:	2b01      	cmp	r3, #1
 800a588:	d004      	beq.n	800a594 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a58a:	6839      	ldr	r1, [r7, #0]
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f000 f8e2 	bl	800a756 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a592:	e023      	b.n	800a5dc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b02      	cmp	r3, #2
 800a59e:	dc02      	bgt.n	800a5a6 <USBD_GetConfig+0x2e>
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	dc03      	bgt.n	800a5ac <USBD_GetConfig+0x34>
 800a5a4:	e015      	b.n	800a5d2 <USBD_GetConfig+0x5a>
 800a5a6:	2b03      	cmp	r3, #3
 800a5a8:	d00b      	beq.n	800a5c2 <USBD_GetConfig+0x4a>
 800a5aa:	e012      	b.n	800a5d2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	3308      	adds	r3, #8
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 f948 	bl	800a850 <USBD_CtlSendData>
        break;
 800a5c0:	e00c      	b.n	800a5dc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	3304      	adds	r3, #4
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	4619      	mov	r1, r3
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 f940 	bl	800a850 <USBD_CtlSendData>
        break;
 800a5d0:	e004      	b.n	800a5dc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a5d2:	6839      	ldr	r1, [r7, #0]
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f000 f8be 	bl	800a756 <USBD_CtlError>
        break;
 800a5da:	bf00      	nop
}
 800a5dc:	bf00      	nop
 800a5de:	3708      	adds	r7, #8
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b082      	sub	sp, #8
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5f4:	b2db      	uxtb	r3, r3
 800a5f6:	3b01      	subs	r3, #1
 800a5f8:	2b02      	cmp	r3, #2
 800a5fa:	d81e      	bhi.n	800a63a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	88db      	ldrh	r3, [r3, #6]
 800a600:	2b02      	cmp	r3, #2
 800a602:	d004      	beq.n	800a60e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a604:	6839      	ldr	r1, [r7, #0]
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f000 f8a5 	bl	800a756 <USBD_CtlError>
        break;
 800a60c:	e01a      	b.n	800a644 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2201      	movs	r2, #1
 800a612:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d005      	beq.n	800a62a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	f043 0202 	orr.w	r2, r3, #2
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	330c      	adds	r3, #12
 800a62e:	2202      	movs	r2, #2
 800a630:	4619      	mov	r1, r3
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 f90c 	bl	800a850 <USBD_CtlSendData>
      break;
 800a638:	e004      	b.n	800a644 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a63a:	6839      	ldr	r1, [r7, #0]
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f000 f88a 	bl	800a756 <USBD_CtlError>
      break;
 800a642:	bf00      	nop
  }
}
 800a644:	bf00      	nop
 800a646:	3708      	adds	r7, #8
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b082      	sub	sp, #8
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	885b      	ldrh	r3, [r3, #2]
 800a65a:	2b01      	cmp	r3, #1
 800a65c:	d107      	bne.n	800a66e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2201      	movs	r2, #1
 800a662:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 f953 	bl	800a912 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a66c:	e013      	b.n	800a696 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	885b      	ldrh	r3, [r3, #2]
 800a672:	2b02      	cmp	r3, #2
 800a674:	d10b      	bne.n	800a68e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	889b      	ldrh	r3, [r3, #4]
 800a67a:	0a1b      	lsrs	r3, r3, #8
 800a67c:	b29b      	uxth	r3, r3
 800a67e:	b2da      	uxtb	r2, r3
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 f943 	bl	800a912 <USBD_CtlSendStatus>
}
 800a68c:	e003      	b.n	800a696 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a68e:	6839      	ldr	r1, [r7, #0]
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f000 f860 	bl	800a756 <USBD_CtlError>
}
 800a696:	bf00      	nop
 800a698:	3708      	adds	r7, #8
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}

0800a69e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b082      	sub	sp, #8
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
 800a6a6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6ae:	b2db      	uxtb	r3, r3
 800a6b0:	3b01      	subs	r3, #1
 800a6b2:	2b02      	cmp	r3, #2
 800a6b4:	d80b      	bhi.n	800a6ce <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	885b      	ldrh	r3, [r3, #2]
 800a6ba:	2b01      	cmp	r3, #1
 800a6bc:	d10c      	bne.n	800a6d8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 f923 	bl	800a912 <USBD_CtlSendStatus>
      }
      break;
 800a6cc:	e004      	b.n	800a6d8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a6ce:	6839      	ldr	r1, [r7, #0]
 800a6d0:	6878      	ldr	r0, [r7, #4]
 800a6d2:	f000 f840 	bl	800a756 <USBD_CtlError>
      break;
 800a6d6:	e000      	b.n	800a6da <USBD_ClrFeature+0x3c>
      break;
 800a6d8:	bf00      	nop
  }
}
 800a6da:	bf00      	nop
 800a6dc:	3708      	adds	r7, #8
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}

0800a6e2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a6e2:	b580      	push	{r7, lr}
 800a6e4:	b084      	sub	sp, #16
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	6078      	str	r0, [r7, #4]
 800a6ea:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	781a      	ldrb	r2, [r3, #0]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	3301      	adds	r3, #1
 800a6fc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	781a      	ldrb	r2, [r3, #0]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	3301      	adds	r3, #1
 800a70a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a70c:	68f8      	ldr	r0, [r7, #12]
 800a70e:	f7ff fa3d 	bl	8009b8c <SWAPBYTE>
 800a712:	4603      	mov	r3, r0
 800a714:	461a      	mov	r2, r3
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	3301      	adds	r3, #1
 800a71e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	3301      	adds	r3, #1
 800a724:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a726:	68f8      	ldr	r0, [r7, #12]
 800a728:	f7ff fa30 	bl	8009b8c <SWAPBYTE>
 800a72c:	4603      	mov	r3, r0
 800a72e:	461a      	mov	r2, r3
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	3301      	adds	r3, #1
 800a738:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	3301      	adds	r3, #1
 800a73e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a740:	68f8      	ldr	r0, [r7, #12]
 800a742:	f7ff fa23 	bl	8009b8c <SWAPBYTE>
 800a746:	4603      	mov	r3, r0
 800a748:	461a      	mov	r2, r3
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	80da      	strh	r2, [r3, #6]
}
 800a74e:	bf00      	nop
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}

0800a756 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a756:	b580      	push	{r7, lr}
 800a758:	b082      	sub	sp, #8
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
 800a75e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a760:	2180      	movs	r1, #128	@ 0x80
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 fc90 	bl	800b088 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a768:	2100      	movs	r1, #0
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f000 fc8c 	bl	800b088 <USBD_LL_StallEP>
}
 800a770:	bf00      	nop
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b086      	sub	sp, #24
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	60f8      	str	r0, [r7, #12]
 800a780:	60b9      	str	r1, [r7, #8]
 800a782:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a784:	2300      	movs	r3, #0
 800a786:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d042      	beq.n	800a814 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a792:	6938      	ldr	r0, [r7, #16]
 800a794:	f000 f842 	bl	800a81c <USBD_GetLen>
 800a798:	4603      	mov	r3, r0
 800a79a:	3301      	adds	r3, #1
 800a79c:	005b      	lsls	r3, r3, #1
 800a79e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7a2:	d808      	bhi.n	800a7b6 <USBD_GetString+0x3e>
 800a7a4:	6938      	ldr	r0, [r7, #16]
 800a7a6:	f000 f839 	bl	800a81c <USBD_GetLen>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	3301      	adds	r3, #1
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	005b      	lsls	r3, r3, #1
 800a7b2:	b29a      	uxth	r2, r3
 800a7b4:	e001      	b.n	800a7ba <USBD_GetString+0x42>
 800a7b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a7be:	7dfb      	ldrb	r3, [r7, #23]
 800a7c0:	68ba      	ldr	r2, [r7, #8]
 800a7c2:	4413      	add	r3, r2
 800a7c4:	687a      	ldr	r2, [r7, #4]
 800a7c6:	7812      	ldrb	r2, [r2, #0]
 800a7c8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a7ca:	7dfb      	ldrb	r3, [r7, #23]
 800a7cc:	3301      	adds	r3, #1
 800a7ce:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a7d0:	7dfb      	ldrb	r3, [r7, #23]
 800a7d2:	68ba      	ldr	r2, [r7, #8]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	2203      	movs	r2, #3
 800a7d8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a7da:	7dfb      	ldrb	r3, [r7, #23]
 800a7dc:	3301      	adds	r3, #1
 800a7de:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a7e0:	e013      	b.n	800a80a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a7e2:	7dfb      	ldrb	r3, [r7, #23]
 800a7e4:	68ba      	ldr	r2, [r7, #8]
 800a7e6:	4413      	add	r3, r2
 800a7e8:	693a      	ldr	r2, [r7, #16]
 800a7ea:	7812      	ldrb	r2, [r2, #0]
 800a7ec:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a7ee:	693b      	ldr	r3, [r7, #16]
 800a7f0:	3301      	adds	r3, #1
 800a7f2:	613b      	str	r3, [r7, #16]
    idx++;
 800a7f4:	7dfb      	ldrb	r3, [r7, #23]
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a7fa:	7dfb      	ldrb	r3, [r7, #23]
 800a7fc:	68ba      	ldr	r2, [r7, #8]
 800a7fe:	4413      	add	r3, r2
 800a800:	2200      	movs	r2, #0
 800a802:	701a      	strb	r2, [r3, #0]
    idx++;
 800a804:	7dfb      	ldrb	r3, [r7, #23]
 800a806:	3301      	adds	r3, #1
 800a808:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a80a:	693b      	ldr	r3, [r7, #16]
 800a80c:	781b      	ldrb	r3, [r3, #0]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d1e7      	bne.n	800a7e2 <USBD_GetString+0x6a>
 800a812:	e000      	b.n	800a816 <USBD_GetString+0x9e>
    return;
 800a814:	bf00      	nop
  }
}
 800a816:	3718      	adds	r7, #24
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}

0800a81c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b085      	sub	sp, #20
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a824:	2300      	movs	r3, #0
 800a826:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a82c:	e005      	b.n	800a83a <USBD_GetLen+0x1e>
  {
    len++;
 800a82e:	7bfb      	ldrb	r3, [r7, #15]
 800a830:	3301      	adds	r3, #1
 800a832:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	3301      	adds	r3, #1
 800a838:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a83a:	68bb      	ldr	r3, [r7, #8]
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d1f5      	bne.n	800a82e <USBD_GetLen+0x12>
  }

  return len;
 800a842:	7bfb      	ldrb	r3, [r7, #15]
}
 800a844:	4618      	mov	r0, r3
 800a846:	3714      	adds	r7, #20
 800a848:	46bd      	mov	sp, r7
 800a84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84e:	4770      	bx	lr

0800a850 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b084      	sub	sp, #16
 800a854:	af00      	add	r7, sp, #0
 800a856:	60f8      	str	r0, [r7, #12]
 800a858:	60b9      	str	r1, [r7, #8]
 800a85a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2202      	movs	r2, #2
 800a860:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	687a      	ldr	r2, [r7, #4]
 800a868:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	68ba      	ldr	r2, [r7, #8]
 800a86e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	68ba      	ldr	r2, [r7, #8]
 800a87a:	2100      	movs	r1, #0
 800a87c:	68f8      	ldr	r0, [r7, #12]
 800a87e:	f000 fc8c 	bl	800b19a <USBD_LL_Transmit>

  return USBD_OK;
 800a882:	2300      	movs	r3, #0
}
 800a884:	4618      	mov	r0, r3
 800a886:	3710      	adds	r7, #16
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b084      	sub	sp, #16
 800a890:	af00      	add	r7, sp, #0
 800a892:	60f8      	str	r0, [r7, #12]
 800a894:	60b9      	str	r1, [r7, #8]
 800a896:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	68ba      	ldr	r2, [r7, #8]
 800a89c:	2100      	movs	r1, #0
 800a89e:	68f8      	ldr	r0, [r7, #12]
 800a8a0:	f000 fc7b 	bl	800b19a <USBD_LL_Transmit>

  return USBD_OK;
 800a8a4:	2300      	movs	r3, #0
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3710      	adds	r7, #16
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}

0800a8ae <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a8ae:	b580      	push	{r7, lr}
 800a8b0:	b084      	sub	sp, #16
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	60f8      	str	r0, [r7, #12]
 800a8b6:	60b9      	str	r1, [r7, #8]
 800a8b8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2203      	movs	r2, #3
 800a8be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	68ba      	ldr	r2, [r7, #8]
 800a8ce:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	687a      	ldr	r2, [r7, #4]
 800a8d6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	68ba      	ldr	r2, [r7, #8]
 800a8de:	2100      	movs	r1, #0
 800a8e0:	68f8      	ldr	r0, [r7, #12]
 800a8e2:	f000 fc7b 	bl	800b1dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a8e6:	2300      	movs	r3, #0
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3710      	adds	r7, #16
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}

0800a8f0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	60f8      	str	r0, [r7, #12]
 800a8f8:	60b9      	str	r1, [r7, #8]
 800a8fa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	68ba      	ldr	r2, [r7, #8]
 800a900:	2100      	movs	r1, #0
 800a902:	68f8      	ldr	r0, [r7, #12]
 800a904:	f000 fc6a 	bl	800b1dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a908:	2300      	movs	r3, #0
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3710      	adds	r7, #16
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b082      	sub	sp, #8
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2204      	movs	r2, #4
 800a91e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a922:	2300      	movs	r3, #0
 800a924:	2200      	movs	r2, #0
 800a926:	2100      	movs	r1, #0
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 fc36 	bl	800b19a <USBD_LL_Transmit>

  return USBD_OK;
 800a92e:	2300      	movs	r3, #0
}
 800a930:	4618      	mov	r0, r3
 800a932:	3708      	adds	r7, #8
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2205      	movs	r2, #5
 800a944:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a948:	2300      	movs	r3, #0
 800a94a:	2200      	movs	r2, #0
 800a94c:	2100      	movs	r1, #0
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 fc44 	bl	800b1dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	3708      	adds	r7, #8
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}
	...

0800a960 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a964:	2200      	movs	r2, #0
 800a966:	4912      	ldr	r1, [pc, #72]	@ (800a9b0 <MX_USB_DEVICE_Init+0x50>)
 800a968:	4812      	ldr	r0, [pc, #72]	@ (800a9b4 <MX_USB_DEVICE_Init+0x54>)
 800a96a:	f7fe fd11 	bl	8009390 <USBD_Init>
 800a96e:	4603      	mov	r3, r0
 800a970:	2b00      	cmp	r3, #0
 800a972:	d001      	beq.n	800a978 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a974:	f7f7 f94c 	bl	8001c10 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800a978:	490f      	ldr	r1, [pc, #60]	@ (800a9b8 <MX_USB_DEVICE_Init+0x58>)
 800a97a:	480e      	ldr	r0, [pc, #56]	@ (800a9b4 <MX_USB_DEVICE_Init+0x54>)
 800a97c:	f7fe fd38 	bl	80093f0 <USBD_RegisterClass>
 800a980:	4603      	mov	r3, r0
 800a982:	2b00      	cmp	r3, #0
 800a984:	d001      	beq.n	800a98a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a986:	f7f7 f943 	bl	8001c10 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800a98a:	490c      	ldr	r1, [pc, #48]	@ (800a9bc <MX_USB_DEVICE_Init+0x5c>)
 800a98c:	4809      	ldr	r0, [pc, #36]	@ (800a9b4 <MX_USB_DEVICE_Init+0x54>)
 800a98e:	f7fe fcb3 	bl	80092f8 <USBD_AUDIO_RegisterInterface>
 800a992:	4603      	mov	r3, r0
 800a994:	2b00      	cmp	r3, #0
 800a996:	d001      	beq.n	800a99c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a998:	f7f7 f93a 	bl	8001c10 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a99c:	4805      	ldr	r0, [pc, #20]	@ (800a9b4 <MX_USB_DEVICE_Init+0x54>)
 800a99e:	f7fe fd5d 	bl	800945c <USBD_Start>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d001      	beq.n	800a9ac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a9a8:	f7f7 f932 	bl	8001c10 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a9ac:	bf00      	nop
 800a9ae:	bd80      	pop	{r7, pc}
 800a9b0:	20000118 	.word	0x20000118
 800a9b4:	200083ec 	.word	0x200083ec
 800a9b8:	20000048 	.word	0x20000048
 800a9bc:	200000fc 	.word	0x200000fc

0800a9c0 <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	b085      	sub	sp, #20
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	60f8      	str	r0, [r7, #12]
 800a9c8:	60b9      	str	r1, [r7, #8]
 800a9ca:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  /* USER CODE END 0 */
}
 800a9cc:	bf00      	nop
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3714      	adds	r7, #20
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d8:	4770      	bx	lr

0800a9da <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 800a9da:	b480      	push	{r7}
 800a9dc:	b083      	sub	sp, #12
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */
}
 800a9e2:	bf00      	nop
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	370c      	adds	r7, #12
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr

0800a9f0 <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b085      	sub	sp, #20
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	60f8      	str	r0, [r7, #12]
 800a9f8:	60b9      	str	r1, [r7, #8]
 800a9fa:	4613      	mov	r3, r2
 800a9fc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
}
 800a9fe:	bf00      	nop
 800aa00:	4618      	mov	r0, r3
 800aa02:	3714      	adds	r7, #20
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr

0800aa0c <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b083      	sub	sp, #12
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	4603      	mov	r3, r0
 800aa14:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 800aa16:	bf00      	nop
 800aa18:	4618      	mov	r0, r3
 800aa1a:	370c      	adds	r7, #12
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa22:	4770      	bx	lr

0800aa24 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b083      	sub	sp, #12
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  /* USER CODE END 4 */
}
 800aa2e:	bf00      	nop
 800aa30:	4618      	mov	r0, r3
 800aa32:	370c      	adds	r7, #12
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr

0800aa3c <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b085      	sub	sp, #20
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	60f8      	str	r0, [r7, #12]
 800aa44:	60b9      	str	r1, [r7, #8]
 800aa46:	4613      	mov	r3, r2
 800aa48:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  /* USER CODE END 5 */
}
 800aa4a:	bf00      	nop
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	3714      	adds	r7, #20
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  /* USER CODE END 6 */
}
 800aa5c:	bf00      	nop
 800aa5e:	4618      	mov	r0, r3
 800aa60:	46bd      	mov	sp, r7
 800aa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa66:	4770      	bx	lr

0800aa68 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b083      	sub	sp, #12
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	4603      	mov	r3, r0
 800aa70:	6039      	str	r1, [r7, #0]
 800aa72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	2212      	movs	r2, #18
 800aa78:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800aa7a:	4b03      	ldr	r3, [pc, #12]	@ (800aa88 <USBD_FS_DeviceDescriptor+0x20>)
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	370c      	adds	r7, #12
 800aa80:	46bd      	mov	sp, r7
 800aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa86:	4770      	bx	lr
 800aa88:	20000134 	.word	0x20000134

0800aa8c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa8c:	b480      	push	{r7}
 800aa8e:	b083      	sub	sp, #12
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	4603      	mov	r3, r0
 800aa94:	6039      	str	r1, [r7, #0]
 800aa96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	2204      	movs	r2, #4
 800aa9c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aa9e:	4b03      	ldr	r3, [pc, #12]	@ (800aaac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	370c      	adds	r7, #12
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaaa:	4770      	bx	lr
 800aaac:	20000148 	.word	0x20000148

0800aab0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b082      	sub	sp, #8
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	4603      	mov	r3, r0
 800aab8:	6039      	str	r1, [r7, #0]
 800aaba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aabc:	79fb      	ldrb	r3, [r7, #7]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d105      	bne.n	800aace <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aac2:	683a      	ldr	r2, [r7, #0]
 800aac4:	4907      	ldr	r1, [pc, #28]	@ (800aae4 <USBD_FS_ProductStrDescriptor+0x34>)
 800aac6:	4808      	ldr	r0, [pc, #32]	@ (800aae8 <USBD_FS_ProductStrDescriptor+0x38>)
 800aac8:	f7ff fe56 	bl	800a778 <USBD_GetString>
 800aacc:	e004      	b.n	800aad8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aace:	683a      	ldr	r2, [r7, #0]
 800aad0:	4904      	ldr	r1, [pc, #16]	@ (800aae4 <USBD_FS_ProductStrDescriptor+0x34>)
 800aad2:	4805      	ldr	r0, [pc, #20]	@ (800aae8 <USBD_FS_ProductStrDescriptor+0x38>)
 800aad4:	f7ff fe50 	bl	800a778 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aad8:	4b02      	ldr	r3, [pc, #8]	@ (800aae4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3708      	adds	r7, #8
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}
 800aae2:	bf00      	nop
 800aae4:	200086c8 	.word	0x200086c8
 800aae8:	0800bdd4 	.word	0x0800bdd4

0800aaec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b082      	sub	sp, #8
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	6039      	str	r1, [r7, #0]
 800aaf6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aaf8:	683a      	ldr	r2, [r7, #0]
 800aafa:	4904      	ldr	r1, [pc, #16]	@ (800ab0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aafc:	4804      	ldr	r0, [pc, #16]	@ (800ab10 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aafe:	f7ff fe3b 	bl	800a778 <USBD_GetString>
  return USBD_StrDesc;
 800ab02:	4b02      	ldr	r3, [pc, #8]	@ (800ab0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3708      	adds	r7, #8
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}
 800ab0c:	200086c8 	.word	0x200086c8
 800ab10:	0800bde8 	.word	0x0800bde8

0800ab14 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b082      	sub	sp, #8
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	6039      	str	r1, [r7, #0]
 800ab1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	221a      	movs	r2, #26
 800ab24:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ab26:	f000 f843 	bl	800abb0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ab2a:	4b02      	ldr	r3, [pc, #8]	@ (800ab34 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3708      	adds	r7, #8
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}
 800ab34:	2000014c 	.word	0x2000014c

0800ab38 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b082      	sub	sp, #8
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	4603      	mov	r3, r0
 800ab40:	6039      	str	r1, [r7, #0]
 800ab42:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ab44:	79fb      	ldrb	r3, [r7, #7]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d105      	bne.n	800ab56 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ab4a:	683a      	ldr	r2, [r7, #0]
 800ab4c:	4907      	ldr	r1, [pc, #28]	@ (800ab6c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ab4e:	4808      	ldr	r0, [pc, #32]	@ (800ab70 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ab50:	f7ff fe12 	bl	800a778 <USBD_GetString>
 800ab54:	e004      	b.n	800ab60 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ab56:	683a      	ldr	r2, [r7, #0]
 800ab58:	4904      	ldr	r1, [pc, #16]	@ (800ab6c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ab5a:	4805      	ldr	r0, [pc, #20]	@ (800ab70 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ab5c:	f7ff fe0c 	bl	800a778 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab60:	4b02      	ldr	r3, [pc, #8]	@ (800ab6c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3708      	adds	r7, #8
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}
 800ab6a:	bf00      	nop
 800ab6c:	200086c8 	.word	0x200086c8
 800ab70:	0800bdfc 	.word	0x0800bdfc

0800ab74 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	6039      	str	r1, [r7, #0]
 800ab7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ab80:	79fb      	ldrb	r3, [r7, #7]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d105      	bne.n	800ab92 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab86:	683a      	ldr	r2, [r7, #0]
 800ab88:	4907      	ldr	r1, [pc, #28]	@ (800aba8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab8a:	4808      	ldr	r0, [pc, #32]	@ (800abac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab8c:	f7ff fdf4 	bl	800a778 <USBD_GetString>
 800ab90:	e004      	b.n	800ab9c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab92:	683a      	ldr	r2, [r7, #0]
 800ab94:	4904      	ldr	r1, [pc, #16]	@ (800aba8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab96:	4805      	ldr	r0, [pc, #20]	@ (800abac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab98:	f7ff fdee 	bl	800a778 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab9c:	4b02      	ldr	r3, [pc, #8]	@ (800aba8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ab9e:	4618      	mov	r0, r3
 800aba0:	3708      	adds	r7, #8
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}
 800aba6:	bf00      	nop
 800aba8:	200086c8 	.word	0x200086c8
 800abac:	0800be0c 	.word	0x0800be0c

0800abb0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b084      	sub	sp, #16
 800abb4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800abb6:	4b0f      	ldr	r3, [pc, #60]	@ (800abf4 <Get_SerialNum+0x44>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800abbc:	4b0e      	ldr	r3, [pc, #56]	@ (800abf8 <Get_SerialNum+0x48>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800abc2:	4b0e      	ldr	r3, [pc, #56]	@ (800abfc <Get_SerialNum+0x4c>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800abc8:	68fa      	ldr	r2, [r7, #12]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	4413      	add	r3, r2
 800abce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d009      	beq.n	800abea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800abd6:	2208      	movs	r2, #8
 800abd8:	4909      	ldr	r1, [pc, #36]	@ (800ac00 <Get_SerialNum+0x50>)
 800abda:	68f8      	ldr	r0, [r7, #12]
 800abdc:	f000 f814 	bl	800ac08 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800abe0:	2204      	movs	r2, #4
 800abe2:	4908      	ldr	r1, [pc, #32]	@ (800ac04 <Get_SerialNum+0x54>)
 800abe4:	68b8      	ldr	r0, [r7, #8]
 800abe6:	f000 f80f 	bl	800ac08 <IntToUnicode>
  }
}
 800abea:	bf00      	nop
 800abec:	3710      	adds	r7, #16
 800abee:	46bd      	mov	sp, r7
 800abf0:	bd80      	pop	{r7, pc}
 800abf2:	bf00      	nop
 800abf4:	1fff7a10 	.word	0x1fff7a10
 800abf8:	1fff7a14 	.word	0x1fff7a14
 800abfc:	1fff7a18 	.word	0x1fff7a18
 800ac00:	2000014e 	.word	0x2000014e
 800ac04:	2000015e 	.word	0x2000015e

0800ac08 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b087      	sub	sp, #28
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	60f8      	str	r0, [r7, #12]
 800ac10:	60b9      	str	r1, [r7, #8]
 800ac12:	4613      	mov	r3, r2
 800ac14:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ac16:	2300      	movs	r3, #0
 800ac18:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	75fb      	strb	r3, [r7, #23]
 800ac1e:	e027      	b.n	800ac70 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	0f1b      	lsrs	r3, r3, #28
 800ac24:	2b09      	cmp	r3, #9
 800ac26:	d80b      	bhi.n	800ac40 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	0f1b      	lsrs	r3, r3, #28
 800ac2c:	b2da      	uxtb	r2, r3
 800ac2e:	7dfb      	ldrb	r3, [r7, #23]
 800ac30:	005b      	lsls	r3, r3, #1
 800ac32:	4619      	mov	r1, r3
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	440b      	add	r3, r1
 800ac38:	3230      	adds	r2, #48	@ 0x30
 800ac3a:	b2d2      	uxtb	r2, r2
 800ac3c:	701a      	strb	r2, [r3, #0]
 800ac3e:	e00a      	b.n	800ac56 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	0f1b      	lsrs	r3, r3, #28
 800ac44:	b2da      	uxtb	r2, r3
 800ac46:	7dfb      	ldrb	r3, [r7, #23]
 800ac48:	005b      	lsls	r3, r3, #1
 800ac4a:	4619      	mov	r1, r3
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	440b      	add	r3, r1
 800ac50:	3237      	adds	r2, #55	@ 0x37
 800ac52:	b2d2      	uxtb	r2, r2
 800ac54:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	011b      	lsls	r3, r3, #4
 800ac5a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ac5c:	7dfb      	ldrb	r3, [r7, #23]
 800ac5e:	005b      	lsls	r3, r3, #1
 800ac60:	3301      	adds	r3, #1
 800ac62:	68ba      	ldr	r2, [r7, #8]
 800ac64:	4413      	add	r3, r2
 800ac66:	2200      	movs	r2, #0
 800ac68:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ac6a:	7dfb      	ldrb	r3, [r7, #23]
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	75fb      	strb	r3, [r7, #23]
 800ac70:	7dfa      	ldrb	r2, [r7, #23]
 800ac72:	79fb      	ldrb	r3, [r7, #7]
 800ac74:	429a      	cmp	r2, r3
 800ac76:	d3d3      	bcc.n	800ac20 <IntToUnicode+0x18>
  }
}
 800ac78:	bf00      	nop
 800ac7a:	bf00      	nop
 800ac7c:	371c      	adds	r7, #28
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr
	...

0800ac88 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b08a      	sub	sp, #40	@ 0x28
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac90:	f107 0314 	add.w	r3, r7, #20
 800ac94:	2200      	movs	r2, #0
 800ac96:	601a      	str	r2, [r3, #0]
 800ac98:	605a      	str	r2, [r3, #4]
 800ac9a:	609a      	str	r2, [r3, #8]
 800ac9c:	60da      	str	r2, [r3, #12]
 800ac9e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aca8:	d147      	bne.n	800ad3a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800acaa:	2300      	movs	r3, #0
 800acac:	613b      	str	r3, [r7, #16]
 800acae:	4b25      	ldr	r3, [pc, #148]	@ (800ad44 <HAL_PCD_MspInit+0xbc>)
 800acb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acb2:	4a24      	ldr	r2, [pc, #144]	@ (800ad44 <HAL_PCD_MspInit+0xbc>)
 800acb4:	f043 0301 	orr.w	r3, r3, #1
 800acb8:	6313      	str	r3, [r2, #48]	@ 0x30
 800acba:	4b22      	ldr	r3, [pc, #136]	@ (800ad44 <HAL_PCD_MspInit+0xbc>)
 800acbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acbe:	f003 0301 	and.w	r3, r3, #1
 800acc2:	613b      	str	r3, [r7, #16]
 800acc4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800acc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800acca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800accc:	2300      	movs	r3, #0
 800acce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acd0:	2300      	movs	r3, #0
 800acd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800acd4:	f107 0314 	add.w	r3, r7, #20
 800acd8:	4619      	mov	r1, r3
 800acda:	481b      	ldr	r0, [pc, #108]	@ (800ad48 <HAL_PCD_MspInit+0xc0>)
 800acdc:	f7f8 fab2 	bl	8003244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ace0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800ace4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ace6:	2302      	movs	r3, #2
 800ace8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acea:	2300      	movs	r3, #0
 800acec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800acee:	2300      	movs	r3, #0
 800acf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800acf2:	230a      	movs	r3, #10
 800acf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800acf6:	f107 0314 	add.w	r3, r7, #20
 800acfa:	4619      	mov	r1, r3
 800acfc:	4812      	ldr	r0, [pc, #72]	@ (800ad48 <HAL_PCD_MspInit+0xc0>)
 800acfe:	f7f8 faa1 	bl	8003244 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ad02:	4b10      	ldr	r3, [pc, #64]	@ (800ad44 <HAL_PCD_MspInit+0xbc>)
 800ad04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad06:	4a0f      	ldr	r2, [pc, #60]	@ (800ad44 <HAL_PCD_MspInit+0xbc>)
 800ad08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad0c:	6353      	str	r3, [r2, #52]	@ 0x34
 800ad0e:	2300      	movs	r3, #0
 800ad10:	60fb      	str	r3, [r7, #12]
 800ad12:	4b0c      	ldr	r3, [pc, #48]	@ (800ad44 <HAL_PCD_MspInit+0xbc>)
 800ad14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad16:	4a0b      	ldr	r2, [pc, #44]	@ (800ad44 <HAL_PCD_MspInit+0xbc>)
 800ad18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ad1c:	6453      	str	r3, [r2, #68]	@ 0x44
 800ad1e:	4b09      	ldr	r3, [pc, #36]	@ (800ad44 <HAL_PCD_MspInit+0xbc>)
 800ad20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad26:	60fb      	str	r3, [r7, #12]
 800ad28:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	2100      	movs	r1, #0
 800ad2e:	2043      	movs	r0, #67	@ 0x43
 800ad30:	f7f7 fe83 	bl	8002a3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ad34:	2043      	movs	r0, #67	@ 0x43
 800ad36:	f7f7 fe9c 	bl	8002a72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ad3a:	bf00      	nop
 800ad3c:	3728      	adds	r7, #40	@ 0x28
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}
 800ad42:	bf00      	nop
 800ad44:	40023800 	.word	0x40023800
 800ad48:	40020000 	.word	0x40020000

0800ad4c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ad60:	4619      	mov	r1, r3
 800ad62:	4610      	mov	r0, r2
 800ad64:	f7fe fbc7 	bl	80094f6 <USBD_LL_SetupStage>
}
 800ad68:	bf00      	nop
 800ad6a:	3708      	adds	r7, #8
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	460b      	mov	r3, r1
 800ad7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ad82:	78fa      	ldrb	r2, [r7, #3]
 800ad84:	6879      	ldr	r1, [r7, #4]
 800ad86:	4613      	mov	r3, r2
 800ad88:	00db      	lsls	r3, r3, #3
 800ad8a:	4413      	add	r3, r2
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	440b      	add	r3, r1
 800ad90:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ad94:	681a      	ldr	r2, [r3, #0]
 800ad96:	78fb      	ldrb	r3, [r7, #3]
 800ad98:	4619      	mov	r1, r3
 800ad9a:	f7fe fc01 	bl	80095a0 <USBD_LL_DataOutStage>
}
 800ad9e:	bf00      	nop
 800ada0:	3708      	adds	r7, #8
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bd80      	pop	{r7, pc}

0800ada6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ada6:	b580      	push	{r7, lr}
 800ada8:	b082      	sub	sp, #8
 800adaa:	af00      	add	r7, sp, #0
 800adac:	6078      	str	r0, [r7, #4]
 800adae:	460b      	mov	r3, r1
 800adb0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800adb8:	78fa      	ldrb	r2, [r7, #3]
 800adba:	6879      	ldr	r1, [r7, #4]
 800adbc:	4613      	mov	r3, r2
 800adbe:	00db      	lsls	r3, r3, #3
 800adc0:	4413      	add	r3, r2
 800adc2:	009b      	lsls	r3, r3, #2
 800adc4:	440b      	add	r3, r1
 800adc6:	3320      	adds	r3, #32
 800adc8:	681a      	ldr	r2, [r3, #0]
 800adca:	78fb      	ldrb	r3, [r7, #3]
 800adcc:	4619      	mov	r1, r3
 800adce:	f7fe fca3 	bl	8009718 <USBD_LL_DataInStage>
}
 800add2:	bf00      	nop
 800add4:	3708      	adds	r7, #8
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}

0800adda <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adda:	b580      	push	{r7, lr}
 800addc:	b082      	sub	sp, #8
 800adde:	af00      	add	r7, sp, #0
 800ade0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ade8:	4618      	mov	r0, r3
 800adea:	f7fe fde7 	bl	80099bc <USBD_LL_SOF>
}
 800adee:	bf00      	nop
 800adf0:	3708      	adds	r7, #8
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}

0800adf6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adf6:	b580      	push	{r7, lr}
 800adf8:	b084      	sub	sp, #16
 800adfa:	af00      	add	r7, sp, #0
 800adfc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800adfe:	2301      	movs	r3, #1
 800ae00:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	79db      	ldrb	r3, [r3, #7]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d102      	bne.n	800ae10 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	73fb      	strb	r3, [r7, #15]
 800ae0e:	e008      	b.n	800ae22 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	79db      	ldrb	r3, [r3, #7]
 800ae14:	2b02      	cmp	r3, #2
 800ae16:	d102      	bne.n	800ae1e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ae18:	2301      	movs	r3, #1
 800ae1a:	73fb      	strb	r3, [r7, #15]
 800ae1c:	e001      	b.n	800ae22 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ae1e:	f7f6 fef7 	bl	8001c10 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ae28:	7bfa      	ldrb	r2, [r7, #15]
 800ae2a:	4611      	mov	r1, r2
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f7fe fd81 	bl	8009934 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f7fe fd28 	bl	800988e <USBD_LL_Reset>
}
 800ae3e:	bf00      	nop
 800ae40:	3710      	adds	r7, #16
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}
	...

0800ae48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b082      	sub	sp, #8
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ae56:	4618      	mov	r0, r3
 800ae58:	f7fe fd7c 	bl	8009954 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	687a      	ldr	r2, [r7, #4]
 800ae68:	6812      	ldr	r2, [r2, #0]
 800ae6a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ae6e:	f043 0301 	orr.w	r3, r3, #1
 800ae72:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	7adb      	ldrb	r3, [r3, #11]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d005      	beq.n	800ae88 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ae7c:	4b04      	ldr	r3, [pc, #16]	@ (800ae90 <HAL_PCD_SuspendCallback+0x48>)
 800ae7e:	691b      	ldr	r3, [r3, #16]
 800ae80:	4a03      	ldr	r2, [pc, #12]	@ (800ae90 <HAL_PCD_SuspendCallback+0x48>)
 800ae82:	f043 0306 	orr.w	r3, r3, #6
 800ae86:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ae88:	bf00      	nop
 800ae8a:	3708      	adds	r7, #8
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	bd80      	pop	{r7, pc}
 800ae90:	e000ed00 	.word	0xe000ed00

0800ae94 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b082      	sub	sp, #8
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aea2:	4618      	mov	r0, r3
 800aea4:	f7fe fd72 	bl	800998c <USBD_LL_Resume>
}
 800aea8:	bf00      	nop
 800aeaa:	3708      	adds	r7, #8
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}

0800aeb0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b082      	sub	sp, #8
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
 800aeb8:	460b      	mov	r3, r1
 800aeba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aec2:	78fa      	ldrb	r2, [r7, #3]
 800aec4:	4611      	mov	r1, r2
 800aec6:	4618      	mov	r0, r3
 800aec8:	f7fe fdca 	bl	8009a60 <USBD_LL_IsoOUTIncomplete>
}
 800aecc:	bf00      	nop
 800aece:	3708      	adds	r7, #8
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b082      	sub	sp, #8
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
 800aedc:	460b      	mov	r3, r1
 800aede:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aee6:	78fa      	ldrb	r2, [r7, #3]
 800aee8:	4611      	mov	r1, r2
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7fe fd86 	bl	80099fc <USBD_LL_IsoINIncomplete>
}
 800aef0:	bf00      	nop
 800aef2:	3708      	adds	r7, #8
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}

0800aef8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af06:	4618      	mov	r0, r3
 800af08:	f7fe fddc 	bl	8009ac4 <USBD_LL_DevConnected>
}
 800af0c:	bf00      	nop
 800af0e:	3708      	adds	r7, #8
 800af10:	46bd      	mov	sp, r7
 800af12:	bd80      	pop	{r7, pc}

0800af14 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b082      	sub	sp, #8
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af22:	4618      	mov	r0, r3
 800af24:	f7fe fdd9 	bl	8009ada <USBD_LL_DevDisconnected>
}
 800af28:	bf00      	nop
 800af2a:	3708      	adds	r7, #8
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}

0800af30 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b082      	sub	sp, #8
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	781b      	ldrb	r3, [r3, #0]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d13c      	bne.n	800afba <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800af40:	4a20      	ldr	r2, [pc, #128]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	4a1e      	ldr	r2, [pc, #120]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af4c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800af50:	4b1c      	ldr	r3, [pc, #112]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af52:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800af56:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800af58:	4b1a      	ldr	r3, [pc, #104]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af5a:	2204      	movs	r2, #4
 800af5c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800af5e:	4b19      	ldr	r3, [pc, #100]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af60:	2202      	movs	r2, #2
 800af62:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800af64:	4b17      	ldr	r3, [pc, #92]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af66:	2200      	movs	r2, #0
 800af68:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800af6a:	4b16      	ldr	r3, [pc, #88]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af6c:	2202      	movs	r2, #2
 800af6e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800af70:	4b14      	ldr	r3, [pc, #80]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af72:	2200      	movs	r2, #0
 800af74:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800af76:	4b13      	ldr	r3, [pc, #76]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af78:	2200      	movs	r2, #0
 800af7a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800af7c:	4b11      	ldr	r3, [pc, #68]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af7e:	2200      	movs	r2, #0
 800af80:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800af82:	4b10      	ldr	r3, [pc, #64]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af84:	2201      	movs	r2, #1
 800af86:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800af88:	4b0e      	ldr	r3, [pc, #56]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af8a:	2200      	movs	r2, #0
 800af8c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800af8e:	480d      	ldr	r0, [pc, #52]	@ (800afc4 <USBD_LL_Init+0x94>)
 800af90:	f7fa fa00 	bl	8005394 <HAL_PCD_Init>
 800af94:	4603      	mov	r3, r0
 800af96:	2b00      	cmp	r3, #0
 800af98:	d001      	beq.n	800af9e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800af9a:	f7f6 fe39 	bl	8001c10 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800af9e:	2180      	movs	r1, #128	@ 0x80
 800afa0:	4808      	ldr	r0, [pc, #32]	@ (800afc4 <USBD_LL_Init+0x94>)
 800afa2:	f7fb fc2c 	bl	80067fe <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800afa6:	2240      	movs	r2, #64	@ 0x40
 800afa8:	2100      	movs	r1, #0
 800afaa:	4806      	ldr	r0, [pc, #24]	@ (800afc4 <USBD_LL_Init+0x94>)
 800afac:	f7fb fbe0 	bl	8006770 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800afb0:	2280      	movs	r2, #128	@ 0x80
 800afb2:	2101      	movs	r1, #1
 800afb4:	4803      	ldr	r0, [pc, #12]	@ (800afc4 <USBD_LL_Init+0x94>)
 800afb6:	f7fb fbdb 	bl	8006770 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800afba:	2300      	movs	r3, #0
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3708      	adds	r7, #8
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}
 800afc4:	200088c8 	.word	0x200088c8

0800afc8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b084      	sub	sp, #16
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afd0:	2300      	movs	r3, #0
 800afd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afd4:	2300      	movs	r3, #0
 800afd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800afde:	4618      	mov	r0, r3
 800afe0:	f7fa fae7 	bl	80055b2 <HAL_PCD_Start>
 800afe4:	4603      	mov	r3, r0
 800afe6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afe8:	7bfb      	ldrb	r3, [r7, #15]
 800afea:	4618      	mov	r0, r3
 800afec:	f000 f942 	bl	800b274 <USBD_Get_USB_Status>
 800aff0:	4603      	mov	r3, r0
 800aff2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aff4:	7bbb      	ldrb	r3, [r7, #14]
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3710      	adds	r7, #16
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}

0800affe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800affe:	b580      	push	{r7, lr}
 800b000:	b084      	sub	sp, #16
 800b002:	af00      	add	r7, sp, #0
 800b004:	6078      	str	r0, [r7, #4]
 800b006:	4608      	mov	r0, r1
 800b008:	4611      	mov	r1, r2
 800b00a:	461a      	mov	r2, r3
 800b00c:	4603      	mov	r3, r0
 800b00e:	70fb      	strb	r3, [r7, #3]
 800b010:	460b      	mov	r3, r1
 800b012:	70bb      	strb	r3, [r7, #2]
 800b014:	4613      	mov	r3, r2
 800b016:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b018:	2300      	movs	r3, #0
 800b01a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b01c:	2300      	movs	r3, #0
 800b01e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b026:	78bb      	ldrb	r3, [r7, #2]
 800b028:	883a      	ldrh	r2, [r7, #0]
 800b02a:	78f9      	ldrb	r1, [r7, #3]
 800b02c:	f7fa ffbb 	bl	8005fa6 <HAL_PCD_EP_Open>
 800b030:	4603      	mov	r3, r0
 800b032:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b034:	7bfb      	ldrb	r3, [r7, #15]
 800b036:	4618      	mov	r0, r3
 800b038:	f000 f91c 	bl	800b274 <USBD_Get_USB_Status>
 800b03c:	4603      	mov	r3, r0
 800b03e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b040:	7bbb      	ldrb	r3, [r7, #14]
}
 800b042:	4618      	mov	r0, r3
 800b044:	3710      	adds	r7, #16
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}

0800b04a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b04a:	b580      	push	{r7, lr}
 800b04c:	b084      	sub	sp, #16
 800b04e:	af00      	add	r7, sp, #0
 800b050:	6078      	str	r0, [r7, #4]
 800b052:	460b      	mov	r3, r1
 800b054:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b056:	2300      	movs	r3, #0
 800b058:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b05a:	2300      	movs	r3, #0
 800b05c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b064:	78fa      	ldrb	r2, [r7, #3]
 800b066:	4611      	mov	r1, r2
 800b068:	4618      	mov	r0, r3
 800b06a:	f7fb f806 	bl	800607a <HAL_PCD_EP_Close>
 800b06e:	4603      	mov	r3, r0
 800b070:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b072:	7bfb      	ldrb	r3, [r7, #15]
 800b074:	4618      	mov	r0, r3
 800b076:	f000 f8fd 	bl	800b274 <USBD_Get_USB_Status>
 800b07a:	4603      	mov	r3, r0
 800b07c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b07e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b080:	4618      	mov	r0, r3
 800b082:	3710      	adds	r7, #16
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b084      	sub	sp, #16
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	460b      	mov	r3, r1
 800b092:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b094:	2300      	movs	r3, #0
 800b096:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b098:	2300      	movs	r3, #0
 800b09a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b0a2:	78fa      	ldrb	r2, [r7, #3]
 800b0a4:	4611      	mov	r1, r2
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f7fb f8be 	bl	8006228 <HAL_PCD_EP_SetStall>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0b0:	7bfb      	ldrb	r3, [r7, #15]
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f000 f8de 	bl	800b274 <USBD_Get_USB_Status>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3710      	adds	r7, #16
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}

0800b0c6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0c6:	b580      	push	{r7, lr}
 800b0c8:	b084      	sub	sp, #16
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
 800b0ce:	460b      	mov	r3, r1
 800b0d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b0e0:	78fa      	ldrb	r2, [r7, #3]
 800b0e2:	4611      	mov	r1, r2
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7fb f902 	bl	80062ee <HAL_PCD_EP_ClrStall>
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0ee:	7bfb      	ldrb	r3, [r7, #15]
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f000 f8bf 	bl	800b274 <USBD_Get_USB_Status>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0fa:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3710      	adds	r7, #16
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}

0800b104 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b104:	b480      	push	{r7}
 800b106:	b085      	sub	sp, #20
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]
 800b10c:	460b      	mov	r3, r1
 800b10e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b116:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b118:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	da0b      	bge.n	800b138 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b120:	78fb      	ldrb	r3, [r7, #3]
 800b122:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b126:	68f9      	ldr	r1, [r7, #12]
 800b128:	4613      	mov	r3, r2
 800b12a:	00db      	lsls	r3, r3, #3
 800b12c:	4413      	add	r3, r2
 800b12e:	009b      	lsls	r3, r3, #2
 800b130:	440b      	add	r3, r1
 800b132:	3316      	adds	r3, #22
 800b134:	781b      	ldrb	r3, [r3, #0]
 800b136:	e00b      	b.n	800b150 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b138:	78fb      	ldrb	r3, [r7, #3]
 800b13a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b13e:	68f9      	ldr	r1, [r7, #12]
 800b140:	4613      	mov	r3, r2
 800b142:	00db      	lsls	r3, r3, #3
 800b144:	4413      	add	r3, r2
 800b146:	009b      	lsls	r3, r3, #2
 800b148:	440b      	add	r3, r1
 800b14a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b14e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b150:	4618      	mov	r0, r3
 800b152:	3714      	adds	r7, #20
 800b154:	46bd      	mov	sp, r7
 800b156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15a:	4770      	bx	lr

0800b15c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b084      	sub	sp, #16
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
 800b164:	460b      	mov	r3, r1
 800b166:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b168:	2300      	movs	r3, #0
 800b16a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b16c:	2300      	movs	r3, #0
 800b16e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b176:	78fa      	ldrb	r2, [r7, #3]
 800b178:	4611      	mov	r1, r2
 800b17a:	4618      	mov	r0, r3
 800b17c:	f7fa feef 	bl	8005f5e <HAL_PCD_SetAddress>
 800b180:	4603      	mov	r3, r0
 800b182:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b184:	7bfb      	ldrb	r3, [r7, #15]
 800b186:	4618      	mov	r0, r3
 800b188:	f000 f874 	bl	800b274 <USBD_Get_USB_Status>
 800b18c:	4603      	mov	r3, r0
 800b18e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b190:	7bbb      	ldrb	r3, [r7, #14]
}
 800b192:	4618      	mov	r0, r3
 800b194:	3710      	adds	r7, #16
 800b196:	46bd      	mov	sp, r7
 800b198:	bd80      	pop	{r7, pc}

0800b19a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b19a:	b580      	push	{r7, lr}
 800b19c:	b086      	sub	sp, #24
 800b19e:	af00      	add	r7, sp, #0
 800b1a0:	60f8      	str	r0, [r7, #12]
 800b1a2:	607a      	str	r2, [r7, #4]
 800b1a4:	603b      	str	r3, [r7, #0]
 800b1a6:	460b      	mov	r3, r1
 800b1a8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b1b8:	7af9      	ldrb	r1, [r7, #11]
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	f7fa fff9 	bl	80061b4 <HAL_PCD_EP_Transmit>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1c6:	7dfb      	ldrb	r3, [r7, #23]
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f000 f853 	bl	800b274 <USBD_Get_USB_Status>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b1d2:	7dbb      	ldrb	r3, [r7, #22]
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3718      	adds	r7, #24
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b086      	sub	sp, #24
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	607a      	str	r2, [r7, #4]
 800b1e6:	603b      	str	r3, [r7, #0]
 800b1e8:	460b      	mov	r3, r1
 800b1ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b1fa:	7af9      	ldrb	r1, [r7, #11]
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	f7fa ff85 	bl	800610e <HAL_PCD_EP_Receive>
 800b204:	4603      	mov	r3, r0
 800b206:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b208:	7dfb      	ldrb	r3, [r7, #23]
 800b20a:	4618      	mov	r0, r3
 800b20c:	f000 f832 	bl	800b274 <USBD_Get_USB_Status>
 800b210:	4603      	mov	r3, r0
 800b212:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b214:	7dbb      	ldrb	r3, [r7, #22]
}
 800b216:	4618      	mov	r0, r3
 800b218:	3718      	adds	r7, #24
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}

0800b21e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b21e:	b580      	push	{r7, lr}
 800b220:	b082      	sub	sp, #8
 800b222:	af00      	add	r7, sp, #0
 800b224:	6078      	str	r0, [r7, #4]
 800b226:	460b      	mov	r3, r1
 800b228:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b230:	78fa      	ldrb	r2, [r7, #3]
 800b232:	4611      	mov	r1, r2
 800b234:	4618      	mov	r0, r3
 800b236:	f7fa ffa5 	bl	8006184 <HAL_PCD_EP_GetRxCount>
 800b23a:	4603      	mov	r3, r0
}
 800b23c:	4618      	mov	r0, r3
 800b23e:	3708      	adds	r7, #8
 800b240:	46bd      	mov	sp, r7
 800b242:	bd80      	pop	{r7, pc}

0800b244 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b244:	b480      	push	{r7}
 800b246:	b083      	sub	sp, #12
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b24c:	4b03      	ldr	r3, [pc, #12]	@ (800b25c <USBD_static_malloc+0x18>)
}
 800b24e:	4618      	mov	r0, r3
 800b250:	370c      	adds	r7, #12
 800b252:	46bd      	mov	sp, r7
 800b254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b258:	4770      	bx	lr
 800b25a:	bf00      	nop
 800b25c:	20008dac 	.word	0x20008dac

0800b260 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]

}
 800b268:	bf00      	nop
 800b26a:	370c      	adds	r7, #12
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b274:	b480      	push	{r7}
 800b276:	b085      	sub	sp, #20
 800b278:	af00      	add	r7, sp, #0
 800b27a:	4603      	mov	r3, r0
 800b27c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b27e:	2300      	movs	r3, #0
 800b280:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b282:	79fb      	ldrb	r3, [r7, #7]
 800b284:	2b03      	cmp	r3, #3
 800b286:	d817      	bhi.n	800b2b8 <USBD_Get_USB_Status+0x44>
 800b288:	a201      	add	r2, pc, #4	@ (adr r2, 800b290 <USBD_Get_USB_Status+0x1c>)
 800b28a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b28e:	bf00      	nop
 800b290:	0800b2a1 	.word	0x0800b2a1
 800b294:	0800b2a7 	.word	0x0800b2a7
 800b298:	0800b2ad 	.word	0x0800b2ad
 800b29c:	0800b2b3 	.word	0x0800b2b3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	73fb      	strb	r3, [r7, #15]
    break;
 800b2a4:	e00b      	b.n	800b2be <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b2a6:	2303      	movs	r3, #3
 800b2a8:	73fb      	strb	r3, [r7, #15]
    break;
 800b2aa:	e008      	b.n	800b2be <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b2ac:	2301      	movs	r3, #1
 800b2ae:	73fb      	strb	r3, [r7, #15]
    break;
 800b2b0:	e005      	b.n	800b2be <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b2b2:	2303      	movs	r3, #3
 800b2b4:	73fb      	strb	r3, [r7, #15]
    break;
 800b2b6:	e002      	b.n	800b2be <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b2b8:	2303      	movs	r3, #3
 800b2ba:	73fb      	strb	r3, [r7, #15]
    break;
 800b2bc:	bf00      	nop
  }
  return usb_status;
 800b2be:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	3714      	adds	r7, #20
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ca:	4770      	bx	lr

0800b2cc <memset>:
 800b2cc:	4402      	add	r2, r0
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d100      	bne.n	800b2d6 <memset+0xa>
 800b2d4:	4770      	bx	lr
 800b2d6:	f803 1b01 	strb.w	r1, [r3], #1
 800b2da:	e7f9      	b.n	800b2d0 <memset+0x4>

0800b2dc <__libc_init_array>:
 800b2dc:	b570      	push	{r4, r5, r6, lr}
 800b2de:	4d0d      	ldr	r5, [pc, #52]	@ (800b314 <__libc_init_array+0x38>)
 800b2e0:	4c0d      	ldr	r4, [pc, #52]	@ (800b318 <__libc_init_array+0x3c>)
 800b2e2:	1b64      	subs	r4, r4, r5
 800b2e4:	10a4      	asrs	r4, r4, #2
 800b2e6:	2600      	movs	r6, #0
 800b2e8:	42a6      	cmp	r6, r4
 800b2ea:	d109      	bne.n	800b300 <__libc_init_array+0x24>
 800b2ec:	4d0b      	ldr	r5, [pc, #44]	@ (800b31c <__libc_init_array+0x40>)
 800b2ee:	4c0c      	ldr	r4, [pc, #48]	@ (800b320 <__libc_init_array+0x44>)
 800b2f0:	f000 fd48 	bl	800bd84 <_init>
 800b2f4:	1b64      	subs	r4, r4, r5
 800b2f6:	10a4      	asrs	r4, r4, #2
 800b2f8:	2600      	movs	r6, #0
 800b2fa:	42a6      	cmp	r6, r4
 800b2fc:	d105      	bne.n	800b30a <__libc_init_array+0x2e>
 800b2fe:	bd70      	pop	{r4, r5, r6, pc}
 800b300:	f855 3b04 	ldr.w	r3, [r5], #4
 800b304:	4798      	blx	r3
 800b306:	3601      	adds	r6, #1
 800b308:	e7ee      	b.n	800b2e8 <__libc_init_array+0xc>
 800b30a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b30e:	4798      	blx	r3
 800b310:	3601      	adds	r6, #1
 800b312:	e7f2      	b.n	800b2fa <__libc_init_array+0x1e>
 800b314:	0800c274 	.word	0x0800c274
 800b318:	0800c274 	.word	0x0800c274
 800b31c:	0800c274 	.word	0x0800c274
 800b320:	0800c278 	.word	0x0800c278

0800b324 <sinf>:
 800b324:	ee10 3a10 	vmov	r3, s0
 800b328:	b507      	push	{r0, r1, r2, lr}
 800b32a:	4a1f      	ldr	r2, [pc, #124]	@ (800b3a8 <sinf+0x84>)
 800b32c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b330:	4293      	cmp	r3, r2
 800b332:	d807      	bhi.n	800b344 <sinf+0x20>
 800b334:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800b3ac <sinf+0x88>
 800b338:	2000      	movs	r0, #0
 800b33a:	b003      	add	sp, #12
 800b33c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b340:	f000 b88e 	b.w	800b460 <__kernel_sinf>
 800b344:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b348:	d304      	bcc.n	800b354 <sinf+0x30>
 800b34a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b34e:	b003      	add	sp, #12
 800b350:	f85d fb04 	ldr.w	pc, [sp], #4
 800b354:	4668      	mov	r0, sp
 800b356:	f000 f8cb 	bl	800b4f0 <__ieee754_rem_pio2f>
 800b35a:	f000 0003 	and.w	r0, r0, #3
 800b35e:	2801      	cmp	r0, #1
 800b360:	d00a      	beq.n	800b378 <sinf+0x54>
 800b362:	2802      	cmp	r0, #2
 800b364:	d00f      	beq.n	800b386 <sinf+0x62>
 800b366:	b9c0      	cbnz	r0, 800b39a <sinf+0x76>
 800b368:	eddd 0a01 	vldr	s1, [sp, #4]
 800b36c:	ed9d 0a00 	vldr	s0, [sp]
 800b370:	2001      	movs	r0, #1
 800b372:	f000 f875 	bl	800b460 <__kernel_sinf>
 800b376:	e7ea      	b.n	800b34e <sinf+0x2a>
 800b378:	eddd 0a01 	vldr	s1, [sp, #4]
 800b37c:	ed9d 0a00 	vldr	s0, [sp]
 800b380:	f000 f816 	bl	800b3b0 <__kernel_cosf>
 800b384:	e7e3      	b.n	800b34e <sinf+0x2a>
 800b386:	eddd 0a01 	vldr	s1, [sp, #4]
 800b38a:	ed9d 0a00 	vldr	s0, [sp]
 800b38e:	2001      	movs	r0, #1
 800b390:	f000 f866 	bl	800b460 <__kernel_sinf>
 800b394:	eeb1 0a40 	vneg.f32	s0, s0
 800b398:	e7d9      	b.n	800b34e <sinf+0x2a>
 800b39a:	eddd 0a01 	vldr	s1, [sp, #4]
 800b39e:	ed9d 0a00 	vldr	s0, [sp]
 800b3a2:	f000 f805 	bl	800b3b0 <__kernel_cosf>
 800b3a6:	e7f5      	b.n	800b394 <sinf+0x70>
 800b3a8:	3f490fd8 	.word	0x3f490fd8
 800b3ac:	00000000 	.word	0x00000000

0800b3b0 <__kernel_cosf>:
 800b3b0:	ee10 3a10 	vmov	r3, s0
 800b3b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b3b8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800b3bc:	eef0 6a40 	vmov.f32	s13, s0
 800b3c0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b3c4:	d204      	bcs.n	800b3d0 <__kernel_cosf+0x20>
 800b3c6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800b3ca:	ee17 2a90 	vmov	r2, s15
 800b3ce:	b342      	cbz	r2, 800b422 <__kernel_cosf+0x72>
 800b3d0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800b3d4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800b440 <__kernel_cosf+0x90>
 800b3d8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800b444 <__kernel_cosf+0x94>
 800b3dc:	4a1a      	ldr	r2, [pc, #104]	@ (800b448 <__kernel_cosf+0x98>)
 800b3de:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b3e2:	4293      	cmp	r3, r2
 800b3e4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b44c <__kernel_cosf+0x9c>
 800b3e8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b3ec:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800b450 <__kernel_cosf+0xa0>
 800b3f0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b3f4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800b454 <__kernel_cosf+0xa4>
 800b3f8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b3fc:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800b458 <__kernel_cosf+0xa8>
 800b400:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b404:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800b408:	ee26 6a07 	vmul.f32	s12, s12, s14
 800b40c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b410:	eee7 0a06 	vfma.f32	s1, s14, s12
 800b414:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b418:	d804      	bhi.n	800b424 <__kernel_cosf+0x74>
 800b41a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b41e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b422:	4770      	bx	lr
 800b424:	4a0d      	ldr	r2, [pc, #52]	@ (800b45c <__kernel_cosf+0xac>)
 800b426:	4293      	cmp	r3, r2
 800b428:	bf9a      	itte	ls
 800b42a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800b42e:	ee07 3a10 	vmovls	s14, r3
 800b432:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800b436:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b43a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b43e:	e7ec      	b.n	800b41a <__kernel_cosf+0x6a>
 800b440:	ad47d74e 	.word	0xad47d74e
 800b444:	310f74f6 	.word	0x310f74f6
 800b448:	3e999999 	.word	0x3e999999
 800b44c:	b493f27c 	.word	0xb493f27c
 800b450:	37d00d01 	.word	0x37d00d01
 800b454:	bab60b61 	.word	0xbab60b61
 800b458:	3d2aaaab 	.word	0x3d2aaaab
 800b45c:	3f480000 	.word	0x3f480000

0800b460 <__kernel_sinf>:
 800b460:	ee10 3a10 	vmov	r3, s0
 800b464:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b468:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800b46c:	d204      	bcs.n	800b478 <__kernel_sinf+0x18>
 800b46e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b472:	ee17 3a90 	vmov	r3, s15
 800b476:	b35b      	cbz	r3, 800b4d0 <__kernel_sinf+0x70>
 800b478:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b47c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800b4d4 <__kernel_sinf+0x74>
 800b480:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800b4d8 <__kernel_sinf+0x78>
 800b484:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b488:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800b4dc <__kernel_sinf+0x7c>
 800b48c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b490:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800b4e0 <__kernel_sinf+0x80>
 800b494:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b498:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800b4e4 <__kernel_sinf+0x84>
 800b49c:	ee60 6a07 	vmul.f32	s13, s0, s14
 800b4a0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b4a4:	b930      	cbnz	r0, 800b4b4 <__kernel_sinf+0x54>
 800b4a6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800b4e8 <__kernel_sinf+0x88>
 800b4aa:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b4ae:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b4b2:	4770      	bx	lr
 800b4b4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b4b8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800b4bc:	eee0 7a86 	vfma.f32	s15, s1, s12
 800b4c0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800b4c4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800b4ec <__kernel_sinf+0x8c>
 800b4c8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800b4cc:	ee30 0a60 	vsub.f32	s0, s0, s1
 800b4d0:	4770      	bx	lr
 800b4d2:	bf00      	nop
 800b4d4:	2f2ec9d3 	.word	0x2f2ec9d3
 800b4d8:	b2d72f34 	.word	0xb2d72f34
 800b4dc:	3638ef1b 	.word	0x3638ef1b
 800b4e0:	b9500d01 	.word	0xb9500d01
 800b4e4:	3c088889 	.word	0x3c088889
 800b4e8:	be2aaaab 	.word	0xbe2aaaab
 800b4ec:	3e2aaaab 	.word	0x3e2aaaab

0800b4f0 <__ieee754_rem_pio2f>:
 800b4f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4f2:	ee10 6a10 	vmov	r6, s0
 800b4f6:	4b88      	ldr	r3, [pc, #544]	@ (800b718 <__ieee754_rem_pio2f+0x228>)
 800b4f8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800b4fc:	429d      	cmp	r5, r3
 800b4fe:	b087      	sub	sp, #28
 800b500:	4604      	mov	r4, r0
 800b502:	d805      	bhi.n	800b510 <__ieee754_rem_pio2f+0x20>
 800b504:	2300      	movs	r3, #0
 800b506:	ed80 0a00 	vstr	s0, [r0]
 800b50a:	6043      	str	r3, [r0, #4]
 800b50c:	2000      	movs	r0, #0
 800b50e:	e022      	b.n	800b556 <__ieee754_rem_pio2f+0x66>
 800b510:	4b82      	ldr	r3, [pc, #520]	@ (800b71c <__ieee754_rem_pio2f+0x22c>)
 800b512:	429d      	cmp	r5, r3
 800b514:	d83a      	bhi.n	800b58c <__ieee754_rem_pio2f+0x9c>
 800b516:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b51a:	2e00      	cmp	r6, #0
 800b51c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800b720 <__ieee754_rem_pio2f+0x230>
 800b520:	4a80      	ldr	r2, [pc, #512]	@ (800b724 <__ieee754_rem_pio2f+0x234>)
 800b522:	f023 030f 	bic.w	r3, r3, #15
 800b526:	dd18      	ble.n	800b55a <__ieee754_rem_pio2f+0x6a>
 800b528:	4293      	cmp	r3, r2
 800b52a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800b52e:	bf09      	itett	eq
 800b530:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800b728 <__ieee754_rem_pio2f+0x238>
 800b534:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800b72c <__ieee754_rem_pio2f+0x23c>
 800b538:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800b730 <__ieee754_rem_pio2f+0x240>
 800b53c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800b540:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800b544:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b548:	ed80 7a00 	vstr	s14, [r0]
 800b54c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b550:	edc0 7a01 	vstr	s15, [r0, #4]
 800b554:	2001      	movs	r0, #1
 800b556:	b007      	add	sp, #28
 800b558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b55a:	4293      	cmp	r3, r2
 800b55c:	ee70 7a07 	vadd.f32	s15, s0, s14
 800b560:	bf09      	itett	eq
 800b562:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800b728 <__ieee754_rem_pio2f+0x238>
 800b566:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800b72c <__ieee754_rem_pio2f+0x23c>
 800b56a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800b730 <__ieee754_rem_pio2f+0x240>
 800b56e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800b572:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b576:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b57a:	ed80 7a00 	vstr	s14, [r0]
 800b57e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b582:	edc0 7a01 	vstr	s15, [r0, #4]
 800b586:	f04f 30ff 	mov.w	r0, #4294967295
 800b58a:	e7e4      	b.n	800b556 <__ieee754_rem_pio2f+0x66>
 800b58c:	4b69      	ldr	r3, [pc, #420]	@ (800b734 <__ieee754_rem_pio2f+0x244>)
 800b58e:	429d      	cmp	r5, r3
 800b590:	d873      	bhi.n	800b67a <__ieee754_rem_pio2f+0x18a>
 800b592:	f000 f8dd 	bl	800b750 <fabsf>
 800b596:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800b738 <__ieee754_rem_pio2f+0x248>
 800b59a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b59e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b5a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b5a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b5aa:	ee17 0a90 	vmov	r0, s15
 800b5ae:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800b720 <__ieee754_rem_pio2f+0x230>
 800b5b2:	eea7 0a67 	vfms.f32	s0, s14, s15
 800b5b6:	281f      	cmp	r0, #31
 800b5b8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800b72c <__ieee754_rem_pio2f+0x23c>
 800b5bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5c0:	eeb1 6a47 	vneg.f32	s12, s14
 800b5c4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b5c8:	ee16 1a90 	vmov	r1, s13
 800b5cc:	dc09      	bgt.n	800b5e2 <__ieee754_rem_pio2f+0xf2>
 800b5ce:	4a5b      	ldr	r2, [pc, #364]	@ (800b73c <__ieee754_rem_pio2f+0x24c>)
 800b5d0:	1e47      	subs	r7, r0, #1
 800b5d2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b5d6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800b5da:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	d107      	bne.n	800b5f2 <__ieee754_rem_pio2f+0x102>
 800b5e2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800b5e6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800b5ea:	2a08      	cmp	r2, #8
 800b5ec:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800b5f0:	dc14      	bgt.n	800b61c <__ieee754_rem_pio2f+0x12c>
 800b5f2:	6021      	str	r1, [r4, #0]
 800b5f4:	ed94 7a00 	vldr	s14, [r4]
 800b5f8:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b5fc:	2e00      	cmp	r6, #0
 800b5fe:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b602:	ed84 0a01 	vstr	s0, [r4, #4]
 800b606:	daa6      	bge.n	800b556 <__ieee754_rem_pio2f+0x66>
 800b608:	eeb1 7a47 	vneg.f32	s14, s14
 800b60c:	eeb1 0a40 	vneg.f32	s0, s0
 800b610:	ed84 7a00 	vstr	s14, [r4]
 800b614:	ed84 0a01 	vstr	s0, [r4, #4]
 800b618:	4240      	negs	r0, r0
 800b61a:	e79c      	b.n	800b556 <__ieee754_rem_pio2f+0x66>
 800b61c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800b728 <__ieee754_rem_pio2f+0x238>
 800b620:	eef0 6a40 	vmov.f32	s13, s0
 800b624:	eee6 6a25 	vfma.f32	s13, s12, s11
 800b628:	ee70 7a66 	vsub.f32	s15, s0, s13
 800b62c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b630:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b730 <__ieee754_rem_pio2f+0x240>
 800b634:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800b638:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800b63c:	ee15 2a90 	vmov	r2, s11
 800b640:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800b644:	1a5b      	subs	r3, r3, r1
 800b646:	2b19      	cmp	r3, #25
 800b648:	dc04      	bgt.n	800b654 <__ieee754_rem_pio2f+0x164>
 800b64a:	edc4 5a00 	vstr	s11, [r4]
 800b64e:	eeb0 0a66 	vmov.f32	s0, s13
 800b652:	e7cf      	b.n	800b5f4 <__ieee754_rem_pio2f+0x104>
 800b654:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800b740 <__ieee754_rem_pio2f+0x250>
 800b658:	eeb0 0a66 	vmov.f32	s0, s13
 800b65c:	eea6 0a25 	vfma.f32	s0, s12, s11
 800b660:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800b664:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800b744 <__ieee754_rem_pio2f+0x254>
 800b668:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b66c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800b670:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b674:	ed84 7a00 	vstr	s14, [r4]
 800b678:	e7bc      	b.n	800b5f4 <__ieee754_rem_pio2f+0x104>
 800b67a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800b67e:	d306      	bcc.n	800b68e <__ieee754_rem_pio2f+0x19e>
 800b680:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b684:	edc0 7a01 	vstr	s15, [r0, #4]
 800b688:	edc0 7a00 	vstr	s15, [r0]
 800b68c:	e73e      	b.n	800b50c <__ieee754_rem_pio2f+0x1c>
 800b68e:	15ea      	asrs	r2, r5, #23
 800b690:	3a86      	subs	r2, #134	@ 0x86
 800b692:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800b696:	ee07 3a90 	vmov	s15, r3
 800b69a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b69e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800b748 <__ieee754_rem_pio2f+0x258>
 800b6a2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b6a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b6aa:	ed8d 7a03 	vstr	s14, [sp, #12]
 800b6ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b6b2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b6b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b6ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b6be:	ed8d 7a04 	vstr	s14, [sp, #16]
 800b6c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b6c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6ce:	edcd 7a05 	vstr	s15, [sp, #20]
 800b6d2:	d11e      	bne.n	800b712 <__ieee754_rem_pio2f+0x222>
 800b6d4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b6d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6dc:	bf0c      	ite	eq
 800b6de:	2301      	moveq	r3, #1
 800b6e0:	2302      	movne	r3, #2
 800b6e2:	491a      	ldr	r1, [pc, #104]	@ (800b74c <__ieee754_rem_pio2f+0x25c>)
 800b6e4:	9101      	str	r1, [sp, #4]
 800b6e6:	2102      	movs	r1, #2
 800b6e8:	9100      	str	r1, [sp, #0]
 800b6ea:	a803      	add	r0, sp, #12
 800b6ec:	4621      	mov	r1, r4
 800b6ee:	f000 f837 	bl	800b760 <__kernel_rem_pio2f>
 800b6f2:	2e00      	cmp	r6, #0
 800b6f4:	f6bf af2f 	bge.w	800b556 <__ieee754_rem_pio2f+0x66>
 800b6f8:	edd4 7a00 	vldr	s15, [r4]
 800b6fc:	eef1 7a67 	vneg.f32	s15, s15
 800b700:	edc4 7a00 	vstr	s15, [r4]
 800b704:	edd4 7a01 	vldr	s15, [r4, #4]
 800b708:	eef1 7a67 	vneg.f32	s15, s15
 800b70c:	edc4 7a01 	vstr	s15, [r4, #4]
 800b710:	e782      	b.n	800b618 <__ieee754_rem_pio2f+0x128>
 800b712:	2303      	movs	r3, #3
 800b714:	e7e5      	b.n	800b6e2 <__ieee754_rem_pio2f+0x1f2>
 800b716:	bf00      	nop
 800b718:	3f490fd8 	.word	0x3f490fd8
 800b71c:	4016cbe3 	.word	0x4016cbe3
 800b720:	3fc90f80 	.word	0x3fc90f80
 800b724:	3fc90fd0 	.word	0x3fc90fd0
 800b728:	37354400 	.word	0x37354400
 800b72c:	37354443 	.word	0x37354443
 800b730:	2e85a308 	.word	0x2e85a308
 800b734:	43490f80 	.word	0x43490f80
 800b738:	3f22f984 	.word	0x3f22f984
 800b73c:	0800be9c 	.word	0x0800be9c
 800b740:	2e85a300 	.word	0x2e85a300
 800b744:	248d3132 	.word	0x248d3132
 800b748:	43800000 	.word	0x43800000
 800b74c:	0800bf1c 	.word	0x0800bf1c

0800b750 <fabsf>:
 800b750:	ee10 3a10 	vmov	r3, s0
 800b754:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b758:	ee00 3a10 	vmov	s0, r3
 800b75c:	4770      	bx	lr
	...

0800b760 <__kernel_rem_pio2f>:
 800b760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b764:	ed2d 8b04 	vpush	{d8-d9}
 800b768:	b0d9      	sub	sp, #356	@ 0x164
 800b76a:	4690      	mov	r8, r2
 800b76c:	9001      	str	r0, [sp, #4]
 800b76e:	4ab6      	ldr	r2, [pc, #728]	@ (800ba48 <__kernel_rem_pio2f+0x2e8>)
 800b770:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800b772:	f118 0f04 	cmn.w	r8, #4
 800b776:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800b77a:	460f      	mov	r7, r1
 800b77c:	f103 3bff 	add.w	fp, r3, #4294967295
 800b780:	db26      	blt.n	800b7d0 <__kernel_rem_pio2f+0x70>
 800b782:	f1b8 0203 	subs.w	r2, r8, #3
 800b786:	bf48      	it	mi
 800b788:	f108 0204 	addmi.w	r2, r8, #4
 800b78c:	10d2      	asrs	r2, r2, #3
 800b78e:	1c55      	adds	r5, r2, #1
 800b790:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b792:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800ba58 <__kernel_rem_pio2f+0x2f8>
 800b796:	00e8      	lsls	r0, r5, #3
 800b798:	eba2 060b 	sub.w	r6, r2, fp
 800b79c:	9002      	str	r0, [sp, #8]
 800b79e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800b7a2:	eb0a 0c0b 	add.w	ip, sl, fp
 800b7a6:	ac1c      	add	r4, sp, #112	@ 0x70
 800b7a8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800b7ac:	2000      	movs	r0, #0
 800b7ae:	4560      	cmp	r0, ip
 800b7b0:	dd10      	ble.n	800b7d4 <__kernel_rem_pio2f+0x74>
 800b7b2:	a91c      	add	r1, sp, #112	@ 0x70
 800b7b4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800b7b8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800b7bc:	2600      	movs	r6, #0
 800b7be:	4556      	cmp	r6, sl
 800b7c0:	dc24      	bgt.n	800b80c <__kernel_rem_pio2f+0xac>
 800b7c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b7c6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800ba58 <__kernel_rem_pio2f+0x2f8>
 800b7ca:	4684      	mov	ip, r0
 800b7cc:	2400      	movs	r4, #0
 800b7ce:	e016      	b.n	800b7fe <__kernel_rem_pio2f+0x9e>
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	e7dc      	b.n	800b78e <__kernel_rem_pio2f+0x2e>
 800b7d4:	42c6      	cmn	r6, r0
 800b7d6:	bf5d      	ittte	pl
 800b7d8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800b7dc:	ee07 1a90 	vmovpl	s15, r1
 800b7e0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800b7e4:	eef0 7a47 	vmovmi.f32	s15, s14
 800b7e8:	ece4 7a01 	vstmia	r4!, {s15}
 800b7ec:	3001      	adds	r0, #1
 800b7ee:	e7de      	b.n	800b7ae <__kernel_rem_pio2f+0x4e>
 800b7f0:	ecfe 6a01 	vldmia	lr!, {s13}
 800b7f4:	ed3c 7a01 	vldmdb	ip!, {s14}
 800b7f8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b7fc:	3401      	adds	r4, #1
 800b7fe:	455c      	cmp	r4, fp
 800b800:	ddf6      	ble.n	800b7f0 <__kernel_rem_pio2f+0x90>
 800b802:	ece9 7a01 	vstmia	r9!, {s15}
 800b806:	3601      	adds	r6, #1
 800b808:	3004      	adds	r0, #4
 800b80a:	e7d8      	b.n	800b7be <__kernel_rem_pio2f+0x5e>
 800b80c:	a908      	add	r1, sp, #32
 800b80e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b812:	9104      	str	r1, [sp, #16]
 800b814:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b816:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800ba54 <__kernel_rem_pio2f+0x2f4>
 800b81a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800ba50 <__kernel_rem_pio2f+0x2f0>
 800b81e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800b822:	9203      	str	r2, [sp, #12]
 800b824:	4654      	mov	r4, sl
 800b826:	00a2      	lsls	r2, r4, #2
 800b828:	9205      	str	r2, [sp, #20]
 800b82a:	aa58      	add	r2, sp, #352	@ 0x160
 800b82c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800b830:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800b834:	a944      	add	r1, sp, #272	@ 0x110
 800b836:	aa08      	add	r2, sp, #32
 800b838:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800b83c:	4694      	mov	ip, r2
 800b83e:	4626      	mov	r6, r4
 800b840:	2e00      	cmp	r6, #0
 800b842:	dc4c      	bgt.n	800b8de <__kernel_rem_pio2f+0x17e>
 800b844:	4628      	mov	r0, r5
 800b846:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b84a:	f000 f9f1 	bl	800bc30 <scalbnf>
 800b84e:	eeb0 8a40 	vmov.f32	s16, s0
 800b852:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800b856:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b85a:	f000 fa4f 	bl	800bcfc <floorf>
 800b85e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800b862:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b866:	2d00      	cmp	r5, #0
 800b868:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b86c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b870:	ee17 9a90 	vmov	r9, s15
 800b874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b878:	ee38 8a67 	vsub.f32	s16, s16, s15
 800b87c:	dd41      	ble.n	800b902 <__kernel_rem_pio2f+0x1a2>
 800b87e:	f104 3cff 	add.w	ip, r4, #4294967295
 800b882:	a908      	add	r1, sp, #32
 800b884:	f1c5 0e08 	rsb	lr, r5, #8
 800b888:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800b88c:	fa46 f00e 	asr.w	r0, r6, lr
 800b890:	4481      	add	r9, r0
 800b892:	fa00 f00e 	lsl.w	r0, r0, lr
 800b896:	1a36      	subs	r6, r6, r0
 800b898:	f1c5 0007 	rsb	r0, r5, #7
 800b89c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800b8a0:	4106      	asrs	r6, r0
 800b8a2:	2e00      	cmp	r6, #0
 800b8a4:	dd3c      	ble.n	800b920 <__kernel_rem_pio2f+0x1c0>
 800b8a6:	f04f 0e00 	mov.w	lr, #0
 800b8aa:	f109 0901 	add.w	r9, r9, #1
 800b8ae:	4670      	mov	r0, lr
 800b8b0:	4574      	cmp	r4, lr
 800b8b2:	dc68      	bgt.n	800b986 <__kernel_rem_pio2f+0x226>
 800b8b4:	2d00      	cmp	r5, #0
 800b8b6:	dd03      	ble.n	800b8c0 <__kernel_rem_pio2f+0x160>
 800b8b8:	2d01      	cmp	r5, #1
 800b8ba:	d074      	beq.n	800b9a6 <__kernel_rem_pio2f+0x246>
 800b8bc:	2d02      	cmp	r5, #2
 800b8be:	d07d      	beq.n	800b9bc <__kernel_rem_pio2f+0x25c>
 800b8c0:	2e02      	cmp	r6, #2
 800b8c2:	d12d      	bne.n	800b920 <__kernel_rem_pio2f+0x1c0>
 800b8c4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b8c8:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b8cc:	b340      	cbz	r0, 800b920 <__kernel_rem_pio2f+0x1c0>
 800b8ce:	4628      	mov	r0, r5
 800b8d0:	9306      	str	r3, [sp, #24]
 800b8d2:	f000 f9ad 	bl	800bc30 <scalbnf>
 800b8d6:	9b06      	ldr	r3, [sp, #24]
 800b8d8:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b8dc:	e020      	b.n	800b920 <__kernel_rem_pio2f+0x1c0>
 800b8de:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b8e2:	3e01      	subs	r6, #1
 800b8e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b8e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b8ec:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b8f0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b8f4:	ecac 0a01 	vstmia	ip!, {s0}
 800b8f8:	ed30 0a01 	vldmdb	r0!, {s0}
 800b8fc:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b900:	e79e      	b.n	800b840 <__kernel_rem_pio2f+0xe0>
 800b902:	d105      	bne.n	800b910 <__kernel_rem_pio2f+0x1b0>
 800b904:	1e60      	subs	r0, r4, #1
 800b906:	a908      	add	r1, sp, #32
 800b908:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800b90c:	11f6      	asrs	r6, r6, #7
 800b90e:	e7c8      	b.n	800b8a2 <__kernel_rem_pio2f+0x142>
 800b910:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b914:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b91c:	da31      	bge.n	800b982 <__kernel_rem_pio2f+0x222>
 800b91e:	2600      	movs	r6, #0
 800b920:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b928:	f040 8098 	bne.w	800ba5c <__kernel_rem_pio2f+0x2fc>
 800b92c:	1e60      	subs	r0, r4, #1
 800b92e:	2200      	movs	r2, #0
 800b930:	4550      	cmp	r0, sl
 800b932:	da4b      	bge.n	800b9cc <__kernel_rem_pio2f+0x26c>
 800b934:	2a00      	cmp	r2, #0
 800b936:	d065      	beq.n	800ba04 <__kernel_rem_pio2f+0x2a4>
 800b938:	3c01      	subs	r4, #1
 800b93a:	ab08      	add	r3, sp, #32
 800b93c:	3d08      	subs	r5, #8
 800b93e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d0f8      	beq.n	800b938 <__kernel_rem_pio2f+0x1d8>
 800b946:	4628      	mov	r0, r5
 800b948:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b94c:	f000 f970 	bl	800bc30 <scalbnf>
 800b950:	1c63      	adds	r3, r4, #1
 800b952:	aa44      	add	r2, sp, #272	@ 0x110
 800b954:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800ba54 <__kernel_rem_pio2f+0x2f4>
 800b958:	0099      	lsls	r1, r3, #2
 800b95a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b95e:	4623      	mov	r3, r4
 800b960:	2b00      	cmp	r3, #0
 800b962:	f280 80a9 	bge.w	800bab8 <__kernel_rem_pio2f+0x358>
 800b966:	4623      	mov	r3, r4
 800b968:	2b00      	cmp	r3, #0
 800b96a:	f2c0 80c7 	blt.w	800bafc <__kernel_rem_pio2f+0x39c>
 800b96e:	aa44      	add	r2, sp, #272	@ 0x110
 800b970:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800b974:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800ba4c <__kernel_rem_pio2f+0x2ec>
 800b978:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800ba58 <__kernel_rem_pio2f+0x2f8>
 800b97c:	2000      	movs	r0, #0
 800b97e:	1ae2      	subs	r2, r4, r3
 800b980:	e0b1      	b.n	800bae6 <__kernel_rem_pio2f+0x386>
 800b982:	2602      	movs	r6, #2
 800b984:	e78f      	b.n	800b8a6 <__kernel_rem_pio2f+0x146>
 800b986:	f852 1b04 	ldr.w	r1, [r2], #4
 800b98a:	b948      	cbnz	r0, 800b9a0 <__kernel_rem_pio2f+0x240>
 800b98c:	b121      	cbz	r1, 800b998 <__kernel_rem_pio2f+0x238>
 800b98e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800b992:	f842 1c04 	str.w	r1, [r2, #-4]
 800b996:	2101      	movs	r1, #1
 800b998:	f10e 0e01 	add.w	lr, lr, #1
 800b99c:	4608      	mov	r0, r1
 800b99e:	e787      	b.n	800b8b0 <__kernel_rem_pio2f+0x150>
 800b9a0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800b9a4:	e7f5      	b.n	800b992 <__kernel_rem_pio2f+0x232>
 800b9a6:	f104 3cff 	add.w	ip, r4, #4294967295
 800b9aa:	aa08      	add	r2, sp, #32
 800b9ac:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b9b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b9b4:	a908      	add	r1, sp, #32
 800b9b6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800b9ba:	e781      	b.n	800b8c0 <__kernel_rem_pio2f+0x160>
 800b9bc:	f104 3cff 	add.w	ip, r4, #4294967295
 800b9c0:	aa08      	add	r2, sp, #32
 800b9c2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b9c6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800b9ca:	e7f3      	b.n	800b9b4 <__kernel_rem_pio2f+0x254>
 800b9cc:	a908      	add	r1, sp, #32
 800b9ce:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b9d2:	3801      	subs	r0, #1
 800b9d4:	430a      	orrs	r2, r1
 800b9d6:	e7ab      	b.n	800b930 <__kernel_rem_pio2f+0x1d0>
 800b9d8:	3201      	adds	r2, #1
 800b9da:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800b9de:	2e00      	cmp	r6, #0
 800b9e0:	d0fa      	beq.n	800b9d8 <__kernel_rem_pio2f+0x278>
 800b9e2:	9905      	ldr	r1, [sp, #20]
 800b9e4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800b9e8:	eb0d 0001 	add.w	r0, sp, r1
 800b9ec:	18e6      	adds	r6, r4, r3
 800b9ee:	a91c      	add	r1, sp, #112	@ 0x70
 800b9f0:	f104 0c01 	add.w	ip, r4, #1
 800b9f4:	384c      	subs	r0, #76	@ 0x4c
 800b9f6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800b9fa:	4422      	add	r2, r4
 800b9fc:	4562      	cmp	r2, ip
 800b9fe:	da04      	bge.n	800ba0a <__kernel_rem_pio2f+0x2aa>
 800ba00:	4614      	mov	r4, r2
 800ba02:	e710      	b.n	800b826 <__kernel_rem_pio2f+0xc6>
 800ba04:	9804      	ldr	r0, [sp, #16]
 800ba06:	2201      	movs	r2, #1
 800ba08:	e7e7      	b.n	800b9da <__kernel_rem_pio2f+0x27a>
 800ba0a:	9903      	ldr	r1, [sp, #12]
 800ba0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ba10:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800ba14:	9105      	str	r1, [sp, #20]
 800ba16:	ee07 1a90 	vmov	s15, r1
 800ba1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba1e:	2400      	movs	r4, #0
 800ba20:	ece6 7a01 	vstmia	r6!, {s15}
 800ba24:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800ba58 <__kernel_rem_pio2f+0x2f8>
 800ba28:	46b1      	mov	r9, r6
 800ba2a:	455c      	cmp	r4, fp
 800ba2c:	dd04      	ble.n	800ba38 <__kernel_rem_pio2f+0x2d8>
 800ba2e:	ece0 7a01 	vstmia	r0!, {s15}
 800ba32:	f10c 0c01 	add.w	ip, ip, #1
 800ba36:	e7e1      	b.n	800b9fc <__kernel_rem_pio2f+0x29c>
 800ba38:	ecfe 6a01 	vldmia	lr!, {s13}
 800ba3c:	ed39 7a01 	vldmdb	r9!, {s14}
 800ba40:	3401      	adds	r4, #1
 800ba42:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ba46:	e7f0      	b.n	800ba2a <__kernel_rem_pio2f+0x2ca>
 800ba48:	0800c260 	.word	0x0800c260
 800ba4c:	0800c234 	.word	0x0800c234
 800ba50:	43800000 	.word	0x43800000
 800ba54:	3b800000 	.word	0x3b800000
 800ba58:	00000000 	.word	0x00000000
 800ba5c:	9b02      	ldr	r3, [sp, #8]
 800ba5e:	eeb0 0a48 	vmov.f32	s0, s16
 800ba62:	eba3 0008 	sub.w	r0, r3, r8
 800ba66:	f000 f8e3 	bl	800bc30 <scalbnf>
 800ba6a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800ba50 <__kernel_rem_pio2f+0x2f0>
 800ba6e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800ba72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba76:	db19      	blt.n	800baac <__kernel_rem_pio2f+0x34c>
 800ba78:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800ba54 <__kernel_rem_pio2f+0x2f4>
 800ba7c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800ba80:	aa08      	add	r2, sp, #32
 800ba82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ba86:	3508      	adds	r5, #8
 800ba88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba8c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800ba90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ba94:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ba98:	ee10 3a10 	vmov	r3, s0
 800ba9c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800baa0:	ee17 3a90 	vmov	r3, s15
 800baa4:	3401      	adds	r4, #1
 800baa6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800baaa:	e74c      	b.n	800b946 <__kernel_rem_pio2f+0x1e6>
 800baac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bab0:	aa08      	add	r2, sp, #32
 800bab2:	ee10 3a10 	vmov	r3, s0
 800bab6:	e7f6      	b.n	800baa6 <__kernel_rem_pio2f+0x346>
 800bab8:	a808      	add	r0, sp, #32
 800baba:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800babe:	9001      	str	r0, [sp, #4]
 800bac0:	ee07 0a90 	vmov	s15, r0
 800bac4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bac8:	3b01      	subs	r3, #1
 800baca:	ee67 7a80 	vmul.f32	s15, s15, s0
 800bace:	ee20 0a07 	vmul.f32	s0, s0, s14
 800bad2:	ed62 7a01 	vstmdb	r2!, {s15}
 800bad6:	e743      	b.n	800b960 <__kernel_rem_pio2f+0x200>
 800bad8:	ecfc 6a01 	vldmia	ip!, {s13}
 800badc:	ecb5 7a01 	vldmia	r5!, {s14}
 800bae0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bae4:	3001      	adds	r0, #1
 800bae6:	4550      	cmp	r0, sl
 800bae8:	dc01      	bgt.n	800baee <__kernel_rem_pio2f+0x38e>
 800baea:	4290      	cmp	r0, r2
 800baec:	ddf4      	ble.n	800bad8 <__kernel_rem_pio2f+0x378>
 800baee:	a858      	add	r0, sp, #352	@ 0x160
 800baf0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800baf4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800baf8:	3b01      	subs	r3, #1
 800bafa:	e735      	b.n	800b968 <__kernel_rem_pio2f+0x208>
 800bafc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800bafe:	2b02      	cmp	r3, #2
 800bb00:	dc09      	bgt.n	800bb16 <__kernel_rem_pio2f+0x3b6>
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	dc27      	bgt.n	800bb56 <__kernel_rem_pio2f+0x3f6>
 800bb06:	d040      	beq.n	800bb8a <__kernel_rem_pio2f+0x42a>
 800bb08:	f009 0007 	and.w	r0, r9, #7
 800bb0c:	b059      	add	sp, #356	@ 0x164
 800bb0e:	ecbd 8b04 	vpop	{d8-d9}
 800bb12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb16:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800bb18:	2b03      	cmp	r3, #3
 800bb1a:	d1f5      	bne.n	800bb08 <__kernel_rem_pio2f+0x3a8>
 800bb1c:	aa30      	add	r2, sp, #192	@ 0xc0
 800bb1e:	1f0b      	subs	r3, r1, #4
 800bb20:	4413      	add	r3, r2
 800bb22:	461a      	mov	r2, r3
 800bb24:	4620      	mov	r0, r4
 800bb26:	2800      	cmp	r0, #0
 800bb28:	dc50      	bgt.n	800bbcc <__kernel_rem_pio2f+0x46c>
 800bb2a:	4622      	mov	r2, r4
 800bb2c:	2a01      	cmp	r2, #1
 800bb2e:	dc5d      	bgt.n	800bbec <__kernel_rem_pio2f+0x48c>
 800bb30:	ab30      	add	r3, sp, #192	@ 0xc0
 800bb32:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800ba58 <__kernel_rem_pio2f+0x2f8>
 800bb36:	440b      	add	r3, r1
 800bb38:	2c01      	cmp	r4, #1
 800bb3a:	dc67      	bgt.n	800bc0c <__kernel_rem_pio2f+0x4ac>
 800bb3c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800bb40:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800bb44:	2e00      	cmp	r6, #0
 800bb46:	d167      	bne.n	800bc18 <__kernel_rem_pio2f+0x4b8>
 800bb48:	edc7 6a00 	vstr	s13, [r7]
 800bb4c:	ed87 7a01 	vstr	s14, [r7, #4]
 800bb50:	edc7 7a02 	vstr	s15, [r7, #8]
 800bb54:	e7d8      	b.n	800bb08 <__kernel_rem_pio2f+0x3a8>
 800bb56:	ab30      	add	r3, sp, #192	@ 0xc0
 800bb58:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800ba58 <__kernel_rem_pio2f+0x2f8>
 800bb5c:	440b      	add	r3, r1
 800bb5e:	4622      	mov	r2, r4
 800bb60:	2a00      	cmp	r2, #0
 800bb62:	da24      	bge.n	800bbae <__kernel_rem_pio2f+0x44e>
 800bb64:	b34e      	cbz	r6, 800bbba <__kernel_rem_pio2f+0x45a>
 800bb66:	eef1 7a47 	vneg.f32	s15, s14
 800bb6a:	edc7 7a00 	vstr	s15, [r7]
 800bb6e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800bb72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb76:	aa31      	add	r2, sp, #196	@ 0xc4
 800bb78:	2301      	movs	r3, #1
 800bb7a:	429c      	cmp	r4, r3
 800bb7c:	da20      	bge.n	800bbc0 <__kernel_rem_pio2f+0x460>
 800bb7e:	b10e      	cbz	r6, 800bb84 <__kernel_rem_pio2f+0x424>
 800bb80:	eef1 7a67 	vneg.f32	s15, s15
 800bb84:	edc7 7a01 	vstr	s15, [r7, #4]
 800bb88:	e7be      	b.n	800bb08 <__kernel_rem_pio2f+0x3a8>
 800bb8a:	ab30      	add	r3, sp, #192	@ 0xc0
 800bb8c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800ba58 <__kernel_rem_pio2f+0x2f8>
 800bb90:	440b      	add	r3, r1
 800bb92:	2c00      	cmp	r4, #0
 800bb94:	da05      	bge.n	800bba2 <__kernel_rem_pio2f+0x442>
 800bb96:	b10e      	cbz	r6, 800bb9c <__kernel_rem_pio2f+0x43c>
 800bb98:	eef1 7a67 	vneg.f32	s15, s15
 800bb9c:	edc7 7a00 	vstr	s15, [r7]
 800bba0:	e7b2      	b.n	800bb08 <__kernel_rem_pio2f+0x3a8>
 800bba2:	ed33 7a01 	vldmdb	r3!, {s14}
 800bba6:	3c01      	subs	r4, #1
 800bba8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bbac:	e7f1      	b.n	800bb92 <__kernel_rem_pio2f+0x432>
 800bbae:	ed73 7a01 	vldmdb	r3!, {s15}
 800bbb2:	3a01      	subs	r2, #1
 800bbb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bbb8:	e7d2      	b.n	800bb60 <__kernel_rem_pio2f+0x400>
 800bbba:	eef0 7a47 	vmov.f32	s15, s14
 800bbbe:	e7d4      	b.n	800bb6a <__kernel_rem_pio2f+0x40a>
 800bbc0:	ecb2 7a01 	vldmia	r2!, {s14}
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bbca:	e7d6      	b.n	800bb7a <__kernel_rem_pio2f+0x41a>
 800bbcc:	ed72 7a01 	vldmdb	r2!, {s15}
 800bbd0:	edd2 6a01 	vldr	s13, [r2, #4]
 800bbd4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bbd8:	3801      	subs	r0, #1
 800bbda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bbde:	ed82 7a00 	vstr	s14, [r2]
 800bbe2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bbe6:	edc2 7a01 	vstr	s15, [r2, #4]
 800bbea:	e79c      	b.n	800bb26 <__kernel_rem_pio2f+0x3c6>
 800bbec:	ed73 7a01 	vldmdb	r3!, {s15}
 800bbf0:	edd3 6a01 	vldr	s13, [r3, #4]
 800bbf4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bbf8:	3a01      	subs	r2, #1
 800bbfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bbfe:	ed83 7a00 	vstr	s14, [r3]
 800bc02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc06:	edc3 7a01 	vstr	s15, [r3, #4]
 800bc0a:	e78f      	b.n	800bb2c <__kernel_rem_pio2f+0x3cc>
 800bc0c:	ed33 7a01 	vldmdb	r3!, {s14}
 800bc10:	3c01      	subs	r4, #1
 800bc12:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc16:	e78f      	b.n	800bb38 <__kernel_rem_pio2f+0x3d8>
 800bc18:	eef1 6a66 	vneg.f32	s13, s13
 800bc1c:	eeb1 7a47 	vneg.f32	s14, s14
 800bc20:	edc7 6a00 	vstr	s13, [r7]
 800bc24:	ed87 7a01 	vstr	s14, [r7, #4]
 800bc28:	eef1 7a67 	vneg.f32	s15, s15
 800bc2c:	e790      	b.n	800bb50 <__kernel_rem_pio2f+0x3f0>
 800bc2e:	bf00      	nop

0800bc30 <scalbnf>:
 800bc30:	ee10 3a10 	vmov	r3, s0
 800bc34:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800bc38:	d02b      	beq.n	800bc92 <scalbnf+0x62>
 800bc3a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800bc3e:	d302      	bcc.n	800bc46 <scalbnf+0x16>
 800bc40:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bc44:	4770      	bx	lr
 800bc46:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800bc4a:	d123      	bne.n	800bc94 <scalbnf+0x64>
 800bc4c:	4b24      	ldr	r3, [pc, #144]	@ (800bce0 <scalbnf+0xb0>)
 800bc4e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800bce4 <scalbnf+0xb4>
 800bc52:	4298      	cmp	r0, r3
 800bc54:	ee20 0a27 	vmul.f32	s0, s0, s15
 800bc58:	db17      	blt.n	800bc8a <scalbnf+0x5a>
 800bc5a:	ee10 3a10 	vmov	r3, s0
 800bc5e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bc62:	3a19      	subs	r2, #25
 800bc64:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800bc68:	4288      	cmp	r0, r1
 800bc6a:	dd15      	ble.n	800bc98 <scalbnf+0x68>
 800bc6c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800bce8 <scalbnf+0xb8>
 800bc70:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800bcec <scalbnf+0xbc>
 800bc74:	ee10 3a10 	vmov	r3, s0
 800bc78:	eeb0 7a67 	vmov.f32	s14, s15
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	bfb8      	it	lt
 800bc80:	eef0 7a66 	vmovlt.f32	s15, s13
 800bc84:	ee27 0a87 	vmul.f32	s0, s15, s14
 800bc88:	4770      	bx	lr
 800bc8a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800bcf0 <scalbnf+0xc0>
 800bc8e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800bc92:	4770      	bx	lr
 800bc94:	0dd2      	lsrs	r2, r2, #23
 800bc96:	e7e5      	b.n	800bc64 <scalbnf+0x34>
 800bc98:	4410      	add	r0, r2
 800bc9a:	28fe      	cmp	r0, #254	@ 0xfe
 800bc9c:	dce6      	bgt.n	800bc6c <scalbnf+0x3c>
 800bc9e:	2800      	cmp	r0, #0
 800bca0:	dd06      	ble.n	800bcb0 <scalbnf+0x80>
 800bca2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bca6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800bcaa:	ee00 3a10 	vmov	s0, r3
 800bcae:	4770      	bx	lr
 800bcb0:	f110 0f16 	cmn.w	r0, #22
 800bcb4:	da09      	bge.n	800bcca <scalbnf+0x9a>
 800bcb6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800bcf0 <scalbnf+0xc0>
 800bcba:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800bcf4 <scalbnf+0xc4>
 800bcbe:	ee10 3a10 	vmov	r3, s0
 800bcc2:	eeb0 7a67 	vmov.f32	s14, s15
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	e7d9      	b.n	800bc7e <scalbnf+0x4e>
 800bcca:	3019      	adds	r0, #25
 800bccc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bcd0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800bcd4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800bcf8 <scalbnf+0xc8>
 800bcd8:	ee07 3a90 	vmov	s15, r3
 800bcdc:	e7d7      	b.n	800bc8e <scalbnf+0x5e>
 800bcde:	bf00      	nop
 800bce0:	ffff3cb0 	.word	0xffff3cb0
 800bce4:	4c000000 	.word	0x4c000000
 800bce8:	7149f2ca 	.word	0x7149f2ca
 800bcec:	f149f2ca 	.word	0xf149f2ca
 800bcf0:	0da24260 	.word	0x0da24260
 800bcf4:	8da24260 	.word	0x8da24260
 800bcf8:	33000000 	.word	0x33000000

0800bcfc <floorf>:
 800bcfc:	ee10 3a10 	vmov	r3, s0
 800bd00:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bd04:	3a7f      	subs	r2, #127	@ 0x7f
 800bd06:	2a16      	cmp	r2, #22
 800bd08:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bd0c:	dc2b      	bgt.n	800bd66 <floorf+0x6a>
 800bd0e:	2a00      	cmp	r2, #0
 800bd10:	da12      	bge.n	800bd38 <floorf+0x3c>
 800bd12:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800bd78 <floorf+0x7c>
 800bd16:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bd1a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bd1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd22:	dd06      	ble.n	800bd32 <floorf+0x36>
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	da24      	bge.n	800bd72 <floorf+0x76>
 800bd28:	2900      	cmp	r1, #0
 800bd2a:	4b14      	ldr	r3, [pc, #80]	@ (800bd7c <floorf+0x80>)
 800bd2c:	bf08      	it	eq
 800bd2e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800bd32:	ee00 3a10 	vmov	s0, r3
 800bd36:	4770      	bx	lr
 800bd38:	4911      	ldr	r1, [pc, #68]	@ (800bd80 <floorf+0x84>)
 800bd3a:	4111      	asrs	r1, r2
 800bd3c:	420b      	tst	r3, r1
 800bd3e:	d0fa      	beq.n	800bd36 <floorf+0x3a>
 800bd40:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800bd78 <floorf+0x7c>
 800bd44:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bd48:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bd4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd50:	ddef      	ble.n	800bd32 <floorf+0x36>
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	bfbe      	ittt	lt
 800bd56:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800bd5a:	fa40 f202 	asrlt.w	r2, r0, r2
 800bd5e:	189b      	addlt	r3, r3, r2
 800bd60:	ea23 0301 	bic.w	r3, r3, r1
 800bd64:	e7e5      	b.n	800bd32 <floorf+0x36>
 800bd66:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800bd6a:	d3e4      	bcc.n	800bd36 <floorf+0x3a>
 800bd6c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bd70:	4770      	bx	lr
 800bd72:	2300      	movs	r3, #0
 800bd74:	e7dd      	b.n	800bd32 <floorf+0x36>
 800bd76:	bf00      	nop
 800bd78:	7149f2ca 	.word	0x7149f2ca
 800bd7c:	bf800000 	.word	0xbf800000
 800bd80:	007fffff 	.word	0x007fffff

0800bd84 <_init>:
 800bd84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd86:	bf00      	nop
 800bd88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd8a:	bc08      	pop	{r3}
 800bd8c:	469e      	mov	lr, r3
 800bd8e:	4770      	bx	lr

0800bd90 <_fini>:
 800bd90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd92:	bf00      	nop
 800bd94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd96:	bc08      	pop	{r3}
 800bd98:	469e      	mov	lr, r3
 800bd9a:	4770      	bx	lr
