#e1(27Feb2025:17:50:44): source ./xcelium.d/env.d/env.history.27Feb2025_17_50_44
s1(27Feb2025:17:50:44):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MIN_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
#e2(27Feb2025:17:50:46): source ./xcelium.d/env.d/env.history.27Feb2025_17_50_46
s2(27Feb2025:17:50:46):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MAX_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
#e3(27Feb2025:18:22:33): source ./xcelium.d/env.d/env.history.27Feb2025_18_22_33
s3(27Feb2025:18:22:33):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MIN_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
#e4(27Feb2025:18:22:35): source ./xcelium.d/env.d/env.history.27Feb2025_18_22_35
s4(27Feb2025:18:22:35):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MAX_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
#e5(27Feb2025:19:23:08): source ./xcelium.d/env.d/env.history.27Feb2025_19_23_08
s5(27Feb2025:19:23:08):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MIN_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
#e6(27Feb2025:19:23:10): source ./xcelium.d/env.d/env.history.27Feb2025_19_23_10
s6(27Feb2025:19:23:10):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MAX_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
#e7(27Feb2025:22:49:23): source ./xcelium.d/env.d/env.history.27Feb2025_22_49_23
s7(27Feb2025:22:49:23):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MIN_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
#e8(27Feb2025:22:49:25): source ./xcelium.d/env.d/env.history.27Feb2025_22_49_25
s8(27Feb2025:22:49:25):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MAX_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
#e9(27Feb2025:23:04:08): source ./xcelium.d/env.d/env.history.27Feb2025_23_04_08
s9(27Feb2025:23:04:08):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MIN_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
#e10(27Feb2025:23:04:10): source ./xcelium.d/env.d/env.history.27Feb2025_23_04_10
s10(27Feb2025:23:04:10):  xrun -timescale 1ns/10ps -mess -64bit -noneg_tchk /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/multiplier32FP.v /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/multiplier32FP_MAX_tb.sv -top multiplier32FP_tb -access +rwc -sdf_cmd_file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/sdf_cmd_file.cmd 
