--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VGAWrite.twx VGAWrite.ncd -o VGAWrite.twr VGAWrite.pcf

Design file:              VGAWrite.ncd
Physical constraint file: VGAWrite.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1323 paths analyzed, 217 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.965ns.
--------------------------------------------------------------------------------

Paths for end point frogLogic/timeState_2 (SLICE_X13Y39.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_25 (FF)
  Destination:          frogLogic/timeState_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.592 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_25 to frogLogic/timeState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.391   frogLogic/timeCounter<26>
                                                       frogLogic/timeCounter_25
    SLICE_X18Y25.C1      net (fanout=2)        0.824   frogLogic/timeCounter<25>
    SLICE_X18Y25.C       Tilo                  0.205   frogLogic/timeCounter<2>
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>5
    SLICE_X17Y25.A1      net (fanout=29)       0.656   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>4
    SLICE_X17Y25.A       Tilo                  0.259   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X13Y39.CE      net (fanout=1)        1.225   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X13Y39.CLK     Tceck                 0.340   frogLogic/timeState<2>
                                                       frogLogic/timeState_2
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.195ns logic, 2.705ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_9 (FF)
  Destination:          frogLogic/timeState_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.745ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.592 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_9 to frogLogic/timeState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.CQ      Tcko                  0.391   frogLogic/timeCounter<10>
                                                       frogLogic/timeCounter_9
    SLICE_X18Y23.B4      net (fanout=2)        0.699   frogLogic/timeCounter<9>
    SLICE_X18Y23.B       Tilo                  0.205   frogLogic/timeCounter<27>
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>4
    SLICE_X17Y25.A6      net (fanout=29)       0.626   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X17Y25.A       Tilo                  0.259   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X13Y39.CE      net (fanout=1)        1.225   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X13Y39.CLK     Tceck                 0.340   frogLogic/timeState<2>
                                                       frogLogic/timeState_2
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (1.195ns logic, 2.550ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_6 (FF)
  Destination:          frogLogic/timeState_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.592 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_6 to frogLogic/timeState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.DQ      Tcko                  0.391   frogLogic/timeCounter<6>
                                                       frogLogic/timeCounter_6
    SLICE_X18Y23.B1      net (fanout=2)        0.669   frogLogic/timeCounter<6>
    SLICE_X18Y23.B       Tilo                  0.205   frogLogic/timeCounter<27>
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>4
    SLICE_X17Y25.A6      net (fanout=29)       0.626   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X17Y25.A       Tilo                  0.259   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X13Y39.CE      net (fanout=1)        1.225   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X13Y39.CLK     Tceck                 0.340   frogLogic/timeState<2>
                                                       frogLogic/timeState_2
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.195ns logic, 2.520ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/timeState_1 (SLICE_X13Y39.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_25 (FF)
  Destination:          frogLogic/timeState_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.592 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_25 to frogLogic/timeState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.391   frogLogic/timeCounter<26>
                                                       frogLogic/timeCounter_25
    SLICE_X18Y25.C1      net (fanout=2)        0.824   frogLogic/timeCounter<25>
    SLICE_X18Y25.C       Tilo                  0.205   frogLogic/timeCounter<2>
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>5
    SLICE_X17Y25.A1      net (fanout=29)       0.656   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>4
    SLICE_X17Y25.A       Tilo                  0.259   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X13Y39.CE      net (fanout=1)        1.225   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X13Y39.CLK     Tceck                 0.324   frogLogic/timeState<2>
                                                       frogLogic/timeState_1
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.179ns logic, 2.705ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_9 (FF)
  Destination:          frogLogic/timeState_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.592 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_9 to frogLogic/timeState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.CQ      Tcko                  0.391   frogLogic/timeCounter<10>
                                                       frogLogic/timeCounter_9
    SLICE_X18Y23.B4      net (fanout=2)        0.699   frogLogic/timeCounter<9>
    SLICE_X18Y23.B       Tilo                  0.205   frogLogic/timeCounter<27>
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>4
    SLICE_X17Y25.A6      net (fanout=29)       0.626   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X17Y25.A       Tilo                  0.259   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X13Y39.CE      net (fanout=1)        1.225   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X13Y39.CLK     Tceck                 0.324   frogLogic/timeState<2>
                                                       frogLogic/timeState_1
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (1.179ns logic, 2.550ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_6 (FF)
  Destination:          frogLogic/timeState_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.592 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_6 to frogLogic/timeState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.DQ      Tcko                  0.391   frogLogic/timeCounter<6>
                                                       frogLogic/timeCounter_6
    SLICE_X18Y23.B1      net (fanout=2)        0.669   frogLogic/timeCounter<6>
    SLICE_X18Y23.B       Tilo                  0.205   frogLogic/timeCounter<27>
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>4
    SLICE_X17Y25.A6      net (fanout=29)       0.626   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X17Y25.A       Tilo                  0.259   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X13Y39.CE      net (fanout=1)        1.225   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X13Y39.CLK     Tceck                 0.324   frogLogic/timeState<2>
                                                       frogLogic/timeState_1
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (1.179ns logic, 2.520ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/timeState_0 (SLICE_X13Y39.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_25 (FF)
  Destination:          frogLogic/timeState_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.592 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_25 to frogLogic/timeState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.391   frogLogic/timeCounter<26>
                                                       frogLogic/timeCounter_25
    SLICE_X18Y25.C1      net (fanout=2)        0.824   frogLogic/timeCounter<25>
    SLICE_X18Y25.C       Tilo                  0.205   frogLogic/timeCounter<2>
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>5
    SLICE_X17Y25.A1      net (fanout=29)       0.656   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>4
    SLICE_X17Y25.A       Tilo                  0.259   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X13Y39.CE      net (fanout=1)        1.225   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X13Y39.CLK     Tceck                 0.295   frogLogic/timeState<2>
                                                       frogLogic/timeState_0
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.150ns logic, 2.705ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_9 (FF)
  Destination:          frogLogic/timeState_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.700ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.592 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_9 to frogLogic/timeState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.CQ      Tcko                  0.391   frogLogic/timeCounter<10>
                                                       frogLogic/timeCounter_9
    SLICE_X18Y23.B4      net (fanout=2)        0.699   frogLogic/timeCounter<9>
    SLICE_X18Y23.B       Tilo                  0.205   frogLogic/timeCounter<27>
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>4
    SLICE_X17Y25.A6      net (fanout=29)       0.626   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X17Y25.A       Tilo                  0.259   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X13Y39.CE      net (fanout=1)        1.225   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X13Y39.CLK     Tceck                 0.295   frogLogic/timeState<2>
                                                       frogLogic/timeState_0
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (1.150ns logic, 2.550ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_6 (FF)
  Destination:          frogLogic/timeState_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.592 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_6 to frogLogic/timeState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.DQ      Tcko                  0.391   frogLogic/timeCounter<6>
                                                       frogLogic/timeCounter_6
    SLICE_X18Y23.B1      net (fanout=2)        0.669   frogLogic/timeCounter<6>
    SLICE_X18Y23.B       Tilo                  0.205   frogLogic/timeCounter<27>
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>4
    SLICE_X17Y25.A6      net (fanout=29)       0.626   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X17Y25.A       Tilo                  0.259   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X13Y39.CE      net (fanout=1)        1.225   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X13Y39.CLK     Tceck                 0.295   frogLogic/timeState<2>
                                                       frogLogic/timeState_0
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (1.150ns logic, 2.520ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frogLogic/vert6_2 (SLICE_X12Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/timeState_1 (FF)
  Destination:          frogLogic/vert6_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/timeState_1 to frogLogic/vert6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.BQ      Tcko                  0.198   frogLogic/timeState<2>
                                                       frogLogic/timeState_1
    SLICE_X12Y39.A5      net (fanout=11)       0.093   frogLogic/timeState<1>
    SLICE_X12Y39.CLK     Tah         (-Th)    -0.131   frogLogic/vert6_3
                                                       frogLogic/Mram__n005021
                                                       frogLogic/vert6_2
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.329ns logic, 0.093ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_0 (SLICE_X12Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_0 (FF)
  Destination:          clk_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_0 to clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   clk_counter<0>
                                                       clk_counter_0
    SLICE_X12Y33.A6      net (fanout=2)        0.023   clk_counter<0>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   clk_counter<0>
                                                       Mcount_clk_counter_xor<0>11_INV_0
                                                       clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/vert1_3 (SLICE_X12Y39.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/timeState_2 (FF)
  Destination:          frogLogic/vert1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/timeState_2 to frogLogic/vert1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.CQ      Tcko                  0.198   frogLogic/timeState<2>
                                                       frogLogic/timeState_2
    SLICE_X12Y39.B4      net (fanout=6)        0.127   frogLogic/timeState<2>
    SLICE_X12Y39.CLK     Tah         (-Th)    -0.131   frogLogic/vert6_3
                                                       frogLogic/Mram__n00503511
                                                       frogLogic/vert1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.329ns logic, 0.127ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/vert1_7/CLK
  Logical resource: frogLogic/vert1_5/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/vert1_7/CLK
  Logical resource: frogLogic/vert1_7/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.965|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1323 paths, 0 nets, and 283 connections

Design statistics:
   Minimum period:   3.965ns{1}   (Maximum frequency: 252.207MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 12 15:17:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



