#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d60d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d60f10 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1d8bb80 .functor NOT 1, L_0x1d9d090, C4<0>, C4<0>, C4<0>;
L_0x1d9cda0 .functor XOR 1, L_0x1d9cbd0, L_0x1d9cd00, C4<0>, C4<0>;
L_0x1d9cf80 .functor XOR 1, L_0x1d9cda0, L_0x1d9ceb0, C4<0>, C4<0>;
v0x1d8b060_0 .net *"_ivl_10", 0 0, L_0x1d9ceb0;  1 drivers
v0x1d8b160_0 .net *"_ivl_12", 0 0, L_0x1d9cf80;  1 drivers
v0x1d8b240_0 .net *"_ivl_2", 0 0, L_0x1d9cb30;  1 drivers
v0x1d8b300_0 .net *"_ivl_4", 0 0, L_0x1d9cbd0;  1 drivers
v0x1d8b3e0_0 .net *"_ivl_6", 0 0, L_0x1d9cd00;  1 drivers
v0x1d8b510_0 .net *"_ivl_8", 0 0, L_0x1d9cda0;  1 drivers
v0x1d8b5f0_0 .var "clk", 0 0;
v0x1d8b690_0 .net "reset", 0 0, v0x1d8a740_0;  1 drivers
v0x1d8b730_0 .net "shift_ena_dut", 0 0, v0x1d8ad40_0;  1 drivers
v0x1d8b7d0_0 .net "shift_ena_ref", 0 0, L_0x1d9c9d0;  1 drivers
v0x1d8b8a0_0 .var/2u "stats1", 159 0;
v0x1d8b940_0 .var/2u "strobe", 0 0;
v0x1d8ba00_0 .net "tb_match", 0 0, L_0x1d9d090;  1 drivers
v0x1d8bac0_0 .net "tb_mismatch", 0 0, L_0x1d8bb80;  1 drivers
E_0x1d5c410/0 .event negedge, v0x1d89fe0_0;
E_0x1d5c410/1 .event posedge, v0x1d89fe0_0;
E_0x1d5c410 .event/or E_0x1d5c410/0, E_0x1d5c410/1;
L_0x1d9cb30 .concat [ 1 0 0 0], L_0x1d9c9d0;
L_0x1d9cbd0 .concat [ 1 0 0 0], L_0x1d9c9d0;
L_0x1d9cd00 .concat [ 1 0 0 0], v0x1d8ad40_0;
L_0x1d9ceb0 .concat [ 1 0 0 0], L_0x1d9c9d0;
L_0x1d9d090 .cmp/eeq 1, L_0x1d9cb30, L_0x1d9cf80;
S_0x1d610a0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1d60f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1d30a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1d30a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1d30ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1d30b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1d30b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1d9c230 .functor OR 1, L_0x1d9bde0, L_0x1d9c090, C4<0>, C4<0>;
L_0x1d9c600 .functor OR 1, L_0x1d9c230, L_0x1d9c480, C4<0>, C4<0>;
L_0x1d9c9d0 .functor OR 1, L_0x1d9c600, L_0x1d9c840, C4<0>, C4<0>;
v0x1d32210_0 .net *"_ivl_0", 31 0, L_0x1d8bc70;  1 drivers
L_0x7fd452a1f0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d5fc00_0 .net *"_ivl_11", 28 0, L_0x7fd452a1f0a8;  1 drivers
L_0x7fd452a1f0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1d62fc0_0 .net/2u *"_ivl_12", 31 0, L_0x7fd452a1f0f0;  1 drivers
v0x1d89330_0 .net *"_ivl_14", 0 0, L_0x1d9c090;  1 drivers
v0x1d893f0_0 .net *"_ivl_17", 0 0, L_0x1d9c230;  1 drivers
v0x1d89500_0 .net *"_ivl_18", 31 0, L_0x1d9c340;  1 drivers
L_0x7fd452a1f138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d895e0_0 .net *"_ivl_21", 28 0, L_0x7fd452a1f138;  1 drivers
L_0x7fd452a1f180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1d896c0_0 .net/2u *"_ivl_22", 31 0, L_0x7fd452a1f180;  1 drivers
v0x1d897a0_0 .net *"_ivl_24", 0 0, L_0x1d9c480;  1 drivers
v0x1d89860_0 .net *"_ivl_27", 0 0, L_0x1d9c600;  1 drivers
v0x1d89920_0 .net *"_ivl_28", 31 0, L_0x1d9c710;  1 drivers
L_0x7fd452a1f018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d89a00_0 .net *"_ivl_3", 28 0, L_0x7fd452a1f018;  1 drivers
L_0x7fd452a1f1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d89ae0_0 .net *"_ivl_31", 28 0, L_0x7fd452a1f1c8;  1 drivers
L_0x7fd452a1f210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1d89bc0_0 .net/2u *"_ivl_32", 31 0, L_0x7fd452a1f210;  1 drivers
v0x1d89ca0_0 .net *"_ivl_34", 0 0, L_0x1d9c840;  1 drivers
L_0x7fd452a1f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d89d60_0 .net/2u *"_ivl_4", 31 0, L_0x7fd452a1f060;  1 drivers
v0x1d89e40_0 .net *"_ivl_6", 0 0, L_0x1d9bde0;  1 drivers
v0x1d89f00_0 .net *"_ivl_8", 31 0, L_0x1d9bf50;  1 drivers
v0x1d89fe0_0 .net "clk", 0 0, v0x1d8b5f0_0;  1 drivers
v0x1d8a0a0_0 .var "next", 2 0;
v0x1d8a180_0 .net "reset", 0 0, v0x1d8a740_0;  alias, 1 drivers
v0x1d8a240_0 .net "shift_ena", 0 0, L_0x1d9c9d0;  alias, 1 drivers
v0x1d8a300_0 .var "state", 2 0;
E_0x1d5c660 .event posedge, v0x1d89fe0_0;
E_0x1d5d170 .event anyedge, v0x1d8a300_0;
L_0x1d8bc70 .concat [ 3 29 0 0], v0x1d8a300_0, L_0x7fd452a1f018;
L_0x1d9bde0 .cmp/eq 32, L_0x1d8bc70, L_0x7fd452a1f060;
L_0x1d9bf50 .concat [ 3 29 0 0], v0x1d8a300_0, L_0x7fd452a1f0a8;
L_0x1d9c090 .cmp/eq 32, L_0x1d9bf50, L_0x7fd452a1f0f0;
L_0x1d9c340 .concat [ 3 29 0 0], v0x1d8a300_0, L_0x7fd452a1f138;
L_0x1d9c480 .cmp/eq 32, L_0x1d9c340, L_0x7fd452a1f180;
L_0x1d9c710 .concat [ 3 29 0 0], v0x1d8a300_0, L_0x7fd452a1f1c8;
L_0x1d9c840 .cmp/eq 32, L_0x1d9c710, L_0x7fd452a1f210;
S_0x1d8a460 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1d60f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1d8a680_0 .net "clk", 0 0, v0x1d8b5f0_0;  alias, 1 drivers
v0x1d8a740_0 .var "reset", 0 0;
E_0x1d459f0 .event negedge, v0x1d89fe0_0;
S_0x1d8a830 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1d60f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
v0x1d8aa60_0 .net "clk", 0 0, v0x1d8b5f0_0;  alias, 1 drivers
v0x1d8ab70_0 .var "counter", 3 0;
v0x1d8ac50_0 .net "reset", 0 0, v0x1d8a740_0;  alias, 1 drivers
v0x1d8ad40_0 .var "shift_ena", 0 0;
E_0x1d6a300 .event posedge, v0x1d8a180_0, v0x1d89fe0_0;
S_0x1d8ae60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1d60f10;
 .timescale -12 -12;
E_0x1d6a620 .event anyedge, v0x1d8b940_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d8b940_0;
    %nor/r;
    %assign/vec4 v0x1d8b940_0, 0;
    %wait E_0x1d6a620;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d8a460;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d459f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1d8a740_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1d610a0;
T_2 ;
Ewait_0 .event/or E_0x1d5d170, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1d8a300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d8a0a0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1d8a0a0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1d8a0a0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1d8a0a0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1d8a0a0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1d610a0;
T_3 ;
    %wait E_0x1d5c660;
    %load/vec4 v0x1d8a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1d8a300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1d8a0a0_0;
    %assign/vec4 v0x1d8a300_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1d8a830;
T_4 ;
    %wait E_0x1d6a300;
    %load/vec4 v0x1d8ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8ad40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d8ab70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1d8ab70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x1d8ab70_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8ad40_0, 0;
    %load/vec4 v0x1d8ab70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1d8ab70_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8ad40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d8ab70_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8ad40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d8ab70_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d60f10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d8b5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d8b940_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1d60f10;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d8b5f0_0;
    %inv;
    %store/vec4 v0x1d8b5f0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1d60f10;
T_7 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d8a680_0, v0x1d8bac0_0, v0x1d8b5f0_0, v0x1d8b690_0, v0x1d8b7d0_0, v0x1d8b730_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1d60f10;
T_8 ;
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1d60f10;
T_9 ;
    %wait E_0x1d5c410;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8b8a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8b8a0_0, 4, 32;
    %load/vec4 v0x1d8ba00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8b8a0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8b8a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8b8a0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1d8b7d0_0;
    %load/vec4 v0x1d8b7d0_0;
    %load/vec4 v0x1d8b730_0;
    %xor;
    %load/vec4 v0x1d8b7d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8b8a0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1d8b8a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8b8a0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/review2015_fsmshift/iter3/response0/top_module.sv";
