   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_biquad_cascade_df2T_f64.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .global __aeabi_dmul
  20              	 .global __aeabi_dadd
  21              	 .section .text.arm_biquad_cascade_df2T_f64,"ax",%progbits
  22              	 .align 2
  23              	 .global arm_biquad_cascade_df2T_f64
  24              	 .thumb
  25              	 .thumb_func
  27              	arm_biquad_cascade_df2T_f64:
  28              	.LFB135:
  29              	 .file 1 "../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c"
   1:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Title:        arm_biquad_cascade_df2T_f64.c
   4:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Description:  Processing function for floating-point transposed direct form II Biquad cascade fi
   5:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
   6:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * $Date:        27. January 2017
   7:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * $Revision:    V.1.5.1
   8:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
   9:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*
  12:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  14:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  16:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  20:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  22:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  */
  28:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  29:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  31:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
  32:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @ingroup groupFilters
  33:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
  34:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  35:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
  36:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @defgroup BiquadCascadeDF2T Biquad Cascade IIR Filters Using a Direct Form II Transposed Structur
  37:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  38:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * This set of functions implements arbitrary order recursive (IIR) filters using a transposed direc
  39:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The filters are implemented as a cascade of second order Biquad sections.
  40:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * These functions provide a slight memory savings as compared to the direct form I Biquad filter fu
  41:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Only floating-point data is supported.
  42:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  43:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * This function operate on blocks of input and output data and each call to the function
  44:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * processes <code>blockSize</code> samples through the filter.
  45:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>pSrc</code> points to the array of input data and
  46:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>pDst</code> points to the array of output data.
  47:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Both arrays contain <code>blockSize</code> values.
  48:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  49:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par Algorithm
  50:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Each Biquad stage implements a second order filter using the difference equation:
  51:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <pre>
  52:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    y[n] = b0 * x[n] + d1
  53:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    d1 = b1 * x[n] + a1 * y[n] + d2
  54:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    d2 = b2 * x[n] + a2 * y[n]
  55:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * </pre>
  56:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * where d1 and d2 represent the two state values.
  57:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  58:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
  59:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * A Biquad filter using a transposed Direct Form II structure is shown below.
  60:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \image html BiquadDF2Transposed.gif "Single transposed Direct Form II Biquad"
  61:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Coefficients <code>b0, b1, and b2 </code> multiply the input signal <code>x[n]</code> and are ref
  62:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Coefficients <code>a1</code> and <code>a2</code> multiply the output signal <code>y[n]</code> and
  63:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Pay careful attention to the sign of the feedback coefficients.
  64:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Some design tools flip the sign of the feedback coefficients:
  65:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <pre>
  66:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    y[n] = b0 * x[n] + d1;
  67:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    d1 = b1 * x[n] - a1 * y[n] + d2;
  68:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    d2 = b2 * x[n] - a2 * y[n];
  69:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * </pre>
  70:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * In this case the feedback coefficients <code>a1</code> and <code>a2</code> must be negated when u
  71:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  72:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
  73:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Higher order filters are realized as a cascade of second order sections.
  74:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>numStages</code> refers to the number of second order stages used.
  75:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * For example, an 8th order filter would be realized with <code>numStages=4</code> second order sta
  76:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * A 9th order filter would be realized with <code>numStages=5</code> second order stages with the
  77:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * coefficients for one of the stages configured as a first order filter (<code>b2=0</code> and <cod
  78:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  79:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
  80:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>pState</code> points to the state variable array.
  81:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Each Biquad stage has 2 state variables <code>d1</code> and <code>d2</code>.
  82:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The state variables are arranged in the <code>pState</code> array as:
  83:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <pre>
  84:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *     {d11, d12, d21, d22, ...}
  85:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * </pre>
  86:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * where <code>d1x</code> refers to the state variables for the first Biquad and
  87:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>d2x</code> refers to the state variables for the second Biquad.
  88:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The state array has a total length of <code>2*numStages</code> values.
  89:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The state variables are updated after each block of data is processed; the coefficients are untou
  90:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  91:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
  92:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The CMSIS library contains Biquad filters in both Direct Form I and transposed Direct Form II.
  93:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The advantage of the Direct Form I structure is that it is numerically more robust for fixed-poin
  94:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * That is why the Direct Form I structure supports Q15 and Q31 data types.
  95:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The transposed Direct Form II structure, on the other hand, requires a wide dynamic range for the
  96:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Because of this, the CMSIS library only has a floating-point version of the Direct Form II Biquad
  97:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The advantage of the Direct Form II Biquad is that it requires half the number of state variables
  98:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  99:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par Instance Structure
 100:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The coefficients and state variables for a filter are stored together in an instance data structu
 101:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * A separate instance structure must be defined for each filter.
 102:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Coefficient arrays may be shared among several instances while state variable arrays cannot be sh
 103:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
 104:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par Init Functions
 105:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * There is also an associated initialization function.
 106:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The initialization function performs following operations:
 107:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * - Sets the values of the internal structure fields.
 108:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * - Zeros out the values in the state buffer.
 109:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * To do this manually without calling the init function, assign the follow subfields of the instanc
 110:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * numStages, pCoeffs, pState. Also set all of the values in pState to zero.
 111:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
 112:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
 113:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Use of the initialization function is optional.
 114:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * However, if the initialization function is used, then the instance structure cannot be placed int
 115:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * To place an instance structure into a const data section, the instance structure must be manually
 116:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Set the values in the state buffer to zeros before static initialization.
 117:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * For example, to statically initialize the instance structure use
 118:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <pre>
 119:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *     arm_biquad_cascade_df2T_instance_f64 S1 = {numStages, pState, pCoeffs};
 120:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * </pre>
 121:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * where <code>numStages</code> is the number of Biquad stages in the filter; <code>pState</code> is
 122:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>pCoeffs</code> is the address of the coefficient buffer;
 123:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
 124:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
 125:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
 127:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @addtogroup BiquadCascadeDF2T
 128:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @{
 129:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
 130:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 131:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
 132:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter
 133:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @param[in]  *S        points to an instance of the filter data structure.
 134:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @param[in]  *pSrc     points to the block of input data.
 135:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @param[out] *pDst     points to the block of output data
 136:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @param[in]  blockSize number of samples to process.
 137:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @return none.
 138:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
 139:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 140:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 141:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** LOW_OPTIMIZATION_ENTER
 142:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** void arm_biquad_cascade_df2T_f64(
 143:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** const arm_biquad_cascade_df2T_instance_f64 * S,
 144:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** float64_t * pSrc,
 145:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** float64_t * pDst,
 146:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** uint32_t blockSize)
 147:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** {
  30              	 .loc 1 147 0
  31              	 .cfi_startproc
  32              	 
  33              	 
  34 0000 2DE9704F 	 push {r4,r5,r6,r8,r9,r10,fp,lr}
  35              	.LCFI0:
  36              	 .cfi_def_cfa_offset 32
  37              	 .cfi_offset 4,-32
  38              	 .cfi_offset 5,-28
  39              	 .cfi_offset 6,-24
  40              	 .cfi_offset 8,-20
  41              	 .cfi_offset 9,-16
  42              	 .cfi_offset 10,-12
  43              	 .cfi_offset 11,-8
  44              	 .cfi_offset 14,-4
  45 0004 2DED0C8B 	 fstmfdd sp!,{d8,d9,d10,d11,d12,d13}
  46              	.LCFI1:
  47              	 .cfi_def_cfa_offset 80
  48              	 .cfi_offset 80,-80
  49              	 .cfi_offset 81,-76
  50              	 .cfi_offset 82,-72
  51              	 .cfi_offset 83,-68
  52              	 .cfi_offset 84,-64
  53              	 .cfi_offset 85,-60
  54              	 .cfi_offset 86,-56
  55              	 .cfi_offset 87,-52
  56              	 .cfi_offset 88,-48
  57              	 .cfi_offset 89,-44
  58              	 .cfi_offset 90,-40
  59              	 .cfi_offset 91,-36
  60 0008 9AB0     	 sub sp,sp,#104
  61              	.LCFI2:
  62              	 .cfi_def_cfa_offset 184
  63 000a 8846     	 mov r8,r1
  64 000c 1446     	 mov r4,r2
  65 000e 1792     	 str r2,[sp,#92]
 148:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 149:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t *pIn = pSrc;                         /*  source pointer            */
 150:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t *pOut = pDst;                        /*  destination pointer       */
 151:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t *pState = S->pState;                 /*  State pointer             */
 152:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
 153:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t acc1;                                /*  accumulator               */
 154:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
 155:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t Xn1;                                 /*  temporary input           */
 156:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t d1, d2;                              /*  state variables           */
 157:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    uint32_t sample, stage = S->numStages;         /*  loop counters             */
  66              	 .loc 1 157 0
  67 0010 0178     	 ldrb r1,[r0]
  68 0012 1191     	 str r1,[sp,#68]
 158:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 159:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #if defined(ARM_MATH_CM7)
 160:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 161:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t Xn2, Xn3, Xn4, Xn5, Xn6, Xn7, Xn8;   /*  Input State variables     */
 162:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t Xn9, Xn10, Xn11, Xn12, Xn13, Xn14, Xn15, Xn16;
 163:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t acc2, acc3, acc4, acc5, acc6, acc7;  /*  Simulates the accumulator */
 164:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t acc8, acc9, acc10, acc11, acc12, acc13, acc14, acc15, acc16;
 165:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 166:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    do
 167:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    {
 168:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Reading the coefficients */
 169:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b0 = pCoeffs[0];
 170:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = pCoeffs[1];
 171:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = pCoeffs[2];
 172:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = pCoeffs[3];
 173:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Apply loop unrolling and compute 16 output values simultaneously. */
 174:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize >> 4u;
 175:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = pCoeffs[4];
 176:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 177:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reading the state values */
 178:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d1 = pState[0];
 179:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
 180:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 181:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pCoeffs += 5u;
 182:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 183:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 184:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* First part of the processing with loop unrolling.  Compute 16 outputs at a time.
 185:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****        ** a second loop below computes the remaining 1 to 15 samples. */
 186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0u) {
 187:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 188:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* y[n] = b0 * x[n] + d1 */
 189:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 190:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 191:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 192:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Read the first 2 inputs. 2 cycles */
 193:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1  = pIn[0 ];
 194:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn2  = pIn[1 ];
 195:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 1. 5 cycles */
 197:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn3  = pIn[2 ];
 198:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 199:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 200:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn4  = pIn[3 ];
 201:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 202:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 203:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn5  = pIn[4 ];
 204:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 205:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 206:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn6  = pIn[5 ];
 207:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 208:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 209:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn7  = pIn[6 ];
 210:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 211:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 212:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 2. 5 cycles */
 213:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn8  = pIn[7 ];
 214:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc2 = b0 * Xn2 + d1;
 215:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 216:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn9  = pIn[8 ];
 217:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn2 + d2;
 218:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 219:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn10 = pIn[9 ];
 220:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn2;
 221:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 222:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn11 = pIn[10];
 223:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc2;
 224:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 225:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn12 = pIn[11];
 226:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc2;
 227:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 228:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 3. 5 cycles */
 229:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn13 = pIn[12];
 230:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc3 = b0 * Xn3 + d1;
 231:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 232:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn14 = pIn[13];
 233:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn3 + d2;
 234:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 235:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn15 = pIn[14];
 236:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn3;
 237:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 238:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn16 = pIn[15];
 239:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc3;
 240:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 241:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn += 16;
 242:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc3;
 243:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 244:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 4. 5 cycles */
 245:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc4 = b0 * Xn4 + d1;
 246:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn4 + d2;
 247:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn4;
 248:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc4;
 249:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc4;
 250:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 251:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 5. 5 cycles */
 252:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc5 = b0 * Xn5 + d1;
 253:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn5 + d2;
 254:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn5;
 255:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc5;
 256:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc5;
 257:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 258:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 6. 5 cycles */
 259:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc6 = b0 * Xn6 + d1;
 260:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn6 + d2;
 261:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn6;
 262:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc6;
 263:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc6;
 264:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 265:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 7. 5 cycles */
 266:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc7 = b0 * Xn7 + d1;
 267:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn7 + d2;
 268:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn7;
 269:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc7;
 270:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc7;
 271:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 272:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 8. 5 cycles */
 273:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc8 = b0 * Xn8 + d1;
 274:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn8 + d2;
 275:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn8;
 276:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc8;
 277:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc8;
 278:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 279:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 9. 5 cycles */
 280:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc9 = b0 * Xn9 + d1;
 281:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn9 + d2;
 282:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn9;
 283:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc9;
 284:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc9;
 285:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 286:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 10. 5 cycles */
 287:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc10 = b0 * Xn10 + d1;
 288:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn10 + d2;
 289:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn10;
 290:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc10;
 291:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc10;
 292:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 293:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 11. 5 cycles */
 294:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc11 = b0 * Xn11 + d1;
 295:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn11 + d2;
 296:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn11;
 297:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc11;
 298:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc11;
 299:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 300:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 12. 5 cycles */
 301:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc12 = b0 * Xn12 + d1;
 302:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn12 + d2;
 303:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn12;
 304:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc12;
 305:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc12;
 306:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 307:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 13. 5 cycles */
 308:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc13 = b0 * Xn13 + d1;
 309:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn13 + d2;
 310:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn13;
 311:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 312:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[0 ] = acc1 ;
 313:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc13;
 314:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 315:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[1 ] = acc2 ;
 316:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc13;
 317:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 318:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 14. 5 cycles */
 319:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[2 ] = acc3 ;
 320:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc14 = b0 * Xn14 + d1;
 321:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 322:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[3 ] = acc4 ;
 323:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn14 + d2;
 324:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 325:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[4 ] = acc5 ;
 326:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn14;
 327:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 328:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[5 ] = acc6 ;
 329:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc14;
 330:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 331:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[6 ] = acc7 ;
 332:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc14;
 333:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 334:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 15. 5 cycles */
 335:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[7 ] = acc8 ;
 336:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[8 ] = acc9 ;
 337:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc15 = b0 * Xn15 + d1;
 338:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 339:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[9 ] = acc10;
 340:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn15 + d2;
 341:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 342:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[10] = acc11;
 343:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn15;
 344:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 345:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[11] = acc12;
 346:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc15;
 347:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 348:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[12] = acc13;
 349:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc15;
 350:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 351:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 16. 5 cycles */
 352:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[13] = acc14;
 353:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc16 = b0 * Xn16 + d1;
 354:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 355:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[14] = acc15;
 356:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn16 + d2;
 357:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 358:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[15] = acc16;
 359:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn16;
 360:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 361:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 362:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc16;
 363:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 364:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut += 16;
 365:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc16;
 366:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 367:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 368:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize & 0xFu;
 369:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0u) {
 370:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn;
 371:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 372:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 373:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn++;
 374:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 375:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 376:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut = acc1;
 377:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 378:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 379:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut++;
 380:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 381:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 382:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 383:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 384:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 385:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 386:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Store the updated state variables back into the state array */
 387:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pState[0] = d1;
 388:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* The current stage input is given as the output to the next stage */
 389:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pIn = pDst;
 390:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 391:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pState[1] = d2;
 392:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* decrement the loop counter */
 393:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       stage--;
 394:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 395:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pState += 2u;
 396:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 397:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reset the output working pointer */
 398:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pOut = pDst;
 399:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 400:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    } while (stage > 0u);
 401:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 402:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #elif defined(ARM_MATH_CM0_FAMILY)
 403:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 404:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    /* Run the below code for Cortex-M0 */
 405:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 406:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    do
 407:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    {
 408:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Reading the coefficients */
 409:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b0 = *pCoeffs++;
 410:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = *pCoeffs++;
 411:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = *pCoeffs++;
 412:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = *pCoeffs++;
 413:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = *pCoeffs++;
 414:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 415:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reading the state values */
 416:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d1 = pState[0];
 417:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
 418:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 419:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 420:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize;
 421:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 422:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0u)
 423:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       {
 424:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Read the input */
 425:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 426:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 427:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* y[n] = b0 * x[n] + d1 */
 428:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = (b0 * Xn1) + d1;
 429:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 430:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Store the result in the accumulator in the destination buffer. */
 431:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 432:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 433:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Every time after the output is computed state should be updated. */
 434:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 435:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = ((b1 * Xn1) + (a1 * acc1)) + d2;
 436:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 437:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 438:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = (b2 * Xn1) + (a2 * acc1);
 439:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 440:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* decrement the loop counter */
 441:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 442:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 443:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 444:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Store the updated state variables back into the state array */
 445:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d1;
 446:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d2;
 447:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 448:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* The current stage input is given as the output to the next stage */
 449:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pIn = pDst;
 450:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 451:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reset the output working pointer */
 452:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pOut = pDst;
 453:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 454:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* decrement the loop counter */
 455:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       stage--;
 456:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 457:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    } while (stage > 0u);
 458:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 459:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #else
 460:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 461:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t Xn2, Xn3, Xn4;                  	  /*  Input State variables     */
 462:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t acc2, acc3, acc4;              		  /*  accumulator               */
 463:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 464:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 465:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t p0, p1, p2, p3, p4, A1;
 466:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 467:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    /* Run the below code for Cortex-M4 and Cortex-M3 */
 468:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    do
 469:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    {
 470:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Reading the coefficients */
 471:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b0 = *pCoeffs++;
 472:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = *pCoeffs++;
 473:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = *pCoeffs++;
 474:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = *pCoeffs++;
 475:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = *pCoeffs++;
 476:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 477:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 478:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reading the state values */
 479:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d1 = pState[0];
 480:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
 481:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 482:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Apply loop unrolling and compute 4 output values simultaneously. */
 483:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize >> 2u;
  69              	 .loc 1 483 0
  70 0014 9908     	 lsrs r1,r3,#2
  71 0016 1491     	 str r1,[sp,#80]
  72 0018 8268     	 ldr r2,[r0,#8]
  73 001a 02F12809 	 add r9,r2,#40
  74 001e 4268     	 ldr r2,[r0,#4]
  75 0020 02F11000 	 add r0,r2,#16
  76 0024 1090     	 str r0,[sp,#64]
  77 0026 4801     	 lsls r0,r1,#5
  78 0028 1690     	 str r0,[sp,#88]
 484:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 485:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 486:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 487:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0u) {
  79              	 .loc 1 487 0
  80 002a 2246     	 mov r2,r4
  81 002c 1394     	 str r4,[sp,#76]
  82 002e 1891     	 str r1,[sp,#96]
 488:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 489:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* y[n] = b0 * x[n] + d1 */
 490:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 491:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 492:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 493:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Read the four inputs */
 494:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = pIn[0];
 495:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn2 = pIn[1];
 496:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn3 = pIn[2];
 497:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn4 = pIn[3];
 498:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn += 4;
 499:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 500:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn1;
 501:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 502:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 503:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn2;
 504:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc1;
 505:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 506:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 507:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 508:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 509:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 510:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 511:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn2;
 512:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc2 = p0 + d1;
 513:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn3;
 514:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc2;
 515:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn2;
 516:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 517:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc2;
 518:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 519:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 520:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 521:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn3;
 522:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc3 = p0 + d1;
 523:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn4;
 524:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc3;
 525:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn3;
 526:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 527:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc3;
 528:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 529:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 530:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 531:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc4 = p0 + d1;
 532:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn4;
 533:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc4;
 534:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn4;
 535:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 536:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc4;
 537:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 538:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 539:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 540:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[0] = acc1;
 541:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[1] = acc2;
 542:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[2] = acc3;
 543:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[3] = acc4;
 544:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 				 pOut += 4;
  83              	 .loc 1 544 0
  84 0030 0244     	 add r2,r2,r0
  85 0032 1992     	 str r2,[sp,#100]
 545:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 546:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 547:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 548:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 549:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize & 0x3u;
  86              	 .loc 1 549 0
  87 0034 03F00303 	 and r3,r3,#3
  88 0038 1593     	 str r3,[sp,#84]
  89              	.L6:
 471:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = *pCoeffs++;
  90              	 .loc 1 471 0
  91 003a 19ED0A7B 	 fldd d7,[r9,#-40]
  92 003e 8DED007B 	 fstd d7,[sp]
 472:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = *pCoeffs++;
  93              	 .loc 1 472 0
  94 0042 19ED087B 	 fldd d7,[r9,#-32]
  95 0046 8DED027B 	 fstd d7,[sp,#8]
 473:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = *pCoeffs++;
  96              	 .loc 1 473 0
  97 004a 19ED067B 	 fldd d7,[r9,#-24]
  98 004e 8DED047B 	 fstd d7,[sp,#16]
 474:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = *pCoeffs++;
  99              	 .loc 1 474 0
 100 0052 19ED047B 	 fldd d7,[r9,#-16]
 101 0056 8DED067B 	 fstd d7,[sp,#24]
 475:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 102              	 .loc 1 475 0
 103 005a 19ED027B 	 fldd d7,[r9,#-8]
 104 005e 8DED087B 	 fstd d7,[sp,#32]
 105 0062 109B     	 ldr r3,[sp,#64]
 106 0064 1293     	 str r3,[sp,#72]
 479:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
 107              	 .loc 1 479 0
 108 0066 13ED047B 	 fldd d7,[r3,#-16]
 109 006a 8DED0A7B 	 fstd d7,[sp,#40]
 480:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 110              	 .loc 1 480 0
 111 006e 13ED027B 	 fldd d7,[r3,#-8]
 112 0072 8DED0C7B 	 fstd d7,[sp,#48]
 487:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 113              	 .loc 1 487 0
 114 0076 149B     	 ldr r3,[sp,#80]
 115 0078 002B     	 cmp r3,#0
 116 007a 00F01B81 	 beq .L7
 117 007e 08F12005 	 add r5,r8,#32
 118 0082 179B     	 ldr r3,[sp,#92]
 119 0084 03F12004 	 add r4,r3,#32
 120 0088 189E     	 ldr r6,[sp,#96]
 121              	.L3:
 494:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn2 = pIn[1];
 122              	 .loc 1 494 0
 123 008a 55E908AB 	 ldrd r10,[r5,#-32]
 495:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn3 = pIn[2];
 124              	 .loc 1 495 0
 125 008e 15ED068B 	 fldd d8,[r5,#-24]
 496:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn4 = pIn[3];
 126              	 .loc 1 496 0
 127 0092 15ED049B 	 fldd d9,[r5,#-16]
 497:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn += 4;
 128              	 .loc 1 497 0
 129 0096 15ED02AB 	 fldd d10,[r5,#-8]
 500:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 130              	 .loc 1 500 0
 131 009a DDE90001 	 ldrd r0,[sp]
 132 009e 5246     	 mov r2,r10
 133 00a0 5B46     	 mov r3,fp
 134 00a2 FFF7FEFF 	 bl __aeabi_dmul
 502:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn2;
 135              	 .loc 1 502 0
 136 00a6 DDE90A23 	 ldrd r2,[sp,#40]
 137 00aa FFF7FEFF 	 bl __aeabi_dadd
 138 00ae 41EC1D0B 	 fmdrr d13,r0,r1
 503:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc1;
 139              	 .loc 1 503 0
 140 00b2 DDE90001 	 ldrd r0,[sp]
 141 00b6 53EC182B 	 fmrrd r2,r3,d8
 142 00ba FFF7FEFF 	 bl __aeabi_dmul
 143 00be CDE90A01 	 strd r0,[sp,#40]
 501:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 144              	 .loc 1 501 0
 145 00c2 DDE90201 	 ldrd r0,[sp,#8]
 146 00c6 5246     	 mov r2,r10
 147 00c8 5B46     	 mov r3,fp
 148 00ca FFF7FEFF 	 bl __aeabi_dmul
 149 00ce CDE90E01 	 strd r0,[sp,#56]
 504:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 150              	 .loc 1 504 0
 151 00d2 DDE90601 	 ldrd r0,[sp,#24]
 152 00d6 53EC1D2B 	 fmrrd r2,r3,d13
 153 00da FFF7FEFF 	 bl __aeabi_dmul
 154 00de 0246     	 mov r2,r0
 155 00e0 0B46     	 mov r3,r1
 506:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 156              	 .loc 1 506 0
 157 00e2 DDE90E01 	 ldrd r0,[sp,#56]
 158 00e6 FFF7FEFF 	 bl __aeabi_dadd
 508:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 159              	 .loc 1 508 0
 160 00ea DDE90C23 	 ldrd r2,[sp,#48]
 161 00ee FFF7FEFF 	 bl __aeabi_dadd
 162 00f2 0246     	 mov r2,r0
 163 00f4 0B46     	 mov r3,r1
 512:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn3;
 164              	 .loc 1 512 0
 165 00f6 DDE90A01 	 ldrd r0,[sp,#40]
 166 00fa FFF7FEFF 	 bl __aeabi_dadd
 167 00fe 41EC1C0B 	 fmdrr d12,r0,r1
 513:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc2;
 168              	 .loc 1 513 0
 169 0102 DDE90001 	 ldrd r0,[sp]
 170 0106 53EC192B 	 fmrrd r2,r3,d9
 171 010a FFF7FEFF 	 bl __aeabi_dmul
 172 010e CDE90A01 	 strd r0,[sp,#40]
 511:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc2 = p0 + d1;
 173              	 .loc 1 511 0
 174 0112 DDE90201 	 ldrd r0,[sp,#8]
 175 0116 53EC182B 	 fmrrd r2,r3,d8
 176 011a FFF7FEFF 	 bl __aeabi_dmul
 177 011e CDE90C01 	 strd r0,[sp,#48]
 514:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn2;
 178              	 .loc 1 514 0
 179 0122 DDE90601 	 ldrd r0,[sp,#24]
 180 0126 53EC1C2B 	 fmrrd r2,r3,d12
 181 012a FFF7FEFF 	 bl __aeabi_dmul
 182 012e 0246     	 mov r2,r0
 183 0130 0B46     	 mov r3,r1
 516:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc2;
 184              	 .loc 1 516 0
 185 0132 DDE90C01 	 ldrd r0,[sp,#48]
 186 0136 FFF7FEFF 	 bl __aeabi_dadd
 187 013a CDE90C01 	 strd r0,[sp,#48]
 505:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 188              	 .loc 1 505 0
 189 013e DDE90401 	 ldrd r0,[sp,#16]
 190 0142 5246     	 mov r2,r10
 191 0144 5B46     	 mov r3,fp
 192 0146 FFF7FEFF 	 bl __aeabi_dmul
 193 014a 8246     	 mov r10,r0
 194 014c 8B46     	 mov fp,r1
 507:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 195              	 .loc 1 507 0
 196 014e DDE90801 	 ldrd r0,[sp,#32]
 197 0152 53EC1D2B 	 fmrrd r2,r3,d13
 198 0156 FFF7FEFF 	 bl __aeabi_dmul
 199 015a 0246     	 mov r2,r0
 200 015c 0B46     	 mov r3,r1
 509:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 201              	 .loc 1 509 0
 202 015e 5046     	 mov r0,r10
 203 0160 5946     	 mov r1,fp
 204 0162 FFF7FEFF 	 bl __aeabi_dadd
 205 0166 0246     	 mov r2,r0
 206 0168 0B46     	 mov r3,r1
 518:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 207              	 .loc 1 518 0
 208 016a DDE90C01 	 ldrd r0,[sp,#48]
 209 016e FFF7FEFF 	 bl __aeabi_dadd
 210 0172 0246     	 mov r2,r0
 211 0174 0B46     	 mov r3,r1
 522:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn4;
 212              	 .loc 1 522 0
 213 0176 DDE90A01 	 ldrd r0,[sp,#40]
 214 017a FFF7FEFF 	 bl __aeabi_dadd
 215 017e 41EC1B0B 	 fmdrr d11,r0,r1
 523:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc3;
 216              	 .loc 1 523 0
 217 0182 DDE90001 	 ldrd r0,[sp]
 218 0186 53EC1A2B 	 fmrrd r2,r3,d10
 219 018a FFF7FEFF 	 bl __aeabi_dmul
 220 018e CDE90A01 	 strd r0,[sp,#40]
 521:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc3 = p0 + d1;
 221              	 .loc 1 521 0
 222 0192 DDE90201 	 ldrd r0,[sp,#8]
 223 0196 53EC192B 	 fmrrd r2,r3,d9
 224 019a FFF7FEFF 	 bl __aeabi_dmul
 225 019e 8246     	 mov r10,r0
 226 01a0 8B46     	 mov fp,r1
 524:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn3;
 227              	 .loc 1 524 0
 228 01a2 DDE90601 	 ldrd r0,[sp,#24]
 229 01a6 53EC1B2B 	 fmrrd r2,r3,d11
 230 01aa FFF7FEFF 	 bl __aeabi_dmul
 231 01ae 0246     	 mov r2,r0
 232 01b0 0B46     	 mov r3,r1
 526:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc3;
 233              	 .loc 1 526 0
 234 01b2 5046     	 mov r0,r10
 235 01b4 5946     	 mov r1,fp
 236 01b6 FFF7FEFF 	 bl __aeabi_dadd
 237 01ba 8246     	 mov r10,r0
 238 01bc 8B46     	 mov fp,r1
 515:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 239              	 .loc 1 515 0
 240 01be DDE90401 	 ldrd r0,[sp,#16]
 241 01c2 53EC182B 	 fmrrd r2,r3,d8
 242 01c6 FFF7FEFF 	 bl __aeabi_dmul
 243 01ca CDE90C01 	 strd r0,[sp,#48]
 517:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 244              	 .loc 1 517 0
 245 01ce DDE90801 	 ldrd r0,[sp,#32]
 246 01d2 53EC1C2B 	 fmrrd r2,r3,d12
 247 01d6 FFF7FEFF 	 bl __aeabi_dmul
 248 01da 0246     	 mov r2,r0
 249 01dc 0B46     	 mov r3,r1
 519:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 250              	 .loc 1 519 0
 251 01de DDE90C01 	 ldrd r0,[sp,#48]
 252 01e2 FFF7FEFF 	 bl __aeabi_dadd
 253 01e6 0246     	 mov r2,r0
 254 01e8 0B46     	 mov r3,r1
 528:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 255              	 .loc 1 528 0
 256 01ea 5046     	 mov r0,r10
 257 01ec 5946     	 mov r1,fp
 258 01ee FFF7FEFF 	 bl __aeabi_dadd
 259 01f2 0246     	 mov r2,r0
 260 01f4 0B46     	 mov r3,r1
 531:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn4;
 261              	 .loc 1 531 0
 262 01f6 DDE90A01 	 ldrd r0,[sp,#40]
 263 01fa FFF7FEFF 	 bl __aeabi_dadd
 264 01fe 8246     	 mov r10,r0
 265 0200 8B46     	 mov fp,r1
 532:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc4;
 266              	 .loc 1 532 0
 267 0202 DDE90201 	 ldrd r0,[sp,#8]
 268 0206 53EC1A2B 	 fmrrd r2,r3,d10
 269 020a FFF7FEFF 	 bl __aeabi_dmul
 270 020e CDE90A01 	 strd r0,[sp,#40]
 533:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn4;
 271              	 .loc 1 533 0
 272 0212 DDE90601 	 ldrd r0,[sp,#24]
 273 0216 5246     	 mov r2,r10
 274 0218 5B46     	 mov r3,fp
 275 021a FFF7FEFF 	 bl __aeabi_dmul
 276 021e 0246     	 mov r2,r0
 277 0220 0B46     	 mov r3,r1
 535:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc4;
 278              	 .loc 1 535 0
 279 0222 DDE90A01 	 ldrd r0,[sp,#40]
 280 0226 FFF7FEFF 	 bl __aeabi_dadd
 281 022a CDE90A01 	 strd r0,[sp,#40]
 525:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 282              	 .loc 1 525 0
 283 022e DDE90401 	 ldrd r0,[sp,#16]
 284 0232 53EC192B 	 fmrrd r2,r3,d9
 285 0236 FFF7FEFF 	 bl __aeabi_dmul
 286 023a CDE90C01 	 strd r0,[sp,#48]
 527:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 287              	 .loc 1 527 0
 288 023e DDE90801 	 ldrd r0,[sp,#32]
 289 0242 53EC1B2B 	 fmrrd r2,r3,d11
 290 0246 FFF7FEFF 	 bl __aeabi_dmul
 291 024a 0246     	 mov r2,r0
 292 024c 0B46     	 mov r3,r1
 529:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 293              	 .loc 1 529 0
 294 024e DDE90C01 	 ldrd r0,[sp,#48]
 295 0252 FFF7FEFF 	 bl __aeabi_dadd
 296 0256 0246     	 mov r2,r0
 297 0258 0B46     	 mov r3,r1
 537:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 298              	 .loc 1 537 0
 299 025a DDE90A01 	 ldrd r0,[sp,#40]
 300 025e FFF7FEFF 	 bl __aeabi_dadd
 301 0262 CDE90A01 	 strd r0,[sp,#40]
 534:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 302              	 .loc 1 534 0
 303 0266 DDE90401 	 ldrd r0,[sp,#16]
 304 026a 53EC1A2B 	 fmrrd r2,r3,d10
 305 026e FFF7FEFF 	 bl __aeabi_dmul
 306 0272 CDE90C01 	 strd r0,[sp,#48]
 536:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 307              	 .loc 1 536 0
 308 0276 DDE90801 	 ldrd r0,[sp,#32]
 309 027a 5246     	 mov r2,r10
 310 027c 5B46     	 mov r3,fp
 311 027e FFF7FEFF 	 bl __aeabi_dmul
 312 0282 0246     	 mov r2,r0
 313 0284 0B46     	 mov r3,r1
 538:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 314              	 .loc 1 538 0
 315 0286 DDE90C01 	 ldrd r0,[sp,#48]
 316 028a FFF7FEFF 	 bl __aeabi_dadd
 317 028e CDE90C01 	 strd r0,[sp,#48]
 540:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[1] = acc2;
 318              	 .loc 1 540 0
 319 0292 04ED08DB 	 fstd d13,[r4,#-32]
 541:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[2] = acc3;
 320              	 .loc 1 541 0
 321 0296 04ED06CB 	 fstd d12,[r4,#-24]
 542:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[3] = acc4;
 322              	 .loc 1 542 0
 323 029a 04ED04BB 	 fstd d11,[r4,#-16]
 543:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 				 pOut += 4;
 324              	 .loc 1 543 0
 325 029e 44E902AB 	 strd r10,[r4,#-8]
 326 02a2 2035     	 adds r5,r5,#32
 327 02a4 2034     	 adds r4,r4,#32
 487:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 328              	 .loc 1 487 0
 329 02a6 013E     	 subs r6,r6,#1
 330 02a8 7FF4EFAE 	 bne .L3
 331 02ac 169B     	 ldr r3,[sp,#88]
 332 02ae 9844     	 add r8,r8,r3
 544:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 333              	 .loc 1 544 0
 334 02b0 199D     	 ldr r5,[sp,#100]
 335 02b2 00E0     	 b .L2
 336              	.L7:
 487:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 337              	 .loc 1 487 0
 338 02b4 139D     	 ldr r5,[sp,#76]
 339              	.L2:
 340              	 .loc 1 549 0
 341 02b6 159B     	 ldr r3,[sp,#84]
 342 02b8 1C46     	 mov r4,r3
 550:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0u) {
 343              	 .loc 1 550 0
 344 02ba 002B     	 cmp r3,#0
 345 02bc 41D0     	 beq .L4
 346              	.L8:
 551:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 347              	 .loc 1 551 0
 348 02be B8EC028B 	 fldmiad r8!,{d8}
 552:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 553:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn1;
 349              	 .loc 1 553 0
 350 02c2 DDE90001 	 ldrd r0,[sp]
 351 02c6 53EC182B 	 fmrrd r2,r3,d8
 352 02ca FFF7FEFF 	 bl __aeabi_dmul
 554:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 555:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 353              	 .loc 1 555 0
 354 02ce DDE90A23 	 ldrd r2,[sp,#40]
 355 02d2 FFF7FEFF 	 bl __aeabi_dadd
 356 02d6 8246     	 mov r10,r0
 357 02d8 8B46     	 mov fp,r1
 554:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 358              	 .loc 1 554 0
 359 02da DDE90201 	 ldrd r0,[sp,#8]
 360 02de 53EC182B 	 fmrrd r2,r3,d8
 361 02e2 FFF7FEFF 	 bl __aeabi_dmul
 362 02e6 CDE90A01 	 strd r0,[sp,#40]
 556:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc1;
 363              	 .loc 1 556 0
 364 02ea DDE90601 	 ldrd r0,[sp,#24]
 365 02ee 5246     	 mov r2,r10
 366 02f0 5B46     	 mov r3,fp
 367 02f2 FFF7FEFF 	 bl __aeabi_dmul
 368 02f6 0246     	 mov r2,r0
 369 02f8 0B46     	 mov r3,r1
 557:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 558:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 370              	 .loc 1 558 0
 371 02fa DDE90A01 	 ldrd r0,[sp,#40]
 372 02fe FFF7FEFF 	 bl __aeabi_dadd
 559:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 560:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 373              	 .loc 1 560 0
 374 0302 DDE90C23 	 ldrd r2,[sp,#48]
 375 0306 FFF7FEFF 	 bl __aeabi_dadd
 376 030a CDE90A01 	 strd r0,[sp,#40]
 557:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 377              	 .loc 1 557 0
 378 030e DDE90401 	 ldrd r0,[sp,#16]
 379 0312 53EC182B 	 fmrrd r2,r3,d8
 380 0316 FFF7FEFF 	 bl __aeabi_dmul
 381 031a CDE90C01 	 strd r0,[sp,#48]
 559:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 382              	 .loc 1 559 0
 383 031e DDE90801 	 ldrd r0,[sp,#32]
 384 0322 5246     	 mov r2,r10
 385 0324 5B46     	 mov r3,fp
 386 0326 FFF7FEFF 	 bl __aeabi_dmul
 387 032a 0246     	 mov r2,r0
 388 032c 0B46     	 mov r3,r1
 561:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 389              	 .loc 1 561 0
 390 032e DDE90C01 	 ldrd r0,[sp,#48]
 391 0332 FFF7FEFF 	 bl __aeabi_dadd
 392 0336 CDE90C01 	 strd r0,[sp,#48]
 562:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 563:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 393              	 .loc 1 563 0
 394 033a E5E802AB 	 strd r10,[r5],#8
 550:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 395              	 .loc 1 550 0
 396 033e 013C     	 subs r4,r4,#1
 397 0340 BDD1     	 bne .L8
 398              	.L4:
 564:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 565:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 566:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 567:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 568:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Store the updated state variables back into the state array */
 569:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d1;
 399              	 .loc 1 569 0
 400 0342 129A     	 ldr r2,[sp,#72]
 401 0344 9DED0A7B 	 fldd d7,[sp,#40]
 402 0348 02ED047B 	 fstd d7,[r2,#-16]
 570:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d2;
 403              	 .loc 1 570 0
 404 034c 9DED0C7B 	 fldd d7,[sp,#48]
 405 0350 02ED027B 	 fstd d7,[r2,#-8]
 406 0354 09F12809 	 add r9,r9,#40
 407 0358 109B     	 ldr r3,[sp,#64]
 408 035a 1033     	 adds r3,r3,#16
 409 035c 1093     	 str r3,[sp,#64]
 571:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 572:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* The current stage input is given as the output to the next stage */
 573:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pIn = pDst;
 410              	 .loc 1 573 0
 411 035e DDF84C80 	 ldr r8,[sp,#76]
 574:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 575:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reset the output working pointer */
 576:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pOut = pDst;
 577:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 578:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* decrement the loop counter */
 579:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       stage--;
 580:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 581:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    } while (stage > 0u);
 412              	 .loc 1 581 0
 413 0362 119B     	 ldr r3,[sp,#68]
 414 0364 013B     	 subs r3,r3,#1
 415 0366 1193     	 str r3,[sp,#68]
 416 0368 7FF467AE 	 bne .L6
 582:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 583:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #endif
 584:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 585:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** }
 417              	 .loc 1 585 0
 418 036c 1AB0     	 add sp,sp,#104
 419              	.LCFI3:
 420              	 .cfi_def_cfa_offset 80
 421              	 
 422 036e BDEC0C8B 	 fldmfdd sp!,{d8-d13}
 423              	.LCFI4:
 424              	 .cfi_restore 90
 425              	 .cfi_restore 91
 426              	 .cfi_restore 88
 427              	 .cfi_restore 89
 428              	 .cfi_restore 86
 429              	 .cfi_restore 87
 430              	 .cfi_restore 84
 431              	 .cfi_restore 85
 432              	 .cfi_restore 82
 433              	 .cfi_restore 83
 434              	 .cfi_restore 80
 435              	 .cfi_restore 81
 436              	 .cfi_def_cfa_offset 32
 437 0372 BDE8708F 	 pop {r4,r5,r6,r8,r9,r10,fp,pc}
 438              	 .cfi_endproc
 439              	.LFE135:
 441 0376 00BF     	 .text
 442              	.Letext0:
 443              	 .file 2 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 444              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 445              	 .file 4 "F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Dave/Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_biquad_cascade_df2T_f64.c
    {standard input}:22     .text.arm_biquad_cascade_df2T_f64:00000000 $t
    {standard input}:27     .text.arm_biquad_cascade_df2T_f64:00000000 arm_biquad_cascade_df2T_f64
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__aeabi_dmul
__aeabi_dadd
