{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682064507655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682064507662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 16:08:27 2023 " "Processing started: Fri Apr 21 16:08:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682064507662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682064507662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682064507662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682064508215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682064508216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232_single_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232_single_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_SINGLE_BYTE " "Found entity 1: RS232_SINGLE_BYTE" {  } { { "design/RS232_SINGLE_BYTE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/RS232_SINGLE_BYTE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682064516366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682064516366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/neg_edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/neg_edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEG_EDGE_DETECTOR " "Found entity 1: NEG_EDGE_DETECTOR" {  } { { "design/NEG_EDGE_DETECTOR.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/NEG_EDGE_DETECTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682064516369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682064516369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/low_pass_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/low_pass_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Low_Pass_Filter " "Found entity 1: Low_Pass_Filter" {  } { { "design/Low_Pass_Filter.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/Low_Pass_Filter.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682064516371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682064516371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_N reset_n DE0_CV.sv(24) " "Verilog HDL Declaration information at DE0_CV.sv(24): object \"RESET_N\" differs only in case from object \"reset_n\" in the same scope" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682064516378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682064516379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682064516379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset RS232_SINGLE_BYTE.sv(28) " "Verilog HDL Implicit Net warning at RS232_SINGLE_BYTE.sv(28): created implicit net for \"reset\"" {  } { { "design/RS232_SINGLE_BYTE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/RS232_SINGLE_BYTE.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682064516379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DE0_CV.sv(72) " "Verilog HDL Implicit Net warning at DE0_CV.sv(72): created implicit net for \"clk\"" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682064516379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682064516440 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV.sv(15) " "Output port \"HEX0\" at DE0_CV.sv(15) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682064516441 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.sv(16) " "Output port \"HEX1\" at DE0_CV.sv(16) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682064516441 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(17) " "Output port \"HEX2\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682064516441 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(18) " "Output port \"HEX3\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682064516441 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.sv(19) " "Output port \"HEX4\" at DE0_CV.sv(19) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682064516441 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.sv(20) " "Output port \"HEX5\" at DE0_CV.sv(20) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682064516441 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] DE0_CV.sv(27) " "Output port \"LEDR\[9..8\]\" at DE0_CV.sv(27) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682064516441 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(31) " "Output port \"SD_CLK\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682064516441 "|DE0_CV"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rs232_1 RS232_PACKAGE " "Node instance \"rs232_1\" instantiates undefined entity \"RS232_PACKAGE\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design/DE0_CV.sv" "rs232_1" { Text "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/design/DE0_CV.sv" 91 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1682064516484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/choug/reconfigurable-soc/LAB6/RS232_PACKAGE/DE0_CV_rs232/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682064516522 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682064516594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 21 16:08:36 2023 " "Processing ended: Fri Apr 21 16:08:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682064516594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682064516594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682064516594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682064516594 ""}
