#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5dd7ed0f8e90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5dd7ed0d8c60 .scope module, "osiris_i" "osiris_i" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /INPUT 1 "i_select_mem";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "o_uart_tx";
P_0x5dd7ed0c9710 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x5dd7ed0c9750 .param/l "BAUD_RATE" 0 3 4, +C4<00000000000000000010010110000000>;
P_0x5dd7ed0c9790 .param/l "CLOCK_FREQ" 0 3 5, +C4<00000010111110101111000010000000>;
P_0x5dd7ed0c97d0 .param/l "CMD_READ" 0 3 6, C4<00000001>;
P_0x5dd7ed0c9810 .param/l "CMD_WRITE" 0 3 7, C4<10101010>;
P_0x5dd7ed0c9850 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
o0x7876d98f6178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7876d98a1100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed175740 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a1100, C4<0>, C4<0>;
L_0x5dd7ed1757b0 .functor AND 1, L_0x5dd7ed175740, v0x5dd7ed145550_0, C4<1>, C4<1>;
L_0x5dd7ed175c30 .functor BUFZ 32, v0x5dd7ed145470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7876d98a1148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed175d40 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a1148, C4<0>, C4<0>;
L_0x5dd7ed175e50 .functor AND 1, L_0x5dd7ed175d40, v0x5dd7ed145550_0, C4<1>, C4<1>;
L_0x7876d98a11d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed1760f0 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a11d8, C4<0>, C4<0>;
L_0x5dd7ed1761b0 .functor AND 1, L_0x5dd7ed1760f0, v0x5dd7ed145550_0, C4<1>, C4<1>;
L_0x7876d98a1268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed1763b0 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a1268, C4<0>, C4<0>;
L_0x5dd7ed176500 .functor AND 1, L_0x5dd7ed1763b0, v0x5dd7ed1452f0_0, C4<1>, C4<1>;
L_0x5dd7ed1767a0 .functor BUFZ 32, L_0x5dd7ed188b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7876d98a12f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed176900 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a12f8, C4<0>, C4<0>;
L_0x5dd7ed176970 .functor AND 1, L_0x5dd7ed176900, v0x5dd7ed145550_0, C4<1>, C4<1>;
L_0x7876d98a1340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed176e50 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a1340, C4<0>, C4<0>;
L_0x5dd7ed176f10 .functor AND 1, L_0x5dd7ed176e50, v0x5dd7ed145550_0, C4<1>, C4<1>;
L_0x7876d98a1388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed176a30 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a1388, C4<0>, C4<0>;
L_0x5dd7ed177230 .functor AND 1, L_0x5dd7ed176a30, v0x5dd7ed145550_0, C4<1>, C4<1>;
L_0x7876d98a13d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed1774c0 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a13d0, C4<0>, C4<0>;
L_0x5dd7ed177530 .functor AND 1, L_0x5dd7ed1774c0, v0x5dd7ed145550_0, C4<1>, C4<1>;
L_0x7876d98a1460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed1780a0 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a1460, C4<0>, C4<0>;
L_0x5dd7ed178160 .functor AND 1, L_0x5dd7ed1780a0, v0x5dd7ed1452f0_0, C4<1>, C4<1>;
L_0x5dd7ed178370 .functor BUFZ 32, L_0x5dd7ed1890a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7876d98a14f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed1783e0 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a14f0, C4<0>, C4<0>;
L_0x7876d98a1658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed189230 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a1658, C4<0>, C4<0>;
L_0x7876d98a16a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed1892f0 .functor XNOR 1, o0x7876d98f6178, L_0x7876d98a16a0, C4<0>, C4<0>;
v0x5dd7ed145850_0 .net/2u *"_ivl_0", 0 0, L_0x7876d98a1100;  1 drivers
v0x5dd7ed145950_0 .net/2u *"_ivl_102", 0 0, L_0x7876d98a1658;  1 drivers
v0x5dd7ed145a30_0 .net *"_ivl_104", 0 0, L_0x5dd7ed189230;  1 drivers
v0x5dd7ed145b00_0 .net/2u *"_ivl_106", 0 0, L_0x7876d98a16a0;  1 drivers
v0x5dd7ed145be0_0 .net *"_ivl_108", 0 0, L_0x5dd7ed1892f0;  1 drivers
L_0x7876d98a16e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed145ca0_0 .net/2u *"_ivl_110", 31 0, L_0x7876d98a16e8;  1 drivers
v0x5dd7ed145d80_0 .net *"_ivl_112", 31 0, L_0x5dd7ed189480;  1 drivers
v0x5dd7ed145e60_0 .net/2u *"_ivl_14", 0 0, L_0x7876d98a1148;  1 drivers
v0x5dd7ed145f40_0 .net *"_ivl_16", 0 0, L_0x5dd7ed175d40;  1 drivers
v0x5dd7ed146000_0 .net *"_ivl_19", 0 0, L_0x5dd7ed175e50;  1 drivers
v0x5dd7ed1460c0_0 .net *"_ivl_2", 0 0, L_0x5dd7ed175740;  1 drivers
L_0x7876d98a1190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed146180_0 .net/2u *"_ivl_20", 0 0, L_0x7876d98a1190;  1 drivers
v0x5dd7ed146260_0 .net/2u *"_ivl_24", 0 0, L_0x7876d98a11d8;  1 drivers
v0x5dd7ed146340_0 .net *"_ivl_26", 0 0, L_0x5dd7ed1760f0;  1 drivers
v0x5dd7ed146400_0 .net *"_ivl_29", 0 0, L_0x5dd7ed1761b0;  1 drivers
L_0x7876d98a1220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed1464c0_0 .net/2u *"_ivl_30", 0 0, L_0x7876d98a1220;  1 drivers
v0x5dd7ed1465a0_0 .net/2u *"_ivl_34", 0 0, L_0x7876d98a1268;  1 drivers
v0x5dd7ed146790_0 .net *"_ivl_36", 0 0, L_0x5dd7ed1763b0;  1 drivers
v0x5dd7ed146850_0 .net *"_ivl_39", 0 0, L_0x5dd7ed176500;  1 drivers
L_0x7876d98a12b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed146910_0 .net/2u *"_ivl_40", 0 0, L_0x7876d98a12b0;  1 drivers
v0x5dd7ed1469f0_0 .net/2u *"_ivl_46", 0 0, L_0x7876d98a12f8;  1 drivers
v0x5dd7ed146ad0_0 .net *"_ivl_48", 0 0, L_0x5dd7ed176900;  1 drivers
v0x5dd7ed146b90_0 .net *"_ivl_5", 0 0, L_0x5dd7ed1757b0;  1 drivers
v0x5dd7ed146c50_0 .net *"_ivl_51", 0 0, L_0x5dd7ed176970;  1 drivers
v0x5dd7ed146d10_0 .net *"_ivl_53", 9 0, L_0x5dd7ed176aa0;  1 drivers
v0x5dd7ed146df0_0 .net *"_ivl_55", 9 0, L_0x5dd7ed176b40;  1 drivers
v0x5dd7ed146ed0_0 .net/2u *"_ivl_58", 0 0, L_0x7876d98a1340;  1 drivers
v0x5dd7ed146fb0_0 .net *"_ivl_60", 0 0, L_0x5dd7ed176e50;  1 drivers
v0x5dd7ed147070_0 .net *"_ivl_63", 0 0, L_0x5dd7ed176f10;  1 drivers
v0x5dd7ed147130_0 .net/2u *"_ivl_66", 0 0, L_0x7876d98a1388;  1 drivers
v0x5dd7ed147210_0 .net *"_ivl_68", 0 0, L_0x5dd7ed176a30;  1 drivers
v0x5dd7ed1472d0_0 .net *"_ivl_7", 9 0, L_0x5dd7ed1758c0;  1 drivers
v0x5dd7ed1473b0_0 .net *"_ivl_71", 0 0, L_0x5dd7ed177230;  1 drivers
v0x5dd7ed147470_0 .net/2u *"_ivl_74", 0 0, L_0x7876d98a13d0;  1 drivers
v0x5dd7ed147550_0 .net *"_ivl_76", 0 0, L_0x5dd7ed1774c0;  1 drivers
v0x5dd7ed147610_0 .net *"_ivl_79", 0 0, L_0x5dd7ed177530;  1 drivers
L_0x7876d98a1418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed1476d0_0 .net/2u *"_ivl_80", 0 0, L_0x7876d98a1418;  1 drivers
v0x5dd7ed1477b0_0 .net/2u *"_ivl_84", 0 0, L_0x7876d98a1460;  1 drivers
v0x5dd7ed147890_0 .net *"_ivl_86", 0 0, L_0x5dd7ed1780a0;  1 drivers
v0x5dd7ed147950_0 .net *"_ivl_89", 0 0, L_0x5dd7ed178160;  1 drivers
v0x5dd7ed147a10_0 .net *"_ivl_9", 9 0, L_0x5dd7ed1759b0;  1 drivers
L_0x7876d98a14a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed147af0_0 .net/2u *"_ivl_90", 0 0, L_0x7876d98a14a8;  1 drivers
v0x5dd7ed147bd0_0 .net/2u *"_ivl_96", 0 0, L_0x7876d98a14f0;  1 drivers
v0x5dd7ed147cb0_0 .net *"_ivl_98", 0 0, L_0x5dd7ed1783e0;  1 drivers
o0x7876d98eb768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dd7ed147d70_0 .net "clk", 0 0, o0x7876d98eb768;  0 drivers
v0x5dd7ed147e10_0 .net "core_data_addr_M", 31 0, L_0x5dd7ed174c10;  1 drivers
v0x5dd7ed147ed0_0 .net "core_instr_ID", 31 0, L_0x5dd7ed1767a0;  1 drivers
v0x5dd7ed147f90_0 .net "core_mem_write_M", 0 0, L_0x5dd7ed174cf0;  1 drivers
v0x5dd7ed148080_0 .net "core_pc_IF", 31 0, v0x5dd7ed1385a0_0;  1 drivers
v0x5dd7ed148140_0 .net "core_read_data_M", 31 0, L_0x5dd7ed178370;  1 drivers
v0x5dd7ed148200_0 .net "core_write_data_M", 31 0, L_0x5dd7ed174c80;  1 drivers
v0x5dd7ed148310_0 .net "data_mem_ack_o", 0 0, v0x5dd7ed140170_0;  1 drivers
v0x5dd7ed1483b0_0 .net "data_mem_adr_i", 9 0, L_0x5dd7ed176cc0;  1 drivers
v0x5dd7ed148450_0 .net "data_mem_cyc_i", 0 0, L_0x5dd7ed1775f0;  1 drivers
v0x5dd7ed1484f0_0 .net "data_mem_dat_i", 31 0, L_0x5dd7ed177050;  1 drivers
v0x5dd7ed148590_0 .net "data_mem_dat_o", 31 0, L_0x5dd7ed1890a0;  1 drivers
v0x5dd7ed148660_0 .net "data_mem_stb_i", 0 0, L_0x5dd7ed177ea0;  1 drivers
v0x5dd7ed148730_0 .net "data_mem_we_i", 0 0, L_0x5dd7ed177380;  1 drivers
v0x5dd7ed148800_0 .net "i_select_mem", 0 0, o0x7876d98f6178;  0 drivers
o0x7876d98f4fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dd7ed1488a0_0 .net "i_start_rx", 0 0, o0x7876d98f4fa8;  0 drivers
o0x7876d98f4f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dd7ed148990_0 .net "i_uart_rx", 0 0, o0x7876d98f4f78;  0 drivers
v0x5dd7ed148a80_0 .net "inst_mem_ack_o", 0 0, v0x5dd7ed1415f0_0;  1 drivers
v0x5dd7ed148b20_0 .net "inst_mem_adr_i", 9 0, L_0x5dd7ed175a50;  1 drivers
v0x5dd7ed148bc0_0 .net "inst_mem_cyc_i", 0 0, L_0x5dd7ed176610;  1 drivers
v0x5dd7ed148c90_0 .net "inst_mem_dat_i", 31 0, L_0x5dd7ed175c30;  1 drivers
v0x5dd7ed149170_0 .net "inst_mem_dat_o", 31 0, L_0x5dd7ed188b60;  1 drivers
v0x5dd7ed149240_0 .net "inst_mem_stb_i", 0 0, L_0x5dd7ed176270;  1 drivers
v0x5dd7ed149310_0 .net "inst_mem_we_i", 0 0, L_0x5dd7ed175f10;  1 drivers
v0x5dd7ed1493e0_0 .net "o_uart_tx", 0 0, v0x5dd7ed1440f0_0;  1 drivers
o0x7876d98ed4a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dd7ed1494d0_0 .net "rst", 0 0, o0x7876d98ed4a8;  0 drivers
v0x5dd7ed149570_0 .net "uart_wb_ack_i", 0 0, L_0x5dd7ed178560;  1 drivers
v0x5dd7ed149610_0 .net "uart_wb_adr_o", 31 0, v0x5dd7ed145140_0;  1 drivers
v0x5dd7ed1496e0_0 .net "uart_wb_cyc_o", 0 0, v0x5dd7ed1452f0_0;  1 drivers
v0x5dd7ed1497b0_0 .net "uart_wb_dat_i", 31 0, L_0x5dd7ed189650;  1 drivers
v0x5dd7ed149880_0 .net "uart_wb_dat_o", 31 0, v0x5dd7ed145470_0;  1 drivers
v0x5dd7ed149950_0 .net "uart_wb_stb_o", 0 0, v0x5dd7ed145550_0;  1 drivers
v0x5dd7ed149a20_0 .net "uart_wb_we_o", 0 0, v0x5dd7ed145610_0;  1 drivers
L_0x5dd7ed1758c0 .part v0x5dd7ed145140_0, 0, 10;
L_0x5dd7ed1759b0 .part v0x5dd7ed1385a0_0, 0, 10;
L_0x5dd7ed175a50 .functor MUXZ 10, L_0x5dd7ed1759b0, L_0x5dd7ed1758c0, L_0x5dd7ed1757b0, C4<>;
L_0x5dd7ed175f10 .functor MUXZ 1, L_0x7876d98a1190, v0x5dd7ed145610_0, L_0x5dd7ed175e50, C4<>;
L_0x5dd7ed176270 .functor MUXZ 1, L_0x7876d98a1220, v0x5dd7ed145550_0, L_0x5dd7ed1761b0, C4<>;
L_0x5dd7ed176610 .functor MUXZ 1, L_0x7876d98a12b0, v0x5dd7ed1452f0_0, L_0x5dd7ed176500, C4<>;
L_0x5dd7ed176aa0 .part v0x5dd7ed145140_0, 0, 10;
L_0x5dd7ed176b40 .part L_0x5dd7ed174c10, 0, 10;
L_0x5dd7ed176cc0 .functor MUXZ 10, L_0x5dd7ed176b40, L_0x5dd7ed176aa0, L_0x5dd7ed176970, C4<>;
L_0x5dd7ed177050 .functor MUXZ 32, L_0x5dd7ed174c80, v0x5dd7ed145470_0, L_0x5dd7ed176f10, C4<>;
L_0x5dd7ed177380 .functor MUXZ 1, L_0x5dd7ed174cf0, v0x5dd7ed145610_0, L_0x5dd7ed177230, C4<>;
L_0x5dd7ed177ea0 .functor MUXZ 1, L_0x7876d98a1418, v0x5dd7ed145550_0, L_0x5dd7ed177530, C4<>;
L_0x5dd7ed1775f0 .functor MUXZ 1, L_0x7876d98a14a8, v0x5dd7ed1452f0_0, L_0x5dd7ed178160, C4<>;
L_0x5dd7ed178560 .functor MUXZ 1, v0x5dd7ed1415f0_0, v0x5dd7ed140170_0, L_0x5dd7ed1783e0, C4<>;
L_0x5dd7ed189480 .functor MUXZ 32, L_0x7876d98a16e8, L_0x5dd7ed188b60, L_0x5dd7ed1892f0, C4<>;
L_0x5dd7ed189650 .functor MUXZ 32, L_0x5dd7ed189480, L_0x5dd7ed1890a0, L_0x5dd7ed189230, C4<>;
S_0x5dd7ed0cc530 .scope module, "U_CORE" "core" 3 67, 4 20 0, S_0x5dd7ed0d8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_read_data_M";
    .port_info 4 /OUTPUT 32 "o_pc_IF";
    .port_info 5 /OUTPUT 1 "o_mem_write_M";
    .port_info 6 /OUTPUT 32 "o_data_addr_M";
    .port_info 7 /OUTPUT 32 "o_write_data_M";
P_0x5dd7ed07c150 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000100000>;
v0x5dd7ed13de10_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed13ded0_0 .net "i_instr_ID", 31 0, L_0x5dd7ed1767a0;  alias, 1 drivers
v0x5dd7ed13df90_0 .net "i_pc_src_EX", 0 0, L_0x5dd7ed15d330;  1 drivers
v0x5dd7ed13e030_0 .net "i_read_data_M", 31 0, L_0x5dd7ed178370;  alias, 1 drivers
v0x5dd7ed13e120_0 .net "o_addr_src_ID", 0 0, L_0x5dd7ed156b30;  1 drivers
v0x5dd7ed13e210_0 .net "o_alu_ctrl_ID", 4 0, L_0x5dd7ed15cf40;  1 drivers
v0x5dd7ed13e360_0 .net "o_alu_src_ID", 0 0, L_0x5dd7ed153780;  1 drivers
v0x5dd7ed13e490_0 .net "o_branch_EX", 0 0, v0x5dd7ecf425e0_0;  1 drivers
v0x5dd7ed13e530_0 .net "o_branch_ID", 0 0, L_0x5dd7ed150450;  1 drivers
v0x5dd7ed13e6f0_0 .net "o_data_addr_M", 31 0, L_0x5dd7ed174c10;  alias, 1 drivers
v0x5dd7ed13e7b0_0 .net "o_fence_ID", 0 0, L_0x5dd7ed157320;  1 drivers
v0x5dd7ed13e850_0 .net "o_funct3", 2 0, L_0x5dd7ed15d690;  1 drivers
v0x5dd7ed13e8f0_0 .net "o_funct_7_5", 0 0, L_0x5dd7ed15d730;  1 drivers
v0x5dd7ed13e990_0 .net "o_imm_src_ID", 2 0, L_0x5dd7ed154910;  1 drivers
v0x5dd7ed13ea50_0 .net "o_jump_EX", 0 0, v0x5dd7ecf42740_0;  1 drivers
v0x5dd7ed13eaf0_0 .net "o_jump_ID", 0 0, L_0x5dd7ed150180;  1 drivers
v0x5dd7ed13ec20_0 .net "o_mem_write_ID", 0 0, L_0x5dd7ed151f10;  1 drivers
v0x5dd7ed13ecc0_0 .net "o_mem_write_M", 0 0, L_0x5dd7ed174cf0;  alias, 1 drivers
v0x5dd7ed13ed60_0 .net "o_op", 4 0, L_0x5dd7ed15d5f0;  1 drivers
v0x5dd7ed13ee90_0 .net "o_pc_IF", 31 0, v0x5dd7ed1385a0_0;  alias, 1 drivers
v0x5dd7ed13efe0_0 .net "o_reg_write_ID", 0 0, L_0x5dd7ed151660;  1 drivers
v0x5dd7ed13f110_0 .net "o_result_src_ID", 1 0, L_0x5dd7ed1520a0;  1 drivers
v0x5dd7ed13f260_0 .net "o_write_data_M", 31 0, L_0x5dd7ed174c80;  alias, 1 drivers
v0x5dd7ed13f320_0 .net "o_zero", 0 0, v0x5dd7ed135330_0;  1 drivers
v0x5dd7ed13f450_0 .net "rst", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
S_0x5dd7ed0cefd0 .scope module, "U_CONTROL_UNIT" "control_unit" 4 76, 5 23 0, S_0x5dd7ed0cc530;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /INPUT 1 "i_branch_EX";
    .port_info 4 /INPUT 1 "i_jump_EX";
    .port_info 5 /INPUT 1 "i_zero";
    .port_info 6 /OUTPUT 1 "i_pc_src_EX";
    .port_info 7 /OUTPUT 1 "o_jump_ID";
    .port_info 8 /OUTPUT 1 "o_branch_ID";
    .port_info 9 /OUTPUT 1 "o_reg_write_ID";
    .port_info 10 /OUTPUT 2 "o_result_src_ID";
    .port_info 11 /OUTPUT 1 "o_mem_write_ID";
    .port_info 12 /OUTPUT 1 "o_alu_src_ID";
    .port_info 13 /OUTPUT 3 "o_imm_src_ID";
    .port_info 14 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 15 /OUTPUT 1 "o_addr_src_ID";
    .port_info 16 /OUTPUT 1 "o_fence_ID";
L_0x5dd7ed15d250 .functor AND 1, v0x5dd7ed135330_0, v0x5dd7ecf425e0_0, C4<1>, C4<1>;
L_0x5dd7ed15d2c0 .functor OR 1, L_0x5dd7ed15d250, v0x5dd7ecf42740_0, C4<0>, C4<0>;
v0x5dd7ed0a4710_0 .net *"_ivl_1", 0 0, L_0x5dd7ed15d250;  1 drivers
v0x5dd7ed0a47d0_0 .net *"_ivl_3", 0 0, L_0x5dd7ed15d2c0;  1 drivers
L_0x7876d98a0fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a4890_0 .net/2u *"_ivl_4", 0 0, L_0x7876d98a0fe0;  1 drivers
L_0x7876d98a1028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a18f0_0 .net/2u *"_ivl_6", 0 0, L_0x7876d98a1028;  1 drivers
v0x5dd7ed0a19b0_0 .net "alu_op", 1 0, L_0x5dd7ed156710;  1 drivers
v0x5dd7ed09ead0_0 .net "i_branch_EX", 0 0, v0x5dd7ecf425e0_0;  alias, 1 drivers
v0x5dd7ed09eb90_0 .net "i_funct_3", 2 0, L_0x5dd7ed15d690;  alias, 1 drivers
v0x5dd7ed09bcb0_0 .net "i_funct_7_5", 0 0, L_0x5dd7ed15d730;  alias, 1 drivers
v0x5dd7ed09bda0_0 .net "i_jump_EX", 0 0, v0x5dd7ecf42740_0;  alias, 1 drivers
v0x5dd7ed098e90_0 .net "i_op", 4 0, L_0x5dd7ed15d5f0;  alias, 1 drivers
v0x5dd7ed098f50_0 .net "i_pc_src_EX", 0 0, L_0x5dd7ed15d330;  alias, 1 drivers
v0x5dd7ed098ff0_0 .net "i_zero", 0 0, v0x5dd7ed135330_0;  alias, 1 drivers
v0x5dd7ed096070_0 .net "o_addr_src_ID", 0 0, L_0x5dd7ed156b30;  alias, 1 drivers
v0x5dd7ed096110_0 .net "o_alu_ctrl_ID", 4 0, L_0x5dd7ed15cf40;  alias, 1 drivers
v0x5dd7ed0961b0_0 .net "o_alu_src_ID", 0 0, L_0x5dd7ed153780;  alias, 1 drivers
v0x5dd7ed093250_0 .net "o_branch_ID", 0 0, L_0x5dd7ed150450;  alias, 1 drivers
v0x5dd7ed093320_0 .net "o_fence_ID", 0 0, L_0x5dd7ed157320;  alias, 1 drivers
v0x5dd7ed0933c0_0 .net "o_imm_src_ID", 2 0, L_0x5dd7ed154910;  alias, 1 drivers
v0x5dd7ed090430_0 .net "o_jump_ID", 0 0, L_0x5dd7ed150180;  alias, 1 drivers
v0x5dd7ed090500_0 .net "o_mem_write_ID", 0 0, L_0x5dd7ed151f10;  alias, 1 drivers
v0x5dd7ed08d610_0 .net "o_reg_write_ID", 0 0, L_0x5dd7ed151660;  alias, 1 drivers
v0x5dd7ed08d6e0_0 .net "o_result_src_ID", 1 0, L_0x5dd7ed1520a0;  alias, 1 drivers
L_0x5dd7ed15d330 .functor MUXZ 1, L_0x7876d98a1028, L_0x7876d98a0fe0, L_0x5dd7ed15d2c0, C4<>;
S_0x5dd7ed0cf350 .scope module, "U_ALU_DECODER" "alu_decoder" 5 92, 6 20 0, S_0x5dd7ed0cefd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_alu_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 4 /NODIR 0 "";
L_0x5dd7ed157850 .functor AND 1, L_0x5dd7ed157670, L_0x5dd7ed157760, C4<1>, C4<1>;
L_0x5dd7ed157b40 .functor AND 1, L_0x5dd7ed157960, L_0x5dd7ed157a50, C4<1>, C4<1>;
L_0x5dd7ed157e30 .functor AND 1, L_0x5dd7ed157c50, L_0x5dd7ed157d40, C4<1>, C4<1>;
L_0x5dd7ed158170 .functor AND 1, L_0x5dd7ed157f40, L_0x5dd7ed158080, C4<1>, C4<1>;
L_0x5dd7ed1584a0 .functor AND 1, L_0x5dd7ed1582b0, L_0x5dd7ed158400, C4<1>, C4<1>;
L_0x7876d98a06e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed1585b0 .functor XNOR 1, L_0x5dd7ed15d730, L_0x7876d98a06e0, C4<0>, C4<0>;
L_0x5dd7ed1586b0 .functor AND 1, L_0x5dd7ed1584a0, L_0x5dd7ed1585b0, C4<1>, C4<1>;
L_0x5dd7ed158a40 .functor AND 1, L_0x5dd7ed1587c0, L_0x5dd7ed158920, C4<1>, C4<1>;
L_0x5dd7ed1588b0 .functor AND 1, L_0x5dd7ed158ba0, L_0x5dd7ed158d40, C4<1>, C4<1>;
L_0x5dd7ed159170 .functor AND 1, L_0x5dd7ed158ed0, L_0x5dd7ed159080, C4<1>, C4<1>;
L_0x7876d98a09b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed1592e0 .functor XNOR 1, L_0x5dd7ed15d730, L_0x7876d98a09b0, C4<0>, C4<0>;
L_0x5dd7ed159350 .functor AND 1, L_0x5dd7ed159170, L_0x5dd7ed1592e0, C4<1>, C4<1>;
L_0x5dd7ed1597b0 .functor AND 1, L_0x5dd7ed1594d0, L_0x5dd7ed159690, C4<1>, C4<1>;
L_0x5dd7ed159b10 .functor AND 1, L_0x5dd7ed1598c0, L_0x5dd7ed1595f0, C4<1>, C4<1>;
L_0x5dd7ed159460 .functor AND 1, L_0x5dd7ed159ca0, L_0x5dd7ed159e80, C4<1>, C4<1>;
L_0x5dd7ed15a350 .functor AND 1, L_0x5dd7ed15a040, L_0x5dd7ed15a230, C4<1>, C4<1>;
L_0x5dd7ed15a810 .functor AND 1, L_0x5dd7ed15a4f0, L_0x5dd7ed15a6f0, C4<1>, C4<1>;
L_0x5dd7ed15ac50 .functor AND 1, L_0x5dd7ed15a920, L_0x5dd7ed15ab30, C4<1>, C4<1>;
L_0x7876d98a0260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd7ecf77980_0 .net/2u *"_ivl_0", 1 0, L_0x7876d98a0260;  1 drivers
L_0x7876d98a0338 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5dd7ecf75510_0 .net/2u *"_ivl_10", 2 0, L_0x7876d98a0338;  1 drivers
L_0x7876d98a0968 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ecf7f5d0_0 .net/2u *"_ivl_100", 2 0, L_0x7876d98a0968;  1 drivers
v0x5dd7ecf7f360_0 .net *"_ivl_102", 0 0, L_0x5dd7ed159080;  1 drivers
v0x5dd7ecf86bd0_0 .net *"_ivl_104", 0 0, L_0x5dd7ed159170;  1 drivers
v0x5dd7ecf86f00_0 .net/2u *"_ivl_106", 0 0, L_0x7876d98a09b0;  1 drivers
v0x5dd7ed09c470_0 .net *"_ivl_108", 0 0, L_0x5dd7ed1592e0;  1 drivers
v0x5dd7ed09b530_0 .net *"_ivl_110", 0 0, L_0x5dd7ed159350;  1 drivers
L_0x7876d98a09f8 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed099590_0 .net/2u *"_ivl_112", 4 0, L_0x7876d98a09f8;  1 drivers
L_0x7876d98a0a40 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0986f0_0 .net/2u *"_ivl_114", 1 0, L_0x7876d98a0a40;  1 drivers
v0x5dd7ed096770_0 .net *"_ivl_116", 0 0, L_0x5dd7ed1594d0;  1 drivers
L_0x7876d98a0a88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed096830_0 .net/2u *"_ivl_118", 2 0, L_0x7876d98a0a88;  1 drivers
v0x5dd7ed0958d0_0 .net *"_ivl_12", 0 0, L_0x5dd7ed157760;  1 drivers
v0x5dd7ed095970_0 .net *"_ivl_120", 0 0, L_0x5dd7ed159690;  1 drivers
v0x5dd7ed093950_0 .net *"_ivl_122", 0 0, L_0x5dd7ed1597b0;  1 drivers
L_0x7876d98a0ad0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed092ab0_0 .net/2u *"_ivl_124", 4 0, L_0x7876d98a0ad0;  1 drivers
L_0x7876d98a0b18 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed090b30_0 .net/2u *"_ivl_126", 1 0, L_0x7876d98a0b18;  1 drivers
v0x5dd7ed08fc90_0 .net *"_ivl_128", 0 0, L_0x5dd7ed1598c0;  1 drivers
L_0x7876d98a0b60 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed08fd50_0 .net/2u *"_ivl_130", 2 0, L_0x7876d98a0b60;  1 drivers
v0x5dd7ed08dd10_0 .net *"_ivl_132", 0 0, L_0x5dd7ed1595f0;  1 drivers
v0x5dd7ed08ddd0_0 .net *"_ivl_134", 0 0, L_0x5dd7ed159b10;  1 drivers
L_0x7876d98a0ba8 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed08ce70_0 .net/2u *"_ivl_136", 4 0, L_0x7876d98a0ba8;  1 drivers
L_0x7876d98a0bf0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed08aef0_0 .net/2u *"_ivl_138", 1 0, L_0x7876d98a0bf0;  1 drivers
v0x5dd7ed08a050_0 .net *"_ivl_14", 0 0, L_0x5dd7ed157850;  1 drivers
v0x5dd7ed0880d0_0 .net *"_ivl_140", 0 0, L_0x5dd7ed159ca0;  1 drivers
L_0x7876d98a0c38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed088190_0 .net/2u *"_ivl_142", 2 0, L_0x7876d98a0c38;  1 drivers
v0x5dd7ed087230_0 .net *"_ivl_144", 0 0, L_0x5dd7ed159e80;  1 drivers
v0x5dd7ed0872f0_0 .net *"_ivl_146", 0 0, L_0x5dd7ed159460;  1 drivers
L_0x7876d98a0c80 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0852b0_0 .net/2u *"_ivl_148", 4 0, L_0x7876d98a0c80;  1 drivers
L_0x7876d98a0cc8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed084410_0 .net/2u *"_ivl_150", 1 0, L_0x7876d98a0cc8;  1 drivers
v0x5dd7ed082490_0 .net *"_ivl_152", 0 0, L_0x5dd7ed15a040;  1 drivers
L_0x7876d98a0d10 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed082550_0 .net/2u *"_ivl_154", 2 0, L_0x7876d98a0d10;  1 drivers
v0x5dd7ed0815f0_0 .net *"_ivl_156", 0 0, L_0x5dd7ed15a230;  1 drivers
v0x5dd7ed0816b0_0 .net *"_ivl_158", 0 0, L_0x5dd7ed15a350;  1 drivers
L_0x7876d98a0380 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07f670_0 .net/2u *"_ivl_16", 4 0, L_0x7876d98a0380;  1 drivers
L_0x7876d98a0d58 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07e7d0_0 .net/2u *"_ivl_160", 4 0, L_0x7876d98a0d58;  1 drivers
L_0x7876d98a0da0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07c850_0 .net/2u *"_ivl_162", 1 0, L_0x7876d98a0da0;  1 drivers
v0x5dd7ed07b9b0_0 .net *"_ivl_164", 0 0, L_0x5dd7ed15a4f0;  1 drivers
L_0x7876d98a0de8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07ba70_0 .net/2u *"_ivl_166", 2 0, L_0x7876d98a0de8;  1 drivers
v0x5dd7ed079a30_0 .net *"_ivl_168", 0 0, L_0x5dd7ed15a6f0;  1 drivers
v0x5dd7ed079af0_0 .net *"_ivl_170", 0 0, L_0x5dd7ed15a810;  1 drivers
L_0x7876d98a0e30 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed078dd0_0 .net/2u *"_ivl_172", 4 0, L_0x7876d98a0e30;  1 drivers
L_0x7876d98a0e78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed078a20_0 .net/2u *"_ivl_174", 1 0, L_0x7876d98a0e78;  1 drivers
v0x5dd7ed076e20_0 .net *"_ivl_176", 0 0, L_0x5dd7ed15a920;  1 drivers
L_0x7876d98a0ec0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed076ee0_0 .net/2u *"_ivl_178", 2 0, L_0x7876d98a0ec0;  1 drivers
L_0x7876d98a03c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed072290_0 .net/2u *"_ivl_18", 1 0, L_0x7876d98a03c8;  1 drivers
v0x5dd7ed071940_0 .net *"_ivl_180", 0 0, L_0x5dd7ed15ab30;  1 drivers
v0x5dd7ed071a00_0 .net *"_ivl_182", 0 0, L_0x5dd7ed15ac50;  1 drivers
L_0x7876d98a0f08 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed072b10_0 .net/2u *"_ivl_184", 4 0, L_0x7876d98a0f08;  1 drivers
L_0x7876d98a0f50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0726d0_0 .net/2u *"_ivl_186", 1 0, L_0x7876d98a0f50;  1 drivers
v0x5dd7ed06f7d0_0 .net *"_ivl_188", 0 0, L_0x5dd7ed15ae00;  1 drivers
L_0x7876d98a0f98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed06f890_0 .net/2u *"_ivl_190", 4 0, L_0x7876d98a0f98;  1 drivers
o0x7876d98e89d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0x5dd7ed0dd8b0_0 name=_ivl_192
v0x5dd7ed0170f0_0 .net *"_ivl_194", 4 0, L_0x5dd7ed15b020;  1 drivers
v0x5dd7ed0b2bb0_0 .net *"_ivl_196", 4 0, L_0x5dd7ed15b190;  1 drivers
v0x5dd7ed0c9390_0 .net *"_ivl_198", 4 0, L_0x5dd7ed15b430;  1 drivers
v0x5dd7ed0c9470_0 .net *"_ivl_2", 0 0, L_0x5dd7ed1575d0;  1 drivers
v0x5dd7ed0c68f0_0 .net *"_ivl_20", 0 0, L_0x5dd7ed157960;  1 drivers
v0x5dd7ed0c6990_0 .net *"_ivl_200", 4 0, L_0x5dd7ed15b5c0;  1 drivers
v0x5dd7ed0c6570_0 .net *"_ivl_202", 4 0, L_0x5dd7ed15b870;  1 drivers
v0x5dd7ed0c6650_0 .net *"_ivl_204", 4 0, L_0x5dd7ed15ba00;  1 drivers
v0x5dd7ed0c3ad0_0 .net *"_ivl_206", 4 0, L_0x5dd7ed15bbd0;  1 drivers
v0x5dd7ed0c3bb0_0 .net *"_ivl_208", 4 0, L_0x5dd7ed15bd60;  1 drivers
v0x5dd7ed0c3750_0 .net *"_ivl_210", 4 0, L_0x5dd7ed15c030;  1 drivers
v0x5dd7ed0c3830_0 .net *"_ivl_212", 4 0, L_0x5dd7ed15c1c0;  1 drivers
v0x5dd7ecee0770_0 .net *"_ivl_214", 4 0, L_0x5dd7ed15c4a0;  1 drivers
v0x5dd7ed0c0cb0_0 .net *"_ivl_216", 4 0, L_0x5dd7ed15c630;  1 drivers
v0x5dd7ed0c0d90_0 .net *"_ivl_218", 4 0, L_0x5dd7ed15c920;  1 drivers
L_0x7876d98a0410 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c0930_0 .net/2u *"_ivl_22", 2 0, L_0x7876d98a0410;  1 drivers
v0x5dd7ed0c0a10_0 .net *"_ivl_220", 4 0, L_0x5dd7ed15cab0;  1 drivers
v0x5dd7ed0bde90_0 .net *"_ivl_222", 4 0, L_0x5dd7ed15cdb0;  1 drivers
v0x5dd7ed0bdf70_0 .net *"_ivl_24", 0 0, L_0x5dd7ed157a50;  1 drivers
v0x5dd7ed0bdb10_0 .net *"_ivl_26", 0 0, L_0x5dd7ed157b40;  1 drivers
L_0x7876d98a0458 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0bdbf0_0 .net/2u *"_ivl_28", 4 0, L_0x7876d98a0458;  1 drivers
L_0x7876d98a04a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0bb070_0 .net/2u *"_ivl_30", 1 0, L_0x7876d98a04a0;  1 drivers
v0x5dd7ed0bb130_0 .net *"_ivl_32", 0 0, L_0x5dd7ed157c50;  1 drivers
L_0x7876d98a04e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0bacf0_0 .net/2u *"_ivl_34", 2 0, L_0x7876d98a04e8;  1 drivers
v0x5dd7ed0badd0_0 .net *"_ivl_36", 0 0, L_0x5dd7ed157d40;  1 drivers
v0x5dd7ed0b8250_0 .net *"_ivl_38", 0 0, L_0x5dd7ed157e30;  1 drivers
L_0x7876d98a02a8 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b8330_0 .net/2u *"_ivl_4", 4 0, L_0x7876d98a02a8;  1 drivers
L_0x7876d98a0530 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b7ed0_0 .net/2u *"_ivl_40", 4 0, L_0x7876d98a0530;  1 drivers
L_0x7876d98a0578 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b7f90_0 .net/2u *"_ivl_42", 1 0, L_0x7876d98a0578;  1 drivers
v0x5dd7ed0b5430_0 .net *"_ivl_44", 0 0, L_0x5dd7ed157f40;  1 drivers
L_0x7876d98a05c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b54f0_0 .net/2u *"_ivl_46", 2 0, L_0x7876d98a05c0;  1 drivers
v0x5dd7ed0b50b0_0 .net *"_ivl_48", 0 0, L_0x5dd7ed158080;  1 drivers
v0x5dd7ed0b5170_0 .net *"_ivl_50", 0 0, L_0x5dd7ed158170;  1 drivers
L_0x7876d98a0608 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b2610_0 .net/2u *"_ivl_52", 4 0, L_0x7876d98a0608;  1 drivers
L_0x7876d98a0650 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b26d0_0 .net/2u *"_ivl_54", 1 0, L_0x7876d98a0650;  1 drivers
v0x5dd7ed0b2290_0 .net *"_ivl_56", 0 0, L_0x5dd7ed1582b0;  1 drivers
L_0x7876d98a0698 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b2350_0 .net/2u *"_ivl_58", 2 0, L_0x7876d98a0698;  1 drivers
L_0x7876d98a02f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0af7f0_0 .net/2u *"_ivl_6", 1 0, L_0x7876d98a02f0;  1 drivers
v0x5dd7ed0af8d0_0 .net *"_ivl_60", 0 0, L_0x5dd7ed158400;  1 drivers
v0x5dd7ed0af470_0 .net *"_ivl_62", 0 0, L_0x5dd7ed1584a0;  1 drivers
v0x5dd7ed0af530_0 .net/2u *"_ivl_64", 0 0, L_0x7876d98a06e0;  1 drivers
v0x5dd7ed0ac9d0_0 .net *"_ivl_66", 0 0, L_0x5dd7ed1585b0;  1 drivers
v0x5dd7ed0aca90_0 .net *"_ivl_68", 0 0, L_0x5dd7ed1586b0;  1 drivers
L_0x7876d98a0728 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0ac650_0 .net/2u *"_ivl_70", 4 0, L_0x7876d98a0728;  1 drivers
L_0x7876d98a0770 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0ac730_0 .net/2u *"_ivl_72", 1 0, L_0x7876d98a0770;  1 drivers
v0x5dd7ed0a9bb0_0 .net *"_ivl_74", 0 0, L_0x5dd7ed1587c0;  1 drivers
L_0x7876d98a07b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a9c70_0 .net/2u *"_ivl_76", 2 0, L_0x7876d98a07b8;  1 drivers
v0x5dd7ed0a9830_0 .net *"_ivl_78", 0 0, L_0x5dd7ed158920;  1 drivers
v0x5dd7ed0a98f0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed157670;  1 drivers
v0x5dd7ed0a6d90_0 .net *"_ivl_80", 0 0, L_0x5dd7ed158a40;  1 drivers
L_0x7876d98a0800 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a6e70_0 .net/2u *"_ivl_82", 4 0, L_0x7876d98a0800;  1 drivers
L_0x7876d98a0848 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a6a10_0 .net/2u *"_ivl_84", 1 0, L_0x7876d98a0848;  1 drivers
v0x5dd7ed0a6ad0_0 .net *"_ivl_86", 0 0, L_0x5dd7ed158ba0;  1 drivers
L_0x7876d98a0890 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a3bf0_0 .net/2u *"_ivl_88", 2 0, L_0x7876d98a0890;  1 drivers
v0x5dd7ed0a3cd0_0 .net *"_ivl_90", 0 0, L_0x5dd7ed158d40;  1 drivers
v0x5dd7ed0a0dd0_0 .net *"_ivl_92", 0 0, L_0x5dd7ed1588b0;  1 drivers
L_0x7876d98a08d8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a0eb0_0 .net/2u *"_ivl_94", 4 0, L_0x7876d98a08d8;  1 drivers
L_0x7876d98a0920 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed09dfb0_0 .net/2u *"_ivl_96", 1 0, L_0x7876d98a0920;  1 drivers
v0x5dd7ed09e070_0 .net *"_ivl_98", 0 0, L_0x5dd7ed158ed0;  1 drivers
v0x5dd7ed09b190_0 .net "i_alu_op", 1 0, L_0x5dd7ed156710;  alias, 1 drivers
v0x5dd7ed09b270_0 .net "i_funct_3", 2 0, L_0x5dd7ed15d690;  alias, 1 drivers
v0x5dd7ed098370_0 .net "i_funct_7_5", 0 0, L_0x5dd7ed15d730;  alias, 1 drivers
v0x5dd7ed098430_0 .net "o_alu_ctrl_ID", 4 0, L_0x5dd7ed15cf40;  alias, 1 drivers
L_0x5dd7ed1575d0 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0260;
L_0x5dd7ed157670 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a02f0;
L_0x5dd7ed157760 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0338;
L_0x5dd7ed157960 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a03c8;
L_0x5dd7ed157a50 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0410;
L_0x5dd7ed157c50 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a04a0;
L_0x5dd7ed157d40 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a04e8;
L_0x5dd7ed157f40 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0578;
L_0x5dd7ed158080 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a05c0;
L_0x5dd7ed1582b0 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0650;
L_0x5dd7ed158400 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0698;
L_0x5dd7ed1587c0 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0770;
L_0x5dd7ed158920 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a07b8;
L_0x5dd7ed158ba0 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0848;
L_0x5dd7ed158d40 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0890;
L_0x5dd7ed158ed0 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0920;
L_0x5dd7ed159080 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0968;
L_0x5dd7ed1594d0 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0a40;
L_0x5dd7ed159690 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0a88;
L_0x5dd7ed1598c0 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0b18;
L_0x5dd7ed1595f0 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0b60;
L_0x5dd7ed159ca0 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0bf0;
L_0x5dd7ed159e80 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0c38;
L_0x5dd7ed15a040 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0cc8;
L_0x5dd7ed15a230 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0d10;
L_0x5dd7ed15a4f0 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0da0;
L_0x5dd7ed15a6f0 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0de8;
L_0x5dd7ed15a920 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0e78;
L_0x5dd7ed15ab30 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d98a0ec0;
L_0x5dd7ed15ae00 .cmp/eq 2, L_0x5dd7ed156710, L_0x7876d98a0f50;
L_0x5dd7ed15b020 .functor MUXZ 5, o0x7876d98e89d8, L_0x7876d98a0f98, L_0x5dd7ed15ae00, C4<>;
L_0x5dd7ed15b190 .functor MUXZ 5, L_0x5dd7ed15b020, L_0x7876d98a0f08, L_0x5dd7ed15ac50, C4<>;
L_0x5dd7ed15b430 .functor MUXZ 5, L_0x5dd7ed15b190, L_0x7876d98a0e30, L_0x5dd7ed15a810, C4<>;
L_0x5dd7ed15b5c0 .functor MUXZ 5, L_0x5dd7ed15b430, L_0x7876d98a0d58, L_0x5dd7ed15a350, C4<>;
L_0x5dd7ed15b870 .functor MUXZ 5, L_0x5dd7ed15b5c0, L_0x7876d98a0c80, L_0x5dd7ed159460, C4<>;
L_0x5dd7ed15ba00 .functor MUXZ 5, L_0x5dd7ed15b870, L_0x7876d98a0ba8, L_0x5dd7ed159b10, C4<>;
L_0x5dd7ed15bbd0 .functor MUXZ 5, L_0x5dd7ed15ba00, L_0x7876d98a0ad0, L_0x5dd7ed1597b0, C4<>;
L_0x5dd7ed15bd60 .functor MUXZ 5, L_0x5dd7ed15bbd0, L_0x7876d98a09f8, L_0x5dd7ed159350, C4<>;
L_0x5dd7ed15c030 .functor MUXZ 5, L_0x5dd7ed15bd60, L_0x7876d98a08d8, L_0x5dd7ed1588b0, C4<>;
L_0x5dd7ed15c1c0 .functor MUXZ 5, L_0x5dd7ed15c030, L_0x7876d98a0800, L_0x5dd7ed158a40, C4<>;
L_0x5dd7ed15c4a0 .functor MUXZ 5, L_0x5dd7ed15c1c0, L_0x7876d98a0728, L_0x5dd7ed1586b0, C4<>;
L_0x5dd7ed15c630 .functor MUXZ 5, L_0x5dd7ed15c4a0, L_0x7876d98a0608, L_0x5dd7ed158170, C4<>;
L_0x5dd7ed15c920 .functor MUXZ 5, L_0x5dd7ed15c630, L_0x7876d98a0530, L_0x5dd7ed157e30, C4<>;
L_0x5dd7ed15cab0 .functor MUXZ 5, L_0x5dd7ed15c920, L_0x7876d98a0458, L_0x5dd7ed157b40, C4<>;
L_0x5dd7ed15cdb0 .functor MUXZ 5, L_0x5dd7ed15cab0, L_0x7876d98a0380, L_0x5dd7ed157850, C4<>;
L_0x5dd7ed15cf40 .functor MUXZ 5, L_0x5dd7ed15cdb0, L_0x7876d98a02a8, L_0x5dd7ed1575d0, C4<>;
S_0x5dd7ed0699e0 .scope module, "U_OP_DECODER" "op_decoder" 5 72, 7 21 0, S_0x5dd7ed0cefd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 1 "o_jump_ID";
    .port_info 4 /OUTPUT 1 "o_branch_ID";
    .port_info 5 /OUTPUT 1 "o_reg_write_ID";
    .port_info 6 /OUTPUT 2 "o_result_src_ID";
    .port_info 7 /OUTPUT 1 "o_mem_write_ID";
    .port_info 8 /OUTPUT 1 "o_alu_src_ID";
    .port_info 9 /OUTPUT 3 "o_imm_src_ID";
    .port_info 10 /OUTPUT 2 "o_alu_op";
    .port_info 11 /OUTPUT 1 "o_addr_src_ID";
    .port_info 12 /OUTPUT 1 "o_fence_ID";
L_0x5dd7ecf89b30 .functor OR 1, L_0x5dd7ed150610, L_0x5dd7ed150700, C4<0>, C4<0>;
L_0x5dd7ed10c720 .functor OR 1, L_0x5dd7ecf89b30, L_0x5dd7ed1509e0, C4<0>, C4<0>;
L_0x5dd7ed150c60 .functor OR 1, L_0x5dd7ed10c720, L_0x5dd7ed150b20, C4<0>, C4<0>;
L_0x5dd7ed150e60 .functor OR 1, L_0x5dd7ed150c60, L_0x5dd7ed150d70, C4<0>, C4<0>;
L_0x5dd7ed1510f0 .functor OR 1, L_0x5dd7ed150e60, L_0x5dd7ed150fa0, C4<0>, C4<0>;
L_0x5dd7ed1512a0 .functor OR 1, L_0x5dd7ed1510f0, L_0x5dd7ed1511b0, C4<0>, C4<0>;
L_0x5dd7ed151550 .functor OR 1, L_0x5dd7ed1512a0, L_0x5dd7ed1513f0, C4<0>, C4<0>;
L_0x5dd7ed1514e0 .functor OR 1, L_0x5dd7ed1524c0, L_0x5dd7ed152670, C4<0>, C4<0>;
L_0x5dd7ed152a10 .functor OR 1, L_0x5dd7ed1514e0, L_0x5dd7ed152850, C4<0>, C4<0>;
L_0x5dd7ed152c10 .functor OR 1, L_0x5dd7ed152a10, L_0x5dd7ed152b20, C4<0>, C4<0>;
L_0x5dd7ed152f00 .functor OR 1, L_0x5dd7ed152c10, L_0x5dd7ed152d80, C4<0>, C4<0>;
L_0x5dd7ed153100 .functor OR 1, L_0x5dd7ed152f00, L_0x5dd7ed153010, C4<0>, C4<0>;
L_0x5dd7ed153670 .functor OR 1, L_0x5dd7ed153100, L_0x5dd7ed153490, C4<0>, C4<0>;
L_0x5dd7ed1553e0 .functor AND 1, L_0x5dd7ed154ce0, L_0x5dd7ed155190, C4<1>, C4<1>;
L_0x7876d989feb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed153210 .functor XNOR 1, L_0x5dd7ed15d730, L_0x7876d989feb8, C4<0>, C4<0>;
L_0x5dd7ed1556b0 .functor AND 1, L_0x5dd7ed155570, L_0x5dd7ed153210, C4<1>, C4<1>;
L_0x5dd7ed155ab0 .functor AND 1, L_0x5dd7ed1556b0, L_0x5dd7ed155850, C4<1>, C4<1>;
L_0x5dd7ed155f20 .functor AND 1, L_0x5dd7ed155bc0, L_0x5dd7ed155cb0, C4<1>, C4<1>;
L_0x7876d989f018 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed092730_0 .net/2u *"_ivl_0", 4 0, L_0x7876d989f018;  1 drivers
L_0x7876d989f0f0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed092810_0 .net/2u *"_ivl_10", 4 0, L_0x7876d989f0f0;  1 drivers
v0x5dd7ed08f910_0 .net *"_ivl_100", 0 0, L_0x5dd7ed152230;  1 drivers
L_0x7876d989f6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed08f9b0_0 .net/2u *"_ivl_102", 0 0, L_0x7876d989f6d8;  1 drivers
L_0x7876d989f720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed08caf0_0 .net/2u *"_ivl_104", 0 0, L_0x7876d989f720;  1 drivers
L_0x7876d989f768 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed08cbd0_0 .net/2u *"_ivl_108", 4 0, L_0x7876d989f768;  1 drivers
v0x5dd7ed089cd0_0 .net *"_ivl_110", 0 0, L_0x5dd7ed1524c0;  1 drivers
L_0x7876d989f7b0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed089d90_0 .net/2u *"_ivl_112", 4 0, L_0x7876d989f7b0;  1 drivers
v0x5dd7ed086eb0_0 .net *"_ivl_114", 0 0, L_0x5dd7ed152670;  1 drivers
v0x5dd7ed086f50_0 .net *"_ivl_116", 0 0, L_0x5dd7ed1514e0;  1 drivers
L_0x7876d989f7f8 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed084090_0 .net/2u *"_ivl_118", 4 0, L_0x7876d989f7f8;  1 drivers
v0x5dd7ed084170_0 .net *"_ivl_12", 0 0, L_0x5dd7ed150310;  1 drivers
v0x5dd7ed081270_0 .net *"_ivl_120", 0 0, L_0x5dd7ed152850;  1 drivers
v0x5dd7ed081330_0 .net *"_ivl_122", 0 0, L_0x5dd7ed152a10;  1 drivers
L_0x7876d989f840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07e450_0 .net/2u *"_ivl_124", 4 0, L_0x7876d989f840;  1 drivers
v0x5dd7ed07e530_0 .net *"_ivl_126", 0 0, L_0x5dd7ed152b20;  1 drivers
v0x5dd7ed07b630_0 .net *"_ivl_128", 0 0, L_0x5dd7ed152c10;  1 drivers
L_0x7876d989f888 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07b6f0_0 .net/2u *"_ivl_130", 4 0, L_0x7876d989f888;  1 drivers
v0x5dd7ed0dd5c0_0 .net *"_ivl_132", 0 0, L_0x5dd7ed152d80;  1 drivers
v0x5dd7ed0dd680_0 .net *"_ivl_134", 0 0, L_0x5dd7ed152f00;  1 drivers
L_0x7876d989f8d0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0dd210_0 .net/2u *"_ivl_136", 4 0, L_0x7876d989f8d0;  1 drivers
v0x5dd7ed0dd2f0_0 .net *"_ivl_138", 0 0, L_0x5dd7ed153010;  1 drivers
L_0x7876d989f138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0dce90_0 .net/2u *"_ivl_14", 0 0, L_0x7876d989f138;  1 drivers
v0x5dd7ed0dcf70_0 .net *"_ivl_140", 0 0, L_0x5dd7ed153100;  1 drivers
L_0x7876d989f918 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0ed680_0 .net/2u *"_ivl_142", 4 0, L_0x7876d989f918;  1 drivers
v0x5dd7ed0ed760_0 .net *"_ivl_144", 0 0, L_0x5dd7ed153490;  1 drivers
v0x5dd7ed0f0ae0_0 .net *"_ivl_146", 0 0, L_0x5dd7ed153670;  1 drivers
L_0x7876d989f960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0f0bc0_0 .net/2u *"_ivl_148", 0 0, L_0x7876d989f960;  1 drivers
L_0x7876d989f9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0ce800_0 .net/2u *"_ivl_150", 0 0, L_0x7876d989f9a8;  1 drivers
L_0x7876d989f9f0 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0cb9a0_0 .net/2u *"_ivl_154", 4 0, L_0x7876d989f9f0;  1 drivers
v0x5dd7ed0cba80_0 .net *"_ivl_156", 0 0, L_0x5dd7ed153910;  1 drivers
L_0x7876d989fa38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c8b80_0 .net/2u *"_ivl_158", 2 0, L_0x7876d989fa38;  1 drivers
L_0x7876d989f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c8c60_0 .net/2u *"_ivl_16", 0 0, L_0x7876d989f180;  1 drivers
L_0x7876d989fa80 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c5d60_0 .net/2u *"_ivl_160", 4 0, L_0x7876d989fa80;  1 drivers
v0x5dd7ed0c5e40_0 .net *"_ivl_162", 0 0, L_0x5dd7ed153b00;  1 drivers
L_0x7876d989fac8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c2f40_0 .net/2u *"_ivl_164", 2 0, L_0x7876d989fac8;  1 drivers
L_0x7876d989fb10 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c3020_0 .net/2u *"_ivl_166", 4 0, L_0x7876d989fb10;  1 drivers
v0x5dd7ed0c0120_0 .net *"_ivl_168", 0 0, L_0x5dd7ed153bf0;  1 drivers
L_0x7876d989fb58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c01e0_0 .net/2u *"_ivl_170", 2 0, L_0x7876d989fb58;  1 drivers
L_0x7876d989fba0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0bd300_0 .net/2u *"_ivl_172", 4 0, L_0x7876d989fba0;  1 drivers
v0x5dd7ed0bd3e0_0 .net *"_ivl_174", 0 0, L_0x5dd7ed153df0;  1 drivers
L_0x7876d989fbe8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0ba4e0_0 .net/2u *"_ivl_176", 2 0, L_0x7876d989fbe8;  1 drivers
L_0x7876d989fc30 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0ba5c0_0 .net/2u *"_ivl_178", 4 0, L_0x7876d989fc30;  1 drivers
v0x5dd7ed0b76c0_0 .net *"_ivl_180", 0 0, L_0x5dd7ed153ee0;  1 drivers
L_0x7876d989fc78 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b7760_0 .net/2u *"_ivl_182", 2 0, L_0x7876d989fc78;  1 drivers
L_0x7876d989fcc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b48a0_0 .net/2u *"_ivl_184", 2 0, L_0x7876d989fcc0;  1 drivers
v0x5dd7ed0b4960_0 .net *"_ivl_186", 2 0, L_0x5dd7ed154120;  1 drivers
v0x5dd7ed0b1a80_0 .net *"_ivl_188", 2 0, L_0x5dd7ed1542e0;  1 drivers
v0x5dd7ed0b1b60_0 .net *"_ivl_190", 2 0, L_0x5dd7ed1544b0;  1 drivers
v0x5dd7ed0aec80_0 .net *"_ivl_192", 2 0, L_0x5dd7ed154640;  1 drivers
L_0x7876d989fd08 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0aed60_0 .net/2u *"_ivl_196", 4 0, L_0x7876d989fd08;  1 drivers
v0x5dd7ed0abe80_0 .net *"_ivl_198", 0 0, L_0x5dd7ed154aa0;  1 drivers
v0x5dd7ed0abf40_0 .net *"_ivl_2", 0 0, L_0x5dd7ed150050;  1 drivers
L_0x7876d989f1c8 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a9040_0 .net/2u *"_ivl_20", 4 0, L_0x7876d989f1c8;  1 drivers
L_0x7876d989fd50 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a9120_0 .net/2u *"_ivl_200", 1 0, L_0x7876d989fd50;  1 drivers
L_0x7876d989fd98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a6240_0 .net/2u *"_ivl_202", 4 0, L_0x7876d989fd98;  1 drivers
v0x5dd7ed0a33e0_0 .net *"_ivl_204", 0 0, L_0x5dd7ed154ce0;  1 drivers
L_0x7876d989fde0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0a34a0_0 .net/2u *"_ivl_206", 2 0, L_0x7876d989fde0;  1 drivers
v0x5dd7ed0a05c0_0 .net *"_ivl_208", 0 0, L_0x5dd7ed155190;  1 drivers
v0x5dd7ed0a0680_0 .net *"_ivl_210", 0 0, L_0x5dd7ed1553e0;  1 drivers
L_0x7876d989fe28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed09d7a0_0 .net/2u *"_ivl_212", 1 0, L_0x7876d989fe28;  1 drivers
L_0x7876d989fe70 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed09d880_0 .net/2u *"_ivl_214", 4 0, L_0x7876d989fe70;  1 drivers
v0x5dd7ed09a980_0 .net *"_ivl_216", 0 0, L_0x5dd7ed155570;  1 drivers
v0x5dd7ed09aa40_0 .net/2u *"_ivl_218", 0 0, L_0x7876d989feb8;  1 drivers
v0x5dd7ed097b60_0 .net *"_ivl_22", 0 0, L_0x5dd7ed150610;  1 drivers
v0x5dd7ecee5e70_0 .net *"_ivl_220", 0 0, L_0x5dd7ed153210;  1 drivers
v0x5dd7ed097c00_0 .net *"_ivl_222", 0 0, L_0x5dd7ed1556b0;  1 drivers
L_0x7876d989ff00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed094d40_0 .net/2u *"_ivl_224", 2 0, L_0x7876d989ff00;  1 drivers
v0x5dd7ed094e20_0 .net *"_ivl_226", 0 0, L_0x5dd7ed155850;  1 drivers
v0x5dd7ed091f20_0 .net *"_ivl_228", 0 0, L_0x5dd7ed155ab0;  1 drivers
L_0x7876d989ff48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed092000_0 .net/2u *"_ivl_230", 1 0, L_0x7876d989ff48;  1 drivers
L_0x7876d989ff90 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed08f100_0 .net/2u *"_ivl_232", 4 0, L_0x7876d989ff90;  1 drivers
v0x5dd7ed08f1c0_0 .net *"_ivl_234", 0 0, L_0x5dd7ed155bc0;  1 drivers
L_0x7876d989ffd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed08c2e0_0 .net/2u *"_ivl_236", 2 0, L_0x7876d989ffd8;  1 drivers
v0x5dd7ed08c3a0_0 .net *"_ivl_238", 0 0, L_0x5dd7ed155cb0;  1 drivers
L_0x7876d989f210 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0894c0_0 .net/2u *"_ivl_24", 4 0, L_0x7876d989f210;  1 drivers
v0x5dd7ed089580_0 .net *"_ivl_240", 0 0, L_0x5dd7ed155f20;  1 drivers
L_0x7876d98a0020 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0866a0_0 .net/2u *"_ivl_242", 1 0, L_0x7876d98a0020;  1 drivers
L_0x7876d98a0068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed086780_0 .net/2u *"_ivl_244", 1 0, L_0x7876d98a0068;  1 drivers
v0x5dd7ed0838a0_0 .net *"_ivl_246", 1 0, L_0x5dd7ed1560d0;  1 drivers
v0x5dd7ed083980_0 .net *"_ivl_248", 1 0, L_0x5dd7ed156260;  1 drivers
v0x5dd7ed080aa0_0 .net *"_ivl_250", 1 0, L_0x5dd7ed156580;  1 drivers
L_0x7876d98a00b0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07dc40_0 .net/2u *"_ivl_254", 4 0, L_0x7876d98a00b0;  1 drivers
v0x5dd7ed07dd20_0 .net *"_ivl_256", 0 0, L_0x5dd7ed156a40;  1 drivers
L_0x7876d98a00f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07ae20_0 .net/2u *"_ivl_258", 0 0, L_0x7876d98a00f8;  1 drivers
v0x5dd7ed07af00_0 .net *"_ivl_26", 0 0, L_0x5dd7ed150700;  1 drivers
L_0x7876d98a0140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed078210_0 .net/2u *"_ivl_260", 0 0, L_0x7876d98a0140;  1 drivers
L_0x7876d98a0188 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0782f0_0 .net/2u *"_ivl_264", 4 0, L_0x7876d98a0188;  1 drivers
v0x5dd7ed071d80_0 .net *"_ivl_266", 0 0, L_0x5dd7ed156e20;  1 drivers
L_0x7876d98a01d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed071e40_0 .net/2u *"_ivl_268", 0 0, L_0x7876d98a01d0;  1 drivers
L_0x7876d98a0218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed068f40_0 .net/2u *"_ivl_270", 0 0, L_0x7876d98a0218;  1 drivers
v0x5dd7ed069020_0 .net *"_ivl_28", 0 0, L_0x5dd7ecf89b30;  1 drivers
L_0x7876d989f258 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed037510_0 .net/2u *"_ivl_30", 4 0, L_0x7876d989f258;  1 drivers
v0x5dd7ed0375f0_0 .net *"_ivl_32", 0 0, L_0x5dd7ed1509e0;  1 drivers
v0x5dd7ed02cde0_0 .net *"_ivl_34", 0 0, L_0x5dd7ed10c720;  1 drivers
L_0x7876d989f2a0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed02cec0_0 .net/2u *"_ivl_36", 4 0, L_0x7876d989f2a0;  1 drivers
v0x5dd7ed034330_0 .net *"_ivl_38", 0 0, L_0x5dd7ed150b20;  1 drivers
L_0x7876d989f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0343d0_0 .net/2u *"_ivl_4", 0 0, L_0x7876d989f060;  1 drivers
v0x5dd7ed04c690_0 .net *"_ivl_40", 0 0, L_0x5dd7ed150c60;  1 drivers
L_0x7876d989f2e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed04c750_0 .net/2u *"_ivl_42", 4 0, L_0x7876d989f2e8;  1 drivers
v0x5dd7ed0dca50_0 .net *"_ivl_44", 0 0, L_0x5dd7ed150d70;  1 drivers
v0x5dd7ed0dcb10_0 .net *"_ivl_46", 0 0, L_0x5dd7ed150e60;  1 drivers
L_0x7876d989f330 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07efc0_0 .net/2u *"_ivl_48", 4 0, L_0x7876d989f330;  1 drivers
v0x5dd7ed07f0a0_0 .net *"_ivl_50", 0 0, L_0x5dd7ed150fa0;  1 drivers
v0x5dd7ed07c1a0_0 .net *"_ivl_52", 0 0, L_0x5dd7ed1510f0;  1 drivers
L_0x7876d989f378 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed07c280_0 .net/2u *"_ivl_54", 4 0, L_0x7876d989f378;  1 drivers
v0x5dd7ed079320_0 .net *"_ivl_56", 0 0, L_0x5dd7ed1511b0;  1 drivers
v0x5dd7ed0793e0_0 .net *"_ivl_58", 0 0, L_0x5dd7ed1512a0;  1 drivers
L_0x7876d989f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0cfb50_0 .net/2u *"_ivl_6", 0 0, L_0x7876d989f0a8;  1 drivers
L_0x7876d989f3c0 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0cfc30_0 .net/2u *"_ivl_60", 4 0, L_0x7876d989f3c0;  1 drivers
v0x5dd7ed0ccd30_0 .net *"_ivl_62", 0 0, L_0x5dd7ed1513f0;  1 drivers
v0x5dd7ed0ccdf0_0 .net *"_ivl_64", 0 0, L_0x5dd7ed151550;  1 drivers
L_0x7876d989f408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c9f10_0 .net/2u *"_ivl_66", 0 0, L_0x7876d989f408;  1 drivers
L_0x7876d989f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c9ff0_0 .net/2u *"_ivl_68", 0 0, L_0x7876d989f450;  1 drivers
L_0x7876d989f498 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c70f0_0 .net/2u *"_ivl_72", 4 0, L_0x7876d989f498;  1 drivers
v0x5dd7ed0c71d0_0 .net *"_ivl_74", 0 0, L_0x5dd7ed151900;  1 drivers
L_0x7876d989f4e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c42d0_0 .net/2u *"_ivl_76", 1 0, L_0x7876d989f4e0;  1 drivers
L_0x7876d989f528 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c43b0_0 .net/2u *"_ivl_78", 4 0, L_0x7876d989f528;  1 drivers
v0x5dd7ed0c14b0_0 .net *"_ivl_80", 0 0, L_0x5dd7ed151a70;  1 drivers
L_0x7876d989f570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0c1570_0 .net/2u *"_ivl_82", 1 0, L_0x7876d989f570;  1 drivers
L_0x7876d989f5b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0be690_0 .net/2u *"_ivl_84", 4 0, L_0x7876d989f5b8;  1 drivers
v0x5dd7ed0be770_0 .net *"_ivl_86", 0 0, L_0x5dd7ed151b60;  1 drivers
L_0x7876d989f600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0bb870_0 .net/2u *"_ivl_88", 1 0, L_0x7876d989f600;  1 drivers
L_0x7876d989f648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0bb950_0 .net/2u *"_ivl_90", 1 0, L_0x7876d989f648;  1 drivers
v0x5dd7ed0b8a50_0 .net *"_ivl_92", 1 0, L_0x5dd7ed151ce0;  1 drivers
v0x5dd7ed0b8b30_0 .net *"_ivl_94", 1 0, L_0x5dd7ed151e70;  1 drivers
L_0x7876d989f690 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed0b5c30_0 .net/2u *"_ivl_98", 4 0, L_0x7876d989f690;  1 drivers
v0x5dd7ed0b5d10_0 .net "i_funct_3", 2 0, L_0x5dd7ed15d690;  alias, 1 drivers
v0x5dd7ed0b2e10_0 .net "i_funct_7_5", 0 0, L_0x5dd7ed15d730;  alias, 1 drivers
v0x5dd7ed0b2eb0_0 .net "i_op", 4 0, L_0x5dd7ed15d5f0;  alias, 1 drivers
v0x5dd7ed0b2f50_0 .net "o_addr_src_ID", 0 0, L_0x5dd7ed156b30;  alias, 1 drivers
v0x5dd7ed0afff0_0 .net "o_alu_op", 1 0, L_0x5dd7ed156710;  alias, 1 drivers
v0x5dd7ed0b00b0_0 .net "o_alu_src_ID", 0 0, L_0x5dd7ed153780;  alias, 1 drivers
v0x5dd7ed0b0150_0 .net "o_branch_ID", 0 0, L_0x5dd7ed150450;  alias, 1 drivers
v0x5dd7ed0ad1d0_0 .net "o_fence_ID", 0 0, L_0x5dd7ed157320;  alias, 1 drivers
v0x5dd7ed0ad290_0 .net "o_imm_src_ID", 2 0, L_0x5dd7ed154910;  alias, 1 drivers
v0x5dd7ed0aa3b0_0 .net "o_jump_ID", 0 0, L_0x5dd7ed150180;  alias, 1 drivers
v0x5dd7ed0aa470_0 .net "o_mem_write_ID", 0 0, L_0x5dd7ed151f10;  alias, 1 drivers
v0x5dd7ed0aa530_0 .net "o_reg_write_ID", 0 0, L_0x5dd7ed151660;  alias, 1 drivers
v0x5dd7ed0a7590_0 .net "o_result_src_ID", 1 0, L_0x5dd7ed1520a0;  alias, 1 drivers
L_0x5dd7ed150050 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f018;
L_0x5dd7ed150180 .functor MUXZ 1, L_0x7876d989f0a8, L_0x7876d989f060, L_0x5dd7ed150050, C4<>;
L_0x5dd7ed150310 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f0f0;
L_0x5dd7ed150450 .functor MUXZ 1, L_0x7876d989f180, L_0x7876d989f138, L_0x5dd7ed150310, C4<>;
L_0x5dd7ed150610 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f1c8;
L_0x5dd7ed150700 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f210;
L_0x5dd7ed1509e0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f258;
L_0x5dd7ed150b20 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f2a0;
L_0x5dd7ed150d70 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f2e8;
L_0x5dd7ed150fa0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f330;
L_0x5dd7ed1511b0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f378;
L_0x5dd7ed1513f0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f3c0;
L_0x5dd7ed151660 .functor MUXZ 1, L_0x7876d989f450, L_0x7876d989f408, L_0x5dd7ed151550, C4<>;
L_0x5dd7ed151900 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f498;
L_0x5dd7ed151a70 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f528;
L_0x5dd7ed151b60 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f5b8;
L_0x5dd7ed151ce0 .functor MUXZ 2, L_0x7876d989f648, L_0x7876d989f600, L_0x5dd7ed151b60, C4<>;
L_0x5dd7ed151e70 .functor MUXZ 2, L_0x5dd7ed151ce0, L_0x7876d989f570, L_0x5dd7ed151a70, C4<>;
L_0x5dd7ed1520a0 .functor MUXZ 2, L_0x5dd7ed151e70, L_0x7876d989f4e0, L_0x5dd7ed151900, C4<>;
L_0x5dd7ed152230 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f690;
L_0x5dd7ed151f10 .functor MUXZ 1, L_0x7876d989f720, L_0x7876d989f6d8, L_0x5dd7ed152230, C4<>;
L_0x5dd7ed1524c0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f768;
L_0x5dd7ed152670 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f7b0;
L_0x5dd7ed152850 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f7f8;
L_0x5dd7ed152b20 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f840;
L_0x5dd7ed152d80 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f888;
L_0x5dd7ed153010 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f8d0;
L_0x5dd7ed153490 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f918;
L_0x5dd7ed153780 .functor MUXZ 1, L_0x7876d989f9a8, L_0x7876d989f960, L_0x5dd7ed153670, C4<>;
L_0x5dd7ed153910 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989f9f0;
L_0x5dd7ed153b00 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989fa80;
L_0x5dd7ed153bf0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989fb10;
L_0x5dd7ed153df0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989fba0;
L_0x5dd7ed153ee0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989fc30;
L_0x5dd7ed154120 .functor MUXZ 3, L_0x7876d989fcc0, L_0x7876d989fc78, L_0x5dd7ed153ee0, C4<>;
L_0x5dd7ed1542e0 .functor MUXZ 3, L_0x5dd7ed154120, L_0x7876d989fbe8, L_0x5dd7ed153df0, C4<>;
L_0x5dd7ed1544b0 .functor MUXZ 3, L_0x5dd7ed1542e0, L_0x7876d989fb58, L_0x5dd7ed153bf0, C4<>;
L_0x5dd7ed154640 .functor MUXZ 3, L_0x5dd7ed1544b0, L_0x7876d989fac8, L_0x5dd7ed153b00, C4<>;
L_0x5dd7ed154910 .functor MUXZ 3, L_0x5dd7ed154640, L_0x7876d989fa38, L_0x5dd7ed153910, C4<>;
L_0x5dd7ed154aa0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989fd08;
L_0x5dd7ed154ce0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989fd98;
L_0x5dd7ed155190 .cmp/ne 3, L_0x5dd7ed15d690, L_0x7876d989fde0;
L_0x5dd7ed155570 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989fe70;
L_0x5dd7ed155850 .cmp/eq 3, L_0x5dd7ed15d690, L_0x7876d989ff00;
L_0x5dd7ed155bc0 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d989ff90;
L_0x5dd7ed155cb0 .cmp/ne 3, L_0x5dd7ed15d690, L_0x7876d989ffd8;
L_0x5dd7ed1560d0 .functor MUXZ 2, L_0x7876d98a0068, L_0x7876d98a0020, L_0x5dd7ed155f20, C4<>;
L_0x5dd7ed156260 .functor MUXZ 2, L_0x5dd7ed1560d0, L_0x7876d989ff48, L_0x5dd7ed155ab0, C4<>;
L_0x5dd7ed156580 .functor MUXZ 2, L_0x5dd7ed156260, L_0x7876d989fe28, L_0x5dd7ed1553e0, C4<>;
L_0x5dd7ed156710 .functor MUXZ 2, L_0x5dd7ed156580, L_0x7876d989fd50, L_0x5dd7ed154aa0, C4<>;
L_0x5dd7ed156a40 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d98a00b0;
L_0x5dd7ed156b30 .functor MUXZ 1, L_0x7876d98a0140, L_0x7876d98a00f8, L_0x5dd7ed156a40, C4<>;
L_0x5dd7ed156e20 .cmp/eq 5, L_0x5dd7ed15d5f0, L_0x7876d98a0188;
L_0x5dd7ed157320 .functor MUXZ 1, L_0x7876d98a0218, L_0x7876d98a01d0, L_0x5dd7ed156e20, C4<>;
S_0x5dd7ed069d80 .scope module, "U_DATAPATH" "datapath" 4 99, 8 30 0, S_0x5dd7ed0cc530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_jump_ID";
    .port_info 4 /INPUT 1 "i_branch_ID";
    .port_info 5 /INPUT 1 "i_reg_write_ID";
    .port_info 6 /INPUT 2 "i_result_src_ID";
    .port_info 7 /INPUT 1 "i_mem_write_ID";
    .port_info 8 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 9 /INPUT 1 "i_alu_src_ID";
    .port_info 10 /INPUT 1 "i_addr_src_ID";
    .port_info 11 /INPUT 3 "i_imm_src_ID";
    .port_info 12 /INPUT 1 "i_fence_ID";
    .port_info 13 /INPUT 32 "i_instr_IF";
    .port_info 14 /INPUT 32 "i_read_data_M";
    .port_info 15 /OUTPUT 1 "o_jump_EX";
    .port_info 16 /OUTPUT 1 "o_branch_EX";
    .port_info 17 /OUTPUT 1 "o_zero";
    .port_info 18 /OUTPUT 1 "o_mem_write_M";
    .port_info 19 /OUTPUT 32 "o_write_data_M";
    .port_info 20 /OUTPUT 32 "o_data_addr_M";
    .port_info 21 /OUTPUT 5 "o_op";
    .port_info 22 /OUTPUT 3 "o_funct3";
    .port_info 23 /OUTPUT 1 "o_funct_7_5";
    .port_info 24 /OUTPUT 32 "o_pc_IF";
P_0x5dd7ed0cfd10 .param/l "DATA_WIDTH" 0 8 30, +C4<00000000000000000000000000100000>;
L_0x5dd7ed174c10 .functor BUFZ 32, v0x5dd7ecec8970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd7ed174c80 .functor BUFZ 32, v0x5dd7ecf031a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd7ed174cf0 .functor BUFZ 1, v0x5dd7ecec8a50_0, C4<0>, C4<0>, C4<0>;
v0x5dd7ed139bc0_0 .net "alu_ctrl_EX", 4 0, v0x5dd7ecf3d1a0_0;  1 drivers
v0x5dd7ed139ca0_0 .net "alu_result_EX", 31 0, v0x5dd7ed135270_0;  1 drivers
v0x5dd7ed139d60_0 .net "alu_result_M", 31 0, v0x5dd7ecec8970_0;  1 drivers
v0x5dd7ed139e00_0 .net "alu_result_WB", 31 0, v0x5dd7ecf9bb50_0;  1 drivers
v0x5dd7ed139f10_0 .net "alu_src_EX", 0 0, v0x5dd7ecf42520_0;  1 drivers
v0x5dd7ed13a000_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed13a1b0_0 .net "flush_EX", 0 0, L_0x5dd7ed175640;  1 drivers
v0x5dd7ed13a2a0_0 .net "flush_ID", 0 0, L_0x5dd7ed1755d0;  1 drivers
v0x5dd7ed13a390_0 .net "forward_rs1_EX", 1 0, v0x5dd7ecf1a2f0_0;  1 drivers
v0x5dd7ed13a450_0 .net "forward_rs2_EX", 1 0, v0x5dd7ecf27300_0;  1 drivers
v0x5dd7ed13a510_0 .net "i_addr_src_ID", 0 0, L_0x5dd7ed156b30;  alias, 1 drivers
v0x5dd7ed13a5b0_0 .net "i_alu_ctrl_ID", 4 0, L_0x5dd7ed15cf40;  alias, 1 drivers
v0x5dd7ed13a670_0 .net "i_alu_src_ID", 0 0, L_0x5dd7ed153780;  alias, 1 drivers
v0x5dd7ed13a710_0 .net "i_branch_ID", 0 0, L_0x5dd7ed150450;  alias, 1 drivers
v0x5dd7ed13a7b0_0 .net "i_fence_ID", 0 0, L_0x5dd7ed157320;  alias, 1 drivers
v0x5dd7ed13a8a0_0 .net "i_imm_src_ID", 2 0, L_0x5dd7ed154910;  alias, 1 drivers
v0x5dd7ed13a9f0_0 .net "i_instr_IF", 31 0, L_0x5dd7ed1767a0;  alias, 1 drivers
v0x5dd7ed13abc0_0 .net "i_jump_ID", 0 0, L_0x5dd7ed150180;  alias, 1 drivers
v0x5dd7ed13ac60_0 .net "i_mem_write_ID", 0 0, L_0x5dd7ed151f10;  alias, 1 drivers
v0x5dd7ed13ad00_0 .net "i_pc_src_EX", 0 0, L_0x5dd7ed15d330;  alias, 1 drivers
v0x5dd7ed13ada0_0 .net "i_read_data_M", 31 0, L_0x5dd7ed178370;  alias, 1 drivers
v0x5dd7ed13ae40_0 .net "i_reg_write_ID", 0 0, L_0x5dd7ed151660;  alias, 1 drivers
v0x5dd7ed13aee0_0 .net "i_result_src_ID", 1 0, L_0x5dd7ed1520a0;  alias, 1 drivers
v0x5dd7ed13af80_0 .net "imm_ex_ID", 31 0, v0x5dd7ecf867f0_0;  1 drivers
v0x5dd7ed13b040_0 .net "imm_ext_EX", 31 0, v0x5dd7ecf42680_0;  1 drivers
v0x5dd7ed13b190_0 .net "instr_ID", 31 0, v0x5dd7ecf688a0_0;  1 drivers
v0x5dd7ed13b250_0 .net "mem_write_EX", 0 0, v0x5dd7ecf427e0_0;  1 drivers
v0x5dd7ed13b2f0_0 .net "mem_write_M", 0 0, v0x5dd7ecec8a50_0;  1 drivers
v0x5dd7ed13b390_0 .net "o_branch_EX", 0 0, v0x5dd7ecf425e0_0;  alias, 1 drivers
v0x5dd7ed13b430_0 .net "o_data_addr_M", 31 0, L_0x5dd7ed174c10;  alias, 1 drivers
v0x5dd7ed13b4f0_0 .net "o_funct3", 2 0, L_0x5dd7ed15d690;  alias, 1 drivers
v0x5dd7ed13b640_0 .net "o_funct_7_5", 0 0, L_0x5dd7ed15d730;  alias, 1 drivers
v0x5dd7ed13b770_0 .net "o_jump_EX", 0 0, v0x5dd7ecf42740_0;  alias, 1 drivers
v0x5dd7ed13b810_0 .net "o_mem_write_M", 0 0, L_0x5dd7ed174cf0;  alias, 1 drivers
v0x5dd7ed13b8d0_0 .net "o_op", 4 0, L_0x5dd7ed15d5f0;  alias, 1 drivers
v0x5dd7ed13b990_0 .net "o_pc_IF", 31 0, v0x5dd7ed1385a0_0;  alias, 1 drivers
v0x5dd7ed13ba50_0 .net "o_write_data_M", 31 0, L_0x5dd7ed174c80;  alias, 1 drivers
v0x5dd7ed13bb30_0 .net "o_zero", 0 0, v0x5dd7ed135330_0;  alias, 1 drivers
v0x5dd7ed13bbd0_0 .net "pc_EX", 31 0, v0x5dd7ecf42880_0;  1 drivers
v0x5dd7ed13bc90_0 .net "pc_ID", 31 0, v0x5dd7ecf68960_0;  1 drivers
v0x5dd7ed13bd50_0 .net "pc_plus4_WB", 31 0, v0x5dd7ecf9bc10_0;  1 drivers
v0x5dd7ed13be10_0 .net "pc_target_EX", 31 0, L_0x5dd7ed15d9f0;  1 drivers
v0x5dd7ed13bed0_0 .net "pc_target_M", 31 0, v0x5dd7eceed520_0;  1 drivers
v0x5dd7ed13bfe0_0 .net "pc_target_WB", 31 0, v0x5dd7ecf9bcf0_0;  1 drivers
v0x5dd7ed13c0a0_0 .net "pcplus4_EX", 31 0, v0x5dd7ecf42920_0;  1 drivers
v0x5dd7ed13c190_0 .net "pcplus4_ID", 31 0, v0x5dd7ecf68a20_0;  1 drivers
v0x5dd7ed13c2a0_0 .net "pcplus4_IF", 31 0, L_0x5dd7ed15d4e0;  1 drivers
v0x5dd7ed13c360_0 .net "pcplus4_M", 31 0, v0x5dd7eceed440_0;  1 drivers
v0x5dd7ed13c470_0 .net "rd_EX", 3 0, v0x5dd7ecf4b3a0_0;  1 drivers
v0x5dd7ed13c530_0 .net "rd_ID", 3 0, L_0x5dd7ed15d7d0;  1 drivers
v0x5dd7ed13c640_0 .net "rd_M", 3 0, v0x5dd7eceed600_0;  1 drivers
v0x5dd7ed13c700_0 .net "rd_WB", 3 0, v0x5dd7ecf9bdd0_0;  1 drivers
v0x5dd7ed13c850_0 .net "read_data_WB", 31 0, v0x5dd7ecf9be90_0;  1 drivers
v0x5dd7ed13c910_0 .net "reg_write_EX", 0 0, v0x5dd7ecf4b490_0;  1 drivers
v0x5dd7ed13ca00_0 .net "reg_write_M", 0 0, v0x5dd7eceed6e0_0;  1 drivers
v0x5dd7ed13caa0_0 .net "reg_write_WB", 0 0, v0x5dd7ecf74db0_0;  1 drivers
v0x5dd7ed13cbd0_0 .net "result_WB", 31 0, v0x5dd7ed139aa0_0;  1 drivers
v0x5dd7ed13cc90_0 .net "result_src_EX", 1 0, v0x5dd7ecf4b530_0;  1 drivers
v0x5dd7ed13cd50_0 .net "result_src_M", 1 0, v0x5dd7eceed7a0_0;  1 drivers
v0x5dd7ed13ce10_0 .net "result_src_WB", 1 0, v0x5dd7ecf74e50_0;  1 drivers
v0x5dd7ed13cf20_0 .net "rs1Addr_EX", 3 0, v0x5dd7ecf4b620_0;  1 drivers
v0x5dd7ed13d030_0 .net "rs1Addr_ID", 3 0, L_0x5dd7ed15d870;  1 drivers
v0x5dd7ed13d0f0_0 .net "rs1_EX", 31 0, v0x5dd7ecf4b6e0_0;  1 drivers
v0x5dd7ed13d1b0_0 .net "rs1_ID", 31 0, v0x5dd7ed110030_0;  1 drivers
v0x5dd7ed13d270_0 .net "rs2Addr_EX", 3 0, v0x5dd7ecf4b7a0_0;  1 drivers
v0x5dd7ed13d380_0 .net "rs2Addr_ID", 3 0, L_0x5dd7ed15d950;  1 drivers
v0x5dd7ed13d440_0 .net "rs2_EX", 31 0, v0x5dd7ecf59c80_0;  1 drivers
v0x5dd7ed13d500_0 .net "rs2_ID", 31 0, v0x5dd7ed1100f0_0;  1 drivers
v0x5dd7ed13d5c0_0 .net "rst", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed13d6f0_0 .net "stall_ID", 0 0, L_0x5dd7ed175560;  1 drivers
v0x5dd7ed13d790_0 .net "stall_IF", 0 0, L_0x5dd7ed175460;  1 drivers
v0x5dd7ed13d830_0 .net "write_data_EX", 31 0, v0x5dd7ed112010_0;  1 drivers
v0x5dd7ed13d980_0 .net "write_data_M", 31 0, v0x5dd7ecf031a0_0;  1 drivers
S_0x5dd7ed0879d0 .scope module, "U_EX_MEM" "ex_mem" 8 241, 9 21 0, S_0x5dd7ed069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_EX";
    .port_info 2 /INPUT 32 "i_write_data_EX";
    .port_info 3 /INPUT 32 "i_pc_plus4_EX";
    .port_info 4 /INPUT 4 "i_rd_EX";
    .port_info 5 /INPUT 1 "i_reg_write_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 1 "i_mem_write_EX";
    .port_info 8 /INPUT 32 "i_pc_target_EX";
    .port_info 9 /OUTPUT 32 "o_alu_result_M";
    .port_info 10 /OUTPUT 32 "o_write_data_M";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_M";
    .port_info 12 /OUTPUT 4 "o_rd_M";
    .port_info 13 /OUTPUT 1 "o_reg_write_M";
    .port_info 14 /OUTPUT 2 "o_result_src_M";
    .port_info 15 /OUTPUT 1 "o_mem_write_M";
    .port_info 16 /OUTPUT 32 "o_pc_target_M";
P_0x5dd7ecf121d0 .param/l "DATA_WIDTH" 0 9 21, +C4<00000000000000000000000000100000>;
P_0x5dd7ecf12210 .param/l "REG_WIDTH" 0 9 22, +C4<00000000000000000000000000000100>;
v0x5dd7ed08a8c0_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed08a960_0 .net "i_alu_result_EX", 31 0, v0x5dd7ed135270_0;  alias, 1 drivers
v0x5dd7ed084bb0_0 .net "i_mem_write_EX", 0 0, v0x5dd7ecf427e0_0;  alias, 1 drivers
v0x5dd7ed084c80_0 .net "i_pc_plus4_EX", 31 0, v0x5dd7ecf42920_0;  alias, 1 drivers
v0x5dd7ed084d40_0 .net "i_pc_target_EX", 31 0, L_0x5dd7ed15d9f0;  alias, 1 drivers
v0x5dd7ed081d90_0 .net "i_rd_EX", 3 0, v0x5dd7ecf4b3a0_0;  alias, 1 drivers
v0x5dd7ed081e70_0 .net "i_reg_write_EX", 0 0, v0x5dd7ecf4b490_0;  alias, 1 drivers
v0x5dd7ecec87b0_0 .net "i_result_src_EX", 1 0, v0x5dd7ecf4b530_0;  alias, 1 drivers
v0x5dd7ecec8890_0 .net "i_write_data_EX", 31 0, v0x5dd7ed112010_0;  alias, 1 drivers
v0x5dd7ecec8970_0 .var "o_alu_result_M", 31 0;
v0x5dd7ecec8a50_0 .var "o_mem_write_M", 0 0;
v0x5dd7eceed440_0 .var "o_pc_plus4_M", 31 0;
v0x5dd7eceed520_0 .var "o_pc_target_M", 31 0;
v0x5dd7eceed600_0 .var "o_rd_M", 3 0;
v0x5dd7eceed6e0_0 .var "o_reg_write_M", 0 0;
v0x5dd7eceed7a0_0 .var "o_result_src_M", 1 0;
v0x5dd7ecf031a0_0 .var "o_write_data_M", 31 0;
E_0x5dd7ecec46c0 .event posedge, v0x5dd7ed08a8c0_0;
S_0x5dd7ecf034a0 .scope module, "U_HAZARD_UNIT" "hazard_unit" 8 295, 10 21 0, S_0x5dd7ed069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_rs1Addr_ID";
    .port_info 1 /INPUT 4 "i_rs2Addr_ID";
    .port_info 2 /INPUT 4 "i_rdAddr_EX";
    .port_info 3 /INPUT 4 "i_rs1Addr_EX";
    .port_info 4 /INPUT 4 "i_rs2Addr_EX";
    .port_info 5 /INPUT 1 "i_pcSrc_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 4 "i_rdAddr_M";
    .port_info 8 /INPUT 1 "i_reg_write_M";
    .port_info 9 /INPUT 4 "i_rdAddr_WB";
    .port_info 10 /INPUT 1 "i_reg_write_WB";
    .port_info 11 /OUTPUT 1 "o_stall_IF";
    .port_info 12 /OUTPUT 1 "o_stall_ID";
    .port_info 13 /OUTPUT 1 "o_flush_EX";
    .port_info 14 /OUTPUT 1 "o_flush_ID";
    .port_info 15 /OUTPUT 2 "o_forward_rs1_EX";
    .port_info 16 /OUTPUT 2 "o_forward_rs2_EX";
P_0x5dd7ed0cf9d0 .param/l "REG_WIDTH" 0 10 21, +C4<00000000000000000000000000000100>;
L_0x5dd7ed175160 .functor OR 2, L_0x5dd7ed174e90, L_0x5dd7ed175020, C4<00>, C4<00>;
L_0x5dd7ed175270 .functor AND 2, v0x5dd7ecf4b530_0, L_0x5dd7ed175160, C4<11>, C4<11>;
L_0x5dd7ed175460 .functor BUFZ 1, L_0x5dd7ed175370, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed175560 .functor BUFZ 1, L_0x5dd7ed175370, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed1755d0 .functor BUFZ 1, L_0x5dd7ed15d330, C4<0>, C4<0>, C4<0>;
L_0x5dd7ed175640 .functor OR 1, L_0x5dd7ed175370, L_0x5dd7ed15d330, C4<0>, C4<0>;
v0x5dd7ecf098e0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed174d60;  1 drivers
L_0x7876d98a10b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ecf099c0_0 .net *"_ivl_11", 0 0, L_0x7876d98a10b8;  1 drivers
v0x5dd7ecf09aa0_0 .net *"_ivl_12", 1 0, L_0x5dd7ed175160;  1 drivers
v0x5dd7ecf09b90_0 .net *"_ivl_14", 1 0, L_0x5dd7ed175270;  1 drivers
v0x5dd7ecf09c70_0 .net *"_ivl_2", 1 0, L_0x5dd7ed174e90;  1 drivers
L_0x7876d98a1070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd7ecf0f740_0 .net *"_ivl_5", 0 0, L_0x7876d98a1070;  1 drivers
v0x5dd7ecf0f820_0 .net *"_ivl_6", 0 0, L_0x5dd7ed174f80;  1 drivers
v0x5dd7ecf0f8e0_0 .net *"_ivl_8", 1 0, L_0x5dd7ed175020;  1 drivers
v0x5dd7ecf0f9c0_0 .net "i_pcSrc_EX", 0 0, L_0x5dd7ed15d330;  alias, 1 drivers
v0x5dd7ecf0fa60_0 .net "i_rdAddr_EX", 3 0, v0x5dd7ecf4b3a0_0;  alias, 1 drivers
v0x5dd7ecf0fb30_0 .net "i_rdAddr_M", 3 0, v0x5dd7eceed600_0;  alias, 1 drivers
v0x5dd7ecf11310_0 .net "i_rdAddr_WB", 3 0, v0x5dd7ecf9bdd0_0;  alias, 1 drivers
v0x5dd7ecf113d0_0 .net "i_reg_write_M", 0 0, v0x5dd7eceed6e0_0;  alias, 1 drivers
v0x5dd7ecf114a0_0 .net "i_reg_write_WB", 0 0, v0x5dd7ecf74db0_0;  alias, 1 drivers
v0x5dd7ecf11540_0 .net "i_result_src_EX", 1 0, v0x5dd7ecf4b530_0;  alias, 1 drivers
v0x5dd7ecf11630_0 .net "i_rs1Addr_EX", 3 0, v0x5dd7ecf4b620_0;  alias, 1 drivers
v0x5dd7ecf116f0_0 .net "i_rs1Addr_ID", 3 0, L_0x5dd7ed15d870;  alias, 1 drivers
v0x5dd7ecf19ef0_0 .net "i_rs2Addr_EX", 3 0, v0x5dd7ecf4b7a0_0;  alias, 1 drivers
v0x5dd7ecf19fd0_0 .net "i_rs2Addr_ID", 3 0, L_0x5dd7ed15d950;  alias, 1 drivers
v0x5dd7ecf1a0b0_0 .net "load_hazard_detect", 0 0, L_0x5dd7ed175370;  1 drivers
v0x5dd7ecf1a170_0 .net "o_flush_EX", 0 0, L_0x5dd7ed175640;  alias, 1 drivers
v0x5dd7ecf1a230_0 .net "o_flush_ID", 0 0, L_0x5dd7ed1755d0;  alias, 1 drivers
v0x5dd7ecf1a2f0_0 .var "o_forward_rs1_EX", 1 0;
v0x5dd7ecf27300_0 .var "o_forward_rs2_EX", 1 0;
v0x5dd7ecf273e0_0 .net "o_stall_ID", 0 0, L_0x5dd7ed175560;  alias, 1 drivers
v0x5dd7ecf274a0_0 .net "o_stall_IF", 0 0, L_0x5dd7ed175460;  alias, 1 drivers
E_0x5dd7ecec4d70/0 .event edge, v0x5dd7ecf19ef0_0, v0x5dd7eceed600_0, v0x5dd7eceed6e0_0, v0x5dd7ecf11310_0;
E_0x5dd7ecec4d70/1 .event edge, v0x5dd7ecf114a0_0;
E_0x5dd7ecec4d70 .event/or E_0x5dd7ecec4d70/0, E_0x5dd7ecec4d70/1;
E_0x5dd7eceaf0b0/0 .event edge, v0x5dd7ecf11630_0, v0x5dd7eceed600_0, v0x5dd7eceed6e0_0, v0x5dd7ecf11310_0;
E_0x5dd7eceaf0b0/1 .event edge, v0x5dd7ecf114a0_0;
E_0x5dd7eceaf0b0 .event/or E_0x5dd7eceaf0b0/0, E_0x5dd7eceaf0b0/1;
L_0x5dd7ed174d60 .cmp/eq 4, L_0x5dd7ed15d870, v0x5dd7ecf4b3a0_0;
L_0x5dd7ed174e90 .concat [ 1 1 0 0], L_0x5dd7ed174d60, L_0x7876d98a1070;
L_0x5dd7ed174f80 .cmp/eq 4, L_0x5dd7ed15d950, v0x5dd7ecf4b3a0_0;
L_0x5dd7ed175020 .concat [ 1 1 0 0], L_0x5dd7ed174f80, L_0x7876d98a10b8;
L_0x5dd7ed175370 .part L_0x5dd7ed175270, 0, 1;
S_0x5dd7ecf2bbe0 .scope module, "U_ID_EX" "id_ex" 8 187, 11 21 0, S_0x5dd7ed069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "i_rd_ID";
    .port_info 2 /INPUT 32 "i_rs1_ID";
    .port_info 3 /INPUT 32 "i_rs2_ID";
    .port_info 4 /INPUT 32 "i_imm_ex_ID";
    .port_info 5 /INPUT 4 "i_rs1Addr_ID";
    .port_info 6 /INPUT 4 "i_rs2Addr_ID";
    .port_info 7 /INPUT 32 "i_pc_ID";
    .port_info 8 /INPUT 32 "i_pc_plus4_ID";
    .port_info 9 /INPUT 1 "i_jump_ID";
    .port_info 10 /INPUT 1 "i_branch_ID";
    .port_info 11 /INPUT 1 "i_reg_write_ID";
    .port_info 12 /INPUT 2 "i_result_src_ID";
    .port_info 13 /INPUT 1 "i_mem_write_ID";
    .port_info 14 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 15 /INPUT 1 "i_alu_src_ID";
    .port_info 16 /INPUT 1 "i_clear";
    .port_info 17 /OUTPUT 4 "o_rd_EX";
    .port_info 18 /OUTPUT 32 "o_rs1_EX";
    .port_info 19 /OUTPUT 32 "o_rs2_EX";
    .port_info 20 /OUTPUT 32 "o_imm_ex_EX";
    .port_info 21 /OUTPUT 4 "o_rs1Addr_EX";
    .port_info 22 /OUTPUT 4 "o_rs2Addr_EX";
    .port_info 23 /OUTPUT 32 "o_pc_EX";
    .port_info 24 /OUTPUT 32 "o_pc_plus4_EX";
    .port_info 25 /OUTPUT 1 "o_jump_EX";
    .port_info 26 /OUTPUT 1 "o_branch_EX";
    .port_info 27 /OUTPUT 1 "o_reg_write_EX";
    .port_info 28 /OUTPUT 2 "o_result_src_EX";
    .port_info 29 /OUTPUT 1 "o_mem_write_EX";
    .port_info 30 /OUTPUT 5 "o_alu_ctrl_EX";
    .port_info 31 /OUTPUT 1 "o_alu_src_EX";
P_0x5dd7ecee10d0 .param/l "DATA_WIDTH" 0 11 21, +C4<00000000000000000000000000100000>;
P_0x5dd7ecee1110 .param/l "REG_WIDTH" 0 11 22, +C4<00000000000000000000000000000100>;
v0x5dd7ecf327d0_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ecf328c0_0 .net "i_alu_ctrl_ID", 4 0, L_0x5dd7ed15cf40;  alias, 1 drivers
v0x5dd7ecf2bf80_0 .net "i_alu_src_ID", 0 0, L_0x5dd7ed153780;  alias, 1 drivers
v0x5dd7ecf38560_0 .net "i_branch_ID", 0 0, L_0x5dd7ed150450;  alias, 1 drivers
v0x5dd7ecf38650_0 .net "i_clear", 0 0, L_0x5dd7ed175640;  alias, 1 drivers
v0x5dd7ecf38740_0 .net "i_imm_ex_ID", 31 0, v0x5dd7ecf867f0_0;  alias, 1 drivers
v0x5dd7ecf387e0_0 .net "i_jump_ID", 0 0, L_0x5dd7ed150180;  alias, 1 drivers
v0x5dd7ecf388d0_0 .net "i_mem_write_ID", 0 0, L_0x5dd7ed151f10;  alias, 1 drivers
v0x5dd7ecf3a240_0 .net "i_pc_ID", 31 0, v0x5dd7ecf68960_0;  alias, 1 drivers
v0x5dd7ecf3a2e0_0 .net "i_pc_plus4_ID", 31 0, v0x5dd7ecf68a20_0;  alias, 1 drivers
v0x5dd7ecf3a3c0_0 .net "i_rd_ID", 3 0, L_0x5dd7ed15d7d0;  alias, 1 drivers
v0x5dd7ecf3a4a0_0 .net "i_reg_write_ID", 0 0, L_0x5dd7ed151660;  alias, 1 drivers
v0x5dd7ecf3a540_0 .net "i_result_src_ID", 1 0, L_0x5dd7ed1520a0;  alias, 1 drivers
v0x5dd7ecf3a650_0 .net "i_rs1Addr_ID", 3 0, L_0x5dd7ed15d870;  alias, 1 drivers
v0x5dd7ecf3ce50_0 .net "i_rs1_ID", 31 0, v0x5dd7ed110030_0;  alias, 1 drivers
v0x5dd7ecf3cf10_0 .net "i_rs2Addr_ID", 3 0, L_0x5dd7ed15d950;  alias, 1 drivers
v0x5dd7ecf3cfd0_0 .net "i_rs2_ID", 31 0, v0x5dd7ed1100f0_0;  alias, 1 drivers
v0x5dd7ecf3d1a0_0 .var "o_alu_ctrl_EX", 4 0;
v0x5dd7ecf42520_0 .var "o_alu_src_EX", 0 0;
v0x5dd7ecf425e0_0 .var "o_branch_EX", 0 0;
v0x5dd7ecf42680_0 .var "o_imm_ex_EX", 31 0;
v0x5dd7ecf42740_0 .var "o_jump_EX", 0 0;
v0x5dd7ecf427e0_0 .var "o_mem_write_EX", 0 0;
v0x5dd7ecf42880_0 .var "o_pc_EX", 31 0;
v0x5dd7ecf42920_0 .var "o_pc_plus4_EX", 31 0;
v0x5dd7ecf4b3a0_0 .var "o_rd_EX", 3 0;
v0x5dd7ecf4b490_0 .var "o_reg_write_EX", 0 0;
v0x5dd7ecf4b530_0 .var "o_result_src_EX", 1 0;
v0x5dd7ecf4b620_0 .var "o_rs1Addr_EX", 3 0;
v0x5dd7ecf4b6e0_0 .var "o_rs1_EX", 31 0;
v0x5dd7ecf4b7a0_0 .var "o_rs2Addr_EX", 3 0;
v0x5dd7ecf59c80_0 .var "o_rs2_EX", 31 0;
S_0x5dd7ecf5b6a0 .scope module, "U_IF_ID" "if_id" 8 154, 12 21 0, S_0x5dd7ed069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_flush_ID";
    .port_info 2 /INPUT 1 "i_stall_ID";
    .port_info 3 /INPUT 32 "i_pc_IF";
    .port_info 4 /OUTPUT 32 "o_pc_ID";
    .port_info 5 /INPUT 32 "i_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pcplus4_ID";
    .port_info 7 /INPUT 32 "i_instr_IF";
    .port_info 8 /OUTPUT 32 "o_instr_ID";
P_0x5dd7ed0c7290 .param/l "DATA_WIDTH" 0 12 21, +C4<00000000000000000000000000100000>;
P_0x5dd7ed0c72d0 .param/l "REG_WIDTH" 0 12 22, +C4<00000000000000000000000000000100>;
v0x5dd7ecf61e30_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ecf61f40_0 .net "i_flush_ID", 0 0, L_0x5dd7ed1755d0;  alias, 1 drivers
v0x5dd7ecf62000_0 .net "i_instr_IF", 31 0, L_0x5dd7ed1767a0;  alias, 1 drivers
v0x5dd7ecf620d0_0 .net "i_pc_IF", 31 0, v0x5dd7ed1385a0_0;  alias, 1 drivers
v0x5dd7ecf62190_0 .net "i_pcplus4_IF", 31 0, L_0x5dd7ed15d4e0;  alias, 1 drivers
v0x5dd7ecf68800_0 .net "i_stall_ID", 0 0, L_0x5dd7ed175560;  alias, 1 drivers
v0x5dd7ecf688a0_0 .var "o_instr_ID", 31 0;
v0x5dd7ecf68960_0 .var "o_pc_ID", 31 0;
v0x5dd7ecf68a20_0 .var "o_pcplus4_ID", 31 0;
S_0x5dd7ecf6ee10 .scope module, "U_MEM_WB" "mem_wb" 8 267, 13 21 0, S_0x5dd7ed069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_M";
    .port_info 2 /INPUT 32 "i_read_data_M";
    .port_info 3 /INPUT 32 "i_pc_target_M";
    .port_info 4 /INPUT 32 "i_pc_plus4_M";
    .port_info 5 /INPUT 4 "i_rd_M";
    .port_info 6 /INPUT 1 "i_reg_write_M";
    .port_info 7 /INPUT 2 "i_result_src_M";
    .port_info 8 /OUTPUT 32 "o_alu_result_WB";
    .port_info 9 /OUTPUT 32 "o_read_data_WB";
    .port_info 10 /OUTPUT 32 "o_pc_target_WB";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_WB";
    .port_info 12 /OUTPUT 4 "o_rd_WB";
    .port_info 13 /OUTPUT 1 "o_reg_write_WB";
    .port_info 14 /OUTPUT 2 "o_result_src_WB";
P_0x5dd7ed0905d0 .param/l "DATA_WIDTH" 0 13 21, +C4<00000000000000000000000000100000>;
P_0x5dd7ed090610 .param/l "REG_WIDTH" 0 13 22, +C4<00000000000000000000000000000100>;
v0x5dd7ecf6f230_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ecf68bf0_0 .net "i_alu_result_M", 31 0, v0x5dd7ecec8970_0;  alias, 1 drivers
v0x5dd7ecf71410_0 .net "i_pc_plus4_M", 31 0, v0x5dd7eceed440_0;  alias, 1 drivers
v0x5dd7ecf714e0_0 .net "i_pc_target_M", 31 0, v0x5dd7eceed520_0;  alias, 1 drivers
v0x5dd7ecf715b0_0 .net "i_rd_M", 3 0, v0x5dd7eceed600_0;  alias, 1 drivers
v0x5dd7ecf716f0_0 .net "i_read_data_M", 31 0, L_0x5dd7ed178370;  alias, 1 drivers
v0x5dd7ecf717b0_0 .net "i_reg_write_M", 0 0, v0x5dd7eceed6e0_0;  alias, 1 drivers
v0x5dd7ecf9ba90_0 .net "i_result_src_M", 1 0, v0x5dd7eceed7a0_0;  alias, 1 drivers
v0x5dd7ecf9bb50_0 .var "o_alu_result_WB", 31 0;
v0x5dd7ecf9bc10_0 .var "o_pc_plus4_WB", 31 0;
v0x5dd7ecf9bcf0_0 .var "o_pc_target_WB", 31 0;
v0x5dd7ecf9bdd0_0 .var "o_rd_WB", 3 0;
v0x5dd7ecf9be90_0 .var "o_read_data_WB", 31 0;
v0x5dd7ecf74db0_0 .var "o_reg_write_WB", 0 0;
v0x5dd7ecf74e50_0 .var "o_result_src_WB", 1 0;
S_0x5dd7ecf7ed00 .scope module, "U_STAGE_DECODE" "stage_decode" 8 167, 14 24 0, S_0x5dd7ed069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 1 "i_write_en_WB";
    .port_info 6 /INPUT 3 "i_imm_src_ID";
    .port_info 7 /OUTPUT 5 "o_op";
    .port_info 8 /OUTPUT 3 "o_funct3";
    .port_info 9 /OUTPUT 1 "o_funct_7_5";
    .port_info 10 /OUTPUT 4 "o_rd_ID";
    .port_info 11 /OUTPUT 32 "o_rs1_ID";
    .port_info 12 /OUTPUT 32 "o_rs2_ID";
    .port_info 13 /OUTPUT 4 "o_rs1Addr_ID";
    .port_info 14 /OUTPUT 4 "o_rs2Addr_ID";
    .port_info 15 /OUTPUT 32 "o_imm_ex_ID";
v0x5dd7ed110330_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed1103f0_0 .net "i_data_WB", 31 0, v0x5dd7ed139aa0_0;  alias, 1 drivers
v0x5dd7ed1104b0_0 .net "i_imm_src_ID", 2 0, L_0x5dd7ed154910;  alias, 1 drivers
v0x5dd7ed110580_0 .net "i_instr_ID", 31 0, v0x5dd7ecf688a0_0;  alias, 1 drivers
v0x5dd7ed110620_0 .net "i_rd_WB", 3 0, v0x5dd7ecf9bdd0_0;  alias, 1 drivers
v0x5dd7ed110730_0 .net "i_rst_ID", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed1107d0_0 .net "i_write_en_WB", 0 0, v0x5dd7ecf74db0_0;  alias, 1 drivers
v0x5dd7ed110870_0 .net "o_funct3", 2 0, L_0x5dd7ed15d690;  alias, 1 drivers
v0x5dd7ed110910_0 .net "o_funct_7_5", 0 0, L_0x5dd7ed15d730;  alias, 1 drivers
v0x5dd7ed110a40_0 .net "o_imm_ex_ID", 31 0, v0x5dd7ecf867f0_0;  alias, 1 drivers
v0x5dd7ed110b00_0 .net "o_op", 4 0, L_0x5dd7ed15d5f0;  alias, 1 drivers
v0x5dd7ed110c10_0 .net "o_rd_ID", 3 0, L_0x5dd7ed15d7d0;  alias, 1 drivers
v0x5dd7ed110cd0_0 .net "o_rs1Addr_ID", 3 0, L_0x5dd7ed15d870;  alias, 1 drivers
v0x5dd7ed110dc0_0 .net "o_rs1_ID", 31 0, v0x5dd7ed110030_0;  alias, 1 drivers
v0x5dd7ed110ed0_0 .net "o_rs2Addr_ID", 3 0, L_0x5dd7ed15d950;  alias, 1 drivers
v0x5dd7ed110fe0_0 .net "o_rs2_ID", 31 0, v0x5dd7ed1100f0_0;  alias, 1 drivers
L_0x5dd7ed15d550 .part v0x5dd7ecf688a0_0, 7, 25;
L_0x5dd7ed15d5f0 .part v0x5dd7ecf688a0_0, 2, 5;
L_0x5dd7ed15d690 .part v0x5dd7ecf688a0_0, 12, 3;
L_0x5dd7ed15d730 .part v0x5dd7ecf688a0_0, 30, 1;
L_0x5dd7ed15d7d0 .part v0x5dd7ecf688a0_0, 7, 4;
L_0x5dd7ed15d870 .part v0x5dd7ecf688a0_0, 15, 4;
L_0x5dd7ed15d950 .part v0x5dd7ecf688a0_0, 20, 4;
S_0x5dd7ecf7f020 .scope module, "U_EXTEND_UNIT" "extend_unit" 14 76, 15 24 0, S_0x5dd7ecf7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "i_imm_ID";
    .port_info 1 /INPUT 3 "i_imm_src_ID";
    .port_info 2 /OUTPUT 32 "o_imm_ex_ID";
v0x5dd7ecf865e0_0 .net "i_imm_ID", 24 0, L_0x5dd7ed15d550;  1 drivers
v0x5dd7ecf866e0_0 .net "i_imm_src_ID", 2 0, L_0x5dd7ed154910;  alias, 1 drivers
v0x5dd7ecf867f0_0 .var "o_imm_ex_ID", 31 0;
E_0x5dd7ed10d330 .event edge, v0x5dd7ecf865e0_0, v0x5dd7ed0ad290_0;
S_0x5dd7ece8acf0 .scope module, "U_REGISTER_FILE" "register_file" 14 86, 16 21 0, S_0x5dd7ecf7ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 1 "i_write_en_WB";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 32 "i_instr_ID";
    .port_info 6 /OUTPUT 32 "o_rs1_ID";
    .port_info 7 /OUTPUT 32 "o_rs2_ID";
P_0x5dd7ece8aed0 .param/l "DATA_WIDTH" 0 16 22, +C4<00000000000000000000000000100000>;
P_0x5dd7ece8af10 .param/l "INDEX_WIDTH" 0 16 24, +C4<00000000000000000000000000000100>;
P_0x5dd7ece8af50 .param/l "NUM_REGS" 0 16 23, +C4<00000000000000000000000000010000>;
v0x5dd7ed10faf0_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed10fbb0_0 .net "i_data_WB", 31 0, v0x5dd7ed139aa0_0;  alias, 1 drivers
v0x5dd7ed10fc90_0 .net "i_instr_ID", 31 0, v0x5dd7ecf688a0_0;  alias, 1 drivers
v0x5dd7ed10fd90_0 .net "i_rd_WB", 3 0, v0x5dd7ecf9bdd0_0;  alias, 1 drivers
v0x5dd7ed10fe30_0 .net "i_rst_ID", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed10ff40_0 .net "i_write_en_WB", 0 0, v0x5dd7ecf74db0_0;  alias, 1 drivers
v0x5dd7ed110030_0 .var "o_rs1_ID", 31 0;
v0x5dd7ed1100f0_0 .var "o_rs2_ID", 31 0;
v0x5dd7ed110190 .array "registers", 0 15, 31 0;
E_0x5dd7ed10d370 .event negedge, v0x5dd7ed08a8c0_0;
S_0x5dd7ed10f8c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 16 61, 16 61 0, S_0x5dd7ece8acf0;
 .timescale 0 0;
v0x5dd7ed10fa50_0 .var/i "i", 31 0;
S_0x5dd7ed111380 .scope module, "U_STAGE_EXECUTE" "stage_execute" 8 223, 17 21 0, S_0x5dd7ed069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rd1_EX";
    .port_info 1 /INPUT 32 "i_rd2_EX";
    .port_info 2 /INPUT 32 "i_pc_EX";
    .port_info 3 /INPUT 32 "i_imm_ext_EX";
    .port_info 4 /INPUT 1 "i_alu_src_EX";
    .port_info 5 /INPUT 32 "i_result_WB";
    .port_info 6 /INPUT 32 "i_alu_result_M";
    .port_info 7 /INPUT 2 "i_forward_rs1_EX";
    .port_info 8 /INPUT 2 "i_forward_rs2_EX";
    .port_info 9 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 10 /OUTPUT 1 "o_equal_EX";
    .port_info 11 /OUTPUT 32 "o_alu_result_EX";
    .port_info 12 /OUTPUT 32 "o_write_data_EX";
    .port_info 13 /OUTPUT 32 "o_pc_target_EX";
P_0x5dd7ed0b5dd0 .param/l "DATA_WIDTH" 0 17 21, +C4<00000000000000000000000000100000>;
P_0x5dd7ed0b5e10 .param/l "REG_WIDTH" 0 17 22, +C4<00000000000000000000000000000100>;
v0x5dd7ed136cb0_0 .net "i_alu_ctrl_EX", 4 0, v0x5dd7ecf3d1a0_0;  alias, 1 drivers
v0x5dd7ed136dc0_0 .net "i_alu_result_M", 31 0, v0x5dd7ecec8970_0;  alias, 1 drivers
v0x5dd7ed136e80_0 .net "i_alu_src_EX", 0 0, v0x5dd7ecf42520_0;  alias, 1 drivers
v0x5dd7ed136f20_0 .net "i_forward_rs1_EX", 1 0, v0x5dd7ecf1a2f0_0;  alias, 1 drivers
v0x5dd7ed137010_0 .net "i_forward_rs2_EX", 1 0, v0x5dd7ecf27300_0;  alias, 1 drivers
v0x5dd7ed137170_0 .net "i_imm_ext_EX", 31 0, v0x5dd7ecf42680_0;  alias, 1 drivers
v0x5dd7ed137230_0 .net "i_pc_EX", 31 0, v0x5dd7ecf42880_0;  alias, 1 drivers
v0x5dd7ed137340_0 .net "i_rd1_EX", 31 0, v0x5dd7ecf4b6e0_0;  alias, 1 drivers
v0x5dd7ed137450_0 .net "i_rd2_EX", 31 0, v0x5dd7ecf59c80_0;  alias, 1 drivers
v0x5dd7ed1375a0_0 .net "i_result_WB", 31 0, v0x5dd7ed139aa0_0;  alias, 1 drivers
v0x5dd7ed1376f0_0 .net "o_alu_result_EX", 31 0, v0x5dd7ed135270_0;  alias, 1 drivers
v0x5dd7ed1377b0_0 .net "o_equal_EX", 0 0, v0x5dd7ed135330_0;  alias, 1 drivers
v0x5dd7ed1378a0_0 .net "o_pc_target_EX", 31 0, L_0x5dd7ed15d9f0;  alias, 1 drivers
v0x5dd7ed1379b0_0 .net "o_write_data_EX", 31 0, v0x5dd7ed112010_0;  alias, 1 drivers
v0x5dd7ed137a70_0 .net "srcA_EX", 31 0, v0x5dd7ed136480_0;  1 drivers
v0x5dd7ed137b30_0 .net "srcB_EX", 31 0, L_0x5dd7ed174a50;  1 drivers
S_0x5dd7ed1117f0 .scope module, "U2_MUX_4X1" "mux_4x1" 17 96, 18 20 0, S_0x5dd7ed111380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x5dd7ed111b60_0 .net "i_a", 31 0, v0x5dd7ecf59c80_0;  alias, 1 drivers
v0x5dd7ed111c40_0 .net "i_b", 31 0, v0x5dd7ed139aa0_0;  alias, 1 drivers
v0x5dd7ed111d30_0 .net "i_c", 31 0, v0x5dd7ecec8970_0;  alias, 1 drivers
o0x7876d98ed958 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5dd7ed111e20_0 .net "i_d", 31 0, o0x7876d98ed958;  0 drivers
v0x5dd7ed111f00_0 .net "i_sel", 1 0, v0x5dd7ecf27300_0;  alias, 1 drivers
v0x5dd7ed112010_0 .var "o_mux", 31 0;
E_0x5dd7ed111ad0/0 .event edge, v0x5dd7ecf27300_0, v0x5dd7ecf59c80_0, v0x5dd7ed10fbb0_0, v0x5dd7ecec8970_0;
E_0x5dd7ed111ad0/1 .event edge, v0x5dd7ed111e20_0;
E_0x5dd7ed111ad0 .event/or E_0x5dd7ed111ad0/0, E_0x5dd7ed111ad0/1;
S_0x5dd7ed112190 .scope module, "U_ALU" "alu" 17 80, 19 20 0, S_0x5dd7ed111380;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 1 /INPUT 32 "i_rd1_EX";
    .port_info 2 /INPUT 32 "i_rd2_EX";
    .port_info 3 /OUTPUT 32 "o_alu_result_EX";
    .port_info 4 /OUTPUT 1 "o_equal_EX";
P_0x5dd7ed112390 .param/l "ADD" 1 19 44, C4<00011>;
P_0x5dd7ed1123d0 .param/l "AND" 1 19 41, C4<00000>;
P_0x5dd7ed112410 .param/l "AUIPC" 1 19 58, C4<10001>;
P_0x5dd7ed112450 .param/l "BEQ" 1 19 51, C4<01010>;
P_0x5dd7ed112490 .param/l "BGE" 1 19 55, C4<01110>;
P_0x5dd7ed1124d0 .param/l "BGEU" 1 19 56, C4<01111>;
P_0x5dd7ed112510 .param/l "BLT" 1 19 53, C4<01100>;
P_0x5dd7ed112550 .param/l "BLTU" 1 19 54, C4<01101>;
P_0x5dd7ed112590 .param/l "BNE" 1 19 52, C4<01011>;
P_0x5dd7ed1125d0 .param/l "EBREAK" 1 19 61, C4<10100>;
P_0x5dd7ed112610 .param/l "ECALL" 1 19 60, C4<10011>;
P_0x5dd7ed112650 .param/l "FENCE" 1 19 59, C4<10010>;
P_0x5dd7ed112690 .param/l "LUI" 1 19 57, C4<10000>;
P_0x5dd7ed1126d0 .param/l "OR" 1 19 42, C4<00001>;
P_0x5dd7ed112710 .param/l "SLL" 1 19 46, C4<00101>;
P_0x5dd7ed112750 .param/l "SLT" 1 19 48, C4<00111>;
P_0x5dd7ed112790 .param/l "SLTU" 1 19 49, C4<01000>;
P_0x5dd7ed1127d0 .param/l "SRA" 1 19 50, C4<01001>;
P_0x5dd7ed112810 .param/l "SRL" 1 19 47, C4<00110>;
P_0x5dd7ed112850 .param/l "SUB" 1 19 45, C4<00100>;
P_0x5dd7ed112890 .param/l "WIDTH" 0 19 21, +C4<00000000000000000000000000100000>;
P_0x5dd7ed1128d0 .param/l "XOR" 1 19 43, C4<00010>;
L_0x5dd7ed15da90 .functor NOT 32, L_0x5dd7ed174a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dd7ed134d30_0 .net "adder_result", 31 0, L_0x5dd7ed174940;  1 drivers
v0x5dd7ed134e10_0 .var "cin", 0 0;
v0x5dd7ed134f00_0 .net "i_alu_ctrl_EX", 4 0, v0x5dd7ecf3d1a0_0;  alias, 1 drivers
v0x5dd7ed134fd0_0 .net "i_rd1_EX", 31 0, v0x5dd7ed136480_0;  alias, 1 drivers
v0x5dd7ed1350a0_0 .net "i_rd2_EX", 31 0, L_0x5dd7ed174a50;  alias, 1 drivers
v0x5dd7ed135190_0 .net "not_i_rd2_EX", 31 0, L_0x5dd7ed15da90;  1 drivers
v0x5dd7ed135270_0 .var "o_alu_result_EX", 31 0;
v0x5dd7ed135330_0 .var "o_equal_EX", 0 0;
v0x5dd7ed135400_0 .var "rd2_operand", 31 0;
E_0x5dd7ed1119f0/0 .event edge, v0x5dd7ecf3d1a0_0, v0x5dd7ed134770_0, v0x5dd7ed1350a0_0, v0x5dd7ed134ba0_0;
E_0x5dd7ed1119f0/1 .event edge, v0x5dd7ed135190_0;
E_0x5dd7ed1119f0 .event/or E_0x5dd7ed1119f0/0, E_0x5dd7ed1119f0/1;
S_0x5dd7ed113350 .scope module, "U_ADDER" "adder" 19 80, 20 20 0, S_0x5dd7ed112190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "sum";
P_0x5dd7ed113550 .param/l "WIDTH" 0 20 21, +C4<00000000000000000000000000100000>;
L_0x5dd7ed174940 .functor BUFZ 32, L_0x5dd7ed173580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7876d98f32c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5dd7ed134670_0 name=_ivl_226
v0x5dd7ed134770_0 .net "a", 31 0, v0x5dd7ed136480_0;  alias, 1 drivers
v0x5dd7ed134850_0 .net "b", 31 0, v0x5dd7ed135400_0;  1 drivers
v0x5dd7ed134910_0 .net "carry", 31 0, L_0x5dd7ed1898b0;  1 drivers
v0x5dd7ed1349f0_0 .net "cin", 0 0, v0x5dd7ed134e10_0;  1 drivers
v0x5dd7ed134ae0_0 .net "internal_sum", 31 0, L_0x5dd7ed173580;  1 drivers
v0x5dd7ed134ba0_0 .net "sum", 31 0, L_0x5dd7ed174940;  alias, 1 drivers
L_0x5dd7ed15df30 .part v0x5dd7ed136480_0, 0, 1;
L_0x5dd7ed15e0f0 .part v0x5dd7ed135400_0, 0, 1;
L_0x5dd7ed15e750 .part v0x5dd7ed136480_0, 1, 1;
L_0x5dd7ed15e880 .part v0x5dd7ed135400_0, 1, 1;
L_0x5dd7ed15e9b0 .part L_0x5dd7ed1898b0, 0, 1;
L_0x5dd7ed15efc0 .part v0x5dd7ed136480_0, 2, 1;
L_0x5dd7ed15f130 .part v0x5dd7ed135400_0, 2, 1;
L_0x5dd7ed15f2f0 .part L_0x5dd7ed1898b0, 1, 1;
L_0x5dd7ed15f910 .part v0x5dd7ed136480_0, 3, 1;
L_0x5dd7ed15fa40 .part v0x5dd7ed135400_0, 3, 1;
L_0x5dd7ed15fbd0 .part L_0x5dd7ed1898b0, 2, 1;
L_0x5dd7ed160190 .part v0x5dd7ed136480_0, 4, 1;
L_0x5dd7ed160330 .part v0x5dd7ed135400_0, 4, 1;
L_0x5dd7ed1603d0 .part L_0x5dd7ed1898b0, 3, 1;
L_0x5dd7ed160a30 .part v0x5dd7ed136480_0, 5, 1;
L_0x5dd7ed160b60 .part v0x5dd7ed135400_0, 5, 1;
L_0x5dd7ed160d20 .part L_0x5dd7ed1898b0, 4, 1;
L_0x5dd7ed161330 .part v0x5dd7ed136480_0, 6, 1;
L_0x5dd7ed161500 .part v0x5dd7ed135400_0, 6, 1;
L_0x5dd7ed1615a0 .part L_0x5dd7ed1898b0, 5, 1;
L_0x5dd7ed161460 .part v0x5dd7ed136480_0, 7, 1;
L_0x5dd7ed161c60 .part v0x5dd7ed135400_0, 7, 1;
L_0x5dd7ed161e50 .part L_0x5dd7ed1898b0, 6, 1;
L_0x5dd7ed162460 .part v0x5dd7ed136480_0, 8, 1;
L_0x5dd7ed162660 .part v0x5dd7ed135400_0, 8, 1;
L_0x5dd7ed162790 .part L_0x5dd7ed1898b0, 7, 1;
L_0x5dd7ed162f90 .part v0x5dd7ed136480_0, 9, 1;
L_0x5dd7ed163030 .part v0x5dd7ed135400_0, 9, 1;
L_0x5dd7ed163250 .part L_0x5dd7ed1898b0, 8, 1;
L_0x5dd7ed163860 .part v0x5dd7ed136480_0, 10, 1;
L_0x5dd7ed163a90 .part v0x5dd7ed135400_0, 10, 1;
L_0x5dd7ed163bc0 .part L_0x5dd7ed1898b0, 9, 1;
L_0x5dd7ed1642e0 .part v0x5dd7ed136480_0, 11, 1;
L_0x5dd7ed164410 .part v0x5dd7ed135400_0, 11, 1;
L_0x5dd7ed164660 .part L_0x5dd7ed1898b0, 10, 1;
L_0x5dd7ed164c70 .part v0x5dd7ed136480_0, 12, 1;
L_0x5dd7ed164540 .part v0x5dd7ed135400_0, 12, 1;
L_0x5dd7ed165170 .part L_0x5dd7ed1898b0, 11, 1;
L_0x5dd7ed165880 .part v0x5dd7ed136480_0, 13, 1;
L_0x5dd7ed1659b0 .part v0x5dd7ed135400_0, 13, 1;
L_0x5dd7ed165c30 .part L_0x5dd7ed1898b0, 12, 1;
L_0x5dd7ed1662a0 .part v0x5dd7ed136480_0, 14, 1;
L_0x5dd7ed166530 .part v0x5dd7ed135400_0, 14, 1;
L_0x5dd7ed166870 .part L_0x5dd7ed1898b0, 13, 1;
L_0x5dd7ed167050 .part v0x5dd7ed136480_0, 15, 1;
L_0x5dd7ed167180 .part v0x5dd7ed135400_0, 15, 1;
L_0x5dd7ed167430 .part L_0x5dd7ed1898b0, 14, 1;
L_0x5dd7ed167aa0 .part v0x5dd7ed136480_0, 16, 1;
L_0x5dd7ed167d60 .part v0x5dd7ed135400_0, 16, 1;
L_0x5dd7ed167e90 .part L_0x5dd7ed1898b0, 15, 1;
L_0x5dd7ed1688b0 .part v0x5dd7ed136480_0, 17, 1;
L_0x5dd7ed1689e0 .part v0x5dd7ed135400_0, 17, 1;
L_0x5dd7ed168cc0 .part L_0x5dd7ed1898b0, 16, 1;
L_0x5dd7ed169330 .part v0x5dd7ed136480_0, 18, 1;
L_0x5dd7ed169620 .part v0x5dd7ed135400_0, 18, 1;
L_0x5dd7ed169750 .part L_0x5dd7ed1898b0, 17, 1;
L_0x5dd7ed169f90 .part v0x5dd7ed136480_0, 19, 1;
L_0x5dd7ed16a0c0 .part v0x5dd7ed135400_0, 19, 1;
L_0x5dd7ed16a3d0 .part L_0x5dd7ed1898b0, 18, 1;
L_0x5dd7ed16aa40 .part v0x5dd7ed136480_0, 20, 1;
L_0x5dd7ed16ad60 .part v0x5dd7ed135400_0, 20, 1;
L_0x5dd7ed16ae90 .part L_0x5dd7ed1898b0, 19, 1;
L_0x5dd7ed16b700 .part v0x5dd7ed136480_0, 21, 1;
L_0x5dd7ed16b830 .part v0x5dd7ed135400_0, 21, 1;
L_0x5dd7ed16bb70 .part L_0x5dd7ed1898b0, 20, 1;
L_0x5dd7ed16c1e0 .part v0x5dd7ed136480_0, 22, 1;
L_0x5dd7ed16c530 .part v0x5dd7ed135400_0, 22, 1;
L_0x5dd7ed16c660 .part L_0x5dd7ed1898b0, 21, 1;
L_0x5dd7ed16cf00 .part v0x5dd7ed136480_0, 23, 1;
L_0x5dd7ed16d030 .part v0x5dd7ed135400_0, 23, 1;
L_0x5dd7ed16d3a0 .part L_0x5dd7ed1898b0, 22, 1;
L_0x5dd7ed16da10 .part v0x5dd7ed136480_0, 24, 1;
L_0x5dd7ed16dd90 .part v0x5dd7ed135400_0, 24, 1;
L_0x5dd7ed16dec0 .part L_0x5dd7ed1898b0, 23, 1;
L_0x5dd7ed16e790 .part v0x5dd7ed136480_0, 25, 1;
L_0x5dd7ed16e8c0 .part v0x5dd7ed135400_0, 25, 1;
L_0x5dd7ed16ec60 .part L_0x5dd7ed1898b0, 24, 1;
L_0x5dd7ed16f2d0 .part v0x5dd7ed136480_0, 26, 1;
L_0x5dd7ed16f680 .part v0x5dd7ed135400_0, 26, 1;
L_0x5dd7ed16f7b0 .part L_0x5dd7ed1898b0, 25, 1;
L_0x5dd7ed1700b0 .part v0x5dd7ed136480_0, 27, 1;
L_0x5dd7ed1701e0 .part v0x5dd7ed135400_0, 27, 1;
L_0x5dd7ed1705b0 .part L_0x5dd7ed1898b0, 26, 1;
L_0x5dd7ed170c20 .part v0x5dd7ed136480_0, 28, 1;
L_0x5dd7ed171410 .part v0x5dd7ed135400_0, 28, 1;
L_0x5dd7ed171540 .part L_0x5dd7ed1898b0, 27, 1;
L_0x5dd7ed171cc0 .part v0x5dd7ed136480_0, 29, 1;
L_0x5dd7ed171df0 .part v0x5dd7ed135400_0, 29, 1;
L_0x5dd7ed1721f0 .part L_0x5dd7ed1898b0, 28, 1;
L_0x5dd7ed172810 .part v0x5dd7ed136480_0, 30, 1;
L_0x5dd7ed172c20 .part v0x5dd7ed135400_0, 30, 1;
L_0x5dd7ed173160 .part L_0x5dd7ed1898b0, 29, 1;
LS_0x5dd7ed173580_0_0 .concat8 [ 1 1 1 1], L_0x5dd7ed15db70, L_0x5dd7ed15e290, L_0x5dd7ed15eb50, L_0x5dd7ed15f4e0;
LS_0x5dd7ed173580_0_4 .concat8 [ 1 1 1 1], L_0x5dd7ed15fd70, L_0x5dd7ed160610, L_0x5dd7ed160ec0, L_0x5dd7ed161760;
LS_0x5dd7ed173580_0_8 .concat8 [ 1 1 1 1], L_0x5dd7ed161ff0, L_0x5dd7ed162b20, L_0x5dd7ed1633f0, L_0x5dd7ed163e70;
LS_0x5dd7ed173580_0_12 .concat8 [ 1 1 1 1], L_0x5dd7ed164800, L_0x5dd7ed1653e0, L_0x5dd7ed165dd0, L_0x5dd7ed166b80;
LS_0x5dd7ed173580_0_16 .concat8 [ 1 1 1 1], L_0x5dd7ed1675d0, L_0x5dd7ed1683e0, L_0x5dd7ed168e60, L_0x5dd7ed169ac0;
LS_0x5dd7ed173580_0_20 .concat8 [ 1 1 1 1], L_0x5dd7ed16a570, L_0x5dd7ed16b230, L_0x5dd7ed16bd10, L_0x5dd7ed16ca30;
LS_0x5dd7ed173580_0_24 .concat8 [ 1 1 1 1], L_0x5dd7ed16d540, L_0x5dd7ed16e2c0, L_0x5dd7ed16ee00, L_0x5dd7ed16fbe0;
LS_0x5dd7ed173580_0_28 .concat8 [ 1 1 1 1], L_0x5dd7ed170750, L_0x5dd7ed171930, L_0x5dd7ed172390, L_0x5dd7ed1747e0;
LS_0x5dd7ed173580_1_0 .concat8 [ 4 4 4 4], LS_0x5dd7ed173580_0_0, LS_0x5dd7ed173580_0_4, LS_0x5dd7ed173580_0_8, LS_0x5dd7ed173580_0_12;
LS_0x5dd7ed173580_1_4 .concat8 [ 4 4 4 4], LS_0x5dd7ed173580_0_16, LS_0x5dd7ed173580_0_20, LS_0x5dd7ed173580_0_24, LS_0x5dd7ed173580_0_28;
L_0x5dd7ed173580 .concat8 [ 16 16 0 0], LS_0x5dd7ed173580_1_0, LS_0x5dd7ed173580_1_4;
L_0x5dd7ed173ee0 .part v0x5dd7ed136480_0, 31, 1;
L_0x5dd7ed174280 .part v0x5dd7ed135400_0, 31, 1;
L_0x5dd7ed174430 .part L_0x5dd7ed1898b0, 30, 1;
LS_0x5dd7ed1898b0_0_0 .concat [ 1 1 1 1], L_0x5dd7ed15de70, L_0x5dd7ed15e640, L_0x5dd7ed15eeb0, L_0x5dd7ed15f800;
LS_0x5dd7ed1898b0_0_4 .concat [ 1 1 1 1], L_0x5dd7ed160080, L_0x5dd7ed160920, L_0x5dd7ed161220, L_0x5dd7ed161ac0;
LS_0x5dd7ed1898b0_0_8 .concat [ 1 1 1 1], L_0x5dd7ed162350, L_0x5dd7ed162e80, L_0x5dd7ed163750, L_0x5dd7ed1641d0;
LS_0x5dd7ed1898b0_0_12 .concat [ 1 1 1 1], L_0x5dd7ed164b60, L_0x5dd7ed165770, L_0x5dd7ed166190, L_0x5dd7ed166f40;
LS_0x5dd7ed1898b0_0_16 .concat [ 1 1 1 1], L_0x5dd7ed167990, L_0x5dd7ed1687a0, L_0x5dd7ed169220, L_0x5dd7ed169e80;
LS_0x5dd7ed1898b0_0_20 .concat [ 1 1 1 1], L_0x5dd7ed16a930, L_0x5dd7ed16b5f0, L_0x5dd7ed16c0d0, L_0x5dd7ed16cdf0;
LS_0x5dd7ed1898b0_0_24 .concat [ 1 1 1 1], L_0x5dd7ed16d900, L_0x5dd7ed16e680, L_0x5dd7ed16f1c0, L_0x5dd7ed16ffa0;
LS_0x5dd7ed1898b0_0_28 .concat [ 1 1 1 1], L_0x5dd7ed170b10, L_0x5dd7ed171bb0, L_0x5dd7ed172700, o0x7876d98f32c8;
LS_0x5dd7ed1898b0_1_0 .concat [ 4 4 4 4], LS_0x5dd7ed1898b0_0_0, LS_0x5dd7ed1898b0_0_4, LS_0x5dd7ed1898b0_0_8, LS_0x5dd7ed1898b0_0_12;
LS_0x5dd7ed1898b0_1_4 .concat [ 4 4 4 4], LS_0x5dd7ed1898b0_0_16, LS_0x5dd7ed1898b0_0_20, LS_0x5dd7ed1898b0_0_24, LS_0x5dd7ed1898b0_0_28;
L_0x5dd7ed1898b0 .concat [ 16 16 0 0], LS_0x5dd7ed1898b0_1_0, LS_0x5dd7ed1898b0_1_4;
S_0x5dd7ed113620 .scope generate, "genblk1[0]" "genblk1[0]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed113840 .param/l "i" 0 20 34, +C4<00>;
S_0x5dd7ed113920 .scope generate, "genblk2" "genblk2" 20 35, 20 35 0, S_0x5dd7ed113620;
 .timescale 0 0;
S_0x5dd7ed113b00 .scope module, "FA0" "full_adder" 20 36, 21 20 0, S_0x5dd7ed113920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed15db00 .functor XOR 1, L_0x5dd7ed15df30, L_0x5dd7ed15e0f0, C4<0>, C4<0>;
L_0x5dd7ed15db70 .functor XOR 1, L_0x5dd7ed15db00, v0x5dd7ed134e10_0, C4<0>, C4<0>;
L_0x5dd7ed15dbe0 .functor AND 1, L_0x5dd7ed15df30, L_0x5dd7ed15e0f0, C4<1>, C4<1>;
L_0x5dd7ed15dc50 .functor AND 1, L_0x5dd7ed15e0f0, v0x5dd7ed134e10_0, C4<1>, C4<1>;
L_0x5dd7ed15dd50 .functor OR 1, L_0x5dd7ed15dbe0, L_0x5dd7ed15dc50, C4<0>, C4<0>;
L_0x5dd7ed15ddc0 .functor AND 1, L_0x5dd7ed15df30, v0x5dd7ed134e10_0, C4<1>, C4<1>;
L_0x5dd7ed15de70 .functor OR 1, L_0x5dd7ed15dd50, L_0x5dd7ed15ddc0, C4<0>, C4<0>;
v0x5dd7ed113db0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed15db00;  1 drivers
v0x5dd7ed113eb0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed15ddc0;  1 drivers
v0x5dd7ed113f90_0 .net *"_ivl_4", 0 0, L_0x5dd7ed15dbe0;  1 drivers
v0x5dd7ed114080_0 .net *"_ivl_6", 0 0, L_0x5dd7ed15dc50;  1 drivers
v0x5dd7ed114160_0 .net *"_ivl_8", 0 0, L_0x5dd7ed15dd50;  1 drivers
v0x5dd7ed114290_0 .net "a", 0 0, L_0x5dd7ed15df30;  1 drivers
v0x5dd7ed114350_0 .net "b", 0 0, L_0x5dd7ed15e0f0;  1 drivers
v0x5dd7ed114410_0 .net "cin", 0 0, v0x5dd7ed134e10_0;  alias, 1 drivers
v0x5dd7ed1144d0_0 .net "cout", 0 0, L_0x5dd7ed15de70;  1 drivers
v0x5dd7ed114590_0 .net "sum", 0 0, L_0x5dd7ed15db70;  1 drivers
S_0x5dd7ed1146f0 .scope generate, "genblk1[1]" "genblk1[1]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed1148c0 .param/l "i" 0 20 34, +C4<01>;
S_0x5dd7ed114980 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed1146f0;
 .timescale 0 0;
S_0x5dd7ed114b60 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed114980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed15e220 .functor XOR 1, L_0x5dd7ed15e750, L_0x5dd7ed15e880, C4<0>, C4<0>;
L_0x5dd7ed15e290 .functor XOR 1, L_0x5dd7ed15e220, L_0x5dd7ed15e9b0, C4<0>, C4<0>;
L_0x5dd7ed15e300 .functor AND 1, L_0x5dd7ed15e750, L_0x5dd7ed15e880, C4<1>, C4<1>;
L_0x5dd7ed15e3c0 .functor AND 1, L_0x5dd7ed15e880, L_0x5dd7ed15e9b0, C4<1>, C4<1>;
L_0x5dd7ed15e480 .functor OR 1, L_0x5dd7ed15e300, L_0x5dd7ed15e3c0, C4<0>, C4<0>;
L_0x5dd7ed15e590 .functor AND 1, L_0x5dd7ed15e750, L_0x5dd7ed15e9b0, C4<1>, C4<1>;
L_0x5dd7ed15e640 .functor OR 1, L_0x5dd7ed15e480, L_0x5dd7ed15e590, C4<0>, C4<0>;
v0x5dd7ed114de0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed15e220;  1 drivers
v0x5dd7ed114ee0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed15e590;  1 drivers
v0x5dd7ed114fc0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed15e300;  1 drivers
v0x5dd7ed1150b0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed15e3c0;  1 drivers
v0x5dd7ed115190_0 .net *"_ivl_8", 0 0, L_0x5dd7ed15e480;  1 drivers
v0x5dd7ed1152c0_0 .net "a", 0 0, L_0x5dd7ed15e750;  1 drivers
v0x5dd7ed115380_0 .net "b", 0 0, L_0x5dd7ed15e880;  1 drivers
v0x5dd7ed115440_0 .net "cin", 0 0, L_0x5dd7ed15e9b0;  1 drivers
v0x5dd7ed115500_0 .net "cout", 0 0, L_0x5dd7ed15e640;  1 drivers
v0x5dd7ed115650_0 .net "sum", 0 0, L_0x5dd7ed15e290;  1 drivers
S_0x5dd7ed1157b0 .scope generate, "genblk1[2]" "genblk1[2]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed115960 .param/l "i" 0 20 34, +C4<010>;
S_0x5dd7ed115a20 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed1157b0;
 .timescale 0 0;
S_0x5dd7ed115c00 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed115a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed15eae0 .functor XOR 1, L_0x5dd7ed15efc0, L_0x5dd7ed15f130, C4<0>, C4<0>;
L_0x5dd7ed15eb50 .functor XOR 1, L_0x5dd7ed15eae0, L_0x5dd7ed15f2f0, C4<0>, C4<0>;
L_0x5dd7ed15ebc0 .functor AND 1, L_0x5dd7ed15efc0, L_0x5dd7ed15f130, C4<1>, C4<1>;
L_0x5dd7ed15ec30 .functor AND 1, L_0x5dd7ed15f130, L_0x5dd7ed15f2f0, C4<1>, C4<1>;
L_0x5dd7ed15ecf0 .functor OR 1, L_0x5dd7ed15ebc0, L_0x5dd7ed15ec30, C4<0>, C4<0>;
L_0x5dd7ed15ee00 .functor AND 1, L_0x5dd7ed15efc0, L_0x5dd7ed15f2f0, C4<1>, C4<1>;
L_0x5dd7ed15eeb0 .functor OR 1, L_0x5dd7ed15ecf0, L_0x5dd7ed15ee00, C4<0>, C4<0>;
v0x5dd7ed115eb0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed15eae0;  1 drivers
v0x5dd7ed115fb0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed15ee00;  1 drivers
v0x5dd7ed116090_0 .net *"_ivl_4", 0 0, L_0x5dd7ed15ebc0;  1 drivers
v0x5dd7ed116180_0 .net *"_ivl_6", 0 0, L_0x5dd7ed15ec30;  1 drivers
v0x5dd7ed116260_0 .net *"_ivl_8", 0 0, L_0x5dd7ed15ecf0;  1 drivers
v0x5dd7ed116390_0 .net "a", 0 0, L_0x5dd7ed15efc0;  1 drivers
v0x5dd7ed116450_0 .net "b", 0 0, L_0x5dd7ed15f130;  1 drivers
v0x5dd7ed116510_0 .net "cin", 0 0, L_0x5dd7ed15f2f0;  1 drivers
v0x5dd7ed1165d0_0 .net "cout", 0 0, L_0x5dd7ed15eeb0;  1 drivers
v0x5dd7ed116720_0 .net "sum", 0 0, L_0x5dd7ed15eb50;  1 drivers
S_0x5dd7ed116880 .scope generate, "genblk1[3]" "genblk1[3]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed116a30 .param/l "i" 0 20 34, +C4<011>;
S_0x5dd7ed116b10 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed116880;
 .timescale 0 0;
S_0x5dd7ed116cf0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed116b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed15f470 .functor XOR 1, L_0x5dd7ed15f910, L_0x5dd7ed15fa40, C4<0>, C4<0>;
L_0x5dd7ed15f4e0 .functor XOR 1, L_0x5dd7ed15f470, L_0x5dd7ed15fbd0, C4<0>, C4<0>;
L_0x5dd7ed15f550 .functor AND 1, L_0x5dd7ed15f910, L_0x5dd7ed15fa40, C4<1>, C4<1>;
L_0x5dd7ed15f5c0 .functor AND 1, L_0x5dd7ed15fa40, L_0x5dd7ed15fbd0, C4<1>, C4<1>;
L_0x5dd7ed15f680 .functor OR 1, L_0x5dd7ed15f550, L_0x5dd7ed15f5c0, C4<0>, C4<0>;
L_0x5dd7ed15f790 .functor AND 1, L_0x5dd7ed15f910, L_0x5dd7ed15fbd0, C4<1>, C4<1>;
L_0x5dd7ed15f800 .functor OR 1, L_0x5dd7ed15f680, L_0x5dd7ed15f790, C4<0>, C4<0>;
v0x5dd7ed116f70_0 .net *"_ivl_0", 0 0, L_0x5dd7ed15f470;  1 drivers
v0x5dd7ed117070_0 .net *"_ivl_10", 0 0, L_0x5dd7ed15f790;  1 drivers
v0x5dd7ed117150_0 .net *"_ivl_4", 0 0, L_0x5dd7ed15f550;  1 drivers
v0x5dd7ed117240_0 .net *"_ivl_6", 0 0, L_0x5dd7ed15f5c0;  1 drivers
v0x5dd7ed117320_0 .net *"_ivl_8", 0 0, L_0x5dd7ed15f680;  1 drivers
v0x5dd7ed117450_0 .net "a", 0 0, L_0x5dd7ed15f910;  1 drivers
v0x5dd7ed117510_0 .net "b", 0 0, L_0x5dd7ed15fa40;  1 drivers
v0x5dd7ed1175d0_0 .net "cin", 0 0, L_0x5dd7ed15fbd0;  1 drivers
v0x5dd7ed117690_0 .net "cout", 0 0, L_0x5dd7ed15f800;  1 drivers
v0x5dd7ed1177e0_0 .net "sum", 0 0, L_0x5dd7ed15f4e0;  1 drivers
S_0x5dd7ed117940 .scope generate, "genblk1[4]" "genblk1[4]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed117b40 .param/l "i" 0 20 34, +C4<0100>;
S_0x5dd7ed117c20 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed117940;
 .timescale 0 0;
S_0x5dd7ed117e00 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed117c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed15fd00 .functor XOR 1, L_0x5dd7ed160190, L_0x5dd7ed160330, C4<0>, C4<0>;
L_0x5dd7ed15fd70 .functor XOR 1, L_0x5dd7ed15fd00, L_0x5dd7ed1603d0, C4<0>, C4<0>;
L_0x5dd7ed15fde0 .functor AND 1, L_0x5dd7ed160190, L_0x5dd7ed160330, C4<1>, C4<1>;
L_0x5dd7ed15fe50 .functor AND 1, L_0x5dd7ed160330, L_0x5dd7ed1603d0, C4<1>, C4<1>;
L_0x5dd7ed15fec0 .functor OR 1, L_0x5dd7ed15fde0, L_0x5dd7ed15fe50, C4<0>, C4<0>;
L_0x5dd7ed15ffd0 .functor AND 1, L_0x5dd7ed160190, L_0x5dd7ed1603d0, C4<1>, C4<1>;
L_0x5dd7ed160080 .functor OR 1, L_0x5dd7ed15fec0, L_0x5dd7ed15ffd0, C4<0>, C4<0>;
v0x5dd7ed118080_0 .net *"_ivl_0", 0 0, L_0x5dd7ed15fd00;  1 drivers
v0x5dd7ed118180_0 .net *"_ivl_10", 0 0, L_0x5dd7ed15ffd0;  1 drivers
v0x5dd7ed118260_0 .net *"_ivl_4", 0 0, L_0x5dd7ed15fde0;  1 drivers
v0x5dd7ed118320_0 .net *"_ivl_6", 0 0, L_0x5dd7ed15fe50;  1 drivers
v0x5dd7ed118400_0 .net *"_ivl_8", 0 0, L_0x5dd7ed15fec0;  1 drivers
v0x5dd7ed118530_0 .net "a", 0 0, L_0x5dd7ed160190;  1 drivers
v0x5dd7ed1185f0_0 .net "b", 0 0, L_0x5dd7ed160330;  1 drivers
v0x5dd7ed1186b0_0 .net "cin", 0 0, L_0x5dd7ed1603d0;  1 drivers
v0x5dd7ed118770_0 .net "cout", 0 0, L_0x5dd7ed160080;  1 drivers
v0x5dd7ed1188c0_0 .net "sum", 0 0, L_0x5dd7ed15fd70;  1 drivers
S_0x5dd7ed118a20 .scope generate, "genblk1[5]" "genblk1[5]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed118bd0 .param/l "i" 0 20 34, +C4<0101>;
S_0x5dd7ed118cb0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed118a20;
 .timescale 0 0;
S_0x5dd7ed118e90 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed118cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed1602c0 .functor XOR 1, L_0x5dd7ed160a30, L_0x5dd7ed160b60, C4<0>, C4<0>;
L_0x5dd7ed160610 .functor XOR 1, L_0x5dd7ed1602c0, L_0x5dd7ed160d20, C4<0>, C4<0>;
L_0x5dd7ed160680 .functor AND 1, L_0x5dd7ed160a30, L_0x5dd7ed160b60, C4<1>, C4<1>;
L_0x5dd7ed1606f0 .functor AND 1, L_0x5dd7ed160b60, L_0x5dd7ed160d20, C4<1>, C4<1>;
L_0x5dd7ed160760 .functor OR 1, L_0x5dd7ed160680, L_0x5dd7ed1606f0, C4<0>, C4<0>;
L_0x5dd7ed160870 .functor AND 1, L_0x5dd7ed160a30, L_0x5dd7ed160d20, C4<1>, C4<1>;
L_0x5dd7ed160920 .functor OR 1, L_0x5dd7ed160760, L_0x5dd7ed160870, C4<0>, C4<0>;
v0x5dd7ed119110_0 .net *"_ivl_0", 0 0, L_0x5dd7ed1602c0;  1 drivers
v0x5dd7ed119210_0 .net *"_ivl_10", 0 0, L_0x5dd7ed160870;  1 drivers
v0x5dd7ed1192f0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed160680;  1 drivers
v0x5dd7ed1193e0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed1606f0;  1 drivers
v0x5dd7ed1194c0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed160760;  1 drivers
v0x5dd7ed1195f0_0 .net "a", 0 0, L_0x5dd7ed160a30;  1 drivers
v0x5dd7ed1196b0_0 .net "b", 0 0, L_0x5dd7ed160b60;  1 drivers
v0x5dd7ed119770_0 .net "cin", 0 0, L_0x5dd7ed160d20;  1 drivers
v0x5dd7ed119830_0 .net "cout", 0 0, L_0x5dd7ed160920;  1 drivers
v0x5dd7ed119980_0 .net "sum", 0 0, L_0x5dd7ed160610;  1 drivers
S_0x5dd7ed119ae0 .scope generate, "genblk1[6]" "genblk1[6]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed119c90 .param/l "i" 0 20 34, +C4<0110>;
S_0x5dd7ed119d70 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed119ae0;
 .timescale 0 0;
S_0x5dd7ed119f50 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed119d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed160e50 .functor XOR 1, L_0x5dd7ed161330, L_0x5dd7ed161500, C4<0>, C4<0>;
L_0x5dd7ed160ec0 .functor XOR 1, L_0x5dd7ed160e50, L_0x5dd7ed1615a0, C4<0>, C4<0>;
L_0x5dd7ed160f30 .functor AND 1, L_0x5dd7ed161330, L_0x5dd7ed161500, C4<1>, C4<1>;
L_0x5dd7ed160fa0 .functor AND 1, L_0x5dd7ed161500, L_0x5dd7ed1615a0, C4<1>, C4<1>;
L_0x5dd7ed161060 .functor OR 1, L_0x5dd7ed160f30, L_0x5dd7ed160fa0, C4<0>, C4<0>;
L_0x5dd7ed161170 .functor AND 1, L_0x5dd7ed161330, L_0x5dd7ed1615a0, C4<1>, C4<1>;
L_0x5dd7ed161220 .functor OR 1, L_0x5dd7ed161060, L_0x5dd7ed161170, C4<0>, C4<0>;
v0x5dd7ed11a1d0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed160e50;  1 drivers
v0x5dd7ed11a2d0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed161170;  1 drivers
v0x5dd7ed11a3b0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed160f30;  1 drivers
v0x5dd7ed11a4a0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed160fa0;  1 drivers
v0x5dd7ed11a580_0 .net *"_ivl_8", 0 0, L_0x5dd7ed161060;  1 drivers
v0x5dd7ed11a6b0_0 .net "a", 0 0, L_0x5dd7ed161330;  1 drivers
v0x5dd7ed11a770_0 .net "b", 0 0, L_0x5dd7ed161500;  1 drivers
v0x5dd7ed11a830_0 .net "cin", 0 0, L_0x5dd7ed1615a0;  1 drivers
v0x5dd7ed11a8f0_0 .net "cout", 0 0, L_0x5dd7ed161220;  1 drivers
v0x5dd7ed11aa40_0 .net "sum", 0 0, L_0x5dd7ed160ec0;  1 drivers
S_0x5dd7ed11aba0 .scope generate, "genblk1[7]" "genblk1[7]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed11ad50 .param/l "i" 0 20 34, +C4<0111>;
S_0x5dd7ed11ae30 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed11aba0;
 .timescale 0 0;
S_0x5dd7ed11b010 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed11ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed1616f0 .functor XOR 1, L_0x5dd7ed161460, L_0x5dd7ed161c60, C4<0>, C4<0>;
L_0x5dd7ed161760 .functor XOR 1, L_0x5dd7ed1616f0, L_0x5dd7ed161e50, C4<0>, C4<0>;
L_0x5dd7ed1617d0 .functor AND 1, L_0x5dd7ed161460, L_0x5dd7ed161c60, C4<1>, C4<1>;
L_0x5dd7ed161840 .functor AND 1, L_0x5dd7ed161c60, L_0x5dd7ed161e50, C4<1>, C4<1>;
L_0x5dd7ed161900 .functor OR 1, L_0x5dd7ed1617d0, L_0x5dd7ed161840, C4<0>, C4<0>;
L_0x5dd7ed161a10 .functor AND 1, L_0x5dd7ed161460, L_0x5dd7ed161e50, C4<1>, C4<1>;
L_0x5dd7ed161ac0 .functor OR 1, L_0x5dd7ed161900, L_0x5dd7ed161a10, C4<0>, C4<0>;
v0x5dd7ed11b290_0 .net *"_ivl_0", 0 0, L_0x5dd7ed1616f0;  1 drivers
v0x5dd7ed11b390_0 .net *"_ivl_10", 0 0, L_0x5dd7ed161a10;  1 drivers
v0x5dd7ed11b470_0 .net *"_ivl_4", 0 0, L_0x5dd7ed1617d0;  1 drivers
v0x5dd7ed11b560_0 .net *"_ivl_6", 0 0, L_0x5dd7ed161840;  1 drivers
v0x5dd7ed11b640_0 .net *"_ivl_8", 0 0, L_0x5dd7ed161900;  1 drivers
v0x5dd7ed11b770_0 .net "a", 0 0, L_0x5dd7ed161460;  1 drivers
v0x5dd7ed11b830_0 .net "b", 0 0, L_0x5dd7ed161c60;  1 drivers
v0x5dd7ed11b8f0_0 .net "cin", 0 0, L_0x5dd7ed161e50;  1 drivers
v0x5dd7ed11b9b0_0 .net "cout", 0 0, L_0x5dd7ed161ac0;  1 drivers
v0x5dd7ed11bb00_0 .net "sum", 0 0, L_0x5dd7ed161760;  1 drivers
S_0x5dd7ed11bc60 .scope generate, "genblk1[8]" "genblk1[8]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed117af0 .param/l "i" 0 20 34, +C4<01000>;
S_0x5dd7ed11bf30 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed11bc60;
 .timescale 0 0;
S_0x5dd7ed11c110 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed11bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed161f80 .functor XOR 1, L_0x5dd7ed162460, L_0x5dd7ed162660, C4<0>, C4<0>;
L_0x5dd7ed161ff0 .functor XOR 1, L_0x5dd7ed161f80, L_0x5dd7ed162790, C4<0>, C4<0>;
L_0x5dd7ed162060 .functor AND 1, L_0x5dd7ed162460, L_0x5dd7ed162660, C4<1>, C4<1>;
L_0x5dd7ed1620d0 .functor AND 1, L_0x5dd7ed162660, L_0x5dd7ed162790, C4<1>, C4<1>;
L_0x5dd7ed162190 .functor OR 1, L_0x5dd7ed162060, L_0x5dd7ed1620d0, C4<0>, C4<0>;
L_0x5dd7ed1622a0 .functor AND 1, L_0x5dd7ed162460, L_0x5dd7ed162790, C4<1>, C4<1>;
L_0x5dd7ed162350 .functor OR 1, L_0x5dd7ed162190, L_0x5dd7ed1622a0, C4<0>, C4<0>;
v0x5dd7ed11c390_0 .net *"_ivl_0", 0 0, L_0x5dd7ed161f80;  1 drivers
v0x5dd7ed11c490_0 .net *"_ivl_10", 0 0, L_0x5dd7ed1622a0;  1 drivers
v0x5dd7ed11c570_0 .net *"_ivl_4", 0 0, L_0x5dd7ed162060;  1 drivers
v0x5dd7ed11c660_0 .net *"_ivl_6", 0 0, L_0x5dd7ed1620d0;  1 drivers
v0x5dd7ed11c740_0 .net *"_ivl_8", 0 0, L_0x5dd7ed162190;  1 drivers
v0x5dd7ed11c870_0 .net "a", 0 0, L_0x5dd7ed162460;  1 drivers
v0x5dd7ed11c930_0 .net "b", 0 0, L_0x5dd7ed162660;  1 drivers
v0x5dd7ed11c9f0_0 .net "cin", 0 0, L_0x5dd7ed162790;  1 drivers
v0x5dd7ed11cab0_0 .net "cout", 0 0, L_0x5dd7ed162350;  1 drivers
v0x5dd7ed11cc00_0 .net "sum", 0 0, L_0x5dd7ed161ff0;  1 drivers
S_0x5dd7ed11cd60 .scope generate, "genblk1[9]" "genblk1[9]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed11cf10 .param/l "i" 0 20 34, +C4<01001>;
S_0x5dd7ed11cff0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed11cd60;
 .timescale 0 0;
S_0x5dd7ed11d1d0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed11cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed162ab0 .functor XOR 1, L_0x5dd7ed162f90, L_0x5dd7ed163030, C4<0>, C4<0>;
L_0x5dd7ed162b20 .functor XOR 1, L_0x5dd7ed162ab0, L_0x5dd7ed163250, C4<0>, C4<0>;
L_0x5dd7ed162b90 .functor AND 1, L_0x5dd7ed162f90, L_0x5dd7ed163030, C4<1>, C4<1>;
L_0x5dd7ed162c00 .functor AND 1, L_0x5dd7ed163030, L_0x5dd7ed163250, C4<1>, C4<1>;
L_0x5dd7ed162cc0 .functor OR 1, L_0x5dd7ed162b90, L_0x5dd7ed162c00, C4<0>, C4<0>;
L_0x5dd7ed162dd0 .functor AND 1, L_0x5dd7ed162f90, L_0x5dd7ed163250, C4<1>, C4<1>;
L_0x5dd7ed162e80 .functor OR 1, L_0x5dd7ed162cc0, L_0x5dd7ed162dd0, C4<0>, C4<0>;
v0x5dd7ed11d450_0 .net *"_ivl_0", 0 0, L_0x5dd7ed162ab0;  1 drivers
v0x5dd7ed11d550_0 .net *"_ivl_10", 0 0, L_0x5dd7ed162dd0;  1 drivers
v0x5dd7ed11d630_0 .net *"_ivl_4", 0 0, L_0x5dd7ed162b90;  1 drivers
v0x5dd7ed11d720_0 .net *"_ivl_6", 0 0, L_0x5dd7ed162c00;  1 drivers
v0x5dd7ed11d800_0 .net *"_ivl_8", 0 0, L_0x5dd7ed162cc0;  1 drivers
v0x5dd7ed11d930_0 .net "a", 0 0, L_0x5dd7ed162f90;  1 drivers
v0x5dd7ed11d9f0_0 .net "b", 0 0, L_0x5dd7ed163030;  1 drivers
v0x5dd7ed11dab0_0 .net "cin", 0 0, L_0x5dd7ed163250;  1 drivers
v0x5dd7ed11db70_0 .net "cout", 0 0, L_0x5dd7ed162e80;  1 drivers
v0x5dd7ed11dcc0_0 .net "sum", 0 0, L_0x5dd7ed162b20;  1 drivers
S_0x5dd7ed11de20 .scope generate, "genblk1[10]" "genblk1[10]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed11dfd0 .param/l "i" 0 20 34, +C4<01010>;
S_0x5dd7ed11e0b0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed11de20;
 .timescale 0 0;
S_0x5dd7ed11e290 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed11e0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed163380 .functor XOR 1, L_0x5dd7ed163860, L_0x5dd7ed163a90, C4<0>, C4<0>;
L_0x5dd7ed1633f0 .functor XOR 1, L_0x5dd7ed163380, L_0x5dd7ed163bc0, C4<0>, C4<0>;
L_0x5dd7ed163460 .functor AND 1, L_0x5dd7ed163860, L_0x5dd7ed163a90, C4<1>, C4<1>;
L_0x5dd7ed1634d0 .functor AND 1, L_0x5dd7ed163a90, L_0x5dd7ed163bc0, C4<1>, C4<1>;
L_0x5dd7ed163590 .functor OR 1, L_0x5dd7ed163460, L_0x5dd7ed1634d0, C4<0>, C4<0>;
L_0x5dd7ed1636a0 .functor AND 1, L_0x5dd7ed163860, L_0x5dd7ed163bc0, C4<1>, C4<1>;
L_0x5dd7ed163750 .functor OR 1, L_0x5dd7ed163590, L_0x5dd7ed1636a0, C4<0>, C4<0>;
v0x5dd7ed11e510_0 .net *"_ivl_0", 0 0, L_0x5dd7ed163380;  1 drivers
v0x5dd7ed11e610_0 .net *"_ivl_10", 0 0, L_0x5dd7ed1636a0;  1 drivers
v0x5dd7ed11e6f0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed163460;  1 drivers
v0x5dd7ed11e7e0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed1634d0;  1 drivers
v0x5dd7ed11e8c0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed163590;  1 drivers
v0x5dd7ed11e9f0_0 .net "a", 0 0, L_0x5dd7ed163860;  1 drivers
v0x5dd7ed11eab0_0 .net "b", 0 0, L_0x5dd7ed163a90;  1 drivers
v0x5dd7ed11eb70_0 .net "cin", 0 0, L_0x5dd7ed163bc0;  1 drivers
v0x5dd7ed11ec30_0 .net "cout", 0 0, L_0x5dd7ed163750;  1 drivers
v0x5dd7ed11ed80_0 .net "sum", 0 0, L_0x5dd7ed1633f0;  1 drivers
S_0x5dd7ed11eee0 .scope generate, "genblk1[11]" "genblk1[11]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed11f090 .param/l "i" 0 20 34, +C4<01011>;
S_0x5dd7ed11f170 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed11eee0;
 .timescale 0 0;
S_0x5dd7ed11f350 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed11f170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed163e00 .functor XOR 1, L_0x5dd7ed1642e0, L_0x5dd7ed164410, C4<0>, C4<0>;
L_0x5dd7ed163e70 .functor XOR 1, L_0x5dd7ed163e00, L_0x5dd7ed164660, C4<0>, C4<0>;
L_0x5dd7ed163ee0 .functor AND 1, L_0x5dd7ed1642e0, L_0x5dd7ed164410, C4<1>, C4<1>;
L_0x5dd7ed163f50 .functor AND 1, L_0x5dd7ed164410, L_0x5dd7ed164660, C4<1>, C4<1>;
L_0x5dd7ed164010 .functor OR 1, L_0x5dd7ed163ee0, L_0x5dd7ed163f50, C4<0>, C4<0>;
L_0x5dd7ed164120 .functor AND 1, L_0x5dd7ed1642e0, L_0x5dd7ed164660, C4<1>, C4<1>;
L_0x5dd7ed1641d0 .functor OR 1, L_0x5dd7ed164010, L_0x5dd7ed164120, C4<0>, C4<0>;
v0x5dd7ed11f5d0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed163e00;  1 drivers
v0x5dd7ed11f6d0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed164120;  1 drivers
v0x5dd7ed11f7b0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed163ee0;  1 drivers
v0x5dd7ed11f8a0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed163f50;  1 drivers
v0x5dd7ed11f980_0 .net *"_ivl_8", 0 0, L_0x5dd7ed164010;  1 drivers
v0x5dd7ed11fab0_0 .net "a", 0 0, L_0x5dd7ed1642e0;  1 drivers
v0x5dd7ed11fb70_0 .net "b", 0 0, L_0x5dd7ed164410;  1 drivers
v0x5dd7ed11fc30_0 .net "cin", 0 0, L_0x5dd7ed164660;  1 drivers
v0x5dd7ed11fcf0_0 .net "cout", 0 0, L_0x5dd7ed1641d0;  1 drivers
v0x5dd7ed11fe40_0 .net "sum", 0 0, L_0x5dd7ed163e70;  1 drivers
S_0x5dd7ed11ffa0 .scope generate, "genblk1[12]" "genblk1[12]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed120150 .param/l "i" 0 20 34, +C4<01100>;
S_0x5dd7ed120230 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed11ffa0;
 .timescale 0 0;
S_0x5dd7ed120410 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed120230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed164790 .functor XOR 1, L_0x5dd7ed164c70, L_0x5dd7ed164540, C4<0>, C4<0>;
L_0x5dd7ed164800 .functor XOR 1, L_0x5dd7ed164790, L_0x5dd7ed165170, C4<0>, C4<0>;
L_0x5dd7ed164870 .functor AND 1, L_0x5dd7ed164c70, L_0x5dd7ed164540, C4<1>, C4<1>;
L_0x5dd7ed1648e0 .functor AND 1, L_0x5dd7ed164540, L_0x5dd7ed165170, C4<1>, C4<1>;
L_0x5dd7ed1649a0 .functor OR 1, L_0x5dd7ed164870, L_0x5dd7ed1648e0, C4<0>, C4<0>;
L_0x5dd7ed164ab0 .functor AND 1, L_0x5dd7ed164c70, L_0x5dd7ed165170, C4<1>, C4<1>;
L_0x5dd7ed164b60 .functor OR 1, L_0x5dd7ed1649a0, L_0x5dd7ed164ab0, C4<0>, C4<0>;
v0x5dd7ed120690_0 .net *"_ivl_0", 0 0, L_0x5dd7ed164790;  1 drivers
v0x5dd7ed120790_0 .net *"_ivl_10", 0 0, L_0x5dd7ed164ab0;  1 drivers
v0x5dd7ed120870_0 .net *"_ivl_4", 0 0, L_0x5dd7ed164870;  1 drivers
v0x5dd7ed120960_0 .net *"_ivl_6", 0 0, L_0x5dd7ed1648e0;  1 drivers
v0x5dd7ed120a40_0 .net *"_ivl_8", 0 0, L_0x5dd7ed1649a0;  1 drivers
v0x5dd7ed120b70_0 .net "a", 0 0, L_0x5dd7ed164c70;  1 drivers
v0x5dd7ed120c30_0 .net "b", 0 0, L_0x5dd7ed164540;  1 drivers
v0x5dd7ed120cf0_0 .net "cin", 0 0, L_0x5dd7ed165170;  1 drivers
v0x5dd7ed120db0_0 .net "cout", 0 0, L_0x5dd7ed164b60;  1 drivers
v0x5dd7ed120f00_0 .net "sum", 0 0, L_0x5dd7ed164800;  1 drivers
S_0x5dd7ed121060 .scope generate, "genblk1[13]" "genblk1[13]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed121210 .param/l "i" 0 20 34, +C4<01101>;
S_0x5dd7ed1212f0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed121060;
 .timescale 0 0;
S_0x5dd7ed1214d0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed1212f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed1645e0 .functor XOR 1, L_0x5dd7ed165880, L_0x5dd7ed1659b0, C4<0>, C4<0>;
L_0x5dd7ed1653e0 .functor XOR 1, L_0x5dd7ed1645e0, L_0x5dd7ed165c30, C4<0>, C4<0>;
L_0x5dd7ed165450 .functor AND 1, L_0x5dd7ed165880, L_0x5dd7ed1659b0, C4<1>, C4<1>;
L_0x5dd7ed1654c0 .functor AND 1, L_0x5dd7ed1659b0, L_0x5dd7ed165c30, C4<1>, C4<1>;
L_0x5dd7ed1655b0 .functor OR 1, L_0x5dd7ed165450, L_0x5dd7ed1654c0, C4<0>, C4<0>;
L_0x5dd7ed1656c0 .functor AND 1, L_0x5dd7ed165880, L_0x5dd7ed165c30, C4<1>, C4<1>;
L_0x5dd7ed165770 .functor OR 1, L_0x5dd7ed1655b0, L_0x5dd7ed1656c0, C4<0>, C4<0>;
v0x5dd7ed121750_0 .net *"_ivl_0", 0 0, L_0x5dd7ed1645e0;  1 drivers
v0x5dd7ed121850_0 .net *"_ivl_10", 0 0, L_0x5dd7ed1656c0;  1 drivers
v0x5dd7ed121930_0 .net *"_ivl_4", 0 0, L_0x5dd7ed165450;  1 drivers
v0x5dd7ed121a20_0 .net *"_ivl_6", 0 0, L_0x5dd7ed1654c0;  1 drivers
v0x5dd7ed121b00_0 .net *"_ivl_8", 0 0, L_0x5dd7ed1655b0;  1 drivers
v0x5dd7ed121c30_0 .net "a", 0 0, L_0x5dd7ed165880;  1 drivers
v0x5dd7ed121cf0_0 .net "b", 0 0, L_0x5dd7ed1659b0;  1 drivers
v0x5dd7ed121db0_0 .net "cin", 0 0, L_0x5dd7ed165c30;  1 drivers
v0x5dd7ed121e70_0 .net "cout", 0 0, L_0x5dd7ed165770;  1 drivers
v0x5dd7ed121fc0_0 .net "sum", 0 0, L_0x5dd7ed1653e0;  1 drivers
S_0x5dd7ed122120 .scope generate, "genblk1[14]" "genblk1[14]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed1222d0 .param/l "i" 0 20 34, +C4<01110>;
S_0x5dd7ed1223b0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed122120;
 .timescale 0 0;
S_0x5dd7ed122590 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed1223b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed165d60 .functor XOR 1, L_0x5dd7ed1662a0, L_0x5dd7ed166530, C4<0>, C4<0>;
L_0x5dd7ed165dd0 .functor XOR 1, L_0x5dd7ed165d60, L_0x5dd7ed166870, C4<0>, C4<0>;
L_0x5dd7ed165e40 .functor AND 1, L_0x5dd7ed1662a0, L_0x5dd7ed166530, C4<1>, C4<1>;
L_0x5dd7ed165ee0 .functor AND 1, L_0x5dd7ed166530, L_0x5dd7ed166870, C4<1>, C4<1>;
L_0x5dd7ed165fd0 .functor OR 1, L_0x5dd7ed165e40, L_0x5dd7ed165ee0, C4<0>, C4<0>;
L_0x5dd7ed1660e0 .functor AND 1, L_0x5dd7ed1662a0, L_0x5dd7ed166870, C4<1>, C4<1>;
L_0x5dd7ed166190 .functor OR 1, L_0x5dd7ed165fd0, L_0x5dd7ed1660e0, C4<0>, C4<0>;
v0x5dd7ed122810_0 .net *"_ivl_0", 0 0, L_0x5dd7ed165d60;  1 drivers
v0x5dd7ed122910_0 .net *"_ivl_10", 0 0, L_0x5dd7ed1660e0;  1 drivers
v0x5dd7ed1229f0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed165e40;  1 drivers
v0x5dd7ed122ae0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed165ee0;  1 drivers
v0x5dd7ed122bc0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed165fd0;  1 drivers
v0x5dd7ed122cf0_0 .net "a", 0 0, L_0x5dd7ed1662a0;  1 drivers
v0x5dd7ed122db0_0 .net "b", 0 0, L_0x5dd7ed166530;  1 drivers
v0x5dd7ed122e70_0 .net "cin", 0 0, L_0x5dd7ed166870;  1 drivers
v0x5dd7ed122f30_0 .net "cout", 0 0, L_0x5dd7ed166190;  1 drivers
v0x5dd7ed123080_0 .net "sum", 0 0, L_0x5dd7ed165dd0;  1 drivers
S_0x5dd7ed1231e0 .scope generate, "genblk1[15]" "genblk1[15]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed123390 .param/l "i" 0 20 34, +C4<01111>;
S_0x5dd7ed123470 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed1231e0;
 .timescale 0 0;
S_0x5dd7ed123650 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed123470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed166b10 .functor XOR 1, L_0x5dd7ed167050, L_0x5dd7ed167180, C4<0>, C4<0>;
L_0x5dd7ed166b80 .functor XOR 1, L_0x5dd7ed166b10, L_0x5dd7ed167430, C4<0>, C4<0>;
L_0x5dd7ed166bf0 .functor AND 1, L_0x5dd7ed167050, L_0x5dd7ed167180, C4<1>, C4<1>;
L_0x5dd7ed166c90 .functor AND 1, L_0x5dd7ed167180, L_0x5dd7ed167430, C4<1>, C4<1>;
L_0x5dd7ed166d80 .functor OR 1, L_0x5dd7ed166bf0, L_0x5dd7ed166c90, C4<0>, C4<0>;
L_0x5dd7ed166e90 .functor AND 1, L_0x5dd7ed167050, L_0x5dd7ed167430, C4<1>, C4<1>;
L_0x5dd7ed166f40 .functor OR 1, L_0x5dd7ed166d80, L_0x5dd7ed166e90, C4<0>, C4<0>;
v0x5dd7ed1238d0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed166b10;  1 drivers
v0x5dd7ed1239d0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed166e90;  1 drivers
v0x5dd7ed123ab0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed166bf0;  1 drivers
v0x5dd7ed123ba0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed166c90;  1 drivers
v0x5dd7ed123c80_0 .net *"_ivl_8", 0 0, L_0x5dd7ed166d80;  1 drivers
v0x5dd7ed123db0_0 .net "a", 0 0, L_0x5dd7ed167050;  1 drivers
v0x5dd7ed123e70_0 .net "b", 0 0, L_0x5dd7ed167180;  1 drivers
v0x5dd7ed123f30_0 .net "cin", 0 0, L_0x5dd7ed167430;  1 drivers
v0x5dd7ed123ff0_0 .net "cout", 0 0, L_0x5dd7ed166f40;  1 drivers
v0x5dd7ed124140_0 .net "sum", 0 0, L_0x5dd7ed166b80;  1 drivers
S_0x5dd7ed1242a0 .scope generate, "genblk1[16]" "genblk1[16]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed124450 .param/l "i" 0 20 34, +C4<010000>;
S_0x5dd7ed124530 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed1242a0;
 .timescale 0 0;
S_0x5dd7ed124710 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed124530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed167560 .functor XOR 1, L_0x5dd7ed167aa0, L_0x5dd7ed167d60, C4<0>, C4<0>;
L_0x5dd7ed1675d0 .functor XOR 1, L_0x5dd7ed167560, L_0x5dd7ed167e90, C4<0>, C4<0>;
L_0x5dd7ed167640 .functor AND 1, L_0x5dd7ed167aa0, L_0x5dd7ed167d60, C4<1>, C4<1>;
L_0x5dd7ed1676e0 .functor AND 1, L_0x5dd7ed167d60, L_0x5dd7ed167e90, C4<1>, C4<1>;
L_0x5dd7ed1677d0 .functor OR 1, L_0x5dd7ed167640, L_0x5dd7ed1676e0, C4<0>, C4<0>;
L_0x5dd7ed1678e0 .functor AND 1, L_0x5dd7ed167aa0, L_0x5dd7ed167e90, C4<1>, C4<1>;
L_0x5dd7ed167990 .functor OR 1, L_0x5dd7ed1677d0, L_0x5dd7ed1678e0, C4<0>, C4<0>;
v0x5dd7ed124990_0 .net *"_ivl_0", 0 0, L_0x5dd7ed167560;  1 drivers
v0x5dd7ed124a90_0 .net *"_ivl_10", 0 0, L_0x5dd7ed1678e0;  1 drivers
v0x5dd7ed124b70_0 .net *"_ivl_4", 0 0, L_0x5dd7ed167640;  1 drivers
v0x5dd7ed124c60_0 .net *"_ivl_6", 0 0, L_0x5dd7ed1676e0;  1 drivers
v0x5dd7ed124d40_0 .net *"_ivl_8", 0 0, L_0x5dd7ed1677d0;  1 drivers
v0x5dd7ed124e70_0 .net "a", 0 0, L_0x5dd7ed167aa0;  1 drivers
v0x5dd7ed124f30_0 .net "b", 0 0, L_0x5dd7ed167d60;  1 drivers
v0x5dd7ed124ff0_0 .net "cin", 0 0, L_0x5dd7ed167e90;  1 drivers
v0x5dd7ed1250b0_0 .net "cout", 0 0, L_0x5dd7ed167990;  1 drivers
v0x5dd7ed125170_0 .net "sum", 0 0, L_0x5dd7ed1675d0;  1 drivers
S_0x5dd7ed1252d0 .scope generate, "genblk1[17]" "genblk1[17]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed125480 .param/l "i" 0 20 34, +C4<010001>;
S_0x5dd7ed125560 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed1252d0;
 .timescale 0 0;
S_0x5dd7ed125740 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed125560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed168370 .functor XOR 1, L_0x5dd7ed1688b0, L_0x5dd7ed1689e0, C4<0>, C4<0>;
L_0x5dd7ed1683e0 .functor XOR 1, L_0x5dd7ed168370, L_0x5dd7ed168cc0, C4<0>, C4<0>;
L_0x5dd7ed168450 .functor AND 1, L_0x5dd7ed1688b0, L_0x5dd7ed1689e0, C4<1>, C4<1>;
L_0x5dd7ed1684f0 .functor AND 1, L_0x5dd7ed1689e0, L_0x5dd7ed168cc0, C4<1>, C4<1>;
L_0x5dd7ed1685e0 .functor OR 1, L_0x5dd7ed168450, L_0x5dd7ed1684f0, C4<0>, C4<0>;
L_0x5dd7ed1686f0 .functor AND 1, L_0x5dd7ed1688b0, L_0x5dd7ed168cc0, C4<1>, C4<1>;
L_0x5dd7ed1687a0 .functor OR 1, L_0x5dd7ed1685e0, L_0x5dd7ed1686f0, C4<0>, C4<0>;
v0x5dd7ed1259c0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed168370;  1 drivers
v0x5dd7ed125ac0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed1686f0;  1 drivers
v0x5dd7ed125ba0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed168450;  1 drivers
v0x5dd7ed125c90_0 .net *"_ivl_6", 0 0, L_0x5dd7ed1684f0;  1 drivers
v0x5dd7ed125d70_0 .net *"_ivl_8", 0 0, L_0x5dd7ed1685e0;  1 drivers
v0x5dd7ed125ea0_0 .net "a", 0 0, L_0x5dd7ed1688b0;  1 drivers
v0x5dd7ed125f60_0 .net "b", 0 0, L_0x5dd7ed1689e0;  1 drivers
v0x5dd7ed126020_0 .net "cin", 0 0, L_0x5dd7ed168cc0;  1 drivers
v0x5dd7ed1260e0_0 .net "cout", 0 0, L_0x5dd7ed1687a0;  1 drivers
v0x5dd7ed126230_0 .net "sum", 0 0, L_0x5dd7ed1683e0;  1 drivers
S_0x5dd7ed126390 .scope generate, "genblk1[18]" "genblk1[18]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed126540 .param/l "i" 0 20 34, +C4<010010>;
S_0x5dd7ed126620 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed126390;
 .timescale 0 0;
S_0x5dd7ed126800 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed126620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed168df0 .functor XOR 1, L_0x5dd7ed169330, L_0x5dd7ed169620, C4<0>, C4<0>;
L_0x5dd7ed168e60 .functor XOR 1, L_0x5dd7ed168df0, L_0x5dd7ed169750, C4<0>, C4<0>;
L_0x5dd7ed168ed0 .functor AND 1, L_0x5dd7ed169330, L_0x5dd7ed169620, C4<1>, C4<1>;
L_0x5dd7ed168f70 .functor AND 1, L_0x5dd7ed169620, L_0x5dd7ed169750, C4<1>, C4<1>;
L_0x5dd7ed169060 .functor OR 1, L_0x5dd7ed168ed0, L_0x5dd7ed168f70, C4<0>, C4<0>;
L_0x5dd7ed169170 .functor AND 1, L_0x5dd7ed169330, L_0x5dd7ed169750, C4<1>, C4<1>;
L_0x5dd7ed169220 .functor OR 1, L_0x5dd7ed169060, L_0x5dd7ed169170, C4<0>, C4<0>;
v0x5dd7ed126a80_0 .net *"_ivl_0", 0 0, L_0x5dd7ed168df0;  1 drivers
v0x5dd7ed126b80_0 .net *"_ivl_10", 0 0, L_0x5dd7ed169170;  1 drivers
v0x5dd7ed126c60_0 .net *"_ivl_4", 0 0, L_0x5dd7ed168ed0;  1 drivers
v0x5dd7ed126d50_0 .net *"_ivl_6", 0 0, L_0x5dd7ed168f70;  1 drivers
v0x5dd7ed126e30_0 .net *"_ivl_8", 0 0, L_0x5dd7ed169060;  1 drivers
v0x5dd7ed126f60_0 .net "a", 0 0, L_0x5dd7ed169330;  1 drivers
v0x5dd7ed127020_0 .net "b", 0 0, L_0x5dd7ed169620;  1 drivers
v0x5dd7ed1270e0_0 .net "cin", 0 0, L_0x5dd7ed169750;  1 drivers
v0x5dd7ed1271a0_0 .net "cout", 0 0, L_0x5dd7ed169220;  1 drivers
v0x5dd7ed1272f0_0 .net "sum", 0 0, L_0x5dd7ed168e60;  1 drivers
S_0x5dd7ed127450 .scope generate, "genblk1[19]" "genblk1[19]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed127600 .param/l "i" 0 20 34, +C4<010011>;
S_0x5dd7ed1276e0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed127450;
 .timescale 0 0;
S_0x5dd7ed1278c0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed1276e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed169a50 .functor XOR 1, L_0x5dd7ed169f90, L_0x5dd7ed16a0c0, C4<0>, C4<0>;
L_0x5dd7ed169ac0 .functor XOR 1, L_0x5dd7ed169a50, L_0x5dd7ed16a3d0, C4<0>, C4<0>;
L_0x5dd7ed169b30 .functor AND 1, L_0x5dd7ed169f90, L_0x5dd7ed16a0c0, C4<1>, C4<1>;
L_0x5dd7ed169bd0 .functor AND 1, L_0x5dd7ed16a0c0, L_0x5dd7ed16a3d0, C4<1>, C4<1>;
L_0x5dd7ed169cc0 .functor OR 1, L_0x5dd7ed169b30, L_0x5dd7ed169bd0, C4<0>, C4<0>;
L_0x5dd7ed169dd0 .functor AND 1, L_0x5dd7ed169f90, L_0x5dd7ed16a3d0, C4<1>, C4<1>;
L_0x5dd7ed169e80 .functor OR 1, L_0x5dd7ed169cc0, L_0x5dd7ed169dd0, C4<0>, C4<0>;
v0x5dd7ed127b40_0 .net *"_ivl_0", 0 0, L_0x5dd7ed169a50;  1 drivers
v0x5dd7ed127c40_0 .net *"_ivl_10", 0 0, L_0x5dd7ed169dd0;  1 drivers
v0x5dd7ed127d20_0 .net *"_ivl_4", 0 0, L_0x5dd7ed169b30;  1 drivers
v0x5dd7ed127e10_0 .net *"_ivl_6", 0 0, L_0x5dd7ed169bd0;  1 drivers
v0x5dd7ed127ef0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed169cc0;  1 drivers
v0x5dd7ed128020_0 .net "a", 0 0, L_0x5dd7ed169f90;  1 drivers
v0x5dd7ed1280e0_0 .net "b", 0 0, L_0x5dd7ed16a0c0;  1 drivers
v0x5dd7ed1281a0_0 .net "cin", 0 0, L_0x5dd7ed16a3d0;  1 drivers
v0x5dd7ed128260_0 .net "cout", 0 0, L_0x5dd7ed169e80;  1 drivers
v0x5dd7ed1283b0_0 .net "sum", 0 0, L_0x5dd7ed169ac0;  1 drivers
S_0x5dd7ed128510 .scope generate, "genblk1[20]" "genblk1[20]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed1286c0 .param/l "i" 0 20 34, +C4<010100>;
S_0x5dd7ed1287a0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed128510;
 .timescale 0 0;
S_0x5dd7ed128980 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed1287a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed16a500 .functor XOR 1, L_0x5dd7ed16aa40, L_0x5dd7ed16ad60, C4<0>, C4<0>;
L_0x5dd7ed16a570 .functor XOR 1, L_0x5dd7ed16a500, L_0x5dd7ed16ae90, C4<0>, C4<0>;
L_0x5dd7ed16a5e0 .functor AND 1, L_0x5dd7ed16aa40, L_0x5dd7ed16ad60, C4<1>, C4<1>;
L_0x5dd7ed16a680 .functor AND 1, L_0x5dd7ed16ad60, L_0x5dd7ed16ae90, C4<1>, C4<1>;
L_0x5dd7ed16a770 .functor OR 1, L_0x5dd7ed16a5e0, L_0x5dd7ed16a680, C4<0>, C4<0>;
L_0x5dd7ed16a880 .functor AND 1, L_0x5dd7ed16aa40, L_0x5dd7ed16ae90, C4<1>, C4<1>;
L_0x5dd7ed16a930 .functor OR 1, L_0x5dd7ed16a770, L_0x5dd7ed16a880, C4<0>, C4<0>;
v0x5dd7ed128c00_0 .net *"_ivl_0", 0 0, L_0x5dd7ed16a500;  1 drivers
v0x5dd7ed128d00_0 .net *"_ivl_10", 0 0, L_0x5dd7ed16a880;  1 drivers
v0x5dd7ed128de0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed16a5e0;  1 drivers
v0x5dd7ed128ed0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed16a680;  1 drivers
v0x5dd7ed128fb0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed16a770;  1 drivers
v0x5dd7ed1290e0_0 .net "a", 0 0, L_0x5dd7ed16aa40;  1 drivers
v0x5dd7ed1291a0_0 .net "b", 0 0, L_0x5dd7ed16ad60;  1 drivers
v0x5dd7ed129260_0 .net "cin", 0 0, L_0x5dd7ed16ae90;  1 drivers
v0x5dd7ed129320_0 .net "cout", 0 0, L_0x5dd7ed16a930;  1 drivers
v0x5dd7ed129470_0 .net "sum", 0 0, L_0x5dd7ed16a570;  1 drivers
S_0x5dd7ed1295d0 .scope generate, "genblk1[21]" "genblk1[21]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed129780 .param/l "i" 0 20 34, +C4<010101>;
S_0x5dd7ed129860 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed1295d0;
 .timescale 0 0;
S_0x5dd7ed129a40 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed129860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed16b1c0 .functor XOR 1, L_0x5dd7ed16b700, L_0x5dd7ed16b830, C4<0>, C4<0>;
L_0x5dd7ed16b230 .functor XOR 1, L_0x5dd7ed16b1c0, L_0x5dd7ed16bb70, C4<0>, C4<0>;
L_0x5dd7ed16b2a0 .functor AND 1, L_0x5dd7ed16b700, L_0x5dd7ed16b830, C4<1>, C4<1>;
L_0x5dd7ed16b340 .functor AND 1, L_0x5dd7ed16b830, L_0x5dd7ed16bb70, C4<1>, C4<1>;
L_0x5dd7ed16b430 .functor OR 1, L_0x5dd7ed16b2a0, L_0x5dd7ed16b340, C4<0>, C4<0>;
L_0x5dd7ed16b540 .functor AND 1, L_0x5dd7ed16b700, L_0x5dd7ed16bb70, C4<1>, C4<1>;
L_0x5dd7ed16b5f0 .functor OR 1, L_0x5dd7ed16b430, L_0x5dd7ed16b540, C4<0>, C4<0>;
v0x5dd7ed129cc0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed16b1c0;  1 drivers
v0x5dd7ed129dc0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed16b540;  1 drivers
v0x5dd7ed129ea0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed16b2a0;  1 drivers
v0x5dd7ed129f90_0 .net *"_ivl_6", 0 0, L_0x5dd7ed16b340;  1 drivers
v0x5dd7ed12a070_0 .net *"_ivl_8", 0 0, L_0x5dd7ed16b430;  1 drivers
v0x5dd7ed12a1a0_0 .net "a", 0 0, L_0x5dd7ed16b700;  1 drivers
v0x5dd7ed12a260_0 .net "b", 0 0, L_0x5dd7ed16b830;  1 drivers
v0x5dd7ed12a320_0 .net "cin", 0 0, L_0x5dd7ed16bb70;  1 drivers
v0x5dd7ed12a3e0_0 .net "cout", 0 0, L_0x5dd7ed16b5f0;  1 drivers
v0x5dd7ed12a530_0 .net "sum", 0 0, L_0x5dd7ed16b230;  1 drivers
S_0x5dd7ed12a690 .scope generate, "genblk1[22]" "genblk1[22]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed12a840 .param/l "i" 0 20 34, +C4<010110>;
S_0x5dd7ed12a920 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed12a690;
 .timescale 0 0;
S_0x5dd7ed12ab00 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed12a920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed16bca0 .functor XOR 1, L_0x5dd7ed16c1e0, L_0x5dd7ed16c530, C4<0>, C4<0>;
L_0x5dd7ed16bd10 .functor XOR 1, L_0x5dd7ed16bca0, L_0x5dd7ed16c660, C4<0>, C4<0>;
L_0x5dd7ed16bd80 .functor AND 1, L_0x5dd7ed16c1e0, L_0x5dd7ed16c530, C4<1>, C4<1>;
L_0x5dd7ed16be20 .functor AND 1, L_0x5dd7ed16c530, L_0x5dd7ed16c660, C4<1>, C4<1>;
L_0x5dd7ed16bf10 .functor OR 1, L_0x5dd7ed16bd80, L_0x5dd7ed16be20, C4<0>, C4<0>;
L_0x5dd7ed16c020 .functor AND 1, L_0x5dd7ed16c1e0, L_0x5dd7ed16c660, C4<1>, C4<1>;
L_0x5dd7ed16c0d0 .functor OR 1, L_0x5dd7ed16bf10, L_0x5dd7ed16c020, C4<0>, C4<0>;
v0x5dd7ed12ad80_0 .net *"_ivl_0", 0 0, L_0x5dd7ed16bca0;  1 drivers
v0x5dd7ed12ae80_0 .net *"_ivl_10", 0 0, L_0x5dd7ed16c020;  1 drivers
v0x5dd7ed12af60_0 .net *"_ivl_4", 0 0, L_0x5dd7ed16bd80;  1 drivers
v0x5dd7ed12b050_0 .net *"_ivl_6", 0 0, L_0x5dd7ed16be20;  1 drivers
v0x5dd7ed12b130_0 .net *"_ivl_8", 0 0, L_0x5dd7ed16bf10;  1 drivers
v0x5dd7ed12b260_0 .net "a", 0 0, L_0x5dd7ed16c1e0;  1 drivers
v0x5dd7ed12b320_0 .net "b", 0 0, L_0x5dd7ed16c530;  1 drivers
v0x5dd7ed12b3e0_0 .net "cin", 0 0, L_0x5dd7ed16c660;  1 drivers
v0x5dd7ed12b4a0_0 .net "cout", 0 0, L_0x5dd7ed16c0d0;  1 drivers
v0x5dd7ed12b5f0_0 .net "sum", 0 0, L_0x5dd7ed16bd10;  1 drivers
S_0x5dd7ed12b750 .scope generate, "genblk1[23]" "genblk1[23]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed12b900 .param/l "i" 0 20 34, +C4<010111>;
S_0x5dd7ed12b9e0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed12b750;
 .timescale 0 0;
S_0x5dd7ed12bbc0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed12b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed16c9c0 .functor XOR 1, L_0x5dd7ed16cf00, L_0x5dd7ed16d030, C4<0>, C4<0>;
L_0x5dd7ed16ca30 .functor XOR 1, L_0x5dd7ed16c9c0, L_0x5dd7ed16d3a0, C4<0>, C4<0>;
L_0x5dd7ed16caa0 .functor AND 1, L_0x5dd7ed16cf00, L_0x5dd7ed16d030, C4<1>, C4<1>;
L_0x5dd7ed16cb40 .functor AND 1, L_0x5dd7ed16d030, L_0x5dd7ed16d3a0, C4<1>, C4<1>;
L_0x5dd7ed16cc30 .functor OR 1, L_0x5dd7ed16caa0, L_0x5dd7ed16cb40, C4<0>, C4<0>;
L_0x5dd7ed16cd40 .functor AND 1, L_0x5dd7ed16cf00, L_0x5dd7ed16d3a0, C4<1>, C4<1>;
L_0x5dd7ed16cdf0 .functor OR 1, L_0x5dd7ed16cc30, L_0x5dd7ed16cd40, C4<0>, C4<0>;
v0x5dd7ed12be40_0 .net *"_ivl_0", 0 0, L_0x5dd7ed16c9c0;  1 drivers
v0x5dd7ed12bf40_0 .net *"_ivl_10", 0 0, L_0x5dd7ed16cd40;  1 drivers
v0x5dd7ed12c020_0 .net *"_ivl_4", 0 0, L_0x5dd7ed16caa0;  1 drivers
v0x5dd7ed12c110_0 .net *"_ivl_6", 0 0, L_0x5dd7ed16cb40;  1 drivers
v0x5dd7ed12c1f0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed16cc30;  1 drivers
v0x5dd7ed12c320_0 .net "a", 0 0, L_0x5dd7ed16cf00;  1 drivers
v0x5dd7ed12c3e0_0 .net "b", 0 0, L_0x5dd7ed16d030;  1 drivers
v0x5dd7ed12c4a0_0 .net "cin", 0 0, L_0x5dd7ed16d3a0;  1 drivers
v0x5dd7ed12c560_0 .net "cout", 0 0, L_0x5dd7ed16cdf0;  1 drivers
v0x5dd7ed12c6b0_0 .net "sum", 0 0, L_0x5dd7ed16ca30;  1 drivers
S_0x5dd7ed12c810 .scope generate, "genblk1[24]" "genblk1[24]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed12c9c0 .param/l "i" 0 20 34, +C4<011000>;
S_0x5dd7ed12caa0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed12c810;
 .timescale 0 0;
S_0x5dd7ed12cc80 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed12caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed16d4d0 .functor XOR 1, L_0x5dd7ed16da10, L_0x5dd7ed16dd90, C4<0>, C4<0>;
L_0x5dd7ed16d540 .functor XOR 1, L_0x5dd7ed16d4d0, L_0x5dd7ed16dec0, C4<0>, C4<0>;
L_0x5dd7ed16d5b0 .functor AND 1, L_0x5dd7ed16da10, L_0x5dd7ed16dd90, C4<1>, C4<1>;
L_0x5dd7ed16d650 .functor AND 1, L_0x5dd7ed16dd90, L_0x5dd7ed16dec0, C4<1>, C4<1>;
L_0x5dd7ed16d740 .functor OR 1, L_0x5dd7ed16d5b0, L_0x5dd7ed16d650, C4<0>, C4<0>;
L_0x5dd7ed16d850 .functor AND 1, L_0x5dd7ed16da10, L_0x5dd7ed16dec0, C4<1>, C4<1>;
L_0x5dd7ed16d900 .functor OR 1, L_0x5dd7ed16d740, L_0x5dd7ed16d850, C4<0>, C4<0>;
v0x5dd7ed12cf00_0 .net *"_ivl_0", 0 0, L_0x5dd7ed16d4d0;  1 drivers
v0x5dd7ed12d000_0 .net *"_ivl_10", 0 0, L_0x5dd7ed16d850;  1 drivers
v0x5dd7ed12d0e0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed16d5b0;  1 drivers
v0x5dd7ed12d1d0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed16d650;  1 drivers
v0x5dd7ed12d2b0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed16d740;  1 drivers
v0x5dd7ed12d3e0_0 .net "a", 0 0, L_0x5dd7ed16da10;  1 drivers
v0x5dd7ed12d4a0_0 .net "b", 0 0, L_0x5dd7ed16dd90;  1 drivers
v0x5dd7ed12d560_0 .net "cin", 0 0, L_0x5dd7ed16dec0;  1 drivers
v0x5dd7ed12d620_0 .net "cout", 0 0, L_0x5dd7ed16d900;  1 drivers
v0x5dd7ed12d770_0 .net "sum", 0 0, L_0x5dd7ed16d540;  1 drivers
S_0x5dd7ed12d8d0 .scope generate, "genblk1[25]" "genblk1[25]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed12da80 .param/l "i" 0 20 34, +C4<011001>;
S_0x5dd7ed12db60 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed12d8d0;
 .timescale 0 0;
S_0x5dd7ed12dd40 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed12db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed16e250 .functor XOR 1, L_0x5dd7ed16e790, L_0x5dd7ed16e8c0, C4<0>, C4<0>;
L_0x5dd7ed16e2c0 .functor XOR 1, L_0x5dd7ed16e250, L_0x5dd7ed16ec60, C4<0>, C4<0>;
L_0x5dd7ed16e330 .functor AND 1, L_0x5dd7ed16e790, L_0x5dd7ed16e8c0, C4<1>, C4<1>;
L_0x5dd7ed16e3d0 .functor AND 1, L_0x5dd7ed16e8c0, L_0x5dd7ed16ec60, C4<1>, C4<1>;
L_0x5dd7ed16e4c0 .functor OR 1, L_0x5dd7ed16e330, L_0x5dd7ed16e3d0, C4<0>, C4<0>;
L_0x5dd7ed16e5d0 .functor AND 1, L_0x5dd7ed16e790, L_0x5dd7ed16ec60, C4<1>, C4<1>;
L_0x5dd7ed16e680 .functor OR 1, L_0x5dd7ed16e4c0, L_0x5dd7ed16e5d0, C4<0>, C4<0>;
v0x5dd7ed12dfc0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed16e250;  1 drivers
v0x5dd7ed12e0c0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed16e5d0;  1 drivers
v0x5dd7ed12e1a0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed16e330;  1 drivers
v0x5dd7ed12e290_0 .net *"_ivl_6", 0 0, L_0x5dd7ed16e3d0;  1 drivers
v0x5dd7ed12e370_0 .net *"_ivl_8", 0 0, L_0x5dd7ed16e4c0;  1 drivers
v0x5dd7ed12e4a0_0 .net "a", 0 0, L_0x5dd7ed16e790;  1 drivers
v0x5dd7ed12e560_0 .net "b", 0 0, L_0x5dd7ed16e8c0;  1 drivers
v0x5dd7ed12e620_0 .net "cin", 0 0, L_0x5dd7ed16ec60;  1 drivers
v0x5dd7ed12e6e0_0 .net "cout", 0 0, L_0x5dd7ed16e680;  1 drivers
v0x5dd7ed12e830_0 .net "sum", 0 0, L_0x5dd7ed16e2c0;  1 drivers
S_0x5dd7ed12e990 .scope generate, "genblk1[26]" "genblk1[26]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed12eb40 .param/l "i" 0 20 34, +C4<011010>;
S_0x5dd7ed12ec20 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed12e990;
 .timescale 0 0;
S_0x5dd7ed12ee00 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed12ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed16ed90 .functor XOR 1, L_0x5dd7ed16f2d0, L_0x5dd7ed16f680, C4<0>, C4<0>;
L_0x5dd7ed16ee00 .functor XOR 1, L_0x5dd7ed16ed90, L_0x5dd7ed16f7b0, C4<0>, C4<0>;
L_0x5dd7ed16ee70 .functor AND 1, L_0x5dd7ed16f2d0, L_0x5dd7ed16f680, C4<1>, C4<1>;
L_0x5dd7ed16ef10 .functor AND 1, L_0x5dd7ed16f680, L_0x5dd7ed16f7b0, C4<1>, C4<1>;
L_0x5dd7ed16f000 .functor OR 1, L_0x5dd7ed16ee70, L_0x5dd7ed16ef10, C4<0>, C4<0>;
L_0x5dd7ed16f110 .functor AND 1, L_0x5dd7ed16f2d0, L_0x5dd7ed16f7b0, C4<1>, C4<1>;
L_0x5dd7ed16f1c0 .functor OR 1, L_0x5dd7ed16f000, L_0x5dd7ed16f110, C4<0>, C4<0>;
v0x5dd7ed12f080_0 .net *"_ivl_0", 0 0, L_0x5dd7ed16ed90;  1 drivers
v0x5dd7ed12f180_0 .net *"_ivl_10", 0 0, L_0x5dd7ed16f110;  1 drivers
v0x5dd7ed12f260_0 .net *"_ivl_4", 0 0, L_0x5dd7ed16ee70;  1 drivers
v0x5dd7ed12f350_0 .net *"_ivl_6", 0 0, L_0x5dd7ed16ef10;  1 drivers
v0x5dd7ed12f430_0 .net *"_ivl_8", 0 0, L_0x5dd7ed16f000;  1 drivers
v0x5dd7ed12f560_0 .net "a", 0 0, L_0x5dd7ed16f2d0;  1 drivers
v0x5dd7ed12f620_0 .net "b", 0 0, L_0x5dd7ed16f680;  1 drivers
v0x5dd7ed12f6e0_0 .net "cin", 0 0, L_0x5dd7ed16f7b0;  1 drivers
v0x5dd7ed12f7a0_0 .net "cout", 0 0, L_0x5dd7ed16f1c0;  1 drivers
v0x5dd7ed12f8f0_0 .net "sum", 0 0, L_0x5dd7ed16ee00;  1 drivers
S_0x5dd7ed12fa50 .scope generate, "genblk1[27]" "genblk1[27]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed12fc00 .param/l "i" 0 20 34, +C4<011011>;
S_0x5dd7ed12fce0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed12fa50;
 .timescale 0 0;
S_0x5dd7ed12fec0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed12fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed16fb70 .functor XOR 1, L_0x5dd7ed1700b0, L_0x5dd7ed1701e0, C4<0>, C4<0>;
L_0x5dd7ed16fbe0 .functor XOR 1, L_0x5dd7ed16fb70, L_0x5dd7ed1705b0, C4<0>, C4<0>;
L_0x5dd7ed16fc50 .functor AND 1, L_0x5dd7ed1700b0, L_0x5dd7ed1701e0, C4<1>, C4<1>;
L_0x5dd7ed16fcf0 .functor AND 1, L_0x5dd7ed1701e0, L_0x5dd7ed1705b0, C4<1>, C4<1>;
L_0x5dd7ed16fde0 .functor OR 1, L_0x5dd7ed16fc50, L_0x5dd7ed16fcf0, C4<0>, C4<0>;
L_0x5dd7ed16fef0 .functor AND 1, L_0x5dd7ed1700b0, L_0x5dd7ed1705b0, C4<1>, C4<1>;
L_0x5dd7ed16ffa0 .functor OR 1, L_0x5dd7ed16fde0, L_0x5dd7ed16fef0, C4<0>, C4<0>;
v0x5dd7ed130140_0 .net *"_ivl_0", 0 0, L_0x5dd7ed16fb70;  1 drivers
v0x5dd7ed130240_0 .net *"_ivl_10", 0 0, L_0x5dd7ed16fef0;  1 drivers
v0x5dd7ed130320_0 .net *"_ivl_4", 0 0, L_0x5dd7ed16fc50;  1 drivers
v0x5dd7ed130410_0 .net *"_ivl_6", 0 0, L_0x5dd7ed16fcf0;  1 drivers
v0x5dd7ed1304f0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed16fde0;  1 drivers
v0x5dd7ed130620_0 .net "a", 0 0, L_0x5dd7ed1700b0;  1 drivers
v0x5dd7ed1306e0_0 .net "b", 0 0, L_0x5dd7ed1701e0;  1 drivers
v0x5dd7ed1307a0_0 .net "cin", 0 0, L_0x5dd7ed1705b0;  1 drivers
v0x5dd7ed130860_0 .net "cout", 0 0, L_0x5dd7ed16ffa0;  1 drivers
v0x5dd7ed1309b0_0 .net "sum", 0 0, L_0x5dd7ed16fbe0;  1 drivers
S_0x5dd7ed130b10 .scope generate, "genblk1[28]" "genblk1[28]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed130cc0 .param/l "i" 0 20 34, +C4<011100>;
S_0x5dd7ed130da0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed130b10;
 .timescale 0 0;
S_0x5dd7ed130f80 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed130da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed1706e0 .functor XOR 1, L_0x5dd7ed170c20, L_0x5dd7ed171410, C4<0>, C4<0>;
L_0x5dd7ed170750 .functor XOR 1, L_0x5dd7ed1706e0, L_0x5dd7ed171540, C4<0>, C4<0>;
L_0x5dd7ed1707c0 .functor AND 1, L_0x5dd7ed170c20, L_0x5dd7ed171410, C4<1>, C4<1>;
L_0x5dd7ed170860 .functor AND 1, L_0x5dd7ed171410, L_0x5dd7ed171540, C4<1>, C4<1>;
L_0x5dd7ed170950 .functor OR 1, L_0x5dd7ed1707c0, L_0x5dd7ed170860, C4<0>, C4<0>;
L_0x5dd7ed170a60 .functor AND 1, L_0x5dd7ed170c20, L_0x5dd7ed171540, C4<1>, C4<1>;
L_0x5dd7ed170b10 .functor OR 1, L_0x5dd7ed170950, L_0x5dd7ed170a60, C4<0>, C4<0>;
v0x5dd7ed131200_0 .net *"_ivl_0", 0 0, L_0x5dd7ed1706e0;  1 drivers
v0x5dd7ed131300_0 .net *"_ivl_10", 0 0, L_0x5dd7ed170a60;  1 drivers
v0x5dd7ed1313e0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed1707c0;  1 drivers
v0x5dd7ed1314d0_0 .net *"_ivl_6", 0 0, L_0x5dd7ed170860;  1 drivers
v0x5dd7ed1315b0_0 .net *"_ivl_8", 0 0, L_0x5dd7ed170950;  1 drivers
v0x5dd7ed1316e0_0 .net "a", 0 0, L_0x5dd7ed170c20;  1 drivers
v0x5dd7ed1317a0_0 .net "b", 0 0, L_0x5dd7ed171410;  1 drivers
v0x5dd7ed131860_0 .net "cin", 0 0, L_0x5dd7ed171540;  1 drivers
v0x5dd7ed131920_0 .net "cout", 0 0, L_0x5dd7ed170b10;  1 drivers
v0x5dd7ed131a70_0 .net "sum", 0 0, L_0x5dd7ed170750;  1 drivers
S_0x5dd7ed131bd0 .scope generate, "genblk1[29]" "genblk1[29]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed131d80 .param/l "i" 0 20 34, +C4<011101>;
S_0x5dd7ed131e60 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed131bd0;
 .timescale 0 0;
S_0x5dd7ed132040 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed131e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed07c910 .functor XOR 1, L_0x5dd7ed171cc0, L_0x5dd7ed171df0, C4<0>, C4<0>;
L_0x5dd7ed171930 .functor XOR 1, L_0x5dd7ed07c910, L_0x5dd7ed1721f0, C4<0>, C4<0>;
L_0x5dd7ed1719a0 .functor AND 1, L_0x5dd7ed171cc0, L_0x5dd7ed171df0, C4<1>, C4<1>;
L_0x5dd7ed171a10 .functor AND 1, L_0x5dd7ed171df0, L_0x5dd7ed1721f0, C4<1>, C4<1>;
L_0x5dd7ed171a80 .functor OR 1, L_0x5dd7ed1719a0, L_0x5dd7ed171a10, C4<0>, C4<0>;
L_0x5dd7ed171b40 .functor AND 1, L_0x5dd7ed171cc0, L_0x5dd7ed1721f0, C4<1>, C4<1>;
L_0x5dd7ed171bb0 .functor OR 1, L_0x5dd7ed171a80, L_0x5dd7ed171b40, C4<0>, C4<0>;
v0x5dd7ed1322c0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed07c910;  1 drivers
v0x5dd7ed1323c0_0 .net *"_ivl_10", 0 0, L_0x5dd7ed171b40;  1 drivers
v0x5dd7ed1324a0_0 .net *"_ivl_4", 0 0, L_0x5dd7ed1719a0;  1 drivers
v0x5dd7ed132590_0 .net *"_ivl_6", 0 0, L_0x5dd7ed171a10;  1 drivers
v0x5dd7ed132670_0 .net *"_ivl_8", 0 0, L_0x5dd7ed171a80;  1 drivers
v0x5dd7ed1327a0_0 .net "a", 0 0, L_0x5dd7ed171cc0;  1 drivers
v0x5dd7ed132860_0 .net "b", 0 0, L_0x5dd7ed171df0;  1 drivers
v0x5dd7ed132920_0 .net "cin", 0 0, L_0x5dd7ed1721f0;  1 drivers
v0x5dd7ed1329e0_0 .net "cout", 0 0, L_0x5dd7ed171bb0;  1 drivers
v0x5dd7ed132b30_0 .net "sum", 0 0, L_0x5dd7ed171930;  1 drivers
S_0x5dd7ed132c90 .scope generate, "genblk1[30]" "genblk1[30]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed132e40 .param/l "i" 0 20 34, +C4<011110>;
S_0x5dd7ed132f20 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x5dd7ed132c90;
 .timescale 0 0;
S_0x5dd7ed133100 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x5dd7ed132f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5dd7ed172320 .functor XOR 1, L_0x5dd7ed172810, L_0x5dd7ed172c20, C4<0>, C4<0>;
L_0x5dd7ed172390 .functor XOR 1, L_0x5dd7ed172320, L_0x5dd7ed173160, C4<0>, C4<0>;
L_0x5dd7ed172400 .functor AND 1, L_0x5dd7ed172810, L_0x5dd7ed172c20, C4<1>, C4<1>;
L_0x5dd7ed1724c0 .functor AND 1, L_0x5dd7ed172c20, L_0x5dd7ed173160, C4<1>, C4<1>;
L_0x5dd7ed172580 .functor OR 1, L_0x5dd7ed172400, L_0x5dd7ed1724c0, C4<0>, C4<0>;
L_0x5dd7ed172690 .functor AND 1, L_0x5dd7ed172810, L_0x5dd7ed173160, C4<1>, C4<1>;
L_0x5dd7ed172700 .functor OR 1, L_0x5dd7ed172580, L_0x5dd7ed172690, C4<0>, C4<0>;
v0x5dd7ed133380_0 .net *"_ivl_0", 0 0, L_0x5dd7ed172320;  1 drivers
v0x5dd7ed133480_0 .net *"_ivl_10", 0 0, L_0x5dd7ed172690;  1 drivers
v0x5dd7ed133560_0 .net *"_ivl_4", 0 0, L_0x5dd7ed172400;  1 drivers
v0x5dd7ed133650_0 .net *"_ivl_6", 0 0, L_0x5dd7ed1724c0;  1 drivers
v0x5dd7ed133730_0 .net *"_ivl_8", 0 0, L_0x5dd7ed172580;  1 drivers
v0x5dd7ed133860_0 .net "a", 0 0, L_0x5dd7ed172810;  1 drivers
v0x5dd7ed133920_0 .net "b", 0 0, L_0x5dd7ed172c20;  1 drivers
v0x5dd7ed1339e0_0 .net "cin", 0 0, L_0x5dd7ed173160;  1 drivers
v0x5dd7ed133aa0_0 .net "cout", 0 0, L_0x5dd7ed172700;  1 drivers
v0x5dd7ed133bf0_0 .net "sum", 0 0, L_0x5dd7ed172390;  1 drivers
S_0x5dd7ed133d50 .scope generate, "genblk1[31]" "genblk1[31]" 20 34, 20 34 0, S_0x5dd7ed113350;
 .timescale 0 0;
P_0x5dd7ed133f00 .param/l "i" 0 20 34, +C4<011111>;
S_0x5dd7ed133fe0 .scope generate, "genblk4" "genblk4" 20 45, 20 45 0, S_0x5dd7ed133d50;
 .timescale 0 0;
L_0x5dd7ed174320 .functor XOR 1, L_0x5dd7ed173ee0, L_0x5dd7ed174280, C4<0>, C4<0>;
L_0x5dd7ed1747e0 .functor XOR 1, L_0x5dd7ed174320, L_0x5dd7ed174430, C4<0>, C4<0>;
v0x5dd7ed1341c0_0 .net *"_ivl_0", 0 0, L_0x5dd7ed173ee0;  1 drivers
v0x5dd7ed1342c0_0 .net *"_ivl_1", 0 0, L_0x5dd7ed174280;  1 drivers
v0x5dd7ed1343a0_0 .net *"_ivl_2", 0 0, L_0x5dd7ed174320;  1 drivers
v0x5dd7ed134460_0 .net *"_ivl_4", 0 0, L_0x5dd7ed174430;  1 drivers
v0x5dd7ed134540_0 .net *"_ivl_5", 0 0, L_0x5dd7ed1747e0;  1 drivers
S_0x5dd7ed1355e0 .scope module, "U_MUX_2X1" "mux_2x1" 17 104, 22 1 0, S_0x5dd7ed111380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /OUTPUT 32 "o_mux";
P_0x5dd7ed135770 .param/l "DATA_WIDTH" 0 22 1, +C4<00000000000000000000000000100000>;
v0x5dd7ed135900_0 .net "i_a", 31 0, v0x5dd7ed112010_0;  alias, 1 drivers
v0x5dd7ed135a10_0 .net "i_b", 31 0, v0x5dd7ecf42680_0;  alias, 1 drivers
v0x5dd7ed135ad0_0 .net "i_sel", 0 0, v0x5dd7ecf42520_0;  alias, 1 drivers
v0x5dd7ed135bd0_0 .net "o_mux", 31 0, L_0x5dd7ed174a50;  alias, 1 drivers
L_0x5dd7ed174a50 .functor MUXZ 32, v0x5dd7ed112010_0, v0x5dd7ecf42680_0, v0x5dd7ecf42520_0, C4<>;
S_0x5dd7ed135cf0 .scope module, "U_MUX_4X1" "mux_4x1" 17 88, 18 20 0, S_0x5dd7ed111380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x5dd7ed136040_0 .net "i_a", 31 0, v0x5dd7ecf4b6e0_0;  alias, 1 drivers
v0x5dd7ed136120_0 .net "i_b", 31 0, v0x5dd7ed139aa0_0;  alias, 1 drivers
v0x5dd7ed1361c0_0 .net "i_c", 31 0, v0x5dd7ecec8970_0;  alias, 1 drivers
o0x7876d98f36b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5dd7ed136290_0 .net "i_d", 31 0, o0x7876d98f36b8;  0 drivers
v0x5dd7ed136370_0 .net "i_sel", 1 0, v0x5dd7ecf1a2f0_0;  alias, 1 drivers
v0x5dd7ed136480_0 .var "o_mux", 31 0;
E_0x5dd7ed135fb0/0 .event edge, v0x5dd7ecf1a2f0_0, v0x5dd7ecf4b6e0_0, v0x5dd7ed10fbb0_0, v0x5dd7ecec8970_0;
E_0x5dd7ed135fb0/1 .event edge, v0x5dd7ed136290_0;
E_0x5dd7ed135fb0 .event/or E_0x5dd7ed135fb0/0, E_0x5dd7ed135fb0/1;
S_0x5dd7ed136670 .scope module, "U_PC_TARGET" "pc_target" 17 72, 23 21 0, S_0x5dd7ed111380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc_EX";
    .port_info 1 /INPUT 32 "i_imm_ext_EX";
    .port_info 2 /OUTPUT 32 "o_pc_target_EX";
P_0x5dd7ed1368a0 .param/l "WIDTH" 0 23 22, +C4<00000000000000000000000000100000>;
v0x5dd7ed1369b0_0 .net "i_imm_ext_EX", 31 0, v0x5dd7ecf42680_0;  alias, 1 drivers
v0x5dd7ed136ae0_0 .net "i_pc_EX", 31 0, v0x5dd7ecf42880_0;  alias, 1 drivers
v0x5dd7ed136ba0_0 .net "o_pc_target_EX", 31 0, L_0x5dd7ed15d9f0;  alias, 1 drivers
L_0x5dd7ed15d9f0 .arith/sum 32, v0x5dd7ecf42880_0, v0x5dd7ecf42680_0;
S_0x5dd7ed137e80 .scope module, "U_STAGE_FETCH" "stage_fetch" 8 143, 24 23 0, S_0x5dd7ed069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
v0x5dd7ed138e80_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed138f40_0 .net "i_en_IF", 0 0, L_0x5dd7ed175460;  alias, 1 drivers
v0x5dd7ed139000_0 .net "i_pc_src_EX", 0 0, L_0x5dd7ed15d330;  alias, 1 drivers
v0x5dd7ed1390a0_0 .net "i_pc_target_EX", 31 0, L_0x5dd7ed15d9f0;  alias, 1 drivers
v0x5dd7ed1391d0_0 .net "i_rst_IF", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed139270_0 .net "o_pc_IF", 31 0, v0x5dd7ed1385a0_0;  alias, 1 drivers
v0x5dd7ed139360_0 .net "o_pcplus4_IF", 31 0, L_0x5dd7ed15d4e0;  alias, 1 drivers
S_0x5dd7ed138110 .scope module, "U_NEXT_PC" "next_pc" 24 56, 25 21 0, S_0x5dd7ed137e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
L_0x5dd7ed15d4e0 .functor BUFZ 32, v0x5dd7ed138ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dd7ed1384e0_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed1385a0_0 .var "current_pc", 31 0;
v0x5dd7ed138680_0 .net "i_en_IF", 0 0, L_0x5dd7ed175460;  alias, 1 drivers
v0x5dd7ed138720_0 .net "i_pc_src_EX", 0 0, L_0x5dd7ed15d330;  alias, 1 drivers
v0x5dd7ed138810_0 .net "i_pc_target_EX", 31 0, L_0x5dd7ed15d9f0;  alias, 1 drivers
v0x5dd7ed138900_0 .net "i_rst_IF", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed1389f0_0 .var "muxed_input", 31 0;
v0x5dd7ed138ab0_0 .net "o_pc_IF", 31 0, v0x5dd7ed1385a0_0;  alias, 1 drivers
v0x5dd7ed138b70_0 .net "o_pcplus4_IF", 31 0, L_0x5dd7ed15d4e0;  alias, 1 drivers
v0x5dd7ed138ca0_0 .var "pc_plus_4", 31 0;
E_0x5dd7ed138400 .event posedge, v0x5dd7ed10fe30_0, v0x5dd7ed08a8c0_0;
E_0x5dd7ed138480 .event edge, v0x5dd7ed098f50_0, v0x5dd7ed138ca0_0, v0x5dd7ed084d40_0;
S_0x5dd7ed139550 .scope module, "U_STAGE_WRITE_BACK" "stage_write_back" 8 286, 26 20 0, S_0x5dd7ed069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_result_src_WB";
    .port_info 1 /INPUT 32 "i_alu_result_WB";
    .port_info 2 /INPUT 32 "i_result_data_WB";
    .port_info 3 /INPUT 32 "i_pcplus4_WB";
    .port_info 4 /OUTPUT 32 "o_result_WB";
v0x5dd7ed1397e0_0 .net "i_alu_result_WB", 31 0, v0x5dd7ecf9bb50_0;  alias, 1 drivers
v0x5dd7ed1398c0_0 .net "i_pcplus4_WB", 31 0, v0x5dd7ecf9bc10_0;  alias, 1 drivers
v0x5dd7ed139960_0 .net "i_result_data_WB", 31 0, v0x5dd7ecf9be90_0;  alias, 1 drivers
v0x5dd7ed139a00_0 .net "i_result_src_WB", 1 0, v0x5dd7ecf74e50_0;  alias, 1 drivers
v0x5dd7ed139aa0_0 .var "o_result_WB", 31 0;
E_0x5dd7ed135ed0 .event edge, v0x5dd7ecf9bc10_0, v0x5dd7ecf9be90_0, v0x5dd7ecf9bb50_0, v0x5dd7ecf74e50_0;
S_0x5dd7ed13f5d0 .scope module, "U_DATA_MEM" "mem" 3 159, 27 1 0, S_0x5dd7ed0d8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x5dd7ed08a7f0 .param/l "ADDR_WIDTH" 0 27 3, +C4<00000000000000000000000000001010>;
P_0x5dd7ed08a830 .param/l "DATA_WIDTH" 0 27 2, +C4<00000000000000000000000000100000>;
P_0x5dd7ed08a870 .param/l "MEM_SIZE" 0 27 4, +C4<00000000000000000000000000000100>;
L_0x5dd7ed188ca0 .functor AND 1, L_0x5dd7ed1775f0, L_0x5dd7ed177ea0, C4<1>, C4<1>;
L_0x5dd7ed188db0 .functor AND 1, L_0x5dd7ed188ca0, L_0x5dd7ed188d10, C4<1>, C4<1>;
v0x5dd7ed13f8f0_0 .net *"_ivl_1", 0 0, L_0x5dd7ed188ca0;  1 drivers
L_0x7876d98a15c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed13f9b0_0 .net *"_ivl_11", 1 0, L_0x7876d98a15c8;  1 drivers
L_0x7876d98a1610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed13fa90_0 .net/2u *"_ivl_12", 31 0, L_0x7876d98a1610;  1 drivers
v0x5dd7ed13fb50_0 .net *"_ivl_3", 0 0, L_0x5dd7ed188d10;  1 drivers
v0x5dd7ed13fc10_0 .net *"_ivl_5", 0 0, L_0x5dd7ed188db0;  1 drivers
v0x5dd7ed13fcd0_0 .net *"_ivl_6", 31 0, L_0x5dd7ed188ec0;  1 drivers
v0x5dd7ed13fdb0_0 .net *"_ivl_8", 11 0, L_0x5dd7ed188f60;  1 drivers
v0x5dd7ed13fe90_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed13ff30_0 .var/i "i", 31 0;
v0x5dd7ed140010 .array "mem", 1023 0, 31 0;
v0x5dd7ed1400d0_0 .net "rst", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed140170_0 .var "wb_ack_o", 0 0;
v0x5dd7ed140230_0 .net "wb_adr_i", 9 0, L_0x5dd7ed176cc0;  alias, 1 drivers
v0x5dd7ed140310_0 .net "wb_cyc_i", 0 0, L_0x5dd7ed1775f0;  alias, 1 drivers
v0x5dd7ed1403d0_0 .net "wb_dat_i", 31 0, L_0x5dd7ed177050;  alias, 1 drivers
v0x5dd7ed1404b0_0 .net "wb_dat_o", 31 0, L_0x5dd7ed1890a0;  alias, 1 drivers
v0x5dd7ed140590_0 .net "wb_stb_i", 0 0, L_0x5dd7ed177ea0;  alias, 1 drivers
v0x5dd7ed140760_0 .net "wb_we_i", 0 0, L_0x5dd7ed177380;  alias, 1 drivers
L_0x5dd7ed188d10 .reduce/nor L_0x5dd7ed177380;
L_0x5dd7ed188ec0 .array/port v0x5dd7ed140010, L_0x5dd7ed188f60;
L_0x5dd7ed188f60 .concat [ 10 2 0 0], L_0x5dd7ed176cc0, L_0x7876d98a15c8;
L_0x5dd7ed1890a0 .functor MUXZ 32, L_0x7876d98a1610, L_0x5dd7ed188ec0, L_0x5dd7ed188db0, C4<>;
S_0x5dd7ed140940 .scope module, "U_INST_MEM" "mem" 3 140, 27 1 0, S_0x5dd7ed0d8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x5dd7ed140ad0 .param/l "ADDR_WIDTH" 0 27 3, +C4<00000000000000000000000000001010>;
P_0x5dd7ed140b10 .param/l "DATA_WIDTH" 0 27 2, +C4<00000000000000000000000000100000>;
P_0x5dd7ed140b50 .param/l "MEM_SIZE" 0 27 4, +C4<00000000000000000000000000000100>;
L_0x5dd7ed177f40 .functor AND 1, L_0x5dd7ed176610, L_0x5dd7ed176270, C4<1>, C4<1>;
L_0x5dd7ed178860 .functor AND 1, L_0x5dd7ed177f40, L_0x5dd7ed1787c0, C4<1>, C4<1>;
v0x5dd7ed140d70_0 .net *"_ivl_1", 0 0, L_0x5dd7ed177f40;  1 drivers
L_0x7876d98a1538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed140e30_0 .net *"_ivl_11", 1 0, L_0x7876d98a1538;  1 drivers
L_0x7876d98a1580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd7ed140f10_0 .net/2u *"_ivl_12", 31 0, L_0x7876d98a1580;  1 drivers
v0x5dd7ed140fd0_0 .net *"_ivl_3", 0 0, L_0x5dd7ed1787c0;  1 drivers
v0x5dd7ed141090_0 .net *"_ivl_5", 0 0, L_0x5dd7ed178860;  1 drivers
v0x5dd7ed141150_0 .net *"_ivl_6", 31 0, L_0x5dd7ed178970;  1 drivers
v0x5dd7ed141230_0 .net *"_ivl_8", 11 0, L_0x5dd7ed178a10;  1 drivers
v0x5dd7ed141310_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed1413b0_0 .var/i "i", 31 0;
v0x5dd7ed141490 .array "mem", 1023 0, 31 0;
v0x5dd7ed141550_0 .net "rst", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed1415f0_0 .var "wb_ack_o", 0 0;
v0x5dd7ed1416b0_0 .net "wb_adr_i", 9 0, L_0x5dd7ed175a50;  alias, 1 drivers
v0x5dd7ed141790_0 .net "wb_cyc_i", 0 0, L_0x5dd7ed176610;  alias, 1 drivers
v0x5dd7ed141850_0 .net "wb_dat_i", 31 0, L_0x5dd7ed175c30;  alias, 1 drivers
v0x5dd7ed141930_0 .net "wb_dat_o", 31 0, L_0x5dd7ed188b60;  alias, 1 drivers
v0x5dd7ed141a10_0 .net "wb_stb_i", 0 0, L_0x5dd7ed176270;  alias, 1 drivers
v0x5dd7ed141be0_0 .net "wb_we_i", 0 0, L_0x5dd7ed175f10;  alias, 1 drivers
L_0x5dd7ed1787c0 .reduce/nor L_0x5dd7ed175f10;
L_0x5dd7ed178970 .array/port v0x5dd7ed141490, L_0x5dd7ed178a10;
L_0x5dd7ed178a10 .concat [ 10 2 0 0], L_0x5dd7ed175a50, L_0x7876d98a1538;
L_0x5dd7ed188b60 .functor MUXZ 32, L_0x7876d98a1580, L_0x5dd7ed178970, L_0x5dd7ed178860, C4<>;
S_0x5dd7ed141dc0 .scope module, "U_UART_WB_BRIDGE" "uart_wbs_bridge" 3 47, 28 1 0, S_0x5dd7ed0d8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /OUTPUT 1 "o_uart_tx";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "wb_cyc_o";
    .port_info 6 /OUTPUT 1 "wb_stb_o";
    .port_info 7 /OUTPUT 1 "wb_we_o";
    .port_info 8 /OUTPUT 32 "wb_adr_o";
    .port_info 9 /OUTPUT 32 "wb_dat_o";
    .port_info 10 /INPUT 32 "wb_dat_i";
    .port_info 11 /INPUT 1 "wb_ack_i";
P_0x5dd7ed141f50 .param/l "ADDR_WIDTH" 0 28 3, +C4<00000000000000000000000000100000>;
P_0x5dd7ed141f90 .param/l "BAUD_RATE" 0 28 4, +C4<00000000000000000010010110000000>;
P_0x5dd7ed141fd0 .param/l "CLOCK_FREQ" 0 28 5, +C4<00000010111110101111000010000000>;
P_0x5dd7ed142010 .param/l "CMD_READ" 0 28 6, C4<00000001>;
P_0x5dd7ed142050 .param/l "CMD_WRITE" 0 28 7, C4<10101010>;
P_0x5dd7ed142090 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x5dd7ed1420d0 .param/l "IDLE" 1 28 88, C4<000>;
P_0x5dd7ed142110 .param/l "READ_ADDR" 1 28 89, C4<010>;
P_0x5dd7ed142150 .param/l "READ_DATA" 1 28 90, C4<011>;
P_0x5dd7ed142190 .param/l "SEND_DATA" 1 28 93, C4<110>;
P_0x5dd7ed1421d0 .param/l "WB_READ" 1 28 92, C4<101>;
P_0x5dd7ed142210 .param/l "WB_WRITE" 1 28 91, C4<100>;
v0x5dd7ed1444f0_0 .var "addr_reg", 31 0;
v0x5dd7ed1445f0_0 .var "byte_count", 3 0;
v0x5dd7ed1446d0_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed144770_0 .var "cmd_reg", 7 0;
v0x5dd7ed144830_0 .var "data_reg", 31 0;
v0x5dd7ed144910_0 .net "i_start_rx", 0 0, o0x7876d98f4fa8;  alias, 0 drivers
v0x5dd7ed1449b0_0 .net "i_uart_rx", 0 0, o0x7876d98f4f78;  alias, 0 drivers
v0x5dd7ed144a50_0 .net "o_uart_tx", 0 0, v0x5dd7ed1440f0_0;  alias, 1 drivers
v0x5dd7ed144af0_0 .net "rst", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed144c20_0 .var "state", 2 0;
v0x5dd7ed144cc0_0 .net "uart_rx_data", 7 0, v0x5dd7ed1430d0_0;  1 drivers
v0x5dd7ed144d60_0 .net "uart_rx_valid", 0 0, v0x5dd7ed1431b0_0;  1 drivers
v0x5dd7ed144e30_0 .var "uart_tx_data", 7 0;
v0x5dd7ed144f00_0 .net "uart_tx_ready", 0 0, v0x5dd7ed144030_0;  1 drivers
v0x5dd7ed144fd0_0 .var "uart_tx_valid", 0 0;
v0x5dd7ed1450a0_0 .net "wb_ack_i", 0 0, L_0x5dd7ed178560;  alias, 1 drivers
v0x5dd7ed145140_0 .var "wb_adr_o", 31 0;
v0x5dd7ed1452f0_0 .var "wb_cyc_o", 0 0;
v0x5dd7ed145390_0 .net "wb_dat_i", 31 0, L_0x5dd7ed189650;  alias, 1 drivers
v0x5dd7ed145470_0 .var "wb_dat_o", 31 0;
v0x5dd7ed145550_0 .var "wb_stb_o", 0 0;
v0x5dd7ed145610_0 .var "wb_we_o", 0 0;
S_0x5dd7ed142870 .scope module, "uart_rx_inst" "uart_receiver" 28 38, 29 1 0, S_0x5dd7ed141dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_rx";
    .port_info 3 /INPUT 1 "i_start_rx";
    .port_info 4 /OUTPUT 8 "o_data";
    .port_info 5 /OUTPUT 1 "o_data_valid";
P_0x5dd7ed142a00 .param/l "BAUD_RATE" 0 29 2, +C4<00000000000000000010010110000000>;
P_0x5dd7ed142a40 .param/l "BIT_TIME" 1 29 16, +C4<00000000000000000001010001011000>;
P_0x5dd7ed142a80 .param/l "CLOCK_FREQ" 0 29 3, +C4<00000010111110101111000010000000>;
P_0x5dd7ed142ac0 .param/l "HALF_BIT_TIME" 1 29 17, +C4<00000000000000000000101000101100>;
v0x5dd7ed142cf0_0 .var "bit_index", 3 0;
v0x5dd7ed142df0_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed142eb0_0 .var "clock_count", 15 0;
v0x5dd7ed142f50_0 .net "i_rx", 0 0, o0x7876d98f4f78;  alias, 0 drivers
v0x5dd7ed143010_0 .net "i_start_rx", 0 0, o0x7876d98f4fa8;  alias, 0 drivers
v0x5dd7ed1430d0_0 .var "o_data", 7 0;
v0x5dd7ed1431b0_0 .var "o_data_valid", 0 0;
v0x5dd7ed143270_0 .var "receiving", 0 0;
v0x5dd7ed143330_0 .net "rst", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed1434e0_0 .var "rx_sync_1", 0 0;
v0x5dd7ed1435a0_0 .var "rx_sync_2", 0 0;
v0x5dd7ed143660_0 .var "shift_reg", 7 0;
S_0x5dd7ed143840 .scope module, "uart_tx_inst" "uart_transmitter" 28 51, 30 1 0, S_0x5dd7ed141dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_data_valid";
    .port_info 4 /OUTPUT 1 "o_tx";
    .port_info 5 /OUTPUT 1 "o_ready";
P_0x5dd7ed1439f0 .param/l "BAUD_RATE" 0 30 2, +C4<00000000000000000010010110000000>;
P_0x5dd7ed143a30 .param/l "BIT_TIME" 1 30 13, +C4<00000000000000000001010001011000>;
P_0x5dd7ed143a70 .param/l "CLOCK_FREQ" 0 30 3, +C4<00000010111110101111000010000000>;
v0x5dd7ed143c50_0 .var "bit_index", 3 0;
v0x5dd7ed143d30_0 .net "clk", 0 0, o0x7876d98eb768;  alias, 0 drivers
v0x5dd7ed143df0_0 .var "clock_count", 15 0;
v0x5dd7ed143e90_0 .net "i_data", 7 0, v0x5dd7ed144e30_0;  1 drivers
v0x5dd7ed143f70_0 .net "i_data_valid", 0 0, v0x5dd7ed144fd0_0;  1 drivers
v0x5dd7ed144030_0 .var "o_ready", 0 0;
v0x5dd7ed1440f0_0 .var "o_tx", 0 0;
v0x5dd7ed1441b0_0 .net "rst", 0 0, o0x7876d98ed4a8;  alias, 0 drivers
v0x5dd7ed144250_0 .var "shift_reg", 9 0;
v0x5dd7ed144330_0 .var "transmitting", 0 0;
S_0x5dd7ed0cc1b0 .scope module, "tb_uart_wbs_bridge" "tb_uart_wbs_bridge" 31 3;
 .timescale -9 -12;
P_0x5dd7ed0f5f20 .param/l "ADDR_WIDTH" 0 31 7, +C4<00000000000000000000000000010000>;
P_0x5dd7ed0f5f60 .param/real "BAUD_RATE" 0 31 10, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x5dd7ed0f5fa0 .param/real "BIT_PERIOD" 1 31 19, Cr<m4000000000000000gfc2>; value=1.00000
P_0x5dd7ed0f5fe0 .param/real "CLK_PERIOD" 0 31 12, Cr<m6666666666666800gfbe>; value=0.100000
P_0x5dd7ed0f6020 .param/real "CLOCK_FREQ" 0 31 11, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x5dd7ed0f6060 .param/l "CMD_READ" 1 31 14, C4<00000001>;
P_0x5dd7ed0f60a0 .param/l "CMD_WRITE" 1 31 15, C4<11111111>;
P_0x5dd7ed0f60e0 .param/l "DATA_WIDTH" 0 31 6, +C4<00000000000000000000000000100000>;
P_0x5dd7ed0f6120 .param/real "WAIT_BETWEEN_UART_SEND_BYTE" 1 31 20, Cr<m5000000000000000gfc5>; value=10.0000
P_0x5dd7ed0f6160 .param/l "WAIT_BETWEEN_UART_SEND_CMD" 1 31 21, +C4<00000000000000000000000000110010>;
v0x5dd7ed14f110_0 .var "clk", 0 0;
v0x5dd7ed14f1d0_0 .var "i_start_rx", 0 0;
v0x5dd7ed14f2e0_0 .var "i_uart_rx", 0 0;
v0x5dd7ed14f3d0 .array "memory", 65535 0, 31 0;
v0x5dd7ed14f470_0 .net "o_uart_tx", 0 0, v0x5dd7ed14d890_0;  1 drivers
v0x5dd7ed14f5b0_0 .var "rst", 0 0;
v0x5dd7ed14f650_0 .var "test_passed", 0 0;
v0x5dd7ed14f6f0_0 .var/i "uart_rx_ptr", 31 0;
v0x5dd7ed14f7d0_0 .var/i "uart_tx_ptr", 31 0;
v0x5dd7ed14f8b0_0 .var "wb_ack_i", 0 0;
v0x5dd7ed14f950_0 .net "wb_adr_o", 15 0, v0x5dd7ed14ea00_0;  1 drivers
v0x5dd7ed14f9f0_0 .net "wb_cyc_o", 0 0, v0x5dd7ed14ebb0_0;  1 drivers
v0x5dd7ed14fa90_0 .var "wb_dat_i", 31 0;
v0x5dd7ed14fb60_0 .net "wb_dat_o", 31 0, v0x5dd7ed14ed30_0;  1 drivers
v0x5dd7ed14fc30_0 .net "wb_stb_o", 0 0, v0x5dd7ed14ee10_0;  1 drivers
v0x5dd7ed14fd00_0 .net "wb_we_o", 0 0, v0x5dd7ed14eed0_0;  1 drivers
v0x5dd7ed14fdd0_0 .var "write_address", 15 0;
v0x5dd7ed14ff80_0 .var "write_data", 31 0;
S_0x5dd7ed149af0 .scope task, "test_read_from_memory" "test_read_from_memory" 31 182, 31 182 0, S_0x5dd7ed0cc1b0;
 .timescale -9 -12;
v0x5dd7ed149cf0_0 .var "address", 15 0;
v0x5dd7ed149d90_0 .var "received_data", 31 0;
E_0x5dd7ecec4aa0 .event edge, v0x5dd7ed14e4e0_0;
TD_tb_uart_wbs_bridge.test_read_from_memory ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5dd7ed14ae60_0, 0, 8;
    %fork TD_tb_uart_wbs_bridge.uart_send_byte, S_0x5dd7ed14ab30;
    %join;
    %vpi_call/w 31 188 "$display", "Sent CMD_READ Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x5dd7ed149cf0_0;
    %pad/u 32;
    %store/vec4 v0x5dd7ed14b300_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5dd7ed14b3c0_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.uart_send_word, S_0x5dd7ed14af40;
    %join;
    %vpi_call/w 31 194 "$display", "Sent Address: 0x%0h", v0x5dd7ed149cf0_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x5dd7ed14e4e0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5dd7ecec4aa0;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5dd7ed149cf0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5dd7ed14f3d0, 4;
    %store/vec4 v0x5dd7ed14fa90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd7ed14f8b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed14f8b0_0, 0, 1;
    %alloc S_0x5dd7ed14a680;
    %fork TD_tb_uart_wbs_bridge.uart_receive_word, S_0x5dd7ed14a680;
    %join;
    %load/vec4 v0x5dd7ed14a960_0;
    %store/vec4 v0x5dd7ed149d90_0, 0, 32;
    %free S_0x5dd7ed14a680;
    %vpi_call/w 31 209 "$display", "Received Data: 0x%0h", v0x5dd7ed149d90_0 {0 0 0};
    %load/vec4 v0x5dd7ed149d90_0;
    %load/vec4 v0x5dd7ed149cf0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5dd7ed14f3d0, 4;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %load/vec4 v0x5dd7ed149cf0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5dd7ed14f3d0, 4;
    %vpi_call/w 31 214 "$display", "ERROR: Data mismatch! Expected 0x%08X, Got 0x%08X", S<0,vec4,u32>, v0x5dd7ed149d90_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed14f650_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 31 218 "$display", "Data read matches memory content." {0 0 0};
T_0.3 ;
    %end;
S_0x5dd7ed149e70 .scope task, "test_write_to_memory" "test_write_to_memory" 31 153, 31 153 0, S_0x5dd7ed0cc1b0;
 .timescale -9 -12;
v0x5dd7ed14a070_0 .var "address", 15 0;
v0x5dd7ed14a150_0 .var "data", 31 0;
TD_tb_uart_wbs_bridge.test_write_to_memory ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dd7ed14ae60_0, 0, 8;
    %fork TD_tb_uart_wbs_bridge.uart_send_byte, S_0x5dd7ed14ab30;
    %join;
    %vpi_call/w 31 157 "$display", "Sent CMD_WRITE Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x5dd7ed14a070_0;
    %pad/u 32;
    %store/vec4 v0x5dd7ed14b300_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5dd7ed14b3c0_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.uart_send_word, S_0x5dd7ed14af40;
    %join;
    %vpi_call/w 31 162 "$display", "Sent Address: 0x%0h", v0x5dd7ed14a070_0 {0 0 0};
    %load/vec4 v0x5dd7ed14a150_0;
    %store/vec4 v0x5dd7ed14b300_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5dd7ed14b3c0_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.uart_send_word, S_0x5dd7ed14af40;
    %join;
    %vpi_call/w 31 166 "$display", "Sent Data: 0x%0h", v0x5dd7ed14a150_0 {0 0 0};
    %vpi_call/w 31 169 "$display", "uut.state=%b", v0x5dd7ed14e4e0_0 {0 0 0};
T_1.4 ;
    %load/vec4 v0x5dd7ed14e4e0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.5, 6;
    %wait E_0x5dd7ecec4aa0;
    %jmp T_1.4;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd7ed14f8b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed14f8b0_0, 0, 1;
    %load/vec4 v0x5dd7ed14a150_0;
    %load/vec4 v0x5dd7ed14a070_0;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x5dd7ed14f3d0, 4, 0;
    %vpi_call/w 31 177 "$display", "Memory at Address 0x%0h updated with Data 0x%0h", v0x5dd7ed14a070_0, v0x5dd7ed14a150_0 {0 0 0};
    %end;
S_0x5dd7ed14a230 .scope task, "uart_capture_byte" "uart_capture_byte" 31 296, 31 296 0, S_0x5dd7ed0cc1b0;
 .timescale -9 -12;
v0x5dd7ed14a4a0_0 .var/i "bit_idx", 31 0;
v0x5dd7ed14a5a0_0 .var "data", 7 0;
E_0x5dd7ed14a440 .event edge, v0x5dd7ed14d890_0;
TD_tb_uart_wbs_bridge.uart_capture_byte ;
T_2.6 ;
    %load/vec4 v0x5dd7ed14f470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_0x5dd7ed14a440;
    %jmp T_2.6;
T_2.7 ;
    %delay 500, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed14a4a0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x5dd7ed14a4a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.9, 5;
    %delay 1000, 0;
    %load/vec4 v0x5dd7ed14f470_0;
    %ix/getv/s 4, v0x5dd7ed14a4a0_0;
    %store/vec4 v0x5dd7ed14a5a0_0, 4, 1;
    %load/vec4 v0x5dd7ed14a4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd7ed14a4a0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %delay 1000, 0;
    %end;
S_0x5dd7ed14a680 .scope autotask, "uart_receive_word" "uart_receive_word" 31 262, 31 262 0, S_0x5dd7ed0cc1b0;
 .timescale -9 -12;
v0x5dd7ed14a860_0 .var/i "byte_count", 31 0;
v0x5dd7ed14a960_0 .var "data", 31 0;
v0x5dd7ed14aa40_0 .var "received_byte", 7 0;
TD_tb_uart_wbs_bridge.uart_receive_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed14a960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed14a860_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x5dd7ed14a860_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.11, 5;
    %fork TD_tb_uart_wbs_bridge.uart_capture_byte, S_0x5dd7ed14a230;
    %join;
    %load/vec4 v0x5dd7ed14a5a0_0;
    %store/vec4 v0x5dd7ed14aa40_0, 0, 8;
    %load/vec4 v0x5dd7ed14a960_0;
    %load/vec4 v0x5dd7ed14aa40_0;
    %pad/u 32;
    %load/vec4 v0x5dd7ed14a860_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x5dd7ed14a960_0, 0, 32;
    %load/vec4 v0x5dd7ed14a860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd7ed14a860_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
S_0x5dd7ed14ab30 .scope task, "uart_send_byte" "uart_send_byte" 31 224, 31 224 0, S_0x5dd7ed0cc1b0;
 .timescale -9 -12;
v0x5dd7ed14ad60_0 .var/i "bit_idx", 31 0;
v0x5dd7ed14ae60_0 .var "data", 7 0;
TD_tb_uart_wbs_bridge.uart_send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed14f2e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed14ad60_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x5dd7ed14ad60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.13, 5;
    %load/vec4 v0x5dd7ed14ae60_0;
    %load/vec4 v0x5dd7ed14ad60_0;
    %part/s 1;
    %store/vec4 v0x5dd7ed14f2e0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5dd7ed14ad60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd7ed14ad60_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd7ed14f2e0_0, 0, 1;
    %delay 1000, 0;
    %delay 10000, 0;
    %end;
S_0x5dd7ed14af40 .scope task, "uart_send_word" "uart_send_word" 31 250, 31 250 0, S_0x5dd7ed0cc1b0;
 .timescale -9 -12;
v0x5dd7ed14b120_0 .var/i "byte_count", 31 0;
v0x5dd7ed14b220_0 .var "byte_data", 7 0;
v0x5dd7ed14b300_0 .var "data", 31 0;
v0x5dd7ed14b3c0_0 .var/i "width", 31 0;
TD_tb_uart_wbs_bridge.uart_send_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed14b120_0, 0, 32;
T_5.14 ;
    %load/vec4 v0x5dd7ed14b120_0;
    %load/vec4 v0x5dd7ed14b3c0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_5.15, 5;
    %load/vec4 v0x5dd7ed14b300_0;
    %load/vec4 v0x5dd7ed14b120_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x5dd7ed14b220_0, 0, 8;
    %load/vec4 v0x5dd7ed14b220_0;
    %store/vec4 v0x5dd7ed14ae60_0, 0, 8;
    %fork TD_tb_uart_wbs_bridge.uart_send_byte, S_0x5dd7ed14ab30;
    %join;
    %load/vec4 v0x5dd7ed14b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd7ed14b120_0, 0, 32;
    %jmp T_5.14;
T_5.15 ;
    %end;
S_0x5dd7ed14b4a0 .scope module, "uut" "uart_wbs_bridge" 31 54, 28 1 0, S_0x5dd7ed0cc1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /OUTPUT 1 "o_uart_tx";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "wb_cyc_o";
    .port_info 6 /OUTPUT 1 "wb_stb_o";
    .port_info 7 /OUTPUT 1 "wb_we_o";
    .port_info 8 /OUTPUT 16 "wb_adr_o";
    .port_info 9 /OUTPUT 32 "wb_dat_o";
    .port_info 10 /INPUT 32 "wb_dat_i";
    .port_info 11 /INPUT 1 "wb_ack_i";
P_0x5dd7ed14b680 .param/l "ADDR_WIDTH" 0 28 3, +C4<00000000000000000000000000010000>;
P_0x5dd7ed14b6c0 .param/real "BAUD_RATE" 0 28 4, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x5dd7ed14b700 .param/real "CLOCK_FREQ" 0 28 5, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x5dd7ed14b740 .param/l "CMD_READ" 0 28 6, C4<00000001>;
P_0x5dd7ed14b780 .param/l "CMD_WRITE" 0 28 7, C4<11111111>;
P_0x5dd7ed14b7c0 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x5dd7ed14b800 .param/l "IDLE" 1 28 88, C4<000>;
P_0x5dd7ed14b840 .param/l "READ_ADDR" 1 28 89, C4<010>;
P_0x5dd7ed14b880 .param/l "READ_DATA" 1 28 90, C4<011>;
P_0x5dd7ed14b8c0 .param/l "SEND_DATA" 1 28 93, C4<110>;
P_0x5dd7ed14b900 .param/l "WB_READ" 1 28 92, C4<101>;
P_0x5dd7ed14b940 .param/l "WB_WRITE" 1 28 91, C4<100>;
v0x5dd7ed14dd00_0 .var "addr_reg", 15 0;
v0x5dd7ed14de00_0 .var "byte_count", 3 0;
v0x5dd7ed14dee0_0 .net "clk", 0 0, v0x5dd7ed14f110_0;  1 drivers
v0x5dd7ed14dfb0_0 .var "cmd_reg", 7 0;
v0x5dd7ed14e070_0 .var "data_reg", 31 0;
v0x5dd7ed14e1a0_0 .net "i_start_rx", 0 0, v0x5dd7ed14f1d0_0;  1 drivers
v0x5dd7ed14e240_0 .net "i_uart_rx", 0 0, v0x5dd7ed14f2e0_0;  1 drivers
v0x5dd7ed14e2e0_0 .net "o_uart_tx", 0 0, v0x5dd7ed14d890_0;  alias, 1 drivers
v0x5dd7ed14e3b0_0 .net "rst", 0 0, v0x5dd7ed14f5b0_0;  1 drivers
v0x5dd7ed14e4e0_0 .var "state", 2 0;
v0x5dd7ed14e580_0 .net "uart_rx_data", 7 0, v0x5dd7ed14c900_0;  1 drivers
v0x5dd7ed14e620_0 .net "uart_rx_valid", 0 0, v0x5dd7ed14c9e0_0;  1 drivers
v0x5dd7ed14e6f0_0 .var "uart_tx_data", 7 0;
v0x5dd7ed14e7c0_0 .net "uart_tx_ready", 0 0, v0x5dd7ed14d7d0_0;  1 drivers
v0x5dd7ed14e890_0 .var "uart_tx_valid", 0 0;
v0x5dd7ed14e960_0 .net "wb_ack_i", 0 0, v0x5dd7ed14f8b0_0;  1 drivers
v0x5dd7ed14ea00_0 .var "wb_adr_o", 15 0;
v0x5dd7ed14ebb0_0 .var "wb_cyc_o", 0 0;
v0x5dd7ed14ec50_0 .net "wb_dat_i", 31 0, v0x5dd7ed14fa90_0;  1 drivers
v0x5dd7ed14ed30_0 .var "wb_dat_o", 31 0;
v0x5dd7ed14ee10_0 .var "wb_stb_o", 0 0;
v0x5dd7ed14eed0_0 .var "wb_we_o", 0 0;
S_0x5dd7ed14c000 .scope module, "uart_rx_inst" "uart_receiver" 28 38, 29 1 0, S_0x5dd7ed14b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_rx";
    .port_info 3 /INPUT 1 "i_start_rx";
    .port_info 4 /OUTPUT 8 "o_data";
    .port_info 5 /OUTPUT 1 "o_data_valid";
P_0x5dd7ed146640 .param/real "BAUD_RATE" 0 29 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x5dd7ed146680 .param/real "BIT_TIME" 1 29 16, Cr<m5000000000000000gfc5>; value=10.0000
P_0x5dd7ed1466c0 .param/real "CLOCK_FREQ" 0 29 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x5dd7ed146700 .param/real "HALF_BIT_TIME" 1 29 17, Cr<m5000000000000000gfc4>; value=5.00000
v0x5dd7ed14c480_0 .var "bit_index", 3 0;
v0x5dd7ed14c580_0 .net "clk", 0 0, v0x5dd7ed14f110_0;  alias, 1 drivers
v0x5dd7ed14c640_0 .var "clock_count", 15 0;
v0x5dd7ed14c730_0 .net "i_rx", 0 0, v0x5dd7ed14f2e0_0;  alias, 1 drivers
v0x5dd7ed14c7f0_0 .net "i_start_rx", 0 0, v0x5dd7ed14f1d0_0;  alias, 1 drivers
v0x5dd7ed14c900_0 .var "o_data", 7 0;
v0x5dd7ed14c9e0_0 .var "o_data_valid", 0 0;
v0x5dd7ed14caa0_0 .var "receiving", 0 0;
v0x5dd7ed14cb60_0 .net "rst", 0 0, v0x5dd7ed14f5b0_0;  alias, 1 drivers
v0x5dd7ed14cc20_0 .var "rx_sync_1", 0 0;
v0x5dd7ed14cce0_0 .var "rx_sync_2", 0 0;
v0x5dd7ed14cda0_0 .var "shift_reg", 7 0;
E_0x5dd7ed14c400 .event posedge, v0x5dd7ed14cb60_0, v0x5dd7ed14c580_0;
S_0x5dd7ed14cf80 .scope module, "uart_tx_inst" "uart_transmitter" 28 51, 30 1 0, S_0x5dd7ed14b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_data_valid";
    .port_info 4 /OUTPUT 1 "o_tx";
    .port_info 5 /OUTPUT 1 "o_ready";
P_0x5dd7ed14d130 .param/real "BAUD_RATE" 0 30 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x5dd7ed14d170 .param/real "BIT_TIME" 1 30 13, Cr<m5000000000000000gfc5>; value=10.0000
P_0x5dd7ed14d1b0 .param/real "CLOCK_FREQ" 0 30 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
v0x5dd7ed14d390_0 .var "bit_index", 3 0;
v0x5dd7ed14d470_0 .net "clk", 0 0, v0x5dd7ed14f110_0;  alias, 1 drivers
v0x5dd7ed14d530_0 .var "clock_count", 15 0;
v0x5dd7ed14d600_0 .net "i_data", 7 0, v0x5dd7ed14e6f0_0;  1 drivers
v0x5dd7ed14d6c0_0 .net "i_data_valid", 0 0, v0x5dd7ed14e890_0;  1 drivers
v0x5dd7ed14d7d0_0 .var "o_ready", 0 0;
v0x5dd7ed14d890_0 .var "o_tx", 0 0;
v0x5dd7ed14d950_0 .net "rst", 0 0, v0x5dd7ed14f5b0_0;  alias, 1 drivers
v0x5dd7ed14d9f0_0 .var "shift_reg", 9 0;
v0x5dd7ed14db40_0 .var "transmitting", 0 0;
    .scope S_0x5dd7ed142870;
T_6 ;
    %wait E_0x5dd7ed138400;
    %load/vec4 v0x5dd7ed143330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed1434e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed1435a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5dd7ed142f50_0;
    %assign/vec4 v0x5dd7ed1434e0_0, 0;
    %load/vec4 v0x5dd7ed1434e0_0;
    %assign/vec4 v0x5dd7ed1435a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5dd7ed142870;
T_7 ;
    %wait E_0x5dd7ed138400;
    %load/vec4 v0x5dd7ed143330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed142cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed142eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed143660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed143270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed1431b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed1430d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed1431b0_0, 0;
    %load/vec4 v0x5dd7ed143270_0;
    %nor/r;
    %load/vec4 v0x5dd7ed143010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed142cf0_0, 0;
    %pushi/vec4 2604, 0, 16;
    %assign/vec4 v0x5dd7ed142eb0_0, 0;
    %load/vec4 v0x5dd7ed1435a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed143270_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed143270_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5dd7ed143270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5dd7ed142eb0_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed142eb0_0, 0;
    %load/vec4 v0x5dd7ed142cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x5dd7ed142cf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed142cf0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x5dd7ed142cf0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v0x5dd7ed1435a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5dd7ed142cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5dd7ed143660_0, 4, 5;
    %load/vec4 v0x5dd7ed142cf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed142cf0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed143270_0, 0;
    %load/vec4 v0x5dd7ed143660_0;
    %assign/vec4 v0x5dd7ed1430d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed1431b0_0, 0;
T_7.13 ;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x5dd7ed142eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dd7ed142eb0_0, 0;
T_7.9 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5dd7ed143840;
T_8 ;
    %wait E_0x5dd7ed138400;
    %load/vec4 v0x5dd7ed1441b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed1440f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed143c50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed143df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed144330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed144030_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dd7ed144250_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5dd7ed144330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5dd7ed143df0_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed143df0_0, 0;
    %load/vec4 v0x5dd7ed143c50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed143c50_0, 0;
    %load/vec4 v0x5dd7ed143c50_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_8.6, 5;
    %load/vec4 v0x5dd7ed144250_0;
    %load/vec4 v0x5dd7ed143c50_0;
    %part/u 1;
    %assign/vec4 v0x5dd7ed1440f0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed144330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed144030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed1440f0_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5dd7ed143df0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dd7ed143df0_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5dd7ed143f70_0;
    %load/vec4 v0x5dd7ed144030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5dd7ed143e90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed144250_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5dd7ed143c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed144330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed144030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed143df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed1440f0_0, 0;
T_8.8 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5dd7ed141dc0;
T_9 ;
    %wait E_0x5dd7ed138400;
    %load/vec4 v0x5dd7ed144af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed1452f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed145550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed145610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd7ed145140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd7ed145470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed144770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd7ed1444f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd7ed144830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed1445f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed144fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed144e30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5dd7ed144c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed1452f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed145550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed145610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed144fd0_0, 0;
    %load/vec4 v0x5dd7ed144d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x5dd7ed144cc0_0;
    %assign/vec4 v0x5dd7ed144770_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed1445f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed144e30_0, 0;
    %load/vec4 v0x5dd7ed144cc0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x5dd7ed144cc0_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
T_9.15 ;
T_9.13 ;
T_9.10 ;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x5dd7ed144d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0x5dd7ed1444f0_0;
    %load/vec4 v0x5dd7ed144cc0_0;
    %pad/u 32;
    %load/vec4 v0x5dd7ed1445f0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x5dd7ed1444f0_0, 0;
    %load/vec4 v0x5dd7ed1445f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed1445f0_0, 0;
    %load/vec4 v0x5dd7ed144770_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_9.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v0x5dd7ed144770_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_9.22, 4;
    %load/vec4 v0x5dd7ed1444f0_0;
    %assign/vec4 v0x5dd7ed145140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed145610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed145550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed1452f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
T_9.23 ;
T_9.21 ;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x5dd7ed1445f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed1445f0_0, 0;
T_9.19 ;
T_9.16 ;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x5dd7ed144d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %load/vec4 v0x5dd7ed144830_0;
    %load/vec4 v0x5dd7ed144cc0_0;
    %pad/u 32;
    %load/vec4 v0x5dd7ed1445f0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x5dd7ed144830_0, 0;
    %load/vec4 v0x5dd7ed1445f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed1445f0_0, 0;
    %load/vec4 v0x5dd7ed1445f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %load/vec4 v0x5dd7ed1444f0_0;
    %assign/vec4 v0x5dd7ed145140_0, 0;
    %load/vec4 v0x5dd7ed144cc0_0;
    %load/vec4 v0x5dd7ed144830_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5dd7ed145470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed145610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed145550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed1452f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
T_9.26 ;
T_9.24 ;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x5dd7ed1450a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed145550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed1452f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed145610_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
T_9.28 ;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x5dd7ed1450a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed145550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed1452f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed145610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed1445f0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
T_9.30 ;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x5dd7ed144f00_0;
    %load/vec4 v0x5dd7ed144fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %load/vec4 v0x5dd7ed145390_0;
    %load/vec4 v0x5dd7ed1445f0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x5dd7ed144e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed144fd0_0, 0;
    %load/vec4 v0x5dd7ed1445f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed1445f0_0, 0;
    %load/vec4 v0x5dd7ed1445f0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed144fd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed144c20_0, 0;
T_9.34 ;
    %jmp T_9.33;
T_9.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed144fd0_0, 0;
T_9.33 ;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5dd7ed138110;
T_10 ;
    %wait E_0x5dd7ed138480;
    %load/vec4 v0x5dd7ed138720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5dd7ed138ca0_0;
    %store/vec4 v0x5dd7ed1389f0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5dd7ed138810_0;
    %store/vec4 v0x5dd7ed1389f0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5dd7ed138110;
T_11 ;
    %wait E_0x5dd7ed138400;
    %load/vec4 v0x5dd7ed138900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd7ed1385a0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5dd7ed138ca0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5dd7ed138680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5dd7ed1389f0_0;
    %assign/vec4 v0x5dd7ed1385a0_0, 0;
    %load/vec4 v0x5dd7ed1389f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5dd7ed138ca0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5dd7ecf5b6a0;
T_12 ;
    %wait E_0x5dd7ecec46c0;
    %load/vec4 v0x5dd7ecf61f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5dd7ecf68a20_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5dd7ecf68960_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5dd7ecf688a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5dd7ecf68800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5dd7ecf62190_0;
    %assign/vec4 v0x5dd7ecf68a20_0, 0;
    %load/vec4 v0x5dd7ecf620d0_0;
    %assign/vec4 v0x5dd7ecf68960_0, 0;
    %load/vec4 v0x5dd7ecf62000_0;
    %assign/vec4 v0x5dd7ecf688a0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5dd7ecf7f020;
T_13 ;
    %wait E_0x5dd7ed10d330;
    %load/vec4 v0x5dd7ecf866e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ecf867f0_0, 0, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd7ecf867f0_0, 0, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd7ecf867f0_0, 0, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ecf867f0_0, 0, 32;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ecf867f0_0, 0, 32;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5dd7ecf865e0_0;
    %parti/s 20, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd7ecf867f0_0, 0, 32;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5dd7ece8acf0;
T_14 ;
    %wait E_0x5dd7ecec46c0;
    %load/vec4 v0x5dd7ed10fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %fork t_1, S_0x5dd7ed10f8c0;
    %jmp t_0;
    .scope S_0x5dd7ed10f8c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed10fa50_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5dd7ed10fa50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5dd7ed10fa50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd7ed110190, 0, 4;
    %load/vec4 v0x5dd7ed10fa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd7ed10fa50_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x5dd7ece8acf0;
t_0 %join;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5dd7ed10ff40_0;
    %load/vec4 v0x5dd7ed10fd90_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5dd7ed10fbb0_0;
    %load/vec4 v0x5dd7ed10fd90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd7ed110190, 0, 4;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5dd7ece8acf0;
T_15 ;
    %wait E_0x5dd7ed10d370;
    %load/vec4 v0x5dd7ed10fc90_0;
    %parti/s 4, 15, 5;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5dd7ed110190, 4;
    %assign/vec4 v0x5dd7ed110030_0, 0;
    %load/vec4 v0x5dd7ed10fc90_0;
    %parti/s 4, 20, 6;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5dd7ed110190, 4;
    %assign/vec4 v0x5dd7ed1100f0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5dd7ecf2bbe0;
T_16 ;
    %wait E_0x5dd7ecec46c0;
    %load/vec4 v0x5dd7ecf38650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5dd7ecf4b3a0_0, 0;
    %pushi/vec4 31, 31, 32;
    %assign/vec4 v0x5dd7ecf4b6e0_0, 0;
    %pushi/vec4 31, 31, 32;
    %assign/vec4 v0x5dd7ecf59c80_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5dd7ecf42680_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5dd7ecf4b620_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5dd7ecf4b7a0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5dd7ecf42880_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5dd7ecf42920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5dd7ecf42740_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5dd7ecf425e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5dd7ecf4b490_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5dd7ecf4b530_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5dd7ecf427e0_0, 0;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v0x5dd7ecf3d1a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5dd7ecf42520_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5dd7ecf3a3c0_0;
    %assign/vec4 v0x5dd7ecf4b3a0_0, 0;
    %load/vec4 v0x5dd7ecf3ce50_0;
    %assign/vec4 v0x5dd7ecf4b6e0_0, 0;
    %load/vec4 v0x5dd7ecf3cfd0_0;
    %assign/vec4 v0x5dd7ecf59c80_0, 0;
    %load/vec4 v0x5dd7ecf38740_0;
    %assign/vec4 v0x5dd7ecf42680_0, 0;
    %load/vec4 v0x5dd7ecf3a650_0;
    %assign/vec4 v0x5dd7ecf4b620_0, 0;
    %load/vec4 v0x5dd7ecf3cf10_0;
    %assign/vec4 v0x5dd7ecf4b7a0_0, 0;
    %load/vec4 v0x5dd7ecf3a240_0;
    %assign/vec4 v0x5dd7ecf42880_0, 0;
    %load/vec4 v0x5dd7ecf3a2e0_0;
    %assign/vec4 v0x5dd7ecf42920_0, 0;
    %load/vec4 v0x5dd7ecf387e0_0;
    %assign/vec4 v0x5dd7ecf42740_0, 0;
    %load/vec4 v0x5dd7ecf38560_0;
    %assign/vec4 v0x5dd7ecf425e0_0, 0;
    %load/vec4 v0x5dd7ecf3a4a0_0;
    %assign/vec4 v0x5dd7ecf4b490_0, 0;
    %load/vec4 v0x5dd7ecf3a540_0;
    %assign/vec4 v0x5dd7ecf4b530_0, 0;
    %load/vec4 v0x5dd7ecf388d0_0;
    %assign/vec4 v0x5dd7ecf427e0_0, 0;
    %load/vec4 v0x5dd7ecf328c0_0;
    %assign/vec4 v0x5dd7ecf3d1a0_0, 0;
    %load/vec4 v0x5dd7ecf2bf80_0;
    %assign/vec4 v0x5dd7ecf42520_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5dd7ed112190;
T_17 ;
    %wait E_0x5dd7ed1119f0;
    %load/vec4 v0x5dd7ed134f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %load/vec4 v0x5dd7ed1350a0_0;
    %assign/vec4 v0x5dd7ed135400_0, 0;
    %jmp T_17.22;
T_17.0 ;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %and;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.1 ;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %or;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.2 ;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %xor;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed134e10_0, 0, 1;
    %load/vec4 v0x5dd7ed1350a0_0;
    %assign/vec4 v0x5dd7ed135400_0, 0;
    %load/vec4 v0x5dd7ed134d30_0;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd7ed134e10_0, 0, 1;
    %load/vec4 v0x5dd7ed135190_0;
    %assign/vec4 v0x5dd7ed135400_0, 0;
    %load/vec4 v0x5dd7ed134d30_0;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.5 ;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.6 ;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.7 ;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.8 ;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.9 ;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.10 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.11 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.12 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.13 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %load/vec4 v0x5dd7ed134fd0_0;
    %load/vec4 v0x5dd7ed1350a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.14 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %load/vec4 v0x5dd7ed1350a0_0;
    %load/vec4 v0x5dd7ed134fd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.15 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %load/vec4 v0x5dd7ed1350a0_0;
    %load/vec4 v0x5dd7ed134fd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.16 ;
    %load/vec4 v0x5dd7ed1350a0_0;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.17 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.19 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.20 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5dd7ed135270_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5dd7ed135330_0, 0, 1;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5dd7ed135cf0;
T_18 ;
    %wait E_0x5dd7ed135fb0;
    %load/vec4 v0x5dd7ed136370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x5dd7ed136040_0;
    %assign/vec4 v0x5dd7ed136480_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x5dd7ed136120_0;
    %assign/vec4 v0x5dd7ed136480_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x5dd7ed1361c0_0;
    %assign/vec4 v0x5dd7ed136480_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x5dd7ed136290_0;
    %assign/vec4 v0x5dd7ed136480_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5dd7ed1117f0;
T_19 ;
    %wait E_0x5dd7ed111ad0;
    %load/vec4 v0x5dd7ed111f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x5dd7ed111b60_0;
    %assign/vec4 v0x5dd7ed112010_0, 0;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x5dd7ed111c40_0;
    %assign/vec4 v0x5dd7ed112010_0, 0;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x5dd7ed111d30_0;
    %assign/vec4 v0x5dd7ed112010_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x5dd7ed111e20_0;
    %assign/vec4 v0x5dd7ed112010_0, 0;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5dd7ed0879d0;
T_20 ;
    %wait E_0x5dd7ecec46c0;
    %load/vec4 v0x5dd7ed08a960_0;
    %assign/vec4 v0x5dd7ecec8970_0, 0;
    %load/vec4 v0x5dd7ecec8890_0;
    %assign/vec4 v0x5dd7ecf031a0_0, 0;
    %load/vec4 v0x5dd7ed084c80_0;
    %assign/vec4 v0x5dd7eceed440_0, 0;
    %load/vec4 v0x5dd7ed081d90_0;
    %assign/vec4 v0x5dd7eceed600_0, 0;
    %load/vec4 v0x5dd7ed081e70_0;
    %assign/vec4 v0x5dd7eceed6e0_0, 0;
    %load/vec4 v0x5dd7ecec87b0_0;
    %assign/vec4 v0x5dd7eceed7a0_0, 0;
    %load/vec4 v0x5dd7ed084bb0_0;
    %assign/vec4 v0x5dd7ecec8a50_0, 0;
    %load/vec4 v0x5dd7ed084d40_0;
    %assign/vec4 v0x5dd7eceed520_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5dd7ecf6ee10;
T_21 ;
    %wait E_0x5dd7ecec46c0;
    %load/vec4 v0x5dd7ecf68bf0_0;
    %assign/vec4 v0x5dd7ecf9bb50_0, 0;
    %load/vec4 v0x5dd7ecf716f0_0;
    %assign/vec4 v0x5dd7ecf9be90_0, 0;
    %load/vec4 v0x5dd7ecf714e0_0;
    %assign/vec4 v0x5dd7ecf9bcf0_0, 0;
    %load/vec4 v0x5dd7ecf71410_0;
    %assign/vec4 v0x5dd7ecf9bc10_0, 0;
    %load/vec4 v0x5dd7ecf715b0_0;
    %assign/vec4 v0x5dd7ecf9bdd0_0, 0;
    %load/vec4 v0x5dd7ecf717b0_0;
    %assign/vec4 v0x5dd7ecf74db0_0, 0;
    %load/vec4 v0x5dd7ecf9ba90_0;
    %assign/vec4 v0x5dd7ecf74e50_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5dd7ed139550;
T_22 ;
    %wait E_0x5dd7ed135ed0;
    %load/vec4 v0x5dd7ed139a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5dd7ed139aa0_0, 0, 32;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x5dd7ed1397e0_0;
    %store/vec4 v0x5dd7ed139aa0_0, 0, 32;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x5dd7ed1398c0_0;
    %store/vec4 v0x5dd7ed139aa0_0, 0, 32;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x5dd7ed139960_0;
    %store/vec4 v0x5dd7ed139aa0_0, 0, 32;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5dd7ecf034a0;
T_23 ;
    %wait E_0x5dd7eceaf0b0;
    %load/vec4 v0x5dd7ecf11630_0;
    %load/vec4 v0x5dd7ecf0fb30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5dd7ecf113d0_0;
    %and;
    %load/vec4 v0x5dd7ecf11630_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5dd7ecf1a2f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5dd7ecf11630_0;
    %load/vec4 v0x5dd7ecf11310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5dd7ecf114a0_0;
    %and;
    %load/vec4 v0x5dd7ecf11630_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dd7ecf1a2f0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dd7ecf1a2f0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5dd7ecf034a0;
T_24 ;
    %wait E_0x5dd7ecec4d70;
    %load/vec4 v0x5dd7ecf19ef0_0;
    %load/vec4 v0x5dd7ecf0fb30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5dd7ecf113d0_0;
    %and;
    %load/vec4 v0x5dd7ecf19ef0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5dd7ecf27300_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5dd7ecf19ef0_0;
    %load/vec4 v0x5dd7ecf11310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5dd7ecf114a0_0;
    %and;
    %load/vec4 v0x5dd7ecf19ef0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dd7ecf27300_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dd7ecf27300_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5dd7ed140940;
T_25 ;
    %wait E_0x5dd7ecec46c0;
    %load/vec4 v0x5dd7ed141550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed1415f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed1413b0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x5dd7ed1413b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5dd7ed1413b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd7ed141490, 0, 4;
    %load/vec4 v0x5dd7ed1413b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd7ed1413b0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5dd7ed141790_0;
    %load/vec4 v0x5dd7ed141a10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed1415f0_0, 0;
    %load/vec4 v0x5dd7ed141be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x5dd7ed141850_0;
    %load/vec4 v0x5dd7ed1416b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd7ed141490, 0, 4;
T_25.6 ;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed1415f0_0, 0;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5dd7ed13f5d0;
T_26 ;
    %wait E_0x5dd7ecec46c0;
    %load/vec4 v0x5dd7ed1400d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed140170_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed13ff30_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x5dd7ed13ff30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5dd7ed13ff30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd7ed140010, 0, 4;
    %load/vec4 v0x5dd7ed13ff30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd7ed13ff30_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5dd7ed140310_0;
    %load/vec4 v0x5dd7ed140590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed140170_0, 0;
    %load/vec4 v0x5dd7ed140760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x5dd7ed1403d0_0;
    %load/vec4 v0x5dd7ed140230_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd7ed140010, 0, 4;
T_26.6 ;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed140170_0, 0;
T_26.5 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5dd7ed14c000;
T_27 ;
    %wait E_0x5dd7ed14c400;
    %load/vec4 v0x5dd7ed14cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14cc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14cce0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5dd7ed14c730_0;
    %assign/vec4 v0x5dd7ed14cc20_0, 0;
    %load/vec4 v0x5dd7ed14cc20_0;
    %assign/vec4 v0x5dd7ed14cce0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5dd7ed14c000;
T_28 ;
    %wait E_0x5dd7ed14c400;
    %load/vec4 v0x5dd7ed14cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed14c480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed14c640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed14cda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14caa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14c9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed14c900_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14c9e0_0, 0;
    %load/vec4 v0x5dd7ed14caa0_0;
    %nor/r;
    %load/vec4 v0x5dd7ed14c7f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed14c480_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x5dd7ed14c640_0, 0;
    %load/vec4 v0x5dd7ed14cce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14caa0_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14caa0_0, 0;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x5dd7ed14caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x5dd7ed14c640_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed14c640_0, 0;
    %load/vec4 v0x5dd7ed14c480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.10, 4;
    %load/vec4 v0x5dd7ed14c480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed14c480_0, 0;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v0x5dd7ed14c480_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_28.12, 5;
    %load/vec4 v0x5dd7ed14cce0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5dd7ed14c480_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5dd7ed14cda0_0, 4, 5;
    %load/vec4 v0x5dd7ed14c480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed14c480_0, 0;
    %jmp T_28.13;
T_28.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14caa0_0, 0;
    %load/vec4 v0x5dd7ed14cda0_0;
    %assign/vec4 v0x5dd7ed14c900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14c9e0_0, 0;
T_28.13 ;
T_28.11 ;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x5dd7ed14c640_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dd7ed14c640_0, 0;
T_28.9 ;
T_28.6 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5dd7ed14cf80;
T_29 ;
    %wait E_0x5dd7ed14c400;
    %load/vec4 v0x5dd7ed14d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14d890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed14d390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed14d530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14db40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14d7d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dd7ed14d9f0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5dd7ed14db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5dd7ed14d530_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed14d530_0, 0;
    %load/vec4 v0x5dd7ed14d390_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed14d390_0, 0;
    %load/vec4 v0x5dd7ed14d390_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_29.6, 5;
    %load/vec4 v0x5dd7ed14d9f0_0;
    %load/vec4 v0x5dd7ed14d390_0;
    %part/u 1;
    %assign/vec4 v0x5dd7ed14d890_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14db40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14d7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14d890_0, 0;
T_29.7 ;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x5dd7ed14d530_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dd7ed14d530_0, 0;
T_29.5 ;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5dd7ed14d6c0_0;
    %load/vec4 v0x5dd7ed14d7d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5dd7ed14d600_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14d9f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5dd7ed14d390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14d7d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed14d530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14d890_0, 0;
T_29.8 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5dd7ed14b4a0;
T_30 ;
    %wait E_0x5dd7ed14c400;
    %load/vec4 v0x5dd7ed14e3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14ebb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14ee10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14eed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed14ea00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd7ed14ed30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed14dfb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dd7ed14dd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd7ed14e070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed14de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14e890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed14e6f0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5dd7ed14e4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
    %jmp T_30.9;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14ebb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14ee10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14eed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14e890_0, 0;
    %load/vec4 v0x5dd7ed14e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v0x5dd7ed14e580_0;
    %assign/vec4 v0x5dd7ed14dfb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed14de00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5dd7ed14e6f0_0, 0;
    %load/vec4 v0x5dd7ed14e580_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_30.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x5dd7ed14e580_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_30.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
    %jmp T_30.15;
T_30.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
T_30.15 ;
T_30.13 ;
T_30.10 ;
    %jmp T_30.9;
T_30.3 ;
    %load/vec4 v0x5dd7ed14e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %load/vec4 v0x5dd7ed14dd00_0;
    %load/vec4 v0x5dd7ed14e580_0;
    %pad/u 16;
    %load/vec4 v0x5dd7ed14de00_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x5dd7ed14dd00_0, 0;
    %load/vec4 v0x5dd7ed14de00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed14de00_0, 0;
    %load/vec4 v0x5dd7ed14dfb0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_30.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x5dd7ed14dfb0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_30.22, 4;
    %load/vec4 v0x5dd7ed14dd00_0;
    %assign/vec4 v0x5dd7ed14ea00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14eed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14ee10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14ebb0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
    %jmp T_30.23;
T_30.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
T_30.23 ;
T_30.21 ;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x5dd7ed14de00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed14de00_0, 0;
T_30.19 ;
T_30.16 ;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v0x5dd7ed14e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %load/vec4 v0x5dd7ed14e070_0;
    %load/vec4 v0x5dd7ed14e580_0;
    %pad/u 32;
    %load/vec4 v0x5dd7ed14de00_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x5dd7ed14e070_0, 0;
    %load/vec4 v0x5dd7ed14de00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed14de00_0, 0;
    %load/vec4 v0x5dd7ed14de00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_30.26, 4;
    %load/vec4 v0x5dd7ed14dd00_0;
    %assign/vec4 v0x5dd7ed14ea00_0, 0;
    %load/vec4 v0x5dd7ed14e580_0;
    %load/vec4 v0x5dd7ed14e070_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5dd7ed14ed30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14eed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14ee10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14ebb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
T_30.26 ;
T_30.24 ;
    %jmp T_30.9;
T_30.5 ;
    %load/vec4 v0x5dd7ed14e960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14ee10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14ebb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14eed0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
T_30.28 ;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v0x5dd7ed14e960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14ee10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14ebb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14eed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd7ed14de00_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
T_30.30 ;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v0x5dd7ed14e7c0_0;
    %load/vec4 v0x5dd7ed14e890_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.32, 8;
    %load/vec4 v0x5dd7ed14ec50_0;
    %load/vec4 v0x5dd7ed14de00_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x5dd7ed14e6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dd7ed14e890_0, 0;
    %load/vec4 v0x5dd7ed14de00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5dd7ed14de00_0, 0;
    %load/vec4 v0x5dd7ed14de00_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_30.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14e890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd7ed14e4e0_0, 0;
T_30.34 ;
    %jmp T_30.33;
T_30.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd7ed14e890_0, 0;
T_30.33 ;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5dd7ed0cc1b0;
T_31 ;
    %vpi_call/w 31 83 "$dumpfile", "uart_wbs_bridge.vcd" {0 0 0};
    %vpi_call/w 31 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5dd7ed0cc1b0 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x5dd7ed0cc1b0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed14f110_0, 0, 1;
T_32.0 ;
    %delay 50, 0;
    %load/vec4 v0x5dd7ed14f110_0;
    %inv;
    %store/vec4 v0x5dd7ed14f110_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_0x5dd7ed0cc1b0;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd7ed14f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed14f1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd7ed14f2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed14f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed14fa90_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed14f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd7ed14f1d0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x5dd7ed0cc1b0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd7ed14f650_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed14f7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd7ed14f6f0_0, 0, 32;
    %pushi/vec4 47889, 0, 16;
    %store/vec4 v0x5dd7ed14fdd0_0, 0, 16;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5dd7ed14ff80_0, 0, 32;
    %vpi_call/w 31 117 "$display", "Starting uart_wbs_bridge Testbench..." {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 31 121 "$display", "\012Test 1: Writing Data to Memory..." {0 0 0};
    %load/vec4 v0x5dd7ed14fdd0_0;
    %store/vec4 v0x5dd7ed14a070_0, 0, 16;
    %load/vec4 v0x5dd7ed14ff80_0;
    %store/vec4 v0x5dd7ed14a150_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.test_write_to_memory, S_0x5dd7ed149e70;
    %join;
    %delay 100000, 0;
    %vpi_call/w 31 127 "$display", "\012Test 2: Reading Data from Memory..." {0 0 0};
    %load/vec4 v0x5dd7ed14fdd0_0;
    %store/vec4 v0x5dd7ed149cf0_0, 0, 16;
    %fork TD_tb_uart_wbs_bridge.test_read_from_memory, S_0x5dd7ed149af0;
    %join;
    %load/vec4 v0x5dd7ed14fdd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5dd7ed14f3d0, 4;
    %load/vec4 v0x5dd7ed14ff80_0;
    %cmp/ne;
    %jmp/0xz  T_34.0, 6;
    %load/vec4 v0x5dd7ed14fdd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5dd7ed14f3d0, 4;
    %vpi_call/w 31 132 "$display", "ERROR: Data mismatch! Expected 0x%08h, Got 0x%08X", v0x5dd7ed14ff80_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd7ed14f650_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5dd7ed14fdd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5dd7ed14f3d0, 4;
    %vpi_call/w 31 136 "$display", "Ok: Expected 0x%08h, Got 0x%08X", v0x5dd7ed14ff80_0, S<0,vec4,u32> {1 0 0};
T_34.1 ;
    %load/vec4 v0x5dd7ed14f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %vpi_call/w 31 141 "$display", "\012All tests PASSED!" {0 0 0};
    %jmp T_34.3;
T_34.2 ;
    %vpi_call/w 31 143 "$display", "\012Some tests FAILED." {0 0 0};
T_34.3 ;
    %delay 100000, 0;
    %vpi_call/w 31 146 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 32;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/osiris_i/osiris_i.v";
    "../rtl/osiris_i/core.v";
    "../rtl/osiris_i/control_unit.v";
    "../rtl/osiris_i/alu_decoder.v";
    "../rtl/osiris_i/op_decoder.v";
    "../rtl/osiris_i/datapath.v";
    "../rtl/osiris_i/ex_mem.v";
    "../rtl/osiris_i/hazard_unit.v";
    "../rtl/osiris_i/id_ex.v";
    "../rtl/osiris_i/if_id.v";
    "../rtl/osiris_i/mem_wb.v";
    "../rtl/osiris_i/stage_decode.v";
    "../rtl/osiris_i/extend_unit.v";
    "../rtl/osiris_i/register_file.v";
    "../rtl/osiris_i/stage_execute.v";
    "../rtl/osiris_i/mux_4x1.v";
    "../rtl/osiris_i/alu.v";
    "../rtl/osiris_i/adder.v";
    "../rtl/osiris_i/full_adder.v";
    "../rtl/osiris_i/mux_2x1.v";
    "../rtl/osiris_i/pc_target.v";
    "../rtl/osiris_i/stage_fetch.v";
    "../rtl/osiris_i/next_pc.v";
    "../rtl/osiris_i/stage_write_back.v";
    "../rtl/osiris_i/mem.v";
    "../rtl/osiris_i/uart_wbs_bridge.v";
    "../rtl/osiris_i/uart_receiver.v";
    "../rtl/osiris_i/uart_transmitter.v";
    "tb_uart_wbs_bridge.v";
