[dram_structure]
protocol = LPDDR5
bankgroups = 4
banks_per_group = 4
rows = 65536
columns = 1024
device_width = 16
BL = 16

[timing]
tCK      = 0.3125            # 3200 MHz → 0.3125 ns per cycle
AL       = 0
CL       = 20                # CAS latency (nCL)
CWL      = 11                # write latency (nCWL)
tRCD     = 15                # ACT→RD/WR
tRP      = 17                # PRE
tRAS     = 34                # ACT active time
tRC      = 30                # ACT→next ACT in same bank
tWR      = 28                # write recovery
tRTP     = 4                 # read→precharge
tRRD_S   = 4                 # ACT to ACT (short)
tRRD_L   = 4                 # ACT to ACT (long)
tCCD_S   = 4                 # same bank column delay
tCCD_L   = 4                 # diff bank column delay
tWTR_S   = 5                 # write→read (short)
tWTR_L   = 10                # write→read (long)
tFAW     = 16                # 4-activate window
tRFC     = 800               # refresh cycle (ns)
tREFI    = 3900              # refresh interval (ns)
tXP      = 6                 # power-down exit
tCKE     = 6                 # CKE minimum
tCKESR   = 7                 # CKE self-refresh exit approx.
tRTRS    = 1
tXS      = 800               # self-refresh exit time (ns)
tRPRE    = 1
tWPRE    = 1
tWR2     = 25                # (optional) write→write interval
tRFC2    = 600               # (approx for 2-bank refresh)
tRFC4    = 400               # (approx for 4-bank refresh)

[power]
VDD = 1.2
IDD0 = 95
IPP0 = 4.0
IDD2P = 25
IDD2N = 37
IDD3P = 47
IDD3N = 56
IDD4W = 278
IDD4R = 302
IDD5AB = 280
IDD6x = 30

[system]
channel_size = 8192
channels = 2
bus_width = 64
address_mapping = robarabgcoch
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32

[other]
epoch_period = 1587301
output_level = 1