Analysis & Synthesis report for DE1_SoC_ADC
Fri Jan 27 01:37:01 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|State
 12. State Machine - |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
 20. Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated
 21. Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 22. Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 23. Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram
 24. Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 25. Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 26. Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 27. Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15
 28. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 29. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 30. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated
 31. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 32. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 33. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 34. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 35. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 36. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003
 37. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 38. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 39. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006
 40. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_007
 41. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_008
 42. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_009
 43. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 44. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 45. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 46. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 47. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 52. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 53. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 68. Source assignments for DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 69. Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
 72. Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 73. Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 74. Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002
 75. Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 76. Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 77. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
 78. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter
 79. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 80. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 81. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2
 82. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i
 84. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator
 85. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
 86. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 87. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator
 88. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator
 89. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 90. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator
 91. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 92. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
 93. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
 94. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator
 95. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator
 96. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent
 97. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent
 98. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 99. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo
102. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent
103. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent
106. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
109. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo
112. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent
113. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
116. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo
119. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
120. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo
123. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
124. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent
127. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent
130. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo
133. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_003|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_004|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_005|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_006|DE1_SoC_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_007|DE1_SoC_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_008|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_009|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_010|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_011|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter
146. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter
147. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
148. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
149. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb
150. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
151. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
152. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
153. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
154. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
155. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
156. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
157. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
158. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
159. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
160. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
161. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
162. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
163. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
164. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
165. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
166. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
167. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
168. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
169. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
170. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
171. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
172. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
173. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
174. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
175. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
176. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
177. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
178. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
179. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
180. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
181. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
182. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
183. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
184. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
185. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
186. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
187. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
188. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
189. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
190. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
191. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
192. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
193. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
194. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
195. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
196. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
197. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
198. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
199. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
200. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
201. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
202. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
203. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
204. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
205. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
206. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
207. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
208. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
209. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
210. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
211. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
212. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
213. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer
214. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
215. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001
216. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
217. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller
218. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller
219. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
220. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
221. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001
222. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
223. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
224. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
225. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002
226. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002
227. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
228. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
229. Parameter Settings for Inferred Entity Instance: DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|lpm_divide:Div0
230. dcfifo Parameter Settings by Entity Instance
231. scfifo Parameter Settings by Entity Instance
232. altsyncram Parameter Settings by Entity Instance
233. Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
234. Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002"
235. Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002"
236. Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
237. Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
238. Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001"
239. Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
240. Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller"
241. Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller"
242. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
243. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
244. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
245. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
246. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
247. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
248. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
249. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
250. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
251. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
252. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
253. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
254. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
255. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
256. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
257. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_006|DE1_SoC_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode"
258. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
259. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode"
260. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
261. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo"
262. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo"
263. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent"
264. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo"
265. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent"
266. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
267. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
268. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo"
269. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
270. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
271. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo"
272. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
273. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
274. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo"
275. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent"
276. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo"
277. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
278. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
279. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo"
280. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent"
281. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo"
282. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent"
283. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo"
284. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
285. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
286. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent"
287. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent"
288. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator"
289. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator"
290. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
291. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
292. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
293. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator"
294. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
295. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator"
296. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator"
297. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
298. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
299. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
300. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"
301. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2"
302. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys"
303. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic"
304. Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart"
305. Port Connectivity Checks: "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst"
306. Port Connectivity Checks: "DE1_SoC_QSYS:u0"
307. Post-Synthesis Netlist Statistics for Top Partition
308. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
309. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
310. Elapsed Time Per Partition
311. Analysis & Synthesis Messages
312. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan 27 01:37:01 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_ADC                                 ;
; Top-level Entity Name           ; DE1_SoC_Basic_Nios2_SOC_telemetre_us        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3416                                        ;
; Total pins                      ; 107                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,368,512                                   ;
; Total DSP Blocks                ; 5                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                               ;
+---------------------------------------------------------------------------------+--------------------------------------+--------------------+
; Option                                                                          ; Setting                              ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6                         ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Basic_Nios2_SOC_telemetre_us ; DE1_SoC_ADC        ;
; Family name                                                                     ; Cyclone V                            ; Cyclone V          ;
; Use smart compilation                                                           ; On                                   ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                                  ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                                   ; On                 ;
; Enable compact report table                                                     ; Off                                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                                  ; Off                ;
; Preserve fewer node names                                                       ; On                                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001                         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                                 ; Auto               ;
; Safe State Machine                                                              ; Off                                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                                   ; On                 ;
; Parallel Synthesis                                                              ; On                                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                                   ; On                 ;
; Power-Up Don't Care                                                             ; On                                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                                  ; Off                ;
; Optimization Technique                                                          ; Balanced                             ; Balanced           ;
; Carry Chain Length                                                              ; 70                                   ; 70                 ;
; Auto Carry Chains                                                               ; On                                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                                  ; Off                ;
; Auto ROM Replacement                                                            ; On                                   ; On                 ;
; Auto RAM Replacement                                                            ; On                                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                                   ; On                 ;
; Report Parameter Settings                                                       ; On                                   ; On                 ;
; Report Source Assignments                                                       ; On                                   ; On                 ;
; Report Connectivity Checks                                                      ; On                                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation                   ; Normal compilation ;
; HDL message level                                                               ; Level2                               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                                  ; 100                ;
; Clock MUX Protection                                                            ; On                                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                                  ; Off                ;
; Block Design Naming                                                             ; Auto                                 ; Auto               ;
; SDC constraint protection                                                       ; Off                                  ; Off                ;
; Synthesis Effort                                                                ; Auto                                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                                  ; Off                ;
+---------------------------------------------------------------------------------+--------------------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
;     Processor 13           ;   0.0%      ;
;     Processor 14           ;   0.0%      ;
;     Processor 15           ;   0.0%      ;
;     Processor 16           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                              ; Library      ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; ../../fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd                            ; yes             ; User VHDL File                               ; C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd                                                              ;              ;
; DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd                                                               ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd                                                ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd                                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd                                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v                                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                         ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv                                         ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv                                          ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v                                    ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005.sv                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004.sv                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001.sv                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv                         ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004.sv                       ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv                         ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_006.sv                        ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv                        ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv                        ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                       ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                  ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v                                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v                                                   ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd                                               ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v                                              ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.hex                                     ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.hex                                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v                                       ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v                                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v                                       ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v                    ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck.v                       ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v                   ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell.v                             ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_test_bench.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_test_bench.v                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v                                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_interval_timer.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_interval_timer.v                                       ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd                                                    ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd                                             ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v                                                  ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v                                                       ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v                                                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_KEY.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_KEY.v                                                  ; DE1_SoC_QSYS ;
; dcfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                         ;              ;
; lpm_counter.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                    ;              ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                    ;              ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                       ;              ;
; a_graycounter.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                  ;              ;
; a_fefifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                       ;              ;
; a_gray2bin.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                     ;              ;
; dffpipe.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                        ;              ;
; alt_sync_fifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                  ;              ;
; lpm_compare.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                    ;              ;
; altsyncram_fifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                ;              ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                     ;              ;
; db/dcfifo_s7q1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dcfifo_s7q1.tdf                                                                                    ;              ;
; db/a_graycounter_pv6.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_graycounter_pv6.tdf                                                                              ;              ;
; db/a_graycounter_ldc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_graycounter_ldc.tdf                                                                              ;              ;
; db/altsyncram_91b1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_91b1.tdf                                                                                ;              ;
; db/alt_synch_pipe_apl.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/alt_synch_pipe_apl.tdf                                                                             ;              ;
; db/dffpipe_re9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dffpipe_re9.tdf                                                                                    ;              ;
; db/alt_synch_pipe_bpl.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/alt_synch_pipe_bpl.tdf                                                                             ;              ;
; db/dffpipe_se9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dffpipe_se9.tdf                                                                                    ;              ;
; db/cmpr_b06.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/cmpr_b06.tdf                                                                                       ;              ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                         ;              ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                      ;              ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                       ;              ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                       ;              ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                       ;              ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                       ;              ;
; db/scfifo_3291.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/scfifo_3291.tdf                                                                                    ;              ;
; db/a_dpfifo_5771.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_dpfifo_5771.tdf                                                                                  ;              ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_fefifo_7cf.tdf                                                                                   ;              ;
; db/cntr_vg7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/cntr_vg7.tdf                                                                                       ;              ;
; db/altsyncram_7pu1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_7pu1.tdf                                                                                ;              ;
; db/cntr_jgb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/cntr_jgb.tdf                                                                                       ;              ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                      ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                  ;              ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                     ;              ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                              ;              ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                        ;              ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                     ;              ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                      ;              ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                         ;              ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                         ;              ;
; db/altsyncram_spj1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_spj1.tdf                                                                                ;              ;
; db/altsyncram_tgj1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_tgj1.tdf                                                                                ;              ;
; db/altsyncram_pdj1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_pdj1.tdf                                                                                ;              ;
; db/altsyncram_voi1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_voi1.tdf                                                                                ;              ;
; altera_mult_add.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                ;              ;
; db/altera_mult_add_37p2.v                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altera_mult_add_37p2.v                                                                             ;              ;
; altera_mult_add_rtl.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                              ;              ;
; db/altsyncram_5pi1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_5pi1.tdf                                                                                ;              ;
; db/altsyncram_4kl1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_4kl1.tdf                                                                                ;              ;
; db/altsyncram_baj1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_baj1.tdf                                                                                ;              ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                          ;              ;
; db/altsyncram_qid1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_qid1.tdf                                                                                ;              ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                           ;              ;
; db/altsyncram_kon1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_kon1.tdf                                                                                ;              ;
; db/decode_ala.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/decode_ala.tdf                                                                                     ;              ;
; db/mux_7hb.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/mux_7hb.tdf                                                                                        ;              ;
; altera_pll.v                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                       ;              ;
; altera_std_synchronizer_bundle.v                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                                   ;              ;
; pzdyqx.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                         ;              ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                        ; altera_sld   ;
; db/ip/sldcf555923/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/alt_sld_fab.v                                                                       ; alt_sld_fab  ;
; db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab  ;
; db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab  ;
; db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab  ;
; db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab  ;
; db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                   ;              ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                     ;              ;
; lpm_divide.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                     ;              ;
; abs_divider.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                    ;              ;
; sign_div_unsign.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                ;              ;
; db/lpm_divide_pqo.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/lpm_divide_pqo.tdf                                                                                 ;              ;
; db/abs_divider_2dg.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/abs_divider_2dg.tdf                                                                                ;              ;
; db/alt_u_div_k2f.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/alt_u_div_k2f.tdf                                                                                  ;              ;
; db/lpm_abs_2p9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/lpm_abs_2p9.tdf                                                                                    ;              ;
; db/lpm_abs_4p9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/lpm_abs_4p9.tdf                                                                                    ;              ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2372           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3616           ;
;     -- 7 input functions                    ; 42             ;
;     -- 6 input functions                    ; 555            ;
;     -- 5 input functions                    ; 633            ;
;     -- 4 input functions                    ; 729            ;
;     -- <=3 input functions                  ; 1657           ;
;                                             ;                ;
; Dedicated logic registers                   ; 3416           ;
;                                             ;                ;
; I/O pins                                    ; 107            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1368512        ;
;                                             ;                ;
; Total DSP Blocks                            ; 5              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2489           ;
; Total fan-out                               ; 34179          ;
; Average fan-out                             ; 4.43           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |DE1_SoC_Basic_Nios2_SOC_telemetre_us                                                                                                   ; 3616 (1)            ; 3416 (0)                  ; 1368512           ; 5          ; 107  ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us                                                                                                                                                                                                                                                                                                                                                                                                                               ; DE1_SoC_Basic_Nios2_SOC_telemetre_us               ; work         ;
;    |DE1_SoC_QSYS:u0|                                                                                                                    ; 3387 (0)            ; 3253 (0)                  ; 1368512           ; 5          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                                               ; DE1_SoC_QSYS                                       ; de1_soc_qsys ;
;       |DE1_SoC_QSYS_KEY:key|                                                                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key                                                                                                                                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS_KEY                                   ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_interval_timer:interval_timer|                                                                                      ; 103 (103)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS_interval_timer                        ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_jtag_uart:jtag_uart|                                                                                                ; 113 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS_jtag_uart                             ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS_jtag_uart_scfifo_r                    ; DE1_SoC_QSYS ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                        ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                           ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                           ; work         ;
;          |DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS_jtag_uart_scfifo_w                    ; DE1_SoC_QSYS ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                        ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                           ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                           ; work         ;
;          |alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|                                                                   ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                  ; work         ;
;       |DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                                ; 608 (0)             ; 982 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS_mm_interconnect_0                     ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS_mm_interconnect_0_cmd_demux           ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                   ; DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001       ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                       ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                       ; DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004         ; DE1_SoC_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                           ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|                                                                       ; 61 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                                                       ; DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004         ; DE1_SoC_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                           ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_router:router|                                                                                 ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS_mm_interconnect_0_router              ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS_mm_interconnect_0_router_001          ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                   ; DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004       ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                                   ; DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005       ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; DE1_SoC_QSYS_mm_interconnect_0_rsp_mux             ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                       ; DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001         ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|                                                                     ; 17 (17)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|                                                                       ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|                                                 ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                           ; 27 (27)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|                                                              ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|                                                                     ; 68 (68)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                                                 ; 15 (15)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|                                                              ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 16 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 6 (0)               ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 118 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 38 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 38 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 7 (0)               ; 40 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (7)               ; 40 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 3 (0)               ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 52 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 4 (0)               ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 52 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 3 (0)               ; 38 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 38 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 3 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 3 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 4 (0)               ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 28 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 4 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 32 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 34 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; DE1_SoC_QSYS ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_agent|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                         ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:adc_ltc2308_slave_agent|                                                                            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; DE1_SoC_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                   ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent|                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                          ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                          ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:adc_ltc2308_slave_translator|                                                                  ; 5 (5)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator|                                            ; 6 (6)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:interval_timer_s1_translator|                                                                  ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 3 (3)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator|                                                         ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator|                                                           ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|                                                                 ; 13 (13)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                      ; DE1_SoC_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|                                                          ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                      ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_nios2_qsys:nios2_qsys|                                                                                              ; 1418 (1)            ; 1614 (39)                 ; 62912             ; 3          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_nios2_qsys                            ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_nios2_qsys_cpu:cpu|                                                                                              ; 1417 (1252)         ; 1575 (1240)               ; 62912             ; 3          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_nios2_qsys_cpu                        ; DE1_SoC_QSYS ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht|                                                    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_nios2_qsys_cpu_bht_module             ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                         ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                            ; altsyncram_pdj1                                    ; work         ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data|                                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data                                                                                                                                                                                                                                                             ; DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module         ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                    ; altsyncram_4kl1                                    ; work         ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag|                                              ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag                                                                                                                                                                                                                                                               ; DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module          ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                         ; work         ;
;                   |altsyncram_5pi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated                                                                                                                                                                                                      ; altsyncram_5pi1                                    ; work         ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim|                                        ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module       ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                         ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                ; altsyncram_baj1                                    ; work         ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data|                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data                                                                                                                                                                                                                                                             ; DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module         ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                    ; altsyncram_spj1                                    ; work         ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag|                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag                                                                                                                                                                                                                                                               ; DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module          ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                         ; work         ;
;                   |altsyncram_tgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                                                      ; altsyncram_tgj1                                    ; work         ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|                                           ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell              ; DE1_SoC_QSYS ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                         ; altera_mult_add                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                            ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                              ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                         ; altera_mult_add                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                            ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                              ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                         ; altera_mult_add                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                            ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                              ; work         ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|                                           ; 165 (5)             ; 271 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci              ; DE1_SoC_QSYS ;
;                |DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|                    ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper                                                                                                                                                        ; DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper    ; DE1_SoC_QSYS ;
;                   |DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk|                   ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk                                                      ; DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk     ; DE1_SoC_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                   |DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|                         ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck                                                            ; DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck        ; DE1_SoC_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                   |sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy|                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;                |DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|                          ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg                                                                                                                                                              ; DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg       ; DE1_SoC_QSYS ;
;                |DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break|                            ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break                                                                                                                                                                ; DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break        ; DE1_SoC_QSYS ;
;                |DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug|                            ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug                                                                                                                                                                ; DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug        ; DE1_SoC_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; work         ;
;                |DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|                                  ; 79 (79)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem                                                                                                                                                                      ; DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem           ; DE1_SoC_QSYS ;
;                   |DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram                                                                           ; DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module   ; DE1_SoC_QSYS ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                    ; work         ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a                                                                                                                                                                                                                                             ; DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                    ; altsyncram_voi1                                    ; work         ;
;             |DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b                                                                                                                                                                                                                                             ; DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                    ; altsyncram_voi1                                    ; work         ;
;       |DE1_SoC_QSYS_onchip_memory2:onchip_memory2|                                                                                      ; 72 (2)              ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS_onchip_memory2                        ; DE1_SoC_QSYS ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 70 (0)              ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_kon1:auto_generated|                                                                                            ; 70 (0)              ; 3 (3)                     ; 1280000           ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_kon1                                    ; work         ;
;                |decode_ala:decode3|                                                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated|decode_ala:decode3                                                                                                                                                                                                                                                                                        ; decode_ala                                         ; work         ;
;                |mux_7hb:mux2|                                                                                                           ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                                                              ; mux_7hb                                            ; work         ;
;       |DE1_SoC_QSYS_pll_sys:pll_sys|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS_pll_sys                               ; DE1_SoC_QSYS ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                          ; altera_pll                                         ; work         ;
;       |DE1_SoC_QSYS_sw:sw|                                                                                                              ; 26 (26)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw                                                                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_sw                                    ; DE1_SoC_QSYS ;
;       |DE1_SoC_sevensegs:seven_seg|                                                                                                     ; 18 (18)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_sevensegs:seven_seg                                                                                                                                                                                                                                                                                                                                                                                   ; DE1_SoC_sevensegs                                  ; de1_soc_qsys ;
;       |Telemetre_us_Avalon:avalon_telemetre_us_inst|                                                                                    ; 859 (0)             ; 81 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst                                                                                                                                                                                                                                                                                                                                                                  ; Telemetre_us_Avalon                                ; de1_soc_qsys ;
;          |TELEMETRE_US:telemeter|                                                                                                       ; 859 (145)           ; 81 (81)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter                                                                                                                                                                                                                                                                                                                                           ; TELEMETRE_US                                       ; de1_soc_qsys ;
;             |lpm_divide:Div0|                                                                                                           ; 714 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                           ; lpm_divide                                         ; work         ;
;                |lpm_divide_pqo:auto_generated|                                                                                          ; 714 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|lpm_divide:Div0|lpm_divide_pqo:auto_generated                                                                                                                                                                                                                                                                                             ; lpm_divide_pqo                                     ; work         ;
;                   |abs_divider_2dg:divider|                                                                                             ; 714 (15)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|lpm_divide:Div0|lpm_divide_pqo:auto_generated|abs_divider_2dg:divider                                                                                                                                                                                                                                                                     ; abs_divider_2dg                                    ; work         ;
;                      |alt_u_div_k2f:divider|                                                                                            ; 667 (667)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|lpm_divide:Div0|lpm_divide_pqo:auto_generated|abs_divider_2dg:divider|alt_u_div_k2f:divider                                                                                                                                                                                                                                               ; alt_u_div_k2f                                      ; work         ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|lpm_divide:Div0|lpm_divide_pqo:auto_generated|abs_divider_2dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                              ; lpm_abs_4p9                                        ; work         ;
;       |adc_ltc2308_fifo:adc_ltc2308|                                                                                                    ; 153 (37)            ; 203 (47)                  ; 24576             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308                                                                                                                                                                                                                                                                                                                                                                                  ; adc_ltc2308_fifo                                   ; DE1_SoC_QSYS ;
;          |adc_data_fifo:adc_data_fifo_inst|                                                                                             ; 55 (0)              ; 114 (0)                   ; 24576             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst                                                                                                                                                                                                                                                                                                                                                 ; adc_data_fifo                                      ; DE1_SoC_QSYS ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 55 (0)              ; 114 (0)                   ; 24576             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                         ; dcfifo                                             ; work         ;
;                |dcfifo_s7q1:auto_generated|                                                                                             ; 55 (7)              ; 114 (36)                  ; 24576             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated                                                                                                                                                                                                                                                                                              ; dcfifo_s7q1                                        ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                                                                  ; a_graycounter_ldc                                  ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                                                                  ; a_graycounter_pv6                                  ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                                                                   ; alt_synch_pipe_apl                                 ; work         ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                                                                                             ; dffpipe_re9                                        ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                                                                   ; alt_synch_pipe_bpl                                 ; work         ;
;                      |dffpipe_se9:dffpipe15|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                                                                                                             ; dffpipe_se9                                        ; work         ;
;                   |altsyncram_91b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram                                                                                                                                                                                                                                                                     ; altsyncram_91b1                                    ; work         ;
;                   |cmpr_b06:rdempty_eq_comp|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                                                                                                                     ; cmpr_b06                                           ; work         ;
;                   |cmpr_b06:wrfull_eq_comp|                                                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                                                                                                                      ; cmpr_b06                                           ; work         ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                                                 ; 61 (61)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                                                                                                                     ; adc_ltc2308                                        ; DE1_SoC_QSYS ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                                 ; altera_irq_clock_crosser                           ; DE1_SoC_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                             ; altera_std_synchronizer_bundle                     ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                           ; altera_std_synchronizer                            ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                     ; altera_irq_clock_crosser                           ; DE1_SoC_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_bundle                     ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer                            ; work         ;
;       |de1_soc_qsys_rst_controller:rst_controller|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                    ; de1_soc_qsys_rst_controller                        ; de1_soc_qsys ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                            ; DE1_SoC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                          ; DE1_SoC_QSYS ;
;       |de1_soc_qsys_rst_controller_001:rst_controller_001|                                                                              ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                            ; de1_soc_qsys_rst_controller_001                    ; de1_soc_qsys ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                            ; DE1_SoC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                          ; DE1_SoC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                          ; DE1_SoC_QSYS ;
;       |de1_soc_qsys_rst_controller_002:rst_controller_002|                                                                              ; 7 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                                                                            ; de1_soc_qsys_rst_controller_002                    ; de1_soc_qsys ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                            ; DE1_SoC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                          ; DE1_SoC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                          ; DE1_SoC_QSYS ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx                                             ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                    ; pzdyqx_impl                                        ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                      ; GHVD5181                                           ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                    ; LQYT7093                                           ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                  ; KIFI3548                                           ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                  ; LQYT7093                                           ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                  ; PUDL0439                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (94)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                     ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 11           ; 64           ; 11           ; 704     ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 40000        ; 32           ; --           ; --           ; 1280000 ; DE1_SoC_QSYS_onchip_memory2.hex ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 2048         ; 12           ; 2048         ; 12           ; 24576   ; None                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Independent 18x18 plus 36         ; 1           ;
; Total number of DSP blocks        ; 5           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 4           ;
; Fixed Point Mixed Sign Multiplier ; 1           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                              ; IP Include File   ;
+--------+------------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                    ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                      ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                    ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                      ;                   ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                        ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer                                                                                                                                                                                                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                       ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key                                                                                                                                                                                                                                                                                                                                                   ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                       ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                   ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent                                                                                                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                        ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                      ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                      ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                       ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                                                                                                                                        ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                                                   ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                                                                                                                              ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_007                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                       ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                       ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht                                                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data                                                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag                                                                                                                                                                                                                        ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim                                                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data                                                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag                                                                                                                                                                                                                        ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a                                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b                                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk                                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo                                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im                                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib                                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk                                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem                                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram                                    ;                   ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                      ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw                                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|State ;
+----------+----------+----------+----------+----------+----------+-------------------------------------------------------------------------------+
; Name     ; State.E5 ; State.E4 ; State.E3 ; State.E2 ; State.E1 ; State.E0                                                                      ;
+----------+----------+----------+----------+----------+----------+-------------------------------------------------------------------------------+
; State.E0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0                                                                             ;
; State.E1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1                                                                             ;
; State.E2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1                                                                             ;
; State.E3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1                                                                             ;
; State.E4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1                                                                             ;
; State.E5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1                                                                             ;
+----------+----------+----------+----------+----------+----------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 157                                                                                                                                                                                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,56..58,60,62,63,78..80]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,56..58,60,62,63,78..80]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56,62,63,77..80]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56,62,63,77..80]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56,62,63,77..80]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56,62,63,77..80]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56,60,62,63,77..80]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56,60,62,63,77..80]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56,62,63,77..80]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56,62,63,77..80]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56,62,63,77..80]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56,62,63,77..80]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,1,3,4,7,8,10,13..15,18,19,21,26..28,31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator|av_readdata_pre[10..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[10..31]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|config_cmd[1,5]                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|config_cmd[0]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[4..31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[20..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                        ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                  ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                  ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2,5,6,9,11,12,16,17,20,22..25,29]                                                                                                                                                                                         ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[13..15]                                                                                                                                                                                                                                                                                                           ; Merged with DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[12]                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[0..18]                                                                                                                                                                                                                                                                 ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[19]                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                        ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_readdata_pre[12..14]                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                           ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                           ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                  ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                  ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                        ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[5..9,11..19]                                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                                                                            ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                         ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                         ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[12]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[19]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0,1,3,4,7,8,10,13..15,18,19,21,26..28,31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0,1,3,4,7,8,10,13..15,18,19,21,26..28,31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12..15]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12..15]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_channel[1]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.011 ; Merged with DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.001 ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1105                                                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                        ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[12],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_readdata_pre[15],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[1][15],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo|mem[0][12],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                               ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[31]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[10]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[30]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[29]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[28]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|locked[1],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[27]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[26]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[25]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[16]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[23]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[22]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[18]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[17]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[15]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                      ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[20]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[21]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[19]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[14]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[13]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[12]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[11]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw|readdata[24]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                      ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                      ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                      ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                      ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                      ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|locked[0]                                                                                                                                                                                                                                             ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                  ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                               ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[19]                                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                             ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                          ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                          ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                   ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                    ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                   ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                 ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                                               ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                                               ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                               ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                               ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                               ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[31]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[30]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[29]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[28]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[27]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[26]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[25]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[24]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[23]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[22]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[21]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[20]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[19]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[18]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[17]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[16]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[15]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[14]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[13]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[12]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[11]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[10]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[9]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[8]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[7]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[6]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[5]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key|readdata[4]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                              ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                          ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                   ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                   ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                          ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                          ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                           ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                   ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                    ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                    ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                    ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                   ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                  ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                            ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                   ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                    ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                     ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                 ; Stuck at GND              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                               ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3416  ;
; Number of registers using Synchronous Clear  ; 308   ;
; Number of registers using Synchronous Load   ; 336   ;
; Number of registers using Asynchronous Clear ; 2963  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2097  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                       ; 30      ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                                                               ; 1       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                         ; 4       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                            ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                            ; 4       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                            ; 159     ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                 ; 8       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|config_first                                                                                                                                                                                                                                                                       ; 3       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                               ; 1       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 13      ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                                                               ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                             ; 1       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[0]                                                 ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[1]                                                 ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[2]                                                 ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                            ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                            ; 4       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                             ; 1       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                 ; 5       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                          ; 1       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|internal_counter[3]                                                                                                                                                                                                                                                  ; 3       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|internal_counter[15]                                                                                                                                                                                                                                                 ; 3       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|internal_counter[14]                                                                                                                                                                                                                                                 ; 3       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|internal_counter[9]                                                                                                                                                                                                                                                  ; 3       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|internal_counter[8]                                                                                                                                                                                                                                                  ; 3       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|internal_counter[6]                                                                                                                                                                                                                                                  ; 3       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|internal_counter[2]                                                                                                                                                                                                                                                  ; 3       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|internal_counter[1]                                                                                                                                                                                                                                                  ; 3       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|internal_counter[0]                                                                                                                                                                                                                                                  ; 3       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                               ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ; 1       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                        ; 1       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_pipe_flush_waddr[16]                                                                                                                                                                                                                       ; 1       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|period_l_register[3]                                                                                                                                                                                                                                                 ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|period_l_register[15]                                                                                                                                                                                                                                                ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|period_l_register[14]                                                                                                                                                                                                                                                ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|period_l_register[9]                                                                                                                                                                                                                                                 ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|period_l_register[8]                                                                                                                                                                                                                                                 ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|period_l_register[6]                                                                                                                                                                                                                                                 ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|period_l_register[2]                                                                                                                                                                                                                                                 ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|period_l_register[1]                                                                                                                                                                                                                                                 ; 2       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer|period_l_register[0]                                                                                                                                                                                                                                                 ; 2       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; 1       ;
; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                               ; 8       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                 ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; 1       ;
; DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                 ; 1       ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                         ; 10      ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                         ; 8       ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[3]                                                                                                                                                                                                                                          ; 4       ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[1]                                                                                                                                                                                                                                          ; 15      ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[0]                                                                                                                                                                                                                                          ; 16      ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                            ; 2       ;
; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|d_byteenable[0]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_slow_inst_result[14]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[7]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[1]                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[3]                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|MonAReg[3]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break|break_readreg[15]                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_inst_result[22]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|readdata[0]                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[10] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[30] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_pipe_flush_waddr[12]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                ;
; 6:1                ; 30 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|counter2[27]                                                                                                                                                                                                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|counter2[0]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|M_rot[15]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|dc_data_rd_port_addr[2]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[2]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[22]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[12]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_rot_step1[19]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|E_logic_result[6]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated|mux_7hb:mux2|l3_w16_n0_mux_dataout                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|D_src2_reg[30]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_wr_data_unfiltered[24]                                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|src_data[83]                                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_wr_data_unfiltered[4]                                                                                                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                              ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|Selector32                                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|Selector37                                                                                                                                                                                                                                                                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                       ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_Basic_Nios2_SOC_telemetre_us|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                               ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                          ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTH               ; 12          ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_s7q1 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter ;
+-------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                              ;
+-------------------+----------+---------------------------------------------------------------------------------------------------+
; clock_freq        ; 50000000 ; Signed Integer                                                                                    ;
; propagation_speed ; 34300    ; Signed Integer                                                                                    ;
+-------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; DE1_SoC_QSYS_onchip_memory2.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 16                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 40000                           ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; DE1_SoC_QSYS_onchip_memory2.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 40000                           ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_kon1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 3                      ; Signed Integer                                    ;
; operation_mode                       ; normal                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 40.000000 MHz          ; String                                            ;
; phase_shift1                         ; 0 ps                   ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 200.000000 MHz         ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_003|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_004|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_005|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_006|DE1_SoC_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_007|DE1_SoC_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_008|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_009|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_010|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_011|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 10    ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                ;
; VALID_WIDTH               ; 10    ; Signed Integer                                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+---------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                            ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                            ;
+--------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                   ;
; output_reset_sync_edges   ; deassert ; String                                                           ;
; sync_depth                ; 2        ; Signed Integer                                                   ;
; reset_request_present     ; 0        ; Signed Integer                                                   ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                   ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                   ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                   ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                   ;
; adapt_reset_request       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                           ;
; output_reset_sync_edges   ; deassert ; String                                                                   ;
; sync_depth                ; 2        ; Signed Integer                                                           ;
; reset_request_present     ; 1        ; Signed Integer                                                           ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                           ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                           ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                           ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                           ;
; adapt_reset_request       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                           ;
; output_reset_sync_edges   ; deassert ; String                                                                   ;
; sync_depth                ; 2        ; Signed Integer                                                           ;
; reset_request_present     ; 1        ; Signed Integer                                                           ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                           ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                           ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                           ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                           ;
; adapt_reset_request       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                       ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                    ;
; LPM_WIDTHD             ; 21             ; Untyped                                                                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_pqo ; Untyped                                                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                             ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                     ;
; Entity Instance            ; DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 12                                                                                                    ;
;     -- LPM_NUMWORDS        ; 2048                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                    ;
; Entity Instance                           ; DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                   ;
;     -- NUMWORDS_A                         ; 40000                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002" ;
+----------------+-------+----------+------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                    ;
+----------------+-------+----------+------------------------------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                               ;
+----------------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001" ;
+----------------+-------+----------+------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                    ;
+----------------+-------+----------+------------------------------------------------------------+
; reset_in1      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                               ;
+----------------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller"                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_006|DE1_SoC_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_telemetre_us_inst_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_telemetre_us_inst_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys"                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst"         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u0"                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; pll_sys_locked_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_sys_outclk2_clk   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3253                        ;
;     CLR               ; 1042                        ;
;     CLR SCLR          ; 5                           ;
;     CLR SLD           ; 47                          ;
;     ENA               ; 93                          ;
;     ENA CLR           ; 1470                        ;
;     ENA CLR SCLR      ; 131                         ;
;     ENA CLR SCLR SLD  ; 55                          ;
;     ENA CLR SLD       ; 161                         ;
;     ENA SCLR          ; 72                          ;
;     ENA SCLR SLD      ; 20                          ;
;     ENA SLD           ; 10                          ;
;     SLD               ; 29                          ;
;     plain             ; 118                         ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 3388                        ;
;     arith             ; 636                         ;
;         0 data inputs ; 29                          ;
;         1 data inputs ; 229                         ;
;         2 data inputs ; 105                         ;
;         3 data inputs ; 151                         ;
;         4 data inputs ; 122                         ;
;     extend            ; 39                          ;
;         7 data inputs ; 39                          ;
;     normal            ; 2692                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 540                         ;
;         3 data inputs ; 421                         ;
;         4 data inputs ; 574                         ;
;         5 data inputs ; 593                         ;
;         6 data inputs ; 513                         ;
;     shared            ; 21                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 20                          ;
; arriav_mac            ; 5                           ;
; boundary_port         ; 147                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 409                         ;
;                       ;                             ;
; Max LUT depth         ; 47.60                       ;
; Average LUT depth     ; 8.26                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 134                                      ;
;     normal            ; 134                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 31                                       ;
;         3 data inputs ; 29                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.62                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jan 27 01:35:52 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/yannv/desktop/projects/quartus/fpga-2d-radar/src/toplevels/de1_soc_basic_nios2_soc_telemetre_us.vhd
    Info (12022): Found design unit 1: DE1_SoC_Basic_Nios2_SOC_telemetre_us-struct File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 30
    Info (12023): Found entity 1: DE1_SoC_Basic_Nios2_SOC_telemetre_us File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 5
Warning (12019): Can't analyze file -- file ../../fpga-2D-radar/src/designs/top_TELEMETRE_US.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/yannv/desktop/projects/quartus/fpga-2d-radar/src/designs/telemetre_us.vhd
    Info (12022): Found design unit 1: TELEMETRE_US-RTL File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/TELEMETRE_US.vhd Line: 18
    Info (12023): Found entity 1: TELEMETRE_US File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/TELEMETRE_US.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_basic_nios2_soc.vhd
    Info (12022): Found design unit 1: DE1_SoC_Basic_Nios2_SOC-struct File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_Basic_Nios2_SOC.vhd Line: 31
    Info (12023): Found entity 1: DE1_SoC_Basic_Nios2_SOC File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_Basic_Nios2_SOC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.vhd
    Info (12022): Found design unit 1: DE1_SoC_QSYS-rtl File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 33
    Info (12023): Found entity 1: DE1_SoC_QSYS File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller.vhd
    Info (12022): Found design unit 1: de1_soc_qsys_rst_controller-rtl File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: de1_soc_qsys_rst_controller File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_001.vhd
    Info (12022): Found design unit 1: de1_soc_qsys_rst_controller_001-rtl File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: de1_soc_qsys_rst_controller_001 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_002.vhd
    Info (12022): Found design unit 1: de1_soc_qsys_rst_controller_002-rtl File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd Line: 75
    Info (12023): Found entity 1: de1_soc_qsys_rst_controller_002 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_irq_mapper File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_006_default_decode File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_006 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sysid_qsys File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sw File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1-soc_sevensegs.vhd
    Info (12022): Found design unit 1: DE1_SoC_sevensegs-RTL File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd Line: 30
    Info (12023): Found entity 1: DE1_SoC_sevensegs File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_pll_sys File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_onchip_memory2 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 21
    Info (12023): Found entity 2: DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 89
    Info (12023): Found entity 3: DE1_SoC_QSYS_nios2_qsys_cpu_bht_module File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 158
    Info (12023): Found entity 4: DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 227
    Info (12023): Found entity 5: DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 293
    Info (12023): Found entity 6: DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 359
    Info (12023): Found entity 7: DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 425
    Info (12023): Found entity 8: DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 494
    Info (12023): Found entity 9: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 562
    Info (12023): Found entity 10: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 708
    Info (12023): Found entity 11: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1001
    Info (12023): Found entity 12: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1262
    Info (12023): Found entity 13: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1451
    Info (12023): Found entity 14: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1634
    Info (12023): Found entity 15: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1702
    Info (12023): Found entity 16: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1784
    Info (12023): Found entity 17: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1856
    Info (12023): Found entity 18: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1899
    Info (12023): Found entity 19: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1946
    Info (12023): Found entity 20: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2432
    Info (12023): Found entity 21: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2455
    Info (12023): Found entity 22: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_performance_monitors File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2525
    Info (12023): Found entity 23: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2542
    Info (12023): Found entity 24: DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2635
    Info (12023): Found entity 25: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2700
    Info (12023): Found entity 26: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2881
    Info (12023): Found entity 27: DE1_SoC_QSYS_nios2_qsys_cpu File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_mult_cell.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_test_bench.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_test_bench File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE1_SoC_QSYS_jtag_uart File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_interval_timer.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_interval_timer File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_interval_timer.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/telemetre_us.vhd
    Info (12022): Found design unit 1: TELEMETRE_US-RTL File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd Line: 18
    Info (12023): Found entity 1: TELEMETRE_US File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/telemetre_us_avalon.vhd
    Info (12022): Found design unit 1: Telemetre_us_Avalon-RTL File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd Line: 18
    Info (12023): Found entity 1: Telemetre_us_Avalon File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v
    Info (12023): Found entity 1: adc_ltc2308_fifo File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308.v
    Info (12023): Found entity 1: adc_ltc2308 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_data_fifo.v
    Info (12023): Found entity 1: adc_data_fifo File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_KEY File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_KEY.v Line: 21
Info (12127): Elaborating entity "DE1_SoC_Basic_Nios2_SOC_telemetre_us" for the top level hierarchy
Info (12128): Elaborating entity "DE1_SoC_QSYS" for hierarchy "DE1_SoC_QSYS:u0" File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 63
Info (12128): Elaborating entity "DE1_SoC_QSYS_KEY" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_KEY:key" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 593
Info (12128): Elaborating entity "adc_ltc2308_fifo" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 602
Warning (10230): Verilog HDL assignment warning at adc_ltc2308_fifo.v(62): truncated value with size 16 to match size of target (12) File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 62
Warning (10230): Verilog HDL assignment warning at adc_ltc2308_fifo.v(146): truncated value with size 32 to match size of target (12) File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 146
Info (12128): Elaborating entity "adc_ltc2308" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 190
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16) File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 84
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4) File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 123
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4) File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 128
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3) File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 188
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3) File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 193
Info (12128): Elaborating entity "adc_data_fifo" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 212
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 87
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf
    Info (12023): Found entity 1: dcfifo_s7q1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dcfifo_s7q1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_s7q1" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_graycounter_pv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dcfifo_s7q1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_graycounter_ldc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dcfifo_s7q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf
    Info (12023): Found entity 1: altsyncram_91b1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_91b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_91b1" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dcfifo_s7q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dcfifo_s7q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dcfifo_s7q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/cmpr_b06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/dcfifo_s7q1.tdf Line: 60
Info (12128): Elaborating entity "Telemetre_us_Avalon" for hierarchy "DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 619
Info (12128): Elaborating entity "TELEMETRE_US" for hierarchy "DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd Line: 28
Info (12128): Elaborating entity "DE1_SoC_QSYS_interval_timer" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_interval_timer:interval_timer" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 631
Info (12128): Elaborating entity "DE1_SoC_QSYS_jtag_uart" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 643
Info (12128): Elaborating entity "DE1_SoC_QSYS_jtag_uart_scfifo_w" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "DE1_SoC_QSYS_jtag_uart_scfifo_r" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 657
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 69
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_test_bench" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_test_bench:the_DE1_SoC_QSYS_nios2_qsys_cpu_test_bench" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 5992
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 6994
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 7060
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf
    Info (12023): Found entity 1: altsyncram_tgj1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_tgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tgj1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_bht_module" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 7258
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 8215
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 8233
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 8818
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 9240
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf
    Info (12023): Found entity 1: altsyncram_5pi1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_5pi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5pi1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 9306
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 9418
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 10223
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 632
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3128
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3151
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3178
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3216
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3231
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 1752
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3246
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2065
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2074
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2083
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3251
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3265
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3284
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3304
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3406
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE1_SoC_QSYS_onchip_memory2" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 689
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE1_SoC_QSYS_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "40000"
    Info (12134): Parameter "numwords_a" = "40000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kon1.tdf
    Info (12023): Found entity 1: altsyncram_kon1 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_kon1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_kon1" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/decode_ala.tdf Line: 22
Info (12128): Elaborating entity "decode_ala" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated|decode_ala:decode3" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_kon1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/mux_7hb.tdf Line: 22
Info (12128): Elaborating entity "mux_7hb" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_kon1:auto_generated|mux_7hb:mux2" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/altsyncram_kon1.tdf Line: 44
Info (12128): Elaborating entity "DE1_SoC_QSYS_pll_sys" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 704
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v Line: 91
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "DE1_SoC_sevensegs" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_sevensegs:seven_seg" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 714
Info (12128): Elaborating entity "DE1_SoC_QSYS_sw" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sw:sw" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 730
Info (12128): Elaborating entity "DE1_SoC_QSYS_sysid_qsys" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_sysid_qsys:sysid_qsys" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 743
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 751
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 900
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 960
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1024
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1088
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1152
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1280
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1344
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1408
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1536
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1600
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1681
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1762
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1846
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1887
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1928
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3233
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 195
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_001" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3249
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_002" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3265
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_006" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_006" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3329
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_006_default_decode" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_006:router_006|DE1_SoC_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3459
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3580
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3603
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3620
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3694
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3802
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3819
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3876
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3899
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 4038
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 4061
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 4095
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 4498
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE1_SoC_QSYS_irq_mapper" for hierarchy "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_irq_mapper:irq_mapper" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 823
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 833
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "DE1_SoC_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "de1_soc_qsys_rst_controller" for hierarchy "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 859
Warning (10541): VHDL Signal Declaration warning at de1_soc_qsys_rst_controller.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "de1_soc_qsys_rst_controller_001" for hierarchy "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 924
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd Line: 144
Info (12128): Elaborating entity "de1_soc_qsys_rst_controller_002" for hierarchy "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 989
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd Line: 144
Warning (12020): Port "jdo" on the entity instantiation of "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.01.27.01:36:31 Progress: Loading sldcf555923/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|Div0" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd Line: 70
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|lpm_divide:Div0" File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd Line: 70
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|lpm_divide:Div0" with the following parameter: File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd Line: 70
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "21"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pqo.tdf
    Info (12023): Found entity 1: lpm_divide_pqo File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/lpm_divide_pqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf
    Info (12023): Found entity 1: abs_divider_2dg File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/abs_divider_2dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/alt_u_div_k2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2p9.tdf
    Info (12023): Found entity 1: lpm_abs_2p9 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/lpm_abs_2p9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/db/lpm_abs_4p9.tdf Line: 22
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver. File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[1]~synth" File: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/DE1_SoC_Basic_Nios2_SOC_telemetre_us.vhd Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|counter2[31] will power up to Low File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd Line: 33
    Critical Warning (18010): Register DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|counter2[0] will power up to Low File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd Line: 33
    Critical Warning (18010): Register DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|counter1[31] will power up to Low File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd Line: 33
    Critical Warning (18010): Register DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst|TELEMETRE_US:telemeter|counter1[0] will power up to Low File: C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd Line: 33
Info (17049): 133 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_ADC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6336 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 56 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 5808 logic cells
    Info (21064): Implemented 409 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 5 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 5131 megabytes
    Info: Processing ended: Fri Jan 27 01:37:01 2023
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/yannv/Desktop/Projects/quartus/tp_train/DE1_SoC_TP2copyTP1/DE1_SoC_ADC.map.smsg.


