// Seed: 1259697660
module module_0 #(
    parameter id_8 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  ;
  logic [7:0] id_6, id_7, _id_8;
  assign id_7 = id_7[-1'b0];
  tri1 [-1 : id_8] id_9[-1 : 1 'b0];
  parameter id_10 = 1;
  assign id_9 = 1'd0;
endmodule
module module_1 #(
    parameter id_3 = 32'd54
) (
    inout tri1 id_0,
    input tri0 id_1
);
  assign id_0 = 1;
  logic _id_3;
  ;
  wire [-1 'h0 &  id_3 : 1 'd0] id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  wire [1 : 1] id_6;
endmodule
