Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/otal19/Desktop/Elec 204 Lab3/Lab3/FourBitTest_isim_beh.exe -prj C:/Users/otal19/Desktop/Elec 204 Lab3/Lab3/FourBitTest_beh.prj work.FourBitTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/otal19/Desktop/Elec 204 Lab3/Lab3/FullAdder.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Elec 204 Lab3/Lab3/LogicUnit.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Elec 204 Lab3/Lab3/ArithmeticUnit.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Elec 204 Lab3/Lab3/ALU.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Elec 204 Lab3/Lab3/FourBitALU.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Elec 204 Lab3/Lab3/FourBitTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FullAdder [fulladder_default]
Compiling architecture behavioral of entity ArithmeticUnit [arithmeticunit_default]
Compiling architecture behavioral of entity LogicUnit [logicunit_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity FourBitALU [fourbitalu_default]
Compiling architecture behavior of entity fourbittest
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/otal19/Desktop/Elec 204 Lab3/Lab3/FourBitTest_isim_beh.exe
Fuse Memory Usage: 29860 KB
Fuse CPU Usage: 640 ms
