Project1_part2.sv - contains the code to implement a MAC module without pipelining.
testbench_part2.sv - contains the testbench used to test the part2_mac module in the above file.
out_part2 - contains the synthesized output for the above code. This file only contains the result for the maximum frequency.