VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml Assignment1.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/vedula/qorc-sdk/fpga-examples/Ass1/build/Assignment1_dummy.sdc --fix_clusters Assignment1_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: Assignment1

# Loading Architecture Description
# Loading Architecture Description took 0.39 seconds (max_rss 31.0 MiB, delta_rss +24.8 MiB)
# Building complex block graph
# Building complex block graph took 0.08 seconds (max_rss 39.7 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 14 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 13
    .input      :       4
    .output     :       1
    BIDIR_CELL  :       3
    C_FRAG      :       1
    GND         :       1
    SDIOMUX_CELL:       2
    VCC         :       1
  Nets  : 12
    Avg Fanout:     2.4
    Max Fanout:     7.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 41
  Timing Graph Edges: 52
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/home/vedula/qorc-sdk/fpga-examples/Ass1/build/Assignment1_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: Assignment1.net
Circuit placement file: Assignment1.place
Circuit routing file: Assignment1.route
Circuit SDC file: /home/vedula/qorc-sdk/fpga-examples/Ass1/build/Assignment1_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'Assignment1_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'Assignment1.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.007369 seconds).
# Load Packing took 0.01 seconds (max_rss 40.1 MiB, delta_rss +0.4 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #6 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #7 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 7
Netlist num_blocks: 8
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 3.
Netlist PB-ASSP blocks: 0.
Netlist PB-LOGIC blocks: 1.
Netlist PB-SDIOMUX blocks: 2.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 4
Netlist output pins: 11


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 3
   BIDIR            : 3
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 1
     bidir          : 1
     outpad         : 1
  PB-LOGIC          : 1
   LOGIC            : 1
    FRAGS           : 1
     c_frag_modes   : 1
      SINGLE        : 1
       c_frag       : 1
  PB-SDIOMUX        : 2
   SDIOMUX          : 2
    INPUT           : 2
     inpad          : 2
     sdiomux        : 2
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		3	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		1	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		2	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.00 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.09 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.14 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 40.4 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.59 seconds (max_rss 349.4 MiB, delta_rss +309.0 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.18 seconds (max_rss 350.9 MiB, delta_rss +310.6 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 21.78 seconds (max_rss 350.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 350.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 21.78 seconds (max_rss 350.9 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.63 seconds (max_rss 400.5 MiB, delta_rss +49.6 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading Assignment1_constraints.place.

Successfully read Assignment1_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 400.5 MiB, delta_rss +0.0 MiB)

There are 24 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 281

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.413531 td_cost: 1.07341e-07
Initial placement estimated Critical Path Delay (CPD): 43.7083 ns
Initial placement estimated setup Total Negative Slack (sTNS): -43.7083 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -43.7083 ns

Initial placement estimated setup slack histogram:
[ -4.4e-08: -4.4e-08) 1 (100.0%) |**************************************************
[ -4.4e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.4e-08) 0 (  0.0%) |
[ -4.4e-08: -4.4e-08) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 15
Warning 11: Starting t: 1 of 8 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   0.913       0.31 7.7369e-08  40.262      -40.3  -40.262   0.067  0.0000   38.0     1.00        15  0.200
   2    0.0 0.0e+00   1.000       0.31 7.694e-08   42.336      -42.3  -42.336   0.000  0.0000   38.0     1.00        30  0.950
## Placement Quench took 0.00 seconds (max_rss 400.5 MiB)

BB estimate of min-dist (placement) wire length: 213

Completed placement consistency check successfully.

Swaps called: 38

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 42.3358 ns, Fmax: 23.6207 MHz
Placement estimated setup Worst Negative Slack (sWNS): -42.3358 ns
Placement estimated setup Total Negative Slack (sTNS): -42.3358 ns

Placement estimated setup slack histogram:
[ -4.2e-08: -4.2e-08) 1 (100.0%) |**************************************************
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.313109, td_cost: 7.694e-08, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 3
  PB-LOGIC   implemented as TL-LOGIC  : 1
  PB-SDIOMUX implemented as TL-SDIOMUX: 2
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 2
Placement total # of swap attempts: 38
	Swaps accepted:  2 ( 5.3 %)
	Swaps rejected:  5 (13.2 %)
	Swaps aborted : 31 (81.6 %)
Placement Quench timing analysis took 2.753e-05 seconds (1.8119e-05 STA, 9.411e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000204606 seconds (0.000154233 STA, 5.0373e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 4 in 1.7398e-05 sec
Full Max Req/Worst Slack updates 2 in 1.948e-06 sec
Incr Max Req/Worst Slack updates 2 in 1.054e-06 sec
Incr Criticality updates 1 in 3.717e-06 sec
Full Criticality updates 3 in 1.9612e-05 sec
# Placement took 0.63 seconds (max_rss 400.5 MiB, delta_rss +49.6 MiB)

Flow timing analysis took 0.000204606 seconds (0.000154233 STA, 5.0373e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 24.09 seconds (max_rss 400.5 MiB)
