// Generated by IP Generator (Version 2016.4B2 build 17944)
// Module Instantiation Template
// Insert the following codes into your Verilog file.
//   * Change <InstanceName> to your own instance name.
//   * Fill in your own signal names in the port connections.

tsmac_phy <InstanceName> (
    .rx_clki(),
    .rx_rst(),
    .tx_clki(),
    .tx_rst(),
    .tsmac_tdata(),
    .tsmac_tstart(),
    .tsmac_tlast(),
    .tsmac_tpnd(),
    .tsmac_tcrq(),
    .tsmac_cfpt(),
    .tsmac_thdf(),
    .tsmac_tprt(),
    .tsmac_tpar(),
    .tsmac_txcf(),
    .tsmac_tcdr(),
    .tx_en(),
    .txd(),
    .tsmac_tsvp(),
    .tsmac_tsv(),
    .tsmac_rdata(),
    .tsmac_rvalid(),
    .tsmac_rlast(),
    .tsmac_rsv(),
    .tsmac_rsvp(),
    .rx_dv(),
    .rxd(),
    .mdi(),
    .mdc(),
    .mdo(),
    .mdoen(),
    .hstrst(),
    .hstclk(),
    .hstcsn(),
    .hstwrn(),
    .hstable(),
    .hstadx(),
    .hstidat(),
    .hstodat(),
    .speed());
