

================================================================
== Vitis HLS Report for 'hard_tanh_ap_fixed_ap_fixed_8_1_4_0_0_PARAMEST_NN_hard_tanh_config14_s'
================================================================
* Date:           Sun Apr 13 13:12:13 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ParamEst_NN_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.330 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 3 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 4 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 5 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 6 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 7 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_0_val_read, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 8 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln468 = sext i17 %shl_ln" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 9 'sext' 'sext_ln468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln468 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 10 'trunc' 'trunc_ln468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 11 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%sigmoid = add i18 %sext_ln468, i18 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 12 'add' 'sigmoid' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "%add_ln468_2 = add i13 %trunc_ln, i13 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 13 'add' 'add_ln468_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%icmp_ln469 = icmp_sgt  i18 %sigmoid, i18 4096" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 14 'icmp' 'icmp_ln469' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid, i32 17" [firmware/nnet_utils/nnet_activation.h:471]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_1)   --->   "%select_ln469 = select i1 %icmp_ln469, i13 4096, i13 0" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 16 'select' 'select_ln469' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_1)   --->   "%or_ln469 = or i1 %icmp_ln469, i1 %tmp" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 17 'or' 'or_ln469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.32ns) (out node of the LUT)   --->   "%sigmoid_1 = select i1 %or_ln469, i13 %select_ln469, i13 %add_ln468_2" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 18 'select' 'sigmoid_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_1, i1 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 19 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln473 = add i14 %shl_ln1, i14 12288" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 20 'add' 'add_ln473' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 21 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln473_6 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_1, i32 4, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 22 'partselect' 'trunc_ln473_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.22ns)   --->   "%xor_ln473 = xor i8 %trunc_ln473_6, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 23 'xor' 'xor_ln473' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_1)   --->   "%trunc_ln473 = trunc i8 %xor_ln473" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 24 'trunc' 'trunc_ln473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_1, i32 3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 25 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln473_1 = trunc i14 %add_ln473" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 26 'trunc' 'trunc_ln473_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%icmp_ln473 = icmp_ne  i4 %trunc_ln473_1, i4 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 27 'icmp' 'icmp_ln473' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_1, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 28 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_1)   --->   "%or_ln473 = or i1 %trunc_ln473, i1 %icmp_ln473" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 29 'or' 'or_ln473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_1)   --->   "%and_ln473 = and i1 %or_ln473, i1 %tmp_2" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 30 'and' 'and_ln473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_1)   --->   "%zext_ln473 = zext i1 %and_ln473" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 31 'zext' 'zext_ln473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln473_1 = add i8 %xor_ln473, i8 %zext_ln473" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 32 'add' 'add_ln473_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_1, i32 7" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 33 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 34 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.12ns)   --->   "%or_ln473_15 = or i1 %tmp_4, i1 %tmp_3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 35 'or' 'or_ln473_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 36 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_4)   --->   "%xor_ln473_5 = xor i1 %tmp_6, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 37 'xor' 'xor_ln473_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_4)   --->   "%or_ln473_25 = or i1 %or_ln473_15, i1 %xor_ln473_5" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 38 'or' 'or_ln473_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_4)   --->   "%and_ln473_1 = and i1 %tmp_5, i1 %or_ln473_25" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 39 'and' 'and_ln473_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_4 = and i1 %tmp_4, i1 %and_ln473_1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 40 'and' 'and_ln473_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln468_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_1_val_read, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 41 'bitconcatenate' 'shl_ln468_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln468_1 = sext i17 %shl_ln468_1" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 42 'sext' 'sext_ln468_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln468_5 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 43 'trunc' 'trunc_ln468_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln468_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468_5, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 44 'bitconcatenate' 'trunc_ln468_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%sigmoid_2 = add i18 %sext_ln468_1, i18 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 45 'add' 'sigmoid_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.75ns)   --->   "%add_ln468 = add i13 %trunc_ln468_1, i13 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 46 'add' 'add_ln468' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln469_1 = icmp_sgt  i18 %sigmoid_2, i18 4096" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 47 'icmp' 'icmp_ln469_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid_2, i32 17" [firmware/nnet_utils/nnet_activation.h:471]   --->   Operation 48 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_3)   --->   "%select_ln469_1 = select i1 %icmp_ln469_1, i13 4096, i13 0" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 49 'select' 'select_ln469_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_3)   --->   "%or_ln469_1 = or i1 %icmp_ln469_1, i1 %tmp_7" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 50 'or' 'or_ln469_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.32ns) (out node of the LUT)   --->   "%sigmoid_3 = select i1 %or_ln469_1, i13 %select_ln469_1, i13 %add_ln468" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 51 'select' 'sigmoid_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln473_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_3, i1 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 52 'bitconcatenate' 'shl_ln473_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.76ns)   --->   "%add_ln473_2 = add i14 %shl_ln473_1, i14 12288" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 53 'add' 'add_ln473_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_2, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 54 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln473_9 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_3, i32 4, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 55 'partselect' 'trunc_ln473_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.22ns)   --->   "%xor_ln473_9 = xor i8 %trunc_ln473_9, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 56 'xor' 'xor_ln473_9' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_3)   --->   "%trunc_ln473_2 = trunc i8 %xor_ln473_9" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 57 'trunc' 'trunc_ln473_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_3)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_3, i32 3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 58 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln473_3 = trunc i14 %add_ln473_2" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 59 'trunc' 'trunc_ln473_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.70ns)   --->   "%icmp_ln473_1 = icmp_ne  i4 %trunc_ln473_3, i4 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 60 'icmp' 'icmp_ln473_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_3, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_3)   --->   "%or_ln473_3 = or i1 %trunc_ln473_2, i1 %icmp_ln473_1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 62 'or' 'or_ln473_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_3)   --->   "%and_ln473_6 = and i1 %or_ln473_3, i1 %tmp_9" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 63 'and' 'and_ln473_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_3)   --->   "%zext_ln473_1 = zext i1 %and_ln473_6" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 64 'zext' 'zext_ln473_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln473_3 = add i8 %xor_ln473_9, i8 %zext_ln473_1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 65 'add' 'add_ln473_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_3, i32 7" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 66 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_2, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 67 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%or_ln473_17 = or i1 %tmp_11, i1 %tmp_10" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 68 'or' 'or_ln473_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_10)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_2, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 69 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_10)   --->   "%xor_ln473_14 = xor i1 %tmp_13, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 70 'xor' 'xor_ln473_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_10)   --->   "%or_ln473_26 = or i1 %or_ln473_17, i1 %xor_ln473_14" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 71 'or' 'or_ln473_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_10)   --->   "%and_ln473_7 = and i1 %tmp_12, i1 %or_ln473_26" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 72 'and' 'and_ln473_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_10 = and i1 %tmp_11, i1 %and_ln473_7" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 73 'and' 'and_ln473_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln468_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_2_val_read, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 74 'bitconcatenate' 'shl_ln468_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln468_2 = sext i17 %shl_ln468_2" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 75 'sext' 'sext_ln468_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln468_6 = trunc i16 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 76 'trunc' 'trunc_ln468_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln468_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468_6, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 77 'bitconcatenate' 'trunc_ln468_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%sigmoid_4 = add i18 %sext_ln468_2, i18 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 78 'add' 'sigmoid_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.75ns)   --->   "%add_ln468_5 = add i13 %trunc_ln468_2, i13 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 79 'add' 'add_ln468_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.79ns)   --->   "%icmp_ln469_2 = icmp_sgt  i18 %sigmoid_4, i18 4096" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 80 'icmp' 'icmp_ln469_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_5)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid_4, i32 17" [firmware/nnet_utils/nnet_activation.h:471]   --->   Operation 81 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_5)   --->   "%select_ln469_2 = select i1 %icmp_ln469_2, i13 4096, i13 0" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 82 'select' 'select_ln469_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_5)   --->   "%or_ln469_2 = or i1 %icmp_ln469_2, i1 %tmp_14" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 83 'or' 'or_ln469_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.32ns) (out node of the LUT)   --->   "%sigmoid_5 = select i1 %or_ln469_2, i13 %select_ln469_2, i13 %add_ln468_5" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 84 'select' 'sigmoid_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln473_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_5, i1 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 85 'bitconcatenate' 'shl_ln473_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.76ns)   --->   "%add_ln473_4 = add i14 %shl_ln473_2, i14 12288" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 86 'add' 'add_ln473_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_4, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 87 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln473_s = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_5, i32 4, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 88 'partselect' 'trunc_ln473_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.22ns)   --->   "%xor_ln473_16 = xor i8 %trunc_ln473_s, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 89 'xor' 'xor_ln473_16' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_5)   --->   "%trunc_ln473_4 = trunc i8 %xor_ln473_16" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 90 'trunc' 'trunc_ln473_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_5)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_5, i32 3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 91 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln473_5 = trunc i14 %add_ln473_4" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 92 'trunc' 'trunc_ln473_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.70ns)   --->   "%icmp_ln473_2 = icmp_ne  i4 %trunc_ln473_5, i4 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 93 'icmp' 'icmp_ln473_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_5, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 94 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_5)   --->   "%or_ln473_6 = or i1 %trunc_ln473_4, i1 %icmp_ln473_2" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 95 'or' 'or_ln473_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_5)   --->   "%and_ln473_12 = and i1 %or_ln473_6, i1 %tmp_16" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 96 'and' 'and_ln473_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_5)   --->   "%zext_ln473_2 = zext i1 %and_ln473_12" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 97 'zext' 'zext_ln473_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln473_5 = add i8 %xor_ln473_16, i8 %zext_ln473_2" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 98 'add' 'add_ln473_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_5, i32 7" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 99 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_4, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 100 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%or_ln473_19 = or i1 %tmp_18, i1 %tmp_17" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 101 'or' 'or_ln473_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_16)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_4, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 102 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_16)   --->   "%xor_ln473_21 = xor i1 %tmp_20, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 103 'xor' 'xor_ln473_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_16)   --->   "%or_ln473_27 = or i1 %or_ln473_19, i1 %xor_ln473_21" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 104 'or' 'or_ln473_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_16)   --->   "%and_ln473_13 = and i1 %tmp_19, i1 %or_ln473_27" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 105 'and' 'and_ln473_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_16 = and i1 %tmp_18, i1 %and_ln473_13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 106 'and' 'and_ln473_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln468_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_3_val_read, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 107 'bitconcatenate' 'shl_ln468_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln468_3 = sext i17 %shl_ln468_3" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 108 'sext' 'sext_ln468_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln468_7 = trunc i16 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 109 'trunc' 'trunc_ln468_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln468_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468_7, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 110 'bitconcatenate' 'trunc_ln468_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.79ns)   --->   "%sigmoid_6 = add i18 %sext_ln468_3, i18 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 111 'add' 'sigmoid_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.75ns)   --->   "%add_ln468_7 = add i13 %trunc_ln468_3, i13 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 112 'add' 'add_ln468_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.79ns)   --->   "%icmp_ln469_3 = icmp_sgt  i18 %sigmoid_6, i18 4096" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 113 'icmp' 'icmp_ln469_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid_6, i32 17" [firmware/nnet_utils/nnet_activation.h:471]   --->   Operation 114 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_7)   --->   "%select_ln469_3 = select i1 %icmp_ln469_3, i13 4096, i13 0" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 115 'select' 'select_ln469_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_7)   --->   "%or_ln469_3 = or i1 %icmp_ln469_3, i1 %tmp_21" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 116 'or' 'or_ln469_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.32ns) (out node of the LUT)   --->   "%sigmoid_7 = select i1 %or_ln469_3, i13 %select_ln469_3, i13 %add_ln468_7" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 117 'select' 'sigmoid_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln473_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_7, i1 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 118 'bitconcatenate' 'shl_ln473_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln473_6 = add i14 %shl_ln473_3, i14 12288" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 119 'add' 'add_ln473_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_6, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 120 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln473_7 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_7, i32 4, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 121 'partselect' 'trunc_ln473_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.22ns)   --->   "%xor_ln473_25 = xor i8 %trunc_ln473_7, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 122 'xor' 'xor_ln473_25' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_7)   --->   "%trunc_ln473_8 = trunc i8 %xor_ln473_25" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 123 'trunc' 'trunc_ln473_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_7)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_7, i32 3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 124 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln473_10 = trunc i14 %add_ln473_6" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 125 'trunc' 'trunc_ln473_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.70ns)   --->   "%icmp_ln473_3 = icmp_ne  i4 %trunc_ln473_10, i4 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 126 'icmp' 'icmp_ln473_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_7, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 127 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_7)   --->   "%or_ln473_9 = or i1 %trunc_ln473_8, i1 %icmp_ln473_3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 128 'or' 'or_ln473_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_7)   --->   "%and_ln473_18 = and i1 %or_ln473_9, i1 %tmp_23" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 129 'and' 'and_ln473_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_7)   --->   "%zext_ln473_3 = zext i1 %and_ln473_18" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 130 'zext' 'zext_ln473_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln473_7 = add i8 %xor_ln473_25, i8 %zext_ln473_3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 131 'add' 'add_ln473_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_7, i32 7" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 132 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_6, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 133 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.12ns)   --->   "%or_ln473_21 = or i1 %tmp_25, i1 %tmp_24" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 134 'or' 'or_ln473_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_22)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_6, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 135 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_22)   --->   "%xor_ln473_28 = xor i1 %tmp_27, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 136 'xor' 'xor_ln473_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_22)   --->   "%or_ln473_28 = or i1 %or_ln473_21, i1 %xor_ln473_28" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 137 'or' 'or_ln473_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_22)   --->   "%and_ln473_19 = and i1 %tmp_26, i1 %or_ln473_28" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 138 'and' 'and_ln473_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_22 = and i1 %tmp_25, i1 %and_ln473_19" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 139 'and' 'and_ln473_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln468_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_4_val_read, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 140 'bitconcatenate' 'shl_ln468_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln468_4 = sext i17 %shl_ln468_4" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 141 'sext' 'sext_ln468_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln468_8 = trunc i16 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 142 'trunc' 'trunc_ln468_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln468_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468_8, i1 0" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 143 'bitconcatenate' 'trunc_ln468_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.79ns)   --->   "%sigmoid_8 = add i18 %sext_ln468_4, i18 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 144 'add' 'sigmoid_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.75ns)   --->   "%add_ln468_8 = add i13 %trunc_ln468_4, i13 2048" [firmware/nnet_utils/nnet_activation.h:468]   --->   Operation 145 'add' 'add_ln468_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.79ns)   --->   "%icmp_ln469_4 = icmp_sgt  i18 %sigmoid_8, i18 4096" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 146 'icmp' 'icmp_ln469_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_9)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid_8, i32 17" [firmware/nnet_utils/nnet_activation.h:471]   --->   Operation 147 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_9)   --->   "%select_ln469_4 = select i1 %icmp_ln469_4, i13 4096, i13 0" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 148 'select' 'select_ln469_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_9)   --->   "%or_ln469_4 = or i1 %icmp_ln469_4, i1 %tmp_28" [firmware/nnet_utils/nnet_activation.h:469]   --->   Operation 149 'or' 'or_ln469_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.32ns) (out node of the LUT)   --->   "%sigmoid_9 = select i1 %or_ln469_4, i13 %select_ln469_4, i13 %add_ln468_8" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 150 'select' 'sigmoid_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln473_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_9, i1 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 151 'bitconcatenate' 'shl_ln473_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.76ns)   --->   "%add_ln473_8 = add i14 %shl_ln473_4, i14 12288" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 152 'add' 'add_ln473_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_8, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 153 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln473_11 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_9, i32 4, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 154 'partselect' 'trunc_ln473_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.22ns)   --->   "%xor_ln473_30 = xor i8 %trunc_ln473_11, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 155 'xor' 'xor_ln473_30' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_9)   --->   "%trunc_ln473_12 = trunc i8 %xor_ln473_30" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 156 'trunc' 'trunc_ln473_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_9)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_9, i32 3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 157 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln473_13 = trunc i14 %add_ln473_8" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 158 'trunc' 'trunc_ln473_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.70ns)   --->   "%icmp_ln473_4 = icmp_ne  i4 %trunc_ln473_13, i4 0" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 159 'icmp' 'icmp_ln473_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_9, i32 11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 160 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_9)   --->   "%or_ln473_12 = or i1 %trunc_ln473_12, i1 %icmp_ln473_4" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 161 'or' 'or_ln473_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_9)   --->   "%and_ln473_24 = and i1 %or_ln473_12, i1 %tmp_30" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 162 'and' 'and_ln473_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln473_9)   --->   "%zext_ln473_4 = zext i1 %and_ln473_24" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 163 'zext' 'zext_ln473_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln473_9 = add i8 %xor_ln473_30, i8 %zext_ln473_4" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 164 'add' 'add_ln473_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_9, i32 7" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 165 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_8, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 166 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.12ns)   --->   "%or_ln473_23 = or i1 %tmp_32, i1 %tmp_31" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 167 'or' 'or_ln473_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_28)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_8, i32 13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 168 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_28)   --->   "%xor_ln473_33 = xor i1 %tmp_34, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 169 'xor' 'xor_ln473_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_28)   --->   "%or_ln473_29 = or i1 %or_ln473_23, i1 %xor_ln473_33" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 170 'or' 'or_ln473_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_28)   --->   "%and_ln473_25 = and i1 %tmp_33, i1 %or_ln473_29" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 171 'and' 'and_ln473_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_28 = and i1 %tmp_32, i1 %and_ln473_25" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 172 'and' 'and_ln473_28' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.54>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_2)   --->   "%or_ln473_30 = or i1 %tmp_3, i1 %tmp_4" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 173 'or' 'or_ln473_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_2)   --->   "%xor_ln473_1 = xor i1 %or_ln473_30, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 174 'xor' 'xor_ln473_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_3)   --->   "%xor_ln473_4 = xor i1 %tmp_5, i1 %or_ln473_15" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 175 'xor' 'xor_ln473_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_2)   --->   "%and_ln473_2 = and i1 %tmp_5, i1 %xor_ln473_1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 176 'and' 'and_ln473_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_3)   --->   "%xor_ln473_2 = xor i1 %xor_ln473_4, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 177 'xor' 'xor_ln473_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_3)   --->   "%or_ln473_1 = or i1 %tmp_4, i1 %xor_ln473_2" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 178 'or' 'or_ln473_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_3)   --->   "%xor_ln473_3 = xor i1 %tmp_1, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 179 'xor' 'xor_ln473_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_3 = and i1 %or_ln473_1, i1 %xor_ln473_3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 180 'and' 'and_ln473_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_2)   --->   "%or_ln473_16 = or i1 %and_ln473_2, i1 %and_ln473_4" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 181 'or' 'or_ln473_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_2)   --->   "%xor_ln473_6 = xor i1 %or_ln473_16, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 182 'xor' 'xor_ln473_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_2)   --->   "%and_ln473_5 = and i1 %tmp_1, i1 %xor_ln473_6" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 183 'and' 'and_ln473_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln473_1)   --->   "%select_ln473 = select i1 %and_ln473_3, i8 127, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 184 'select' 'select_ln473' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln473_2 = or i1 %and_ln473_3, i1 %and_ln473_5" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 185 'or' 'or_ln473_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln473_1 = select i1 %or_ln473_2, i8 %select_ln473, i8 %add_ln473_1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 186 'select' 'select_ln473_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_5)   --->   "%or_ln473_31 = or i1 %tmp_10, i1 %tmp_11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 187 'or' 'or_ln473_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_5)   --->   "%xor_ln473_10 = xor i1 %or_ln473_31, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 188 'xor' 'xor_ln473_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_9)   --->   "%xor_ln473_11 = xor i1 %tmp_12, i1 %or_ln473_17" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 189 'xor' 'xor_ln473_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_5)   --->   "%and_ln473_8 = and i1 %tmp_12, i1 %xor_ln473_10" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 190 'and' 'and_ln473_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_9)   --->   "%xor_ln473_7 = xor i1 %xor_ln473_11, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 191 'xor' 'xor_ln473_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_9)   --->   "%or_ln473_4 = or i1 %tmp_11, i1 %xor_ln473_7" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 192 'or' 'or_ln473_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_9)   --->   "%xor_ln473_8 = xor i1 %tmp_8, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 193 'xor' 'xor_ln473_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_9 = and i1 %or_ln473_4, i1 %xor_ln473_8" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 194 'and' 'and_ln473_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_5)   --->   "%or_ln473_18 = or i1 %and_ln473_8, i1 %and_ln473_10" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 195 'or' 'or_ln473_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_5)   --->   "%xor_ln473_15 = xor i1 %or_ln473_18, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 196 'xor' 'xor_ln473_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_5)   --->   "%and_ln473_11 = and i1 %tmp_8, i1 %xor_ln473_15" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 197 'and' 'and_ln473_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln473_4)   --->   "%select_ln473_3 = select i1 %and_ln473_9, i8 127, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 198 'select' 'select_ln473_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln473_5 = or i1 %and_ln473_9, i1 %and_ln473_11" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 199 'or' 'or_ln473_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln473_4 = select i1 %or_ln473_5, i8 %select_ln473_3, i8 %add_ln473_3" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 200 'select' 'select_ln473_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_8)   --->   "%or_ln473_32 = or i1 %tmp_17, i1 %tmp_18" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 201 'or' 'or_ln473_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_8)   --->   "%xor_ln473_19 = xor i1 %or_ln473_32, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 202 'xor' 'xor_ln473_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_15)   --->   "%xor_ln473_20 = xor i1 %tmp_19, i1 %or_ln473_19" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 203 'xor' 'xor_ln473_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_8)   --->   "%and_ln473_14 = and i1 %tmp_19, i1 %xor_ln473_19" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 204 'and' 'and_ln473_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_15)   --->   "%xor_ln473_12 = xor i1 %xor_ln473_20, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 205 'xor' 'xor_ln473_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_15)   --->   "%or_ln473_7 = or i1 %tmp_18, i1 %xor_ln473_12" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 206 'or' 'or_ln473_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_15)   --->   "%xor_ln473_13 = xor i1 %tmp_15, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 207 'xor' 'xor_ln473_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_15 = and i1 %or_ln473_7, i1 %xor_ln473_13" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 208 'and' 'and_ln473_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_8)   --->   "%or_ln473_20 = or i1 %and_ln473_14, i1 %and_ln473_16" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 209 'or' 'or_ln473_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_8)   --->   "%xor_ln473_24 = xor i1 %or_ln473_20, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 210 'xor' 'xor_ln473_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_8)   --->   "%and_ln473_17 = and i1 %tmp_15, i1 %xor_ln473_24" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 211 'and' 'and_ln473_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln473_7)   --->   "%select_ln473_6 = select i1 %and_ln473_15, i8 127, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 212 'select' 'select_ln473_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln473_8 = or i1 %and_ln473_15, i1 %and_ln473_17" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 213 'or' 'or_ln473_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln473_7 = select i1 %or_ln473_8, i8 %select_ln473_6, i8 %add_ln473_5" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 214 'select' 'select_ln473_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_11)   --->   "%or_ln473_33 = or i1 %tmp_24, i1 %tmp_25" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 215 'or' 'or_ln473_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_11)   --->   "%xor_ln473_26 = xor i1 %or_ln473_33, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 216 'xor' 'xor_ln473_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_21)   --->   "%xor_ln473_27 = xor i1 %tmp_26, i1 %or_ln473_21" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 217 'xor' 'xor_ln473_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_11)   --->   "%and_ln473_20 = and i1 %tmp_26, i1 %xor_ln473_26" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 218 'and' 'and_ln473_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_21)   --->   "%xor_ln473_17 = xor i1 %xor_ln473_27, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 219 'xor' 'xor_ln473_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_21)   --->   "%or_ln473_10 = or i1 %tmp_25, i1 %xor_ln473_17" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 220 'or' 'or_ln473_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_21)   --->   "%xor_ln473_18 = xor i1 %tmp_22, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 221 'xor' 'xor_ln473_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_21 = and i1 %or_ln473_10, i1 %xor_ln473_18" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 222 'and' 'and_ln473_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_11)   --->   "%or_ln473_22 = or i1 %and_ln473_20, i1 %and_ln473_22" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 223 'or' 'or_ln473_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_11)   --->   "%xor_ln473_29 = xor i1 %or_ln473_22, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 224 'xor' 'xor_ln473_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_11)   --->   "%and_ln473_23 = and i1 %tmp_22, i1 %xor_ln473_29" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 225 'and' 'and_ln473_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln473_10)   --->   "%select_ln473_9 = select i1 %and_ln473_21, i8 127, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 226 'select' 'select_ln473_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln473_11 = or i1 %and_ln473_21, i1 %and_ln473_23" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 227 'or' 'or_ln473_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln473_10 = select i1 %or_ln473_11, i8 %select_ln473_9, i8 %add_ln473_7" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 228 'select' 'select_ln473_10' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_14)   --->   "%or_ln473_34 = or i1 %tmp_31, i1 %tmp_32" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 229 'or' 'or_ln473_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_14)   --->   "%xor_ln473_31 = xor i1 %or_ln473_34, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 230 'xor' 'xor_ln473_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_27)   --->   "%xor_ln473_32 = xor i1 %tmp_33, i1 %or_ln473_23" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 231 'xor' 'xor_ln473_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_14)   --->   "%and_ln473_26 = and i1 %tmp_33, i1 %xor_ln473_31" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 232 'and' 'and_ln473_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_27)   --->   "%xor_ln473_22 = xor i1 %xor_ln473_32, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 233 'xor' 'xor_ln473_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_27)   --->   "%or_ln473_13 = or i1 %tmp_32, i1 %xor_ln473_22" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 234 'or' 'or_ln473_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln473_27)   --->   "%xor_ln473_23 = xor i1 %tmp_29, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 235 'xor' 'xor_ln473_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln473_27 = and i1 %or_ln473_13, i1 %xor_ln473_23" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 236 'and' 'and_ln473_27' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_14)   --->   "%or_ln473_24 = or i1 %and_ln473_26, i1 %and_ln473_28" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 237 'or' 'or_ln473_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_14)   --->   "%xor_ln473_34 = xor i1 %or_ln473_24, i1 1" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 238 'xor' 'xor_ln473_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln473_14)   --->   "%and_ln473_29 = and i1 %tmp_29, i1 %xor_ln473_34" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 239 'and' 'and_ln473_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln473_13)   --->   "%select_ln473_12 = select i1 %and_ln473_27, i8 127, i8 128" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 240 'select' 'select_ln473_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln473_14 = or i1 %and_ln473_27, i1 %and_ln473_29" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 241 'or' 'or_ln473_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln473_13 = select i1 %or_ln473_14, i8 %select_ln473_12, i8 %add_ln473_9" [firmware/nnet_utils/nnet_activation.h:473]   --->   Operation 242 'select' 'select_ln473_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%mrv = insertvalue i40 <undef>, i8 %select_ln473_1" [firmware/nnet_utils/nnet_activation.h:475]   --->   Operation 243 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i40 %mrv, i8 %select_ln473_4" [firmware/nnet_utils/nnet_activation.h:475]   --->   Operation 244 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i40 %mrv_1, i8 %select_ln473_7" [firmware/nnet_utils/nnet_activation.h:475]   --->   Operation 245 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i40 %mrv_2, i8 %select_ln473_10" [firmware/nnet_utils/nnet_activation.h:475]   --->   Operation 246 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i40 %mrv_3, i8 %select_ln473_13" [firmware/nnet_utils/nnet_activation.h:475]   --->   Operation 247 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%ret_ln475 = ret i40 %mrv_4" [firmware/nnet_utils/nnet_activation.h:475]   --->   Operation 248 'ret' 'ret_ln475' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.330ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_activation.h:468) on port 'data_0_val' (firmware/nnet_utils/nnet_activation.h:468) [10]  (0.000 ns)
	'add' operation ('sigmoid', firmware/nnet_utils/nnet_activation.h:468) [15]  (0.791 ns)
	'icmp' operation ('icmp_ln469', firmware/nnet_utils/nnet_activation.h:469) [17]  (0.797 ns)
	'or' operation ('or_ln469', firmware/nnet_utils/nnet_activation.h:469) [20]  (0.000 ns)
	'select' operation ('sigmoid', firmware/nnet_utils/nnet_activation.h:473) [21]  (0.321 ns)
	'add' operation ('add_ln473', firmware/nnet_utils/nnet_activation.h:473) [23]  (0.765 ns)
	'icmp' operation ('icmp_ln473', firmware/nnet_utils/nnet_activation.h:473) [30]  (0.708 ns)
	'or' operation ('or_ln473', firmware/nnet_utils/nnet_activation.h:473) [32]  (0.000 ns)
	'and' operation ('and_ln473', firmware/nnet_utils/nnet_activation.h:473) [33]  (0.000 ns)
	'add' operation ('add_ln473_1', firmware/nnet_utils/nnet_activation.h:473) [35]  (0.705 ns)
	'or' operation ('or_ln473_15', firmware/nnet_utils/nnet_activation.h:473) [40]  (0.122 ns)
	'or' operation ('or_ln473_25', firmware/nnet_utils/nnet_activation.h:473) [44]  (0.000 ns)
	'and' operation ('and_ln473_1', firmware/nnet_utils/nnet_activation.h:473) [45]  (0.000 ns)
	'and' operation ('and_ln473_4', firmware/nnet_utils/nnet_activation.h:473) [51]  (0.122 ns)

 <State 2>: 0.547ns
The critical path consists of the following:
	'xor' operation ('xor_ln473_4', firmware/nnet_utils/nnet_activation.h:473) [41]  (0.000 ns)
	'xor' operation ('xor_ln473_2', firmware/nnet_utils/nnet_activation.h:473) [47]  (0.000 ns)
	'or' operation ('or_ln473_1', firmware/nnet_utils/nnet_activation.h:473) [48]  (0.000 ns)
	'and' operation ('and_ln473_3', firmware/nnet_utils/nnet_activation.h:473) [50]  (0.122 ns)
	'or' operation ('or_ln473_2', firmware/nnet_utils/nnet_activation.h:473) [56]  (0.122 ns)
	'select' operation ('select_ln473_1', firmware/nnet_utils/nnet_activation.h:473) [57]  (0.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
