#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri Feb 28 20:16:35 2020
# Process ID: 1488
# Current directory: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15604 C:\Users\Qlala\Documents\M2_SETI\A2\git\A2\Hardware\Vivado\Demo_IP_HLS\Demo_IP_HLS_mul32\Demo_IP_HLS_mul32.xpr
# Log file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/vivado.log
# Journal file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.srcs/sources_1/bd/design_IP/design_IP.bd}
file mkdir C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.sdk
file copy -force C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.runs/impl_1/design_IP_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.sdk/design_IP_wrapper.hdf

launch_sdk -workspace C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.sdk -hwspec C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.sdk/design_IP_wrapper.hdf
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.srcs/sources_1/bd/design_IP/design_IP.bd}
open_run impl_1
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.USE_DYN_RECONFIG {false} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125.000} CONFIG.AXI_DRP {false} CONFIG.PHASE_DUTY_CONFIG {false} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.RESET_TYPE {ACTIVE_HIGH} CONFIG.RESET_PORT {reset} CONFIG.CLKOUT2_JITTER {125.247}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_IP_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.runs/impl_1/design_IP_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.sdk/design_IP_wrapper.hdf

create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.srcs/sources_1/bd/design_IP/design_IP.bd]
refresh_design
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:multiply_block_32:1.0 multiply_block_32_1
endgroup
set_property location {6 2090 -984} [get_bd_cells multiply_block_32_1]
set_property location {6 2032 -754} [get_bd_cells multiply_block_32_1]
set_property location {6 2034 -769} [get_bd_cells multiply_block_32_1]
undo
save_bd_design
close_project
open_project C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.xpr
update_compile_order -fileset sources_1
open_run impl_1
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {130.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {52.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.CLKOUT1_JITTER {224.856} CONFIG.CLKOUT1_PHASE_ERROR {300.278} CONFIG.CLKOUT2_JITTER {224.856} CONFIG.CLKOUT2_PHASE_ERROR {300.278}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_IP_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/impl_1/design_IP_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.sdk/design_IP_wrapper.hdf

launch_sdk -workspace C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.sdk -hwspec C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.sdk/design_IP_wrapper.hdf
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd]
refresh_design
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} CONFIG.MMCM_DIVCLK_DIVIDE {10} CONFIG.MMCM_CLKFBOUT_MULT_F {60.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.625} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.CLKOUT1_JITTER {614.329} CONFIG.CLKOUT1_PHASE_ERROR {871.302} CONFIG.CLKOUT2_JITTER {602.137} CONFIG.CLKOUT2_PHASE_ERROR {871.302}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_IP_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd]
refresh_design
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {130.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {11.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.750} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.CLKOUT1_JITTER {109.866} CONFIG.CLKOUT1_PHASE_ERROR {88.872} CONFIG.CLKOUT2_JITTER {112.921} CONFIG.CLKOUT2_PHASE_ERROR {88.872}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_IP_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd]
refresh_design
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {175.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {132.000} CONFIG.MMCM_CLKFBOUT_MULT_F {10.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.CLKOUT1_JITTER {113.523} CONFIG.CLKOUT1_PHASE_ERROR {94.994} CONFIG.CLKOUT2_JITTER {119.715} CONFIG.CLKOUT2_PHASE_ERROR {94.994}] [get_bd_cells clk_wiz_0]
endgroup
reset_run impl_1
startgroup
set_property report_strategy {UltraFast Design Methodology Reports} [get_runs impl_1]
endgroup
set_property strategy Performance_WLBlockPlacementFanoutOpt [get_runs impl_1]
save_bd_design
reset_run synth_1
reset_run design_IP_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd]
refresh_design
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_CLKFBOUT_MULT_F {9.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.625} CONFIG.MMCM_CLKOUT1_DIVIDE {7} CONFIG.CLKOUT1_JITTER {118.346} CONFIG.CLKOUT1_PHASE_ERROR {103.288} CONFIG.CLKOUT2_JITTER {127.820} CONFIG.CLKOUT2_PHASE_ERROR {103.288}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_IP_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {180.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {131.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {7.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.375} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.CLKOUT1_JITTER {124.526} CONFIG.CLKOUT1_PHASE_ERROR {112.291} CONFIG.CLKOUT2_JITTER {132.135} CONFIG.CLKOUT2_PHASE_ERROR {112.291}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_IP_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd]
refresh_design
file copy -force C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/impl_1/design_IP_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.sdk/design_IP_wrapper.hdf

open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.srcs/sources_1/bd/design_IP/design_IP.bd}
