

================================================================
== Vitis HLS Report for 'Loop_loop0_proc_Pipeline_loop0_loop1_loop2'
================================================================
* Date:           Wed Sep 25 12:39:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.399 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51996|    51996|  0.173 ms|  0.173 ms|  51996|  51996|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop0_loop1_loop2  |    51994|    51994|        12|          1|          1|  51984|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      290|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|      158|      176|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      305|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      463|      634|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_4ns_8ns_11_1_1_U3   |mul_4ns_8ns_11_1_1   |        0|   0|    0|  40|    0|
    |mul_7ns_9ns_15_1_1_U2   |mul_7ns_9ns_15_1_1   |        0|   0|    0|  49|    0|
    |urem_7ns_5ns_4_11_1_U1  |urem_7ns_5ns_4_11_1  |        0|   0|  158|  87|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   0|  158| 176|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln30_1_fu_553_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln30_fu_663_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln31_1_fu_612_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln31_fu_691_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln32_fu_606_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln38_1_fu_766_p2     |         +|   0|  0|  16|          14|          14|
    |add_ln38_2_fu_741_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln38_3_fu_782_p2     |         +|   0|  0|  16|          14|          14|
    |add_ln38_4_fu_791_p2     |         +|   0|  0|  16|          14|          14|
    |add_ln38_5_fu_815_p2     |         +|   0|  0|  16|          14|          14|
    |add_ln38_fu_725_p2       |         +|   0|  0|  18|          11|          11|
    |and_ln30_fu_580_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_547_p2      |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln31_fu_562_p2      |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln32_fu_574_p2      |      icmp|   0|  0|  14|           7|           5|
    |empty_fu_731_p2          |        or|   0|  0|   7|           7|           1|
    |or_ln31_fu_586_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln30_1_fu_669_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln30_fu_684_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln31_1_fu_697_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln31_2_fu_618_p3  |    select|   0|  0|  13|           1|           1|
    |select_ln31_fu_592_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln30_fu_568_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 290|         176|         135|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten12_fu_134  |   9|          2|   16|         32|
    |indvar_flatten_fu_126    |   9|          2|   13|         26|
    |v5_fu_130                |   9|          2|    4|          8|
    |v6_fu_122                |   9|          2|    6|         12|
    |v7_fu_118                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   49|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln38_2_reg_911                 |  11|   0|   11|          0|
    |add_ln38_reg_905                   |  11|   0|   11|          0|
    |and_ln30_reg_884                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln31_reg_878                  |   1|   0|    1|          0|
    |indvar_flatten12_fu_134            |  16|   0|   16|          0|
    |indvar_flatten_fu_126              |  13|   0|   13|          0|
    |select_ln30_1_reg_900              |   4|   0|    4|          0|
    |select_ln31_reg_889                |   7|   0|    7|          0|
    |tmp_15_reg_895                     |   4|   0|    4|          0|
    |trunc_ln32_reg_917                 |   4|   0|    4|          0|
    |v5_fu_130                          |   4|   0|    4|          0|
    |v6_fu_122                          |   6|   0|    6|          0|
    |v7_fu_118                          |   7|   0|    7|          0|
    |and_ln30_reg_884                   |  64|  32|    1|          0|
    |icmp_ln31_reg_878                  |  64|  32|    1|          0|
    |tmp_15_reg_895                     |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 305|  96|  119|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|v4_13_address0  |  out|   14|   ap_memory|                                       v4_13|         array|
|v4_13_ce0       |  out|    1|   ap_memory|                                       v4_13|         array|
|v4_13_we0       |  out|    1|   ap_memory|                                       v4_13|         array|
|v4_13_d0        |  out|   32|   ap_memory|                                       v4_13|         array|
|v4_13_address1  |  out|   14|   ap_memory|                                       v4_13|         array|
|v4_13_ce1       |  out|    1|   ap_memory|                                       v4_13|         array|
|v4_13_we1       |  out|    1|   ap_memory|                                       v4_13|         array|
|v4_13_d1        |  out|   32|   ap_memory|                                       v4_13|         array|
|v4_12_address0  |  out|   14|   ap_memory|                                       v4_12|         array|
|v4_12_ce0       |  out|    1|   ap_memory|                                       v4_12|         array|
|v4_12_we0       |  out|    1|   ap_memory|                                       v4_12|         array|
|v4_12_d0        |  out|   32|   ap_memory|                                       v4_12|         array|
|v4_12_address1  |  out|   14|   ap_memory|                                       v4_12|         array|
|v4_12_ce1       |  out|    1|   ap_memory|                                       v4_12|         array|
|v4_12_we1       |  out|    1|   ap_memory|                                       v4_12|         array|
|v4_12_d1        |  out|   32|   ap_memory|                                       v4_12|         array|
|v4_11_address0  |  out|   14|   ap_memory|                                       v4_11|         array|
|v4_11_ce0       |  out|    1|   ap_memory|                                       v4_11|         array|
|v4_11_we0       |  out|    1|   ap_memory|                                       v4_11|         array|
|v4_11_d0        |  out|   32|   ap_memory|                                       v4_11|         array|
|v4_11_address1  |  out|   14|   ap_memory|                                       v4_11|         array|
|v4_11_ce1       |  out|    1|   ap_memory|                                       v4_11|         array|
|v4_11_we1       |  out|    1|   ap_memory|                                       v4_11|         array|
|v4_11_d1        |  out|   32|   ap_memory|                                       v4_11|         array|
|v4_10_address0  |  out|   14|   ap_memory|                                       v4_10|         array|
|v4_10_ce0       |  out|    1|   ap_memory|                                       v4_10|         array|
|v4_10_we0       |  out|    1|   ap_memory|                                       v4_10|         array|
|v4_10_d0        |  out|   32|   ap_memory|                                       v4_10|         array|
|v4_10_address1  |  out|   14|   ap_memory|                                       v4_10|         array|
|v4_10_ce1       |  out|    1|   ap_memory|                                       v4_10|         array|
|v4_10_we1       |  out|    1|   ap_memory|                                       v4_10|         array|
|v4_10_d1        |  out|   32|   ap_memory|                                       v4_10|         array|
|v4_9_address0   |  out|   14|   ap_memory|                                        v4_9|         array|
|v4_9_ce0        |  out|    1|   ap_memory|                                        v4_9|         array|
|v4_9_we0        |  out|    1|   ap_memory|                                        v4_9|         array|
|v4_9_d0         |  out|   32|   ap_memory|                                        v4_9|         array|
|v4_9_address1   |  out|   14|   ap_memory|                                        v4_9|         array|
|v4_9_ce1        |  out|    1|   ap_memory|                                        v4_9|         array|
|v4_9_we1        |  out|    1|   ap_memory|                                        v4_9|         array|
|v4_9_d1         |  out|   32|   ap_memory|                                        v4_9|         array|
|v4_8_address0   |  out|   14|   ap_memory|                                        v4_8|         array|
|v4_8_ce0        |  out|    1|   ap_memory|                                        v4_8|         array|
|v4_8_we0        |  out|    1|   ap_memory|                                        v4_8|         array|
|v4_8_d0         |  out|   32|   ap_memory|                                        v4_8|         array|
|v4_8_address1   |  out|   14|   ap_memory|                                        v4_8|         array|
|v4_8_ce1        |  out|    1|   ap_memory|                                        v4_8|         array|
|v4_8_we1        |  out|    1|   ap_memory|                                        v4_8|         array|
|v4_8_d1         |  out|   32|   ap_memory|                                        v4_8|         array|
|v4_7_address0   |  out|   14|   ap_memory|                                        v4_7|         array|
|v4_7_ce0        |  out|    1|   ap_memory|                                        v4_7|         array|
|v4_7_we0        |  out|    1|   ap_memory|                                        v4_7|         array|
|v4_7_d0         |  out|   32|   ap_memory|                                        v4_7|         array|
|v4_7_address1   |  out|   14|   ap_memory|                                        v4_7|         array|
|v4_7_ce1        |  out|    1|   ap_memory|                                        v4_7|         array|
|v4_7_we1        |  out|    1|   ap_memory|                                        v4_7|         array|
|v4_7_d1         |  out|   32|   ap_memory|                                        v4_7|         array|
|v4_6_address0   |  out|   14|   ap_memory|                                        v4_6|         array|
|v4_6_ce0        |  out|    1|   ap_memory|                                        v4_6|         array|
|v4_6_we0        |  out|    1|   ap_memory|                                        v4_6|         array|
|v4_6_d0         |  out|   32|   ap_memory|                                        v4_6|         array|
|v4_6_address1   |  out|   14|   ap_memory|                                        v4_6|         array|
|v4_6_ce1        |  out|    1|   ap_memory|                                        v4_6|         array|
|v4_6_we1        |  out|    1|   ap_memory|                                        v4_6|         array|
|v4_6_d1         |  out|   32|   ap_memory|                                        v4_6|         array|
|v4_5_address0   |  out|   14|   ap_memory|                                        v4_5|         array|
|v4_5_ce0        |  out|    1|   ap_memory|                                        v4_5|         array|
|v4_5_we0        |  out|    1|   ap_memory|                                        v4_5|         array|
|v4_5_d0         |  out|   32|   ap_memory|                                        v4_5|         array|
|v4_5_address1   |  out|   14|   ap_memory|                                        v4_5|         array|
|v4_5_ce1        |  out|    1|   ap_memory|                                        v4_5|         array|
|v4_5_we1        |  out|    1|   ap_memory|                                        v4_5|         array|
|v4_5_d1         |  out|   32|   ap_memory|                                        v4_5|         array|
|v4_4_address0   |  out|   14|   ap_memory|                                        v4_4|         array|
|v4_4_ce0        |  out|    1|   ap_memory|                                        v4_4|         array|
|v4_4_we0        |  out|    1|   ap_memory|                                        v4_4|         array|
|v4_4_d0         |  out|   32|   ap_memory|                                        v4_4|         array|
|v4_4_address1   |  out|   14|   ap_memory|                                        v4_4|         array|
|v4_4_ce1        |  out|    1|   ap_memory|                                        v4_4|         array|
|v4_4_we1        |  out|    1|   ap_memory|                                        v4_4|         array|
|v4_4_d1         |  out|   32|   ap_memory|                                        v4_4|         array|
|v4_3_address0   |  out|   14|   ap_memory|                                        v4_3|         array|
|v4_3_ce0        |  out|    1|   ap_memory|                                        v4_3|         array|
|v4_3_we0        |  out|    1|   ap_memory|                                        v4_3|         array|
|v4_3_d0         |  out|   32|   ap_memory|                                        v4_3|         array|
|v4_3_address1   |  out|   14|   ap_memory|                                        v4_3|         array|
|v4_3_ce1        |  out|    1|   ap_memory|                                        v4_3|         array|
|v4_3_we1        |  out|    1|   ap_memory|                                        v4_3|         array|
|v4_3_d1         |  out|   32|   ap_memory|                                        v4_3|         array|
|v4_2_address0   |  out|   14|   ap_memory|                                        v4_2|         array|
|v4_2_ce0        |  out|    1|   ap_memory|                                        v4_2|         array|
|v4_2_we0        |  out|    1|   ap_memory|                                        v4_2|         array|
|v4_2_d0         |  out|   32|   ap_memory|                                        v4_2|         array|
|v4_2_address1   |  out|   14|   ap_memory|                                        v4_2|         array|
|v4_2_ce1        |  out|    1|   ap_memory|                                        v4_2|         array|
|v4_2_we1        |  out|    1|   ap_memory|                                        v4_2|         array|
|v4_2_d1         |  out|   32|   ap_memory|                                        v4_2|         array|
|v4_1_address0   |  out|   14|   ap_memory|                                        v4_1|         array|
|v4_1_ce0        |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_we0        |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_d0         |  out|   32|   ap_memory|                                        v4_1|         array|
|v4_1_address1   |  out|   14|   ap_memory|                                        v4_1|         array|
|v4_1_ce1        |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_we1        |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_d1         |  out|   32|   ap_memory|                                        v4_1|         array|
|v4_address0     |  out|   14|   ap_memory|                                          v4|         array|
|v4_ce0          |  out|    1|   ap_memory|                                          v4|         array|
|v4_we0          |  out|    1|   ap_memory|                                          v4|         array|
|v4_d0           |  out|   32|   ap_memory|                                          v4|         array|
|v4_address1     |  out|   14|   ap_memory|                                          v4|         array|
|v4_ce1          |  out|    1|   ap_memory|                                          v4|         array|
|v4_we1          |  out|    1|   ap_memory|                                          v4|         array|
|v4_d1           |  out|   32|   ap_memory|                                          v4|         array|
+----------------+-----+-----+------------+--------------------------------------------+--------------+

