Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Vines-Cavanaugh, D., Shamsabadi, S.S., Zhao, Y., Huang, G., Wadia-Fascetti, S., Schirner, G., Birken, R., Wang, M.","City-wide application of the affordable and rapid streetscan pavement-management system",2017,"Journal of Infrastructure Systems","23","2", B4016010,"","",,,10.1061/(ASCE)IS.1943-555X.0000333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017520111&doi=10.1061%2f%28ASCE%29IS.1943-555X.0000333&partnerID=40&md5=e1b64cb14a51bd168da8f475dde2a777",Article,Scopus,2-s2.0-85017520111
"Feng, S., Quivira, F., Schirner, G.","Framework for Rapid Development of Embedded Human-in-The-Loop Cyber-Physical Systems",2016,"Proceedings - 2016 IEEE 16th International Conference on Bioinformatics and Bioengineering, BIBE 2016",,, 7789984,"208","215",,1,10.1109/BIBE.2016.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85011022658&doi=10.1109%2fBIBE.2016.24&partnerID=40&md5=ca1996f8fed8a73e293c7955953cc3c2",Conference Paper,Scopus,2-s2.0-85011022658
"Tabkhi, H., Bushey, R., Schirner, G.","Function-Level Processor (FLP): A Novel Processor Class for Efficient Processing of Streaming Applications",2016,"Journal of Signal Processing Systems","85","3",,"287","306",,,10.1007/s11265-015-1058-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946761467&doi=10.1007%2fs11265-015-1058-5&partnerID=40&md5=20db9e23c9343b92d6193a166bd26bac",Article,Scopus,2-s2.0-84946761467
"Momeni, A., Tabkhi, H., Schirner, G., Kaeli, D.","Hardware thread reordering to boost OpenCL throughput on FPGAs",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753288,"257","264",,,10.1109/ICCD.2016.7753288,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006716881&doi=10.1109%2fICCD.2016.7753288&partnerID=40&md5=f3d640f89d0d5d745c8110f3f6645b0c",Conference Paper,Scopus,2-s2.0-85006716881
"Meng, J., Llamosí, E., Kaplan, F., Zhang, C., Sheng, J., Herbordt, M., Schirner, G., Coskun, A.K.","Communication and cooling aware job allocation in data centers for communication-intensive workloads",2016,"Journal of Parallel and Distributed Computing","96",,,"181","193",,2,10.1016/j.jpdc.2016.05.016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975488991&doi=10.1016%2fj.jpdc.2016.05.016&partnerID=40&md5=de0600cba663000f79b9bb0d958080e8",Article,Scopus,2-s2.0-84975488991
"Tabkhi, H., Sabbagh, M., Schirner, G.","Guiding power/quality exploration for communication-intense stream processing",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"141","144",,,10.1145/2902961.2903004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974715572&doi=10.1145%2f2902961.2903004&partnerID=40&md5=323f34354d0f9c60f301809dd74a0289",Conference Paper,Scopus,2-s2.0-84974715572
"Teimouri, N., Tabkhi, H., Schirner, G.","Improving scalability of CMPs with dense ACCs coverage",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459570,"1610","1615",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973626826&partnerID=40&md5=5eb995af8f6a8dec035e31decabb1973",Conference Paper,Scopus,2-s2.0-84973626826
"Swaminathan, M., Cabrera, F.S., Pujol, J.S., Muncuk, U., Schirner, G., Chowdhury, K.R.","Multi-Path Model and Sensitivity Analysis for Galvanic Coupled Intra-Body Communication Through Layered Tissue",2016,"IEEE Transactions on Biomedical Circuits and Systems","10","2", 7105422,"339","351",,3,10.1109/TBCAS.2015.2412548,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929179551&doi=10.1109%2fTBCAS.2015.2412548&partnerID=40&md5=a200ae9643b7ec52bcb9aa0973d36e45",Article,Scopus,2-s2.0-84929179551
"Feng, S., Tang, M., Quivira, F., Dyson, T., Cuckov, F., Schirner, G.","EEGu2: An embedded device for brain/body signal acquisition and processing",2016,"Proceedings of the 2016 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype, RSP 2016",,,,"19","25",,,10.1145/2990299.2990304,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018500782&doi=10.1145%2f2990299.2990304&partnerID=40&md5=a833cd502f1956c43636477a054f6eff",Conference Paper,Scopus,2-s2.0-85018500782
"Zhang, J., Schirner, G.","Towards closing the specification gap by integrating algorithm-level and system-level design",2015,"Design Automation for Embedded Systems","19","4",,"389","419",,,10.1007/s10617-015-9161-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945457959&doi=10.1007%2fs10617-015-9161-1&partnerID=40&md5=8da351af83b155fed61bf6e2af389ee2",Article,Scopus,2-s2.0-84945457959
"Tabkhi, H., Schirner, G.","ARRA: Application-guided reliability-enhanced registerfile architecture for embedded processors",2015,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","07-10-October-2012",, 7332122,"299","302",,,10.1109/VLSI-SoC.2012.7332122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959020027&doi=10.1109%2fVLSI-SoC.2012.7332122&partnerID=40&md5=4652e3e686259d1d7954258d57aaef57",Conference Paper,Scopus,2-s2.0-84959020027
"Tabkhi, H., Bushey, R., Schirner, G.","Conceptual Abstraction Levels (CALs) for managing design complexity of market-oriented MPSoCs",2015,"Microprocessors and Microsystems","39","8",,"704","719",,,10.1016/j.micpro.2015.07.016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945189901&doi=10.1016%2fj.micpro.2015.07.016&partnerID=40&md5=9be707d3f74e910a84c394dea8533b93",Article,Scopus,2-s2.0-84945189901
"Tabkhi, H., Sabbagh, M., Schirner, G.","An efficient architecture solution for low-power real-time background subtraction",2015,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors","2015-September",, 7245737,"218","225",,1,10.1109/ASAP.2015.7245737,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955564806&doi=10.1109%2fASAP.2015.7245737&partnerID=40&md5=93a9e232a427c218a6ac1adb67a0cd7e",Conference Paper,Scopus,2-s2.0-84955564806
"Momeni, A., Previlon, F., Despopoulos, A., Schirner, G., Kimani, J., Kaeli, D.","Engaging sophomores in embedded design using robotics",2015,"Workshop on Computer Architecture Education, WCAE 2015",,,,"","",,,10.1145/2795122.2795131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974593856&doi=10.1145%2f2795122.2795131&partnerID=40&md5=b0da42c795c38a6f8a32ea8ddb670ae4",Conference Paper,Scopus,2-s2.0-84974593856
"Tabkhi, H., Schirner, G.","A joint SW/HW approach for reducing register file vulnerability",2015,"ACM Transactions on Architecture and Code Optimization","12","2", 9,"","",,2,10.1145/2733378,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930168474&doi=10.1145%2f2733378&partnerID=40&md5=8dc0f5e643459febd54232f63f4419fc",Article,Scopus,2-s2.0-84930168474
"Zhang, C., Tabkhi, H., Schirner, G.","Studying inter-warp divergence aware execution on GPUs",2015,"IEEE Computer Architecture Letters","PP","99", 7265022,"","",,1,10.1109/LCA.2015.2478778,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84969913643&doi=10.1109%2fLCA.2015.2478778&partnerID=40&md5=3c65c7818520a88551b5b2465699b812",Article,Scopus,2-s2.0-84969913643
"Swaminathan, M., Schirner, G., Chowdhury, K.R.","Optimization of energy efficient relay position for galvanic coupled intra-body communication",2015,"2015 IEEE Wireless Communications and Networking Conference, WCNC 2015",,, 7127728,"1725","1730",,1,10.1109/WCNC.2015.7127728,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938709997&doi=10.1109%2fWCNC.2015.7127728&partnerID=40&md5=97c365fadb695d339711cc7e6ed5b14a",Conference Paper,Scopus,2-s2.0-84938709997
"Zhang, J., Tang, S., Schirner, G.","Reducing Dynamic Dispatch Overhead (DDO) of SLDL-synthesized embedded software",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059080,"636","643",,,10.1109/ASPDAC.2015.7059080,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926474521&doi=10.1109%2fASPDAC.2015.7059080&partnerID=40&md5=3550ff8767e4168fdd3add113e572c5d",Conference Paper,Scopus,2-s2.0-84926474521
"Teimouri, N., Tabkhi, H., Schirner, G.","Revisiting accelerator-rich CMPs: Challenges and solutions",2015,"Proceedings - Design Automation Conference","2015-July",, 7167268,"","",,1,10.1145/2744769.2744902,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944097059&doi=10.1145%2f2744769.2744902&partnerID=40&md5=40e92a49642d5ff79012114634c86f0a",Conference Paper,Scopus,2-s2.0-84944097059
"Tabkhi, H., Sabbagh, M., Schirner, G.","Power-efficient real-time solution for adaptive vision algorithms",2015,"IET Computers and Digital Techniques","9","1",,"16","26",,5,10.1049/iet-cdt.2014.0075,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921048162&doi=10.1049%2fiet-cdt.2014.0075&partnerID=40&md5=6cdb9879050b4dd3663ecb39891aabf5",Article,Scopus,2-s2.0-84921048162
"Feng, S., Driscoll, C., Fevold, J., Jiang, H., Schirner, G.","Rapid heterogeneous prototyping from Simulink",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085414,"141","146",,,10.1109/ISQED.2015.7085414,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944327202&doi=10.1109%2fISQED.2015.7085414&partnerID=40&md5=b858d5612fdcc290a79c31ccb095851d",Conference Paper,Scopus,2-s2.0-84944327202
"Tabkhi, H., Bushey, R., Schirner, G.","Function-level processor (FLP): A high performance, minimal bandwidth, low power architecture for market-oriented MPSoCs",2014,"IEEE Embedded Systems Letters","6","4", 6823166,"65","68",,1,10.1109/LES.2014.2327114,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913533186&doi=10.1109%2fLES.2014.2327114&partnerID=40&md5=8571a2ba95f2017f9b4b99e540e0a447",Article,Scopus,2-s2.0-84913533186
"Zhang, J., Qiu, H., Shamsabadi, S.S., Birken, R., Schirner, G.","SIROM3 - A scalable intelligent roaming multi-modal multi-sensor framework",2014,"Proceedings - International Computer Software and Applications Conference",,, 6899248,"446","455",,5,10.1109/COMPSAC.2014.97,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928606156&doi=10.1109%2fCOMPSAC.2014.97&partnerID=40&md5=bd32cf2789369a79c8cb81e4b4eccbbc",Conference Paper,Scopus,2-s2.0-84928606156
"Birken, R., Zhang, J., Schirner, G.","System-level design of a roaming multi-modal multi-sensor system for assessing and monitoring civil infrastructures",2014,"Sensor Technologies for Civil Infrastructures","1",,,"172","203",,,10.1533/9781782422433.1.172,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941279468&doi=10.1533%2f9781782422433.1.172&partnerID=40&md5=280e53844052e2f9613fbef5c639f027",Book Chapter,Scopus,2-s2.0-84941279468
"Tabkhi, H., Schirner, G.","Application-guided power gating reducing register file static power",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","12", 6697892,"2513","2526",,12,10.1109/TVLSI.2013.2293702,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913596934&doi=10.1109%2fTVLSI.2013.2293702&partnerID=40&md5=10dd6e48eb463e3f7019842174a9656a",Article,Scopus,2-s2.0-84913596934
"Zhang, J., Schirner, G.","Automatic specification granularity tuning for design space exploration",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800428,"","",,1,10.7873/DATE2014.227,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903836336&doi=10.7873%2fDATE2014.227&partnerID=40&md5=22a1074d53b7ea2550302762fdfcf9d5",Conference Paper,Scopus,2-s2.0-84903836336
"Swaminathan, M., Pujol, J.S., Schirner, G., Chowdhury, K.R.","Multi-path 2-port channel characterization for galvanic coupled intra-body communication",2014,"BODYNETS 2014 - 9th International Conference on Body Area Networks",,,,"118","123",,2,10.4108/icst.bodynets.2014.257023,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936011426&doi=10.4108%2ficst.bodynets.2014.257023&partnerID=40&md5=c662486a9a84a1d119dc6af1d6f8455e",Conference Paper,Scopus,2-s2.0-84936011426
"Tabkhi, H., Sabbagh, M., Schirner, G.","A power-efficient FPGA-based mixture-of-Gaussian (MoG) background subtraction for Full-HD resolution",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861638,"241","",,4,10.1109/FCCM.2014.76,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912553595&doi=10.1109%2fFCCM.2014.76&partnerID=40&md5=812f3b3a11849b72444f94f492f55937",Conference Paper,Scopus,2-s2.0-84912553595
"Zhang, C., Tabkhi, H., Schirner, G.","A GPU-based algorithm-specific optimization for high-performance background subtraction",2014,"Proceedings of the International Conference on Parallel Processing","2014-November","November", 6957227,"182","191",,4,10.1109/ICPP.2014.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932622078&doi=10.1109%2fICPP.2014.27&partnerID=40&md5=381e03108f6b268e7acdd86dd1b60099",Conference Paper,Scopus,2-s2.0-84932622078
"Tabkhi, H., Bushey, R., Schirner, G.","Function-Level Processor (FLP): Raising efficiency by operating at function granularity for market-oriented MPSoC",2014,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6868646,"121","130",,2,10.1109/ASAP.2014.6868646,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906330394&doi=10.1109%2fASAP.2014.6868646&partnerID=40&md5=ef0b1da8d6fe27e846218db3042f2a5f",Conference Paper,Scopus,2-s2.0-84906330394
"Ukidave, Y., Schirner, G., Kaeli, D.","Fast fourier transform (FFT) on GPUs",2014,"Numerical Computations with GPUs",,,,"339","361",,,10.1007/978-3-319-06548-9_16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956489192&doi=10.1007%2f978-3-319-06548-9_16&partnerID=40&md5=144ee56b6b1e3a8844324cd0832a650d",Book Chapter,Scopus,2-s2.0-84956489192
"Ukidave, Y., Ziabari, A.K., Mistry, P., Schirner, G., Kaeli, D.","Analyzing power efficiency of optimization techniques and algorithm design methods for applications on heterogeneous platforms",2014,"International Journal of High Performance Computing Applications","28","3",,"319","334",,3,10.1177/1094342014526907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907194139&doi=10.1177%2f1094342014526907&partnerID=40&md5=a28b5b0ab48e01b54d25206ff4e9c12d",Article,Scopus,2-s2.0-84907194139
"Zhang, J., Qiu, H., Shamsabadi, S.S., Birken, R., Schirner, G.","WiP abstract: System-level integration of mobile multi-modal multi-sensor systems",2014,"2014 ACM/IEEE International Conference on Cyber-Physical Systems, ICCPS 2014",,, 6843740,"227","",,,10.1109/ICCPS.2014.6843740,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904510018&doi=10.1109%2fICCPS.2014.6843740&partnerID=40&md5=63a7926a49923ac65e53ac3b35e37bd8",Conference Paper,Scopus,2-s2.0-84904510018
"Ubal, R., Schaa, D., Mistry, P., Gong, X., Ukidave, Y., Chen, Z., Schirner, G., Kaeli, D.","Exploring the Heterogeneous Design Space for both Performance and Reliability",2014,"Proceedings - Design Automation Conference",,, 2596680,"","",,3,10.1145/2593069.2596680,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903133549&doi=10.1145%2f2593069.2596680&partnerID=40&md5=a54ccd849d0d38b1b15852d50e8ba4c6",Conference Paper,Scopus,2-s2.0-84903133549
"Zhang, J., Schirner, G.","Joint algorithm developing and system-level design: Case study on video encoding",2013,"IFIP Advances in Information and Communication Technology","403",,,"26","38",,2,10.1007/978-3-642-38853-8_3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883028343&doi=10.1007%2f978-3-642-38853-8_3&partnerID=40&md5=94be3e1f77c7e10d5dcdc343f3019c60",Conference Paper,Scopus,2-s2.0-84883028343
"Schirner, G., Götz, M., Rettberg, A., Zanella, M.C., Rammig, F.J.","Preface",2013,"IFIP Advances in Information and Communication Technology","403",,,"V","VI",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883043417&partnerID=40&md5=92e9171a6a7f5fce6167b19d240927c0",Editorial,Scopus,2-s2.0-84883043417
"Schirner, G., Götz, M., Rettberg, A., Zanella, M.C., Rammig, F.J.","Embedded systems: Design, analysis and verification: 4th IFIP TC 10 international embedded systems symposium, IESS 2013 Paderborn, Germany, june 17-19, 2013 proceedings",2013,"IFIP Advances in Information and Communication Technology","403",,,"","",,,10.1007/978-3-642-38853-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882986757&doi=10.1007%2f978-3-642-38853-8&partnerID=40&md5=33f9613357c9f5cce9fbfb30e798ce2c",Editorial,Scopus,2-s2.0-84882986757
"Ukidave, Y., Ziabari, A.K., Mistry, P., Schirner, G., Kaeli, D.","Quantifying the energy efficiency of FFT on heterogeneous platforms",2013,"ISPASS 2013 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6557174,"235","244",,8,10.1109/ISPASS.2013.6557174,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881418498&doi=10.1109%2fISPASS.2013.6557174&partnerID=40&md5=18c4cdb172aaf12574985a887127e62d",Conference Paper,Scopus,2-s2.0-84881418498
"Schirner, G., Erdogmus, D., Chowdhury, K., Padir, T.","The future of human-in-the-loop cyber-physical systems",2013,"Computer","46","1", 6419714,"36","45",,55,10.1109/MC.2013.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873315082&doi=10.1109%2fMC.2013.31&partnerID=40&md5=1117dcbb04a908fc9fb1656dcbce6a7b",Article,Scopus,2-s2.0-84873315082
"Bushey, R., Tabkhi, H., Schirner, G.","Flexible function-level acceleration of embedded vision applications using the Pipelined Vision Processor",2013,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 6810535,"1447","1452",,4,10.1109/ACSSC.2013.6810535,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901282739&doi=10.1109%2fACSSC.2013.6810535&partnerID=40&md5=4b9360b3c68e085b280997f761768dc9",Conference Paper,Scopus,2-s2.0-84901282739
"Tabkhi, H., Bushey, R., Schirner, G.","Algorithm and architecture co-design of Mixture of Gaussian (MoG) background subtraction for embedded vision",2013,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 6810615,"1815","1820",,1,10.1109/ACSSC.2013.6810615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901264778&doi=10.1109%2fACSSC.2013.6810615&partnerID=40&md5=59f7db88af09518341becc29af38a121",Conference Paper,Scopus,2-s2.0-84901264778
"Tabkhi, H., Schirner, G.","AFReP: Application-guided function-level registerfile power-gating for embedded processors",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386627,"302","308",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872357634&partnerID=40&md5=43d1b113f6d62bf533bf64d0d4ec4144",Conference Paper,Scopus,2-s2.0-84872357634
"Tabkhi, H., Schirner, G.","ARRA: Application-guided reliability-enhanced registerfile architecture for embedded processors",2012,"20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012 - Proceedings",,, 6379051,"299","302",,1,10.1109/VLSI-SoC.2012.6379051,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872189160&doi=10.1109%2fVLSI-SoC.2012.6379051&partnerID=40&md5=766657cd82f88fd62a8dee263954012e",Conference Paper,Scopus,2-s2.0-84872189160
"Birken, R., Schirner, G., Wang, M.","VOTERS: Design of a mobile multi-modal multi-sensor system",2012,"Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining",,,,"8","15",,10,10.1145/2350182.2350183,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866619415&doi=10.1145%2f2350182.2350183&partnerID=40&md5=e522788a2ce2cd11e07d3f7b5986f679",Conference Paper,Scopus,2-s2.0-84866619415
"Tabkhi, H., Schirner, G.","Application-specific power-efficient approach for reducing register file vulnerability",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176535,"574","577",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862067224&partnerID=40&md5=2d45f2f3d35ad0d8c68b1f7ed7ea37db",Conference Paper,Scopus,2-s2.0-84862067224
"Schirner, G.","Modeling, synthesis, and validation of heterogeneous biomedical embedded systems",2011,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 6113984,"106","109",,,10.1109/HLDVT.2011.6113984,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856159549&doi=10.1109%2fHLDVT.2011.6113984&partnerID=40&md5=e8d369b5aead5321befe7bdb73cfeb38",Conference Paper,Scopus,2-s2.0-84856159549
"Abdi, S., Schirner, G., Hwang, Y., Gajski, D.D., Yu, L.","Automatic TLM generation for early validation of multicore sSystems",2011,"IEEE Design and Test of Computers","28","3", 5620889,"10","19",,11,10.1109/MDT.2010.117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79956279112&doi=10.1109%2fMDT.2010.117&partnerID=40&md5=f6bb445fc35f7daec793b2e460d000b5",Article,Scopus,2-s2.0-79956279112
"Schirner, G.","Exploring SW performance using preemptive RTOS models",2010,"Proceedings of the International Workshop on Rapid System Prototyping",,, 5656350,"","",,,10.1109/RSP.2010.5656350,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650890809&doi=10.1109%2fRSP.2010.5656350&partnerID=40&md5=19393c0096723ae7156a98fdfd675a28",Conference Paper,Scopus,2-s2.0-78650890809
"Hwang, Y., Schirner, G., Abdi, S., Gajski, D.G.","Accurate Timed RTOS Model for Transaction Level Modeling",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457015,"1333","1336",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953105756&partnerID=40&md5=9a6753f2862dc5396fa4098ec3431992",Conference Paper,Scopus,2-s2.0-77953105756
"Gerstlauer, A., Schirner, G.","Platform modeling for exploration and synthesis",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419794,"725","731",,2,10.1109/ASPDAC.2010.5419794,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951245847&doi=10.1109%2fASPDAC.2010.5419794&partnerID=40&md5=3e297c8a8029058b558a58700256d331",Conference Paper,Scopus,2-s2.0-77951245847
"Schirner, G., Gerstlauer, A., Dömer, R.","System-level development of embedded software",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419674,"903","909",,6,10.1109/ASPDAC.2010.5419674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951227414&doi=10.1109%2fASPDAC.2010.5419674&partnerID=40&md5=466b63ff9a5a1c3e7ff2601d2f607602",Conference Paper,Scopus,2-s2.0-77951227414
"Schirner, G., Gerstlauer, A., Dömer, R.","Fast and accurate processor models for efficient MPSoC design",2010,"ACM Transactions on Design Automation of Electronic Systems","15","2", 10,"","",,16,10.1145/1698759.1698760,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77749243044&doi=10.1145%2f1698759.1698760&partnerID=40&md5=d0d4ce1166a7f16ac613f14ce702659f",Article,Scopus,2-s2.0-77749243044
"Schirner, G., Dömer, R., Gerstlauer, A.","High-level development, modeling and automatic generation of hardware-dependent software",2009,"Hardware-dependent Software: Principles and Practice",,,,"203","231",,3,10.1007/978-1-4020-9436-1_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892020374&doi=10.1007%2f978-1-4020-9436-1_8&partnerID=40&md5=3ecfbebcd88a1c05841084b81dbd5cda",Book Chapter,Scopus,2-s2.0-84892020374
"Abdi, S., Schirner, G., Viskic, I., Cho, H., Hwang, Y., Yu, L., Gajski, D.","Hardware-dependent software synthesis for many-core embedded systems",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796498,"304","310",,5,10.1109/ASPDAC.2009.4796498,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549140677&doi=10.1109%2fASPDAC.2009.4796498&partnerID=40&md5=0d2196936ff3a1a44364932c690e643f",Conference Paper,Scopus,2-s2.0-64549140677
"Hwang, Y., Schirner, G., Abdi, S.","Automatic generation of cycle-approximate TLMs with timed RTOS model support",2009,"IFIP Advances in Information and Communication Technology","310",,,"66","76",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889067899&partnerID=40&md5=712cd2ce035ad9369f67e873d0a969b7",Conference Paper,Scopus,2-s2.0-84889067899
"Schirner, G., Dömer, R.","Quantitative analysis of the speed/accuracy trade-off in transaction level modeling",2008,"Transactions on Embedded Computing Systems","8","1", 4,"","",,13,10.1145/1457246.1457250,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67549107026&doi=10.1145%2f1457246.1457250&partnerID=40&md5=9796b4bc5f555d00f0a73b70a1ccb877",Article,Scopus,2-s2.0-67549107026
"Schirner, G., Dömer, R.","Introducing preemptive scheduling in abstract RTOS models using result oriented modeling",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484673,"122","127",,27,10.1109/DATE.2008.4484673,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749085147&doi=10.1109%2fDATE.2008.4484673&partnerID=40&md5=83b331f1799c881688a87d33f6eee0e5",Conference Paper,Scopus,2-s2.0-49749085147
"Schirner, G., Gerstlauer, A., Dömer, R.","Automatic generation of Hardware dependent Software for MPSoCs from abstract system specifications",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4483954,"271","276",,16,10.1109/ASPDAC.2008.4483954,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549088099&doi=10.1109%2fASPDAC.2008.4483954&partnerID=40&md5=44c2aadeb8be53cc8c2d4ec93b6c8525",Conference Paper,Scopus,2-s2.0-49549088099
"Schirner, G., Gerstlauer, A., Dömer, R.","Abstract, multifaceted modeling of embedded processors for system level design",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196062,"384","389",,27,10.1109/ASPDAC.2007.358016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649094812&doi=10.1109%2fASPDAC.2007.358016&partnerID=40&md5=eb28efdf6184cce66db2f807e8e025ac",Conference Paper,Scopus,2-s2.0-46649094812
"Schirner, G., Dömer, R.","Result-oriented modeling-a novel technique for fast and accurate TLM",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","9",,"1688","1699",,21,10.1109/TCAD.2007.895757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548294793&doi=10.1109%2fTCAD.2007.895757&partnerID=40&md5=27b018fc48533026b51466e842f1617c",Article,Scopus,2-s2.0-34548294793
"Schirner, G., Sachdeva, G., Gerstlauer, A., Dömer, R.","Embedded software development in a system-level design flow",2007,"IFIP International Federation for Information Processing","231",,,"289","298",,1,10.1007/978-0-387-72258-0_25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248352246&doi=10.1007%2f978-0-387-72258-0_25&partnerID=40&md5=a2381a701236b54c6309dc5af54cf3cb",Article,Scopus,2-s2.0-34248352246
"Schirner, G., Dömer, R.","Fast and accurate transaction level models using result oriented modeling",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110199,"363","368",,20,10.1109/ICCAD.2006.320059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548234268&doi=10.1109%2fICCAD.2006.320059&partnerID=40&md5=402e0ed10df7d26583be77348243cad6",Conference Paper,Scopus,2-s2.0-34548234268
"Schirner, G., Dömer, R.","Quantitative analysis of transaction level models for the AMBA bus",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656881,"","",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047108731&partnerID=40&md5=9d1279a4def4be14f8715c92e9799491",Conference Paper,Scopus,2-s2.0-34047108731
"Schirner, G., Dömer, R.","Accurate yet fast modeling of real-time communication",2006,"CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis",,,,"70","75",,3,10.1145/1176254.1176273,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547376002&doi=10.1145%2f1176254.1176273&partnerID=40&md5=86f2a647a912ffc576ce66256170d339",Conference Paper,Scopus,2-s2.0-34547376002
"Gajski, D.D., Gerstlauer, A., Abdi, S., Schirner, G.","Embedded system design: Modeling, synthesis and verification",2006,"Embedded System Design: Modeling, Synthesis and Verification",,,,"1","352",,,10.1007/978-1-4419-0504-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892199425&doi=10.1007%2f978-1-4419-0504-8&partnerID=40&md5=0aa8cbb29f1061f3a7284ebce8254d1d",Book,Scopus,2-s2.0-84892199425
"Schirner, G., Dömer, R.","Abstract communication modeling: A case study using the CAN automotive bus",2005,"IFIP Advances in Information and Communication Technology","184",,,"189","200",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880360427&partnerID=40&md5=69d8663ba37c2257210f6cedeb3c470a",Article,Scopus,2-s2.0-84880360427
"Schirner, G., Harmon, T., Klefstad, R.","Late demarshalling: A technique for efficient multi-language middleware for embedded systems",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3291",,,"1155","1172",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048852072&partnerID=40&md5=2db2148da974653012382f223be87c99",Article,Scopus,2-s2.0-35048852072
