// Seed: 1068045600
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output wire  id_4,
    input  tri   id_5,
    output tri1  id_6,
    input  tri   id_7,
    output tri0  id_8,
    input  tri0  id_9
);
  id_11 :
  assert property (@(1) id_1)
  else id_6 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    output logic id_4,
    input tri id_5,
    input wor id_6
);
  always @(posedge id_1) begin : LABEL_0
    id_4 <= 1 == id_3;
  end
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
