INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Documents/CESE/CLP/Practicas/practica_1/practica_1.sim/sim_1/impl/timing/xsim/lab1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Documents/CESE/CLP/Practicas/practica_1/practica_1.srcs/sim_1/imports/Archivos para la práctica-20250930/lab1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1_tb
