INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/signZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/selector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/selector32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
WARNING: [VRFC 10-1315] redeclaration of ansi port IDataOut is not allowed [D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/SingleCPU.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sources_1/new/SingleCPU.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.srcs/sim_1/new/test_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/作业/SingleCPU_Basy3/SingleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
